
# Program: Catapult Ultra Synthesis
# Version: 2023.2/1059873
#    File: Nlview netlist

module new "decimator:run:din:rsci:din:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {din:rsci.iswt0} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-2 -attr oid 1 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.iswt0}
load port {din:rsci.biwt} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-3 -attr oid 2 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.biwt}
load port {din:rsci.ivld} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-4 -attr oid 3 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.ivld}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {din:rsci.iswt0} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-5 -attr oid 4 -attr vt d
load net {din:rsci.iswt0} -port {din:rsci.iswt0} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-6 -attr oid 5 -attr vt d
load net {din:rsci.biwt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-7 -attr oid 6 -attr vt d
load net {din:rsci.biwt} -port {din:rsci.biwt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-8 -attr oid 7 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.biwt}
load net {din:rsci.ivld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-9 -attr oid 8 -attr vt d
load net {din:rsci.ivld} -port {din:rsci.ivld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-10 -attr oid 9 -attr vt d
load inst "temp:and" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-11 -attr oid 10 -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/temp:and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {din:rsci.iswt0} -pin  "temp:and" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.iswt0}
load net {din:rsci.ivld} -pin  "temp:and" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.ivld}
load net {din:rsci.biwt} -pin  "temp:and" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl/din:rsci.biwt}
### END MODULE 

module new "decimator:run:din:rsci" "orig" \
 -symlib {6cf317fd-14ff-4b17-bc4e-8216d21093dc-19 __CPR101__run__3topFR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_1PJ32JT1 v1} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load portBus din:rsc.dat(7:0) input 8 {din:rsc.dat(7)} {din:rsc.dat(6)} {din:rsc.dat(5)} {din:rsc.dat(4)} {din:rsc.dat(3)} {din:rsc.dat(2)} {din:rsc.dat(1)} {din:rsc.dat(0)} -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-13 -attr oid 11 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load port {din:rsc.vld} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-14 -attr oid 12 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.vld}
load port {din:rsc.rdy} input -symbol left_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-15 -attr oid 13 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.rdy}
load port {din:rsci.oswt} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-16 -attr oid 14 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.oswt}
load port {din:rsci.wen_comp} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-17 -attr oid 15 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.wen_comp}
load portBus din:rsci.idat.mxwt(7:0) output 8 {din:rsci.idat.mxwt(7)} {din:rsci.idat.mxwt(6)} {din:rsci.idat.mxwt(5)} {din:rsci.idat.mxwt(4)} {din:rsci.idat.mxwt(3)} {din:rsci.idat.mxwt(2)} {din:rsci.idat.mxwt(1)} {din:rsci.idat.mxwt(0)} -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-18 -attr oid 16 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load symbol "ccs_ioport.ccs_in_wait" "ccs_ioport.ccs_in_wait(5,8)" EXT boxcolor 0 \
     port {rdy} output \
     port {vld} input \
     portBus dat input 8 {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     port {irdy} input \
     port {ivld} output \
     portBus idat output 8 {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "decimator:run:din:rsci:din:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {din:rsci.iswt0} input \
     port {din:rsci.biwt} output \
     port {din:rsci.ivld} input \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {din:rsci.ivld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-19 -attr oid 17 -attr vt d
load net {din:rsci.idat(0)} -attr vt d
load net {din:rsci.idat(1)} -attr vt d
load net {din:rsci.idat(2)} -attr vt d
load net {din:rsci.idat(3)} -attr vt d
load net {din:rsci.idat(4)} -attr vt d
load net {din:rsci.idat(5)} -attr vt d
load net {din:rsci.idat(6)} -attr vt d
load net {din:rsci.idat(7)} -attr vt d
load netBundle {din:rsci.idat} 8 {din:rsci.idat(0)} {din:rsci.idat(1)} {din:rsci.idat(2)} {din:rsci.idat(3)} {din:rsci.idat(4)} {din:rsci.idat(5)} {din:rsci.idat(6)} {din:rsci.idat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-20 -attr oid 18 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-21 -attr oid 19 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(0)} -port {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -port {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -port {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -port {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -port {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -port {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -port {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -port {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-22 -attr oid 20 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-23 -attr oid 21 -attr vt d
load net {din:rsc.vld} -port {din:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-24 -attr oid 22 -attr vt d
load net {din:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-25 -attr oid 23 -attr vt d
load net {din:rsc.rdy} -port {din:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-26 -attr oid 24 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.rdy}
load net {din:rsci.oswt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-27 -attr oid 25 -attr vt d
load net {din:rsci.oswt} -port {din:rsci.oswt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-28 -attr oid 26 -attr vt d
load net {din:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-29 -attr oid 27 -attr vt d
load net {din:rsci.wen_comp} -port {din:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-30 -attr oid 28 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.wen_comp}
load net {din:rsci.idat.mxwt(0)} -attr vt d
load net {din:rsci.idat.mxwt(1)} -attr vt d
load net {din:rsci.idat.mxwt(2)} -attr vt d
load net {din:rsci.idat.mxwt(3)} -attr vt d
load net {din:rsci.idat.mxwt(4)} -attr vt d
load net {din:rsci.idat.mxwt(5)} -attr vt d
load net {din:rsci.idat.mxwt(6)} -attr vt d
load net {din:rsci.idat.mxwt(7)} -attr vt d
load netBundle {din:rsci.idat.mxwt} 8 {din:rsci.idat.mxwt(0)} {din:rsci.idat.mxwt(1)} {din:rsci.idat.mxwt(2)} {din:rsci.idat.mxwt(3)} {din:rsci.idat.mxwt(4)} {din:rsci.idat.mxwt(5)} {din:rsci.idat.mxwt(6)} {din:rsci.idat.mxwt(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-31 -attr oid 29 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat(0)} -port {din:rsci.idat.mxwt(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat(1)} -port {din:rsci.idat.mxwt(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat(2)} -port {din:rsci.idat.mxwt(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat(3)} -port {din:rsci.idat.mxwt(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat(4)} -port {din:rsci.idat.mxwt(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat(5)} -port {din:rsci.idat.mxwt(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat(6)} -port {din:rsci.idat.mxwt(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load net {din:rsci.idat(7)} -port {din:rsci.idat.mxwt(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat.mxwt}
load inst "decimator:run:din:rsci:din:wait_ctrl:inst" "decimator:run:din:rsci:din:wait_ctrl" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-32 -attr oid 30 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl:inst} -attr area 1.064000 -attr delay 0.077500 -attr hier "/top/decimator/decimator:run/decimator:run:din:rsci/decimator:run:din:rsci:din:wait_ctrl"
load net {din:rsci.oswt} -pin  "decimator:run:din:rsci:din:wait_ctrl:inst" {din:rsci.iswt0} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-33 -attr oid 31 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.oswt}
load net {din:rsci.biwt} -pin  "decimator:run:din:rsci:din:wait_ctrl:inst" {din:rsci.biwt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-34 -attr oid 32 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.biwt}
load net {din:rsci.ivld} -pin  "decimator:run:din:rsci:din:wait_ctrl:inst" {din:rsci.ivld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-35 -attr oid 33 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.ivld}
load inst "din:rsci" "ccs_ioport.ccs_in_wait" "ccs_ioport.ccs_in_wait(5,8)" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-36 -attr oid 34 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci} -attr qmod "ccs_ioport.ccs_in_wait(5,8)"
load net {din:rsc.rdy} -pin  "din:rsci" {rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-37 -attr oid 35 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.rdy}
load net {din:rsc.vld} -pin  "din:rsci" {vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-38 -attr oid 36 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.vld}
load net {din:rsc.dat(0)} -pin  "din:rsci" {dat(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(1)} -pin  "din:rsci" {dat(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(2)} -pin  "din:rsci" {dat(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(3)} -pin  "din:rsci" {dat(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(4)} -pin  "din:rsci" {dat(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(5)} -pin  "din:rsci" {dat(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(6)} -pin  "din:rsci" {dat(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsc.dat(7)} -pin  "din:rsci" {dat(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsc.dat}
load net {din:rsci.oswt} -pin  "din:rsci" {irdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-39 -attr oid 37 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.oswt}
load net {din:rsci.ivld} -pin  "din:rsci" {ivld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-40 -attr oid 38 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.ivld}
load net {din:rsci.idat(0)} -pin  "din:rsci" {idat(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(1)} -pin  "din:rsci" {idat(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(2)} -pin  "din:rsci" {idat(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(3)} -pin  "din:rsci" {idat(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(4)} -pin  "din:rsci" {idat(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(5)} -pin  "din:rsci" {idat(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(6)} -pin  "din:rsci" {idat(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load net {din:rsci.idat(7)} -pin  "din:rsci" {idat(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.idat}
load inst "temp:not#2" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-41 -attr oid 39 -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/temp:not#2} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {din:rsci.oswt} -pin  "temp:not#2" {A(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.oswt}
load net {temp:not#2.itm} -pin  "temp:not#2" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/temp:not#2.itm}
load inst "temp:or" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-42 -attr oid 40 -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/temp:or} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {temp:not#2.itm} -pin  "temp:or" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/temp:not#2.itm}
load net {din:rsci.biwt} -pin  "temp:or" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.biwt}
load net {din:rsci.wen_comp} -pin  "temp:or" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci/din:rsci.wen_comp}
### END MODULE 

module new "decimator:run:dout:rsci:dout:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {dout:rsci.iswt0} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-43 -attr oid 41 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.iswt0}
load port {dout:rsci.biwt} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-44 -attr oid 42 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.biwt}
load port {dout:rsci.irdy} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-45 -attr oid 43 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.irdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {dout:rsci.iswt0} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-46 -attr oid 44 -attr vt d
load net {dout:rsci.iswt0} -port {dout:rsci.iswt0} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-47 -attr oid 45 -attr vt d
load net {dout:rsci.biwt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-48 -attr oid 46 -attr vt d
load net {dout:rsci.biwt} -port {dout:rsci.biwt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-49 -attr oid 47 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.biwt}
load net {dout:rsci.irdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-50 -attr oid 48 -attr vt d
load net {dout:rsci.irdy} -port {dout:rsci.irdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-51 -attr oid 49 -attr vt d
load inst "if#1:and" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-52 -attr oid 50 -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/if#1:and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {dout:rsci.iswt0} -pin  "if#1:and" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.iswt0}
load net {dout:rsci.irdy} -pin  "if#1:and" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.irdy}
load net {dout:rsci.biwt} -pin  "if#1:and" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl/dout:rsci.biwt}
### END MODULE 

module new "decimator:run:dout:rsci" "orig" \
 -symlib {6cf317fd-14ff-4b17-bc4e-8216d21093dc-19 __CPR101__run__3topFR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_1PJ32JT1 v1} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load portBus dout:rsc.dat(7:0) output 8 {dout:rsc.dat(7)} {dout:rsc.dat(6)} {dout:rsc.dat(5)} {dout:rsc.dat(4)} {dout:rsc.dat(3)} {dout:rsc.dat(2)} {dout:rsc.dat(1)} {dout:rsc.dat(0)} -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-53 -attr oid 51 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load port {dout:rsc.vld} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-54 -attr oid 52 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.vld}
load port {dout:rsc.rdy} output -symbol right_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-55 -attr oid 53 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.rdy}
load port {dout:rsci.oswt} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-56 -attr oid 54 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.oswt}
load port {dout:rsci.wen_comp} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-57 -attr oid 55 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.wen_comp}
load portBus dout:rsci.idat(7:0) input 8 {dout:rsci.idat(7)} {dout:rsci.idat(6)} {dout:rsci.idat(5)} {dout:rsci.idat(4)} {dout:rsci.idat(3)} {dout:rsci.idat(2)} {dout:rsci.idat(1)} {dout:rsci.idat(0)} -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-58 -attr oid 56 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load symbol "ccs_ioport.ccs_out_wait" "ccs_ioport.ccs_out_wait(6,8)" EXT boxcolor 0 \
     port {irdy} output \
     port {ivld} input \
     portBus idat input 8 {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \
     port {rdy} input \
     port {vld} output \
     portBus dat output 8 {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \

load symbol "decimator:run:dout:rsci:dout:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {dout:rsci.iswt0} input \
     port {dout:rsci.biwt} output \
     port {dout:rsci.irdy} input \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {dout:rsci.irdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-59 -attr oid 57 -attr vt d
load net {dout:rsc.dat(0)} -attr vt d
load net {dout:rsc.dat(1)} -attr vt d
load net {dout:rsc.dat(2)} -attr vt d
load net {dout:rsc.dat(3)} -attr vt d
load net {dout:rsc.dat(4)} -attr vt d
load net {dout:rsc.dat(5)} -attr vt d
load net {dout:rsc.dat(6)} -attr vt d
load net {dout:rsc.dat(7)} -attr vt d
load netBundle {dout:rsc.dat} 8 {dout:rsc.dat(0)} {dout:rsc.dat(1)} {dout:rsc.dat(2)} {dout:rsc.dat(3)} {dout:rsc.dat(4)} {dout:rsc.dat(5)} {dout:rsc.dat(6)} {dout:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-60 -attr oid 58 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(0)} -port {dout:rsc.dat(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(1)} -port {dout:rsc.dat(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(2)} -port {dout:rsc.dat(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(3)} -port {dout:rsc.dat(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(4)} -port {dout:rsc.dat(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(5)} -port {dout:rsc.dat(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(6)} -port {dout:rsc.dat(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(7)} -port {dout:rsc.dat(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-61 -attr oid 59 -attr vt d
load net {dout:rsc.vld} -port {dout:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-62 -attr oid 60 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.vld}
load net {dout:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-63 -attr oid 61 -attr vt d
load net {dout:rsc.rdy} -port {dout:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-64 -attr oid 62 -attr vt d
load net {dout:rsci.oswt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-65 -attr oid 63 -attr vt d
load net {dout:rsci.oswt} -port {dout:rsci.oswt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-66 -attr oid 64 -attr vt d
load net {dout:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-67 -attr oid 65 -attr vt d
load net {dout:rsci.wen_comp} -port {dout:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-68 -attr oid 66 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.wen_comp}
load net {dout:rsci.idat(0)} -attr vt d
load net {dout:rsci.idat(1)} -attr vt d
load net {dout:rsci.idat(2)} -attr vt d
load net {dout:rsci.idat(3)} -attr vt d
load net {dout:rsci.idat(4)} -attr vt d
load net {dout:rsci.idat(5)} -attr vt d
load net {dout:rsci.idat(6)} -attr vt d
load net {dout:rsci.idat(7)} -attr vt d
load netBundle {dout:rsci.idat} 8 {dout:rsci.idat(0)} {dout:rsci.idat(1)} {dout:rsci.idat(2)} {dout:rsci.idat(3)} {dout:rsci.idat(4)} {dout:rsci.idat(5)} {dout:rsci.idat(6)} {dout:rsci.idat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-69 -attr oid 67 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(0)} -port {dout:rsci.idat(0)} -attr vt d
load net {dout:rsci.idat(1)} -port {dout:rsci.idat(1)} -attr vt d
load net {dout:rsci.idat(2)} -port {dout:rsci.idat(2)} -attr vt d
load net {dout:rsci.idat(3)} -port {dout:rsci.idat(3)} -attr vt d
load net {dout:rsci.idat(4)} -port {dout:rsci.idat(4)} -attr vt d
load net {dout:rsci.idat(5)} -port {dout:rsci.idat(5)} -attr vt d
load net {dout:rsci.idat(6)} -port {dout:rsci.idat(6)} -attr vt d
load net {dout:rsci.idat(7)} -port {dout:rsci.idat(7)} -attr vt d
load netBundle {dout:rsci.idat} 8 {dout:rsci.idat(0)} {dout:rsci.idat(1)} {dout:rsci.idat(2)} {dout:rsci.idat(3)} {dout:rsci.idat(4)} {dout:rsci.idat(5)} {dout:rsci.idat(6)} {dout:rsci.idat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-70 -attr oid 68 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load inst "decimator:run:dout:rsci:dout:wait_ctrl:inst" "decimator:run:dout:rsci:dout:wait_ctrl" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-71 -attr oid 69 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl:inst} -attr area 1.064000 -attr delay 0.077500 -attr hier "/top/decimator/decimator:run/decimator:run:dout:rsci/decimator:run:dout:rsci:dout:wait_ctrl"
load net {dout:rsci.oswt} -pin  "decimator:run:dout:rsci:dout:wait_ctrl:inst" {dout:rsci.iswt0} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-72 -attr oid 70 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.oswt}
load net {dout:rsci.biwt} -pin  "decimator:run:dout:rsci:dout:wait_ctrl:inst" {dout:rsci.biwt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-73 -attr oid 71 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.biwt}
load net {dout:rsci.irdy} -pin  "decimator:run:dout:rsci:dout:wait_ctrl:inst" {dout:rsci.irdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-74 -attr oid 72 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.irdy}
load inst "dout:rsci" "ccs_ioport.ccs_out_wait" "ccs_ioport.ccs_out_wait(6,8)" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-75 -attr oid 73 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci} -attr qmod "ccs_ioport.ccs_out_wait(6,8)"
load net {dout:rsci.irdy} -pin  "dout:rsci" {irdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-76 -attr oid 74 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.irdy}
load net {dout:rsci.oswt} -pin  "dout:rsci" {ivld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-77 -attr oid 75 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.oswt}
load net {dout:rsci.idat(0)} -pin  "dout:rsci" {idat(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(1)} -pin  "dout:rsci" {idat(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(2)} -pin  "dout:rsci" {idat(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(3)} -pin  "dout:rsci" {idat(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(4)} -pin  "dout:rsci" {idat(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(5)} -pin  "dout:rsci" {idat(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(6)} -pin  "dout:rsci" {idat(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsci.idat(7)} -pin  "dout:rsci" {idat(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.idat}
load net {dout:rsc.rdy} -pin  "dout:rsci" {rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-78 -attr oid 76 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.rdy}
load net {dout:rsc.vld} -pin  "dout:rsci" {vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-79 -attr oid 77 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.vld}
load net {dout:rsc.dat(0)} -pin  "dout:rsci" {dat(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(1)} -pin  "dout:rsci" {dat(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(2)} -pin  "dout:rsci" {dat(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(3)} -pin  "dout:rsci" {dat(3)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(4)} -pin  "dout:rsci" {dat(4)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(5)} -pin  "dout:rsci" {dat(5)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(6)} -pin  "dout:rsci" {dat(6)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load net {dout:rsc.dat(7)} -pin  "dout:rsci" {dat(7)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsc.dat}
load inst "if#1:not#2" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-80 -attr oid 78 -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/if#1:not#2} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {dout:rsci.oswt} -pin  "if#1:not#2" {A(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.oswt}
load net {if#1:not#2.itm} -pin  "if#1:not#2" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/if#1:not#2.itm}
load inst "if#1:or" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-81 -attr oid 79 -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/if#1:or} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {if#1:not#2.itm} -pin  "if#1:or" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/if#1:not#2.itm}
load net {dout:rsci.biwt} -pin  "if#1:or" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.biwt}
load net {dout:rsci.wen_comp} -pin  "if#1:or" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci/dout:rsci.wen_comp}
### END MODULE 

module new "decimator:run:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {run.wen} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-82 -attr oid 80 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:staller/run.wen}
load port {din:rsci.wen_comp} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-83 -attr oid 81 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:staller/din:rsci.wen_comp}
load port {dout:rsci.wen_comp} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-84 -attr oid 82 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:staller/dout:rsci.wen_comp}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {run.wen} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-85 -attr oid 83 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-86 -attr oid 84 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run:staller/run.wen}
load net {din:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-87 -attr oid 85 -attr vt d
load net {din:rsci.wen_comp} -port {din:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-88 -attr oid 86 -attr vt d
load net {dout:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-89 -attr oid 87 -attr vt d
load net {dout:rsci.wen_comp} -port {dout:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-90 -attr oid 88 -attr vt d
load inst "and" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-91 -attr oid 89 -attr @path {/top/decimator/decimator:run/decimator:run:staller/and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {din:rsci.wen_comp} -pin  "and" {A0(0)} -attr @path {/top/decimator/decimator:run/decimator:run:staller/din:rsci.wen_comp}
load net {dout:rsci.wen_comp} -pin  "and" {A1(0)} -attr @path {/top/decimator/decimator:run/decimator:run:staller/dout:rsci.wen_comp}
load net {run.wen} -pin  "and" {Z(0)} -attr @path {/top/decimator/decimator:run/decimator:run:staller/run.wen}
### END MODULE 

module new "decimator:run_run:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-92 -attr oid 90 -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-93 -attr oid 91 -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/rst}
load port {run.wen} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-94 -attr oid 92 -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/run.wen}
load portBus fsm_output(2:0) output 3 {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-95 -attr oid 93 -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/fsm_output}
load net {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-96 -attr oid 94 -attr vt d
load net {clk} -port {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-97 -attr oid 95
load net {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-98 -attr oid 96 -attr vt d
load net {rst} -port {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-99 -attr oid 97
load net {run.wen} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-100 -attr oid 98 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-101 -attr oid 99
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load netBundle {fsm_output} 3 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-102 -attr oid 100 -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm/fsm_output}
### END MODULE 

module new "decimator:run" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-103 -attr oid 101 -attr vt d -attr @path {/top/decimator/decimator:run/clk}
load port {rst} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-104 -attr oid 102 -attr vt d -attr @path {/top/decimator/decimator:run/rst}
load portBus din:rsc.dat(7:0) input 8 {din:rsc.dat(7)} {din:rsc.dat(6)} {din:rsc.dat(5)} {din:rsc.dat(4)} {din:rsc.dat(3)} {din:rsc.dat(2)} {din:rsc.dat(1)} {din:rsc.dat(0)} -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-105 -attr oid 103 -attr vt d -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load port {din:rsc.vld} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-106 -attr oid 104 -attr vt d -attr @path {/top/decimator/decimator:run/din:rsc.vld}
load port {din:rsc.rdy} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-107 -attr oid 105 -attr vt d -attr @path {/top/decimator/decimator:run/din:rsc.rdy}
load portBus dout:rsc.dat(7:0) output 8 {dout:rsc.dat(7)} {dout:rsc.dat(6)} {dout:rsc.dat(5)} {dout:rsc.dat(4)} {dout:rsc.dat(3)} {dout:rsc.dat(2)} {dout:rsc.dat(1)} {dout:rsc.dat(0)} -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-108 -attr oid 106 -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load port {dout:rsc.vld} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-109 -attr oid 107 -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.vld}
load port {dout:rsc.rdy} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-110 -attr oid 108 -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.rdy}
load symbol "decimator:run:din:rsci" "orig" GEN \
 fillcolor 1 \
     portBus din:rsc.dat(7:0) input 8 {din:rsc.dat(7)} {din:rsc.dat(6)} {din:rsc.dat(5)} {din:rsc.dat(4)} {din:rsc.dat(3)} {din:rsc.dat(2)} {din:rsc.dat(1)} {din:rsc.dat(0)} \
     port {din:rsc.vld} input.left \
     port {din:rsc.rdy} input.left \
     port {din:rsci.oswt} input \
     port {din:rsci.wen_comp} output \
     portBus din:rsci.idat.mxwt(7:0) output 8 {din:rsci.idat.mxwt(7)} {din:rsci.idat.mxwt(6)} {din:rsci.idat.mxwt(5)} {din:rsci.idat.mxwt(4)} {din:rsci.idat.mxwt(3)} {din:rsci.idat.mxwt(2)} {din:rsci.idat.mxwt(1)} {din:rsci.idat.mxwt(0)} \

load symbol "decimator:run:dout:rsci" "orig" GEN \
 fillcolor 1 \
     portBus dout:rsc.dat(7:0) output 8 {dout:rsc.dat(7)} {dout:rsc.dat(6)} {dout:rsc.dat(5)} {dout:rsc.dat(4)} {dout:rsc.dat(3)} {dout:rsc.dat(2)} {dout:rsc.dat(1)} {dout:rsc.dat(0)} \
     port {dout:rsc.vld} output.right \
     port {dout:rsc.rdy} output.right \
     port {dout:rsci.oswt} input \
     port {dout:rsci.wen_comp} output \
     portBus dout:rsci.idat(7:0) input 8 {dout:rsci.idat(7)} {dout:rsci.idat(6)} {dout:rsci.idat(5)} {dout:rsci.idat(4)} {dout:rsci.idat(3)} {dout:rsci.idat(2)} {dout:rsci.idat(1)} {dout:rsci.idat(0)} \

load symbol "decimator:run:staller" "orig" GEN \
 fillcolor 1 \
     port {run.wen} output \
     port {din:rsci.wen_comp} input \
     port {dout:rsci.wen_comp} input \

load symbol "decimator:run_run:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run.wen} input \
     portBus fsm_output(2:0) output 3 {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(8,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(7:0) input 8 {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(2,-1,1,0,2,0)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(1:0) input 2 {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "reg(2,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(1:0) input 2 {D(1)} {D(0)} \
     portBus DRs(1:0) input 2 {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {din:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-111 -attr oid 109 -attr vt d
load net {din:rsci.idat.mxwt(0)} -attr vt d
load net {din:rsci.idat.mxwt(1)} -attr vt d
load net {din:rsci.idat.mxwt(2)} -attr vt d
load net {din:rsci.idat.mxwt(3)} -attr vt d
load net {din:rsci.idat.mxwt(4)} -attr vt d
load net {din:rsci.idat.mxwt(5)} -attr vt d
load net {din:rsci.idat.mxwt(6)} -attr vt d
load net {din:rsci.idat.mxwt(7)} -attr vt d
load netBundle {din:rsci.idat.mxwt} 8 {din:rsci.idat.mxwt(0)} {din:rsci.idat.mxwt(1)} {din:rsci.idat.mxwt(2)} {din:rsci.idat.mxwt(3)} {din:rsci.idat.mxwt(4)} {din:rsci.idat.mxwt(5)} {din:rsci.idat.mxwt(6)} {din:rsci.idat.mxwt(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-112 -attr oid 110 -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {dout:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-113 -attr oid 111 -attr vt d
load net {dout:rsci.idat(0)} -attr vt d
load net {dout:rsci.idat(1)} -attr vt d
load net {dout:rsci.idat(2)} -attr vt d
load net {dout:rsci.idat(3)} -attr vt d
load net {dout:rsci.idat(4)} -attr vt d
load net {dout:rsci.idat(5)} -attr vt d
load net {dout:rsci.idat(6)} -attr vt d
load net {dout:rsci.idat(7)} -attr vt d
load netBundle {dout:rsci.idat} 8 {dout:rsci.idat(0)} {dout:rsci.idat(1)} {dout:rsci.idat(2)} {dout:rsci.idat(3)} {dout:rsci.idat(4)} {dout:rsci.idat(5)} {dout:rsci.idat(6)} {dout:rsci.idat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-114 -attr oid 112 -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {count(2:0).sva(1:0)(0)} -attr vt d
load net {count(2:0).sva(1:0)(1)} -attr vt d
load netBundle {count(2:0).sva(1:0)} 2 {count(2:0).sva(1:0)(0)} {count(2:0).sva(1:0)(1)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-115 -attr oid 113 -attr vt d -attr @path {/top/decimator/decimator:run/count(2:0).sva(1:0)}
load net {acc.itm(0)} -attr vt d
load net {acc.itm(1)} -attr vt d
load netBundle {acc.itm} 2 {acc.itm(0)} {acc.itm(1)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-116 -attr oid 114 -attr vt d -attr @path {/top/decimator/decimator:run/acc.itm}
load net {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-117 -attr oid 115 -attr vt d
load net {clk} -port {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-118 -attr oid 116 -attr vt d
load net {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-119 -attr oid 117 -attr vt d
load net {rst} -port {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-120 -attr oid 118 -attr vt d
load net {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-121 -attr oid 119 -attr vt d -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(0)} -port {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -port {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -port {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -port {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -port {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -port {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -port {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -port {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-122 -attr oid 120 -attr vt d -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-123 -attr oid 121 -attr vt d
load net {din:rsc.vld} -port {din:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-124 -attr oid 122 -attr vt d
load net {din:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-125 -attr oid 123 -attr vt d
load net {din:rsc.rdy} -port {din:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-126 -attr oid 124 -attr vt d -attr @path {/top/decimator/decimator:run/din:rsc.rdy}
load net {dout:rsc.dat(0)} -attr vt d
load net {dout:rsc.dat(1)} -attr vt d
load net {dout:rsc.dat(2)} -attr vt d
load net {dout:rsc.dat(3)} -attr vt d
load net {dout:rsc.dat(4)} -attr vt d
load net {dout:rsc.dat(5)} -attr vt d
load net {dout:rsc.dat(6)} -attr vt d
load net {dout:rsc.dat(7)} -attr vt d
load netBundle {dout:rsc.dat} 8 {dout:rsc.dat(0)} {dout:rsc.dat(1)} {dout:rsc.dat(2)} {dout:rsc.dat(3)} {dout:rsc.dat(4)} {dout:rsc.dat(5)} {dout:rsc.dat(6)} {dout:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-127 -attr oid 125 -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(0)} -port {dout:rsc.dat(0)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(1)} -port {dout:rsc.dat(1)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(2)} -port {dout:rsc.dat(2)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(3)} -port {dout:rsc.dat(3)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(4)} -port {dout:rsc.dat(4)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(5)} -port {dout:rsc.dat(5)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(6)} -port {dout:rsc.dat(6)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(7)} -port {dout:rsc.dat(7)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-128 -attr oid 126 -attr vt d
load net {dout:rsc.vld} -port {dout:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-129 -attr oid 127 -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsc.vld}
load net {dout:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-130 -attr oid 128 -attr vt d
load net {dout:rsc.rdy} -port {dout:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-131 -attr oid 129 -attr vt d
load inst "decimator:run:din:rsci:inst" "decimator:run:din:rsci" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-132 -attr oid 130 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:din:rsci:inst} -attr area 2.660000 -attr delay 0.155074 -attr hier "/top/decimator/decimator:run/decimator:run:din:rsci"
load net {din:rsc.dat(0)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(0)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(1)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(1)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(2)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(2)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(3)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(3)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(4)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(4)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(5)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(5)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(6)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(6)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.dat(7)} -pin  "decimator:run:din:rsci:inst" {din:rsc.dat(7)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.dat}
load net {din:rsc.vld} -pin  "decimator:run:din:rsci:inst" {din:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-133 -attr oid 131 -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.vld}
load net {din:rsc.rdy} -pin  "decimator:run:din:rsci:inst" {din:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-134 -attr oid 132 -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsc.rdy}
load net {reg(din:rsci.iswt0).cse} -pin  "decimator:run:din:rsci:inst" {din:rsci.oswt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-135 -attr oid 133 -attr vt dc -attr @path {/top/decimator/decimator:run/reg(din:rsci.iswt0).cse}
load net {din:rsci.wen_comp} -pin  "decimator:run:din:rsci:inst" {din:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-136 -attr oid 134 -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.wen_comp}
load net {din:rsci.idat.mxwt(0)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(0)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(1)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(1)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(2)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(2)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(3)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(3)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(4)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(4)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(5)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(5)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(6)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(6)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(7)} -pin  "decimator:run:din:rsci:inst" {din:rsci.idat.mxwt(7)} -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load inst "decimator:run:dout:rsci:inst" "decimator:run:dout:rsci" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-137 -attr oid 135 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:dout:rsci:inst} -attr area 2.660000 -attr delay 0.155074 -attr hier "/top/decimator/decimator:run/decimator:run:dout:rsci"
load net {dout:rsc.dat(0)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(0)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(1)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(1)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(2)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(2)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(3)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(3)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(4)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(4)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(5)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(5)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(6)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(6)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.dat(7)} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.dat(7)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.dat}
load net {dout:rsc.vld} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-138 -attr oid 136 -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.vld}
load net {dout:rsc.rdy} -pin  "decimator:run:dout:rsci:inst" {dout:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-139 -attr oid 137 -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsc.rdy}
load net {reg(dout:rsci.iswt0).cse} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.oswt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-140 -attr oid 138 -attr vt dc -attr @path {/top/decimator/decimator:run/reg(dout:rsci.iswt0).cse}
load net {dout:rsci.wen_comp} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-141 -attr oid 139 -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.wen_comp}
load net {dout:rsci.idat(0)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(0)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(1)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(1)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(2)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(2)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(3)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(3)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(4)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(4)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(5)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(5)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(6)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(6)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(7)} -pin  "decimator:run:dout:rsci:inst" {dout:rsci.idat(7)} -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load inst "decimator:run:staller:inst" "decimator:run:staller" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-142 -attr oid 140 -attr vt dc -attr @path {/top/decimator/decimator:run/decimator:run:staller:inst} -attr area 1.064000 -attr delay 0.077500 -attr hier "/top/decimator/decimator:run/decimator:run:staller"
load net {run.wen} -pin  "decimator:run:staller:inst" {run.wen} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-143 -attr oid 141 -attr vt dc -attr @path {/top/decimator/decimator:run/run.wen}
load net {din:rsci.wen_comp} -pin  "decimator:run:staller:inst" {din:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-144 -attr oid 142 -attr vt dc -attr @path {/top/decimator/decimator:run/din:rsci.wen_comp}
load net {dout:rsci.wen_comp} -pin  "decimator:run:staller:inst" {dout:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-145 -attr oid 143 -attr vt dc -attr @path {/top/decimator/decimator:run/dout:rsci.wen_comp}
load inst "decimator:run_run:fsm:inst" "decimator:run_run:fsm" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-146 -attr oid 144 -attr @path {/top/decimator/decimator:run/decimator:run_run:fsm:inst} -attr area 17.000000 -attr hier "/top/decimator/decimator:run/decimator:run_run:fsm"
load net {clk} -pin  "decimator:run_run:fsm:inst" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-147 -attr oid 145 -attr @path {/top/decimator/decimator:run/clk}
load net {rst} -pin  "decimator:run_run:fsm:inst" {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-148 -attr oid 146 -attr @path {/top/decimator/decimator:run/rst}
load net {run.wen} -pin  "decimator:run_run:fsm:inst" {run.wen} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-149 -attr oid 147 -attr @path {/top/decimator/decimator:run/run.wen}
load net {fsm_output(0)} -pin  "decimator:run_run:fsm:inst" {fsm_output(0)} -attr @path {/top/decimator/decimator:run/fsm_output}
load net {fsm_output(1)} -pin  "decimator:run_run:fsm:inst" {fsm_output(1)} -attr @path {/top/decimator/decimator:run/fsm_output}
load net {fsm_output(2)} -pin  "decimator:run_run:fsm:inst" {fsm_output(2)} -attr @path {/top/decimator/decimator:run/fsm_output}
load inst "if#1:and" "and(3,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-150 -attr oid 148 -attr @path {/top/decimator/decimator:run/if#1:and} -attr area 1.330000 -attr delay 0.083720 -attr qmod "nangate-45nm_beh.mgc_and(1,3,4)"
load net {run.wen} -pin  "if#1:and" {A0(0)} -attr @path {/top/decimator/decimator:run/run.wen}
load net {equal.tmp} -pin  "if#1:and" {A1(0)} -attr @path {/top/decimator/decimator:run/equal.tmp}
load net {fsm_output(1)} -pin  "if#1:and" {A2(0)} -attr @path {/top/decimator/decimator:run/slc(fsm_output)(1)#3.itm}
load net {if#1:and.itm} -pin  "if#1:and" {Z(0)} -attr @path {/top/decimator/decimator:run/if#1:and.itm}
load inst "reg(dout:rsci.idat)" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-151 -attr oid 149 -attr vt d -attr @path {/top/decimator/decimator:run/reg(dout:rsci.idat)} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {din:rsci.idat.mxwt(0)} -pin  "reg(dout:rsci.idat)" {D(0)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(1)} -pin  "reg(dout:rsci.idat)" {D(1)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(2)} -pin  "reg(dout:rsci.idat)" {D(2)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(3)} -pin  "reg(dout:rsci.idat)" {D(3)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(4)} -pin  "reg(dout:rsci.idat)" {D(4)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(5)} -pin  "reg(dout:rsci.idat)" {D(5)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(6)} -pin  "reg(dout:rsci.idat)" {D(6)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {din:rsci.idat.mxwt(7)} -pin  "reg(dout:rsci.idat)" {D(7)} -attr vt d -attr @path {/top/decimator/decimator:run/din:rsci.idat.mxwt}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(0)} -attr @path {/top/decimator/decimator:run/0#6}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(1)} -attr @path {/top/decimator/decimator:run/0#6}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(2)} -attr @path {/top/decimator/decimator:run/0#6}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(3)} -attr @path {/top/decimator/decimator:run/0#6}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(4)} -attr @path {/top/decimator/decimator:run/0#6}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(5)} -attr @path {/top/decimator/decimator:run/0#6}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(6)} -attr @path {/top/decimator/decimator:run/0#6}
load net {GND} -pin  "reg(dout:rsci.idat)" {DRs(7)} -attr @path {/top/decimator/decimator:run/0#6}
load net {clk} -pin  "reg(dout:rsci.idat)" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-152 -attr oid 150 -attr @path {/top/decimator/decimator:run/clk}
load net {if#1:and.itm} -pin  "reg(dout:rsci.idat)" {en(0)} -attr @path {/top/decimator/decimator:run/if#1:and.itm}
load net {rst} -pin  "reg(dout:rsci.idat)" {Rs(0)} -attr @path {/top/decimator/decimator:run/rst}
load net {dout:rsci.idat(0)} -pin  "reg(dout:rsci.idat)" {Z(0)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(1)} -pin  "reg(dout:rsci.idat)" {Z(1)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(2)} -pin  "reg(dout:rsci.idat)" {Z(2)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(3)} -pin  "reg(dout:rsci.idat)" {Z(3)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(4)} -pin  "reg(dout:rsci.idat)" {Z(4)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(5)} -pin  "reg(dout:rsci.idat)" {Z(5)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(6)} -pin  "reg(dout:rsci.idat)" {Z(6)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load net {dout:rsci.idat(7)} -pin  "reg(dout:rsci.idat)" {Z(7)} -attr vt d -attr @path {/top/decimator/decimator:run/dout:rsci.idat}
load inst "and#2" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-153 -attr oid 151 -attr @path {/top/decimator/decimator:run/and#2} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {equal.tmp} -pin  "and#2" {A0(0)} -attr @path {/top/decimator/decimator:run/equal.tmp}
load net {fsm_output(1)} -pin  "and#2" {A1(0)} -attr @path {/top/decimator/decimator:run/slc(fsm_output)(1)#2.itm}
load net {and#2.itm} -pin  "and#2" {Z(0)} -attr @path {/top/decimator/decimator:run/and#2.itm}
load inst "reg(dout:rsci.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-154 -attr oid 152 -attr @path {/top/decimator/decimator:run/reg(dout:rsci.iswt0)} -attr area 6.384000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,1)"
load net {and#2.itm} -pin  "reg(dout:rsci.iswt0)" {D(0)} -attr @path {/top/decimator/decimator:run/and#2.itm}
load net {GND} -pin  "reg(dout:rsci.iswt0)" {DRs(0)} -attr @path {/top/decimator/decimator:run/0#2}
load net {clk} -pin  "reg(dout:rsci.iswt0)" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-155 -attr oid 153 -attr @path {/top/decimator/decimator:run/clk}
load net {run.wen} -pin  "reg(dout:rsci.iswt0)" {en(0)} -attr @path {/top/decimator/decimator:run/run.wen}
load net {rst} -pin  "reg(dout:rsci.iswt0)" {Rs(0)} -attr @path {/top/decimator/decimator:run/rst}
load net {reg(dout:rsci.iswt0).cse} -pin  "reg(dout:rsci.iswt0)" {Z(0)} -attr @path {/top/decimator/decimator:run/reg(dout:rsci.iswt0).cse}
load inst "temp:not" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-156 -attr oid 154 -attr @path {/top/decimator/decimator:run/temp:not} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {fsm_output(1)} -pin  "temp:not" {A(0)} -attr @path {/top/decimator/decimator:run/slc(fsm_output)(1).itm}
load net {temp:not.itm} -pin  "temp:not" {Z(0)} -attr @path {/top/decimator/decimator:run/temp:not.itm}
load inst "reg(din:rsci.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-157 -attr oid 155 -attr @path {/top/decimator/decimator:run/reg(din:rsci.iswt0)} -attr area 6.384000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,1)"
load net {temp:not.itm} -pin  "reg(din:rsci.iswt0)" {D(0)} -attr @path {/top/decimator/decimator:run/temp:not.itm}
load net {GND} -pin  "reg(din:rsci.iswt0)" {DRs(0)} -attr @path {/top/decimator/decimator:run/0#2}
load net {clk} -pin  "reg(din:rsci.iswt0)" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-158 -attr oid 156 -attr @path {/top/decimator/decimator:run/clk}
load net {run.wen} -pin  "reg(din:rsci.iswt0)" {en(0)} -attr @path {/top/decimator/decimator:run/run.wen}
load net {rst} -pin  "reg(din:rsci.iswt0)" {Rs(0)} -attr @path {/top/decimator/decimator:run/rst}
load net {reg(din:rsci.iswt0).cse} -pin  "reg(din:rsci.iswt0)" {Z(0)} -attr @path {/top/decimator/decimator:run/reg(din:rsci.iswt0).cse}
load inst "acc" "add(2,-1,1,0,2,0)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-159 -attr oid 157 -attr vt d -attr @path {/top/decimator/decimator:run/acc} -attr area 6.916000 -attr delay 0.185517 -attr qmod "nangate-45nm_beh.mgc_add(2,0,1,0,2,7)"
load net {count(2:0).sva(1:0)(0)} -pin  "acc" {A(0)} -attr vt d -attr @path {/top/decimator/decimator:run/count(2:0).sva(1:0)}
load net {count(2:0).sva(1:0)(1)} -pin  "acc" {A(1)} -attr vt d -attr @path {/top/decimator/decimator:run/count(2:0).sva(1:0)}
load net {PWR} -pin  "acc" {B(0)} -attr @path {/top/decimator/decimator:run/1#1}
load net {acc.itm(0)} -pin  "acc" {Z(0)} -attr vt d -attr @path {/top/decimator/decimator:run/acc.itm}
load net {acc.itm(1)} -pin  "acc" {Z(1)} -attr vt d -attr @path {/top/decimator/decimator:run/acc.itm}
load inst "count:and" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-160 -attr oid 158 -attr @path {/top/decimator/decimator:run/count:and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {run.wen} -pin  "count:and" {A0(0)} -attr @path {/top/decimator/decimator:run/run.wen}
load net {fsm_output(1)} -pin  "count:and" {A1(0)} -attr @path {/top/decimator/decimator:run/slc(fsm_output)(1)#1.itm}
load net {count:and.itm} -pin  "count:and" {Z(0)} -attr @path {/top/decimator/decimator:run/count:and.itm}
load inst "reg(count(2:0).sva(1:0))" "reg(2,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-161 -attr oid 159 -attr vt d -attr @path {/top/decimator/decimator:run/reg(count(2:0).sva(1:0))} -attr area 12.768000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(2,0,0,1,1,1,1,1)"
load net {acc.itm(0)} -pin  "reg(count(2:0).sva(1:0))" {D(0)} -attr vt d -attr @path {/top/decimator/decimator:run/acc.itm}
load net {acc.itm(1)} -pin  "reg(count(2:0).sva(1:0))" {D(1)} -attr vt d -attr @path {/top/decimator/decimator:run/acc.itm}
load net {GND} -pin  "reg(count(2:0).sva(1:0))" {DRs(0)} -attr @path {/top/decimator/decimator:run/0}
load net {GND} -pin  "reg(count(2:0).sva(1:0))" {DRs(1)} -attr @path {/top/decimator/decimator:run/0}
load net {clk} -pin  "reg(count(2:0).sva(1:0))" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-162 -attr oid 160 -attr @path {/top/decimator/decimator:run/clk}
load net {count:and.itm} -pin  "reg(count(2:0).sva(1:0))" {en(0)} -attr @path {/top/decimator/decimator:run/count:and.itm}
load net {rst} -pin  "reg(count(2:0).sva(1:0))" {Rs(0)} -attr @path {/top/decimator/decimator:run/rst}
load net {count(2:0).sva(1:0)(0)} -pin  "reg(count(2:0).sva(1:0))" {Z(0)} -attr vt d -attr @path {/top/decimator/decimator:run/count(2:0).sva(1:0)}
load net {count(2:0).sva(1:0)(1)} -pin  "reg(count(2:0).sva(1:0))" {Z(1)} -attr vt d -attr @path {/top/decimator/decimator:run/count(2:0).sva(1:0)}
load inst "nor" "nor(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-163 -attr oid 161 -attr @path {/top/decimator/decimator:run/nor} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {count(2:0).sva(1:0)(1)} -pin  "nor" {A0(0)} -attr @path {/top/decimator/decimator:run/slc(count(2:0).sva(1:0))(1).itm}
load net {count(2:0).sva(1:0)(0)} -pin  "nor" {A1(0)} -attr @path {/top/decimator/decimator:run/slc(count(2:0).sva(1:0))(0).itm}
load net {equal.tmp} -pin  "nor" {Z(0)} -attr @path {/top/decimator/decimator:run/equal.tmp}
### END MODULE 

module new "decimator" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-164 -attr oid 162 -attr vt d -attr @path {/top/decimator/clk}
load port {rst} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-165 -attr oid 163 -attr vt d -attr @path {/top/decimator/rst}
load portBus din:rsc.dat(7:0) input 8 {din:rsc.dat(7)} {din:rsc.dat(6)} {din:rsc.dat(5)} {din:rsc.dat(4)} {din:rsc.dat(3)} {din:rsc.dat(2)} {din:rsc.dat(1)} {din:rsc.dat(0)} -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-166 -attr oid 164 -attr vt d -attr @path {/top/decimator/din:rsc.dat}
load port {din:rsc.vld} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-167 -attr oid 165 -attr vt d -attr @path {/top/decimator/din:rsc.vld}
load port {din:rsc.rdy} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-168 -attr oid 166 -attr vt d -attr @path {/top/decimator/din:rsc.rdy}
load portBus dout:rsc.dat(7:0) output 8 {dout:rsc.dat(7)} {dout:rsc.dat(6)} {dout:rsc.dat(5)} {dout:rsc.dat(4)} {dout:rsc.dat(3)} {dout:rsc.dat(2)} {dout:rsc.dat(1)} {dout:rsc.dat(0)} -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-169 -attr oid 167 -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load port {dout:rsc.vld} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-170 -attr oid 168 -attr vt d -attr @path {/top/decimator/dout:rsc.vld}
load port {dout:rsc.rdy} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-171 -attr oid 169 -attr vt d -attr @path {/top/decimator/dout:rsc.rdy}
load symbol "decimator:run" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus din:rsc.dat(7:0) input 8 {din:rsc.dat(7)} {din:rsc.dat(6)} {din:rsc.dat(5)} {din:rsc.dat(4)} {din:rsc.dat(3)} {din:rsc.dat(2)} {din:rsc.dat(1)} {din:rsc.dat(0)} \
     port {din:rsc.vld} input \
     port {din:rsc.rdy} output \
     portBus dout:rsc.dat(7:0) output 8 {dout:rsc.dat(7)} {dout:rsc.dat(6)} {dout:rsc.dat(5)} {dout:rsc.dat(4)} {dout:rsc.dat(3)} {dout:rsc.dat(2)} {dout:rsc.dat(1)} {dout:rsc.dat(0)} \
     port {dout:rsc.vld} output \
     port {dout:rsc.rdy} input \

load net {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-172 -attr oid 170 -attr vt d
load net {clk} -port {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-173 -attr oid 171 -attr vt d
load net {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-174 -attr oid 172 -attr vt d
load net {rst} -port {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-175 -attr oid 173 -attr vt d
load net {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-176 -attr oid 174 -attr vt d -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(0)} -port {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -port {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -port {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -port {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -port {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -port {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -port {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -port {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-177 -attr oid 175 -attr vt d -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-178 -attr oid 176 -attr vt d
load net {din:rsc.vld} -port {din:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-179 -attr oid 177 -attr vt d
load net {din:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-180 -attr oid 178 -attr vt d
load net {din:rsc.rdy} -port {din:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-181 -attr oid 179 -attr vt d -attr @path {/top/decimator/din:rsc.rdy}
load net {dout:rsc.dat(0)} -attr vt d
load net {dout:rsc.dat(1)} -attr vt d
load net {dout:rsc.dat(2)} -attr vt d
load net {dout:rsc.dat(3)} -attr vt d
load net {dout:rsc.dat(4)} -attr vt d
load net {dout:rsc.dat(5)} -attr vt d
load net {dout:rsc.dat(6)} -attr vt d
load net {dout:rsc.dat(7)} -attr vt d
load netBundle {dout:rsc.dat} 8 {dout:rsc.dat(0)} {dout:rsc.dat(1)} {dout:rsc.dat(2)} {dout:rsc.dat(3)} {dout:rsc.dat(4)} {dout:rsc.dat(5)} {dout:rsc.dat(6)} {dout:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-182 -attr oid 180 -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(0)} -port {dout:rsc.dat(0)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(1)} -port {dout:rsc.dat(1)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(2)} -port {dout:rsc.dat(2)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(3)} -port {dout:rsc.dat(3)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(4)} -port {dout:rsc.dat(4)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(5)} -port {dout:rsc.dat(5)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(6)} -port {dout:rsc.dat(6)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(7)} -port {dout:rsc.dat(7)} -attr vt d -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-183 -attr oid 181 -attr vt d
load net {dout:rsc.vld} -port {dout:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-184 -attr oid 182 -attr vt d -attr @path {/top/decimator/dout:rsc.vld}
load net {dout:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-185 -attr oid 183 -attr vt d
load net {dout:rsc.rdy} -port {dout:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-186 -attr oid 184 -attr vt d
load inst "decimator:run:inst" "decimator:run" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-187 -attr oid 185 -attr vt dc -attr @path {/top/decimator/decimator:run:inst} -attr area 111.696000 -attr delay 0.422294 -attr hier "/top/decimator/decimator:run"
load net {clk} -pin  "decimator:run:inst" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-188 -attr oid 186 -attr vt dc -attr @path {/top/decimator/clk}
load net {rst} -pin  "decimator:run:inst" {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-189 -attr oid 187 -attr vt dc -attr @path {/top/decimator/rst}
load net {din:rsc.dat(0)} -pin  "decimator:run:inst" {din:rsc.dat(0)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(1)} -pin  "decimator:run:inst" {din:rsc.dat(1)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(2)} -pin  "decimator:run:inst" {din:rsc.dat(2)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(3)} -pin  "decimator:run:inst" {din:rsc.dat(3)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(4)} -pin  "decimator:run:inst" {din:rsc.dat(4)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(5)} -pin  "decimator:run:inst" {din:rsc.dat(5)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(6)} -pin  "decimator:run:inst" {din:rsc.dat(6)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.dat(7)} -pin  "decimator:run:inst" {din:rsc.dat(7)} -attr vt dc -attr @path {/top/decimator/din:rsc.dat}
load net {din:rsc.vld} -pin  "decimator:run:inst" {din:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-190 -attr oid 188 -attr vt dc -attr @path {/top/decimator/din:rsc.vld}
load net {din:rsc.rdy} -pin  "decimator:run:inst" {din:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-191 -attr oid 189 -attr vt dc -attr @path {/top/decimator/din:rsc.rdy}
load net {dout:rsc.dat(0)} -pin  "decimator:run:inst" {dout:rsc.dat(0)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(1)} -pin  "decimator:run:inst" {dout:rsc.dat(1)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(2)} -pin  "decimator:run:inst" {dout:rsc.dat(2)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(3)} -pin  "decimator:run:inst" {dout:rsc.dat(3)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(4)} -pin  "decimator:run:inst" {dout:rsc.dat(4)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(5)} -pin  "decimator:run:inst" {dout:rsc.dat(5)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(6)} -pin  "decimator:run:inst" {dout:rsc.dat(6)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.dat(7)} -pin  "decimator:run:inst" {dout:rsc.dat(7)} -attr vt dc -attr @path {/top/decimator/dout:rsc.dat}
load net {dout:rsc.vld} -pin  "decimator:run:inst" {dout:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-192 -attr oid 190 -attr vt dc -attr @path {/top/decimator/dout:rsc.vld}
load net {dout:rsc.rdy} -pin  "decimator:run:inst" {dout:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-193 -attr oid 191 -attr vt dc -attr @path {/top/decimator/dout:rsc.rdy}
### END MODULE 

module new "fir:run:input:rsci:input:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {input:rsci.iswt0} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-194 -attr oid 192 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.iswt0}
load port {input:rsci.biwt} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-195 -attr oid 193 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.biwt}
load port {input:rsci.ivld} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-196 -attr oid 194 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.ivld}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {input:rsci.iswt0} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-197 -attr oid 195 -attr vt d
load net {input:rsci.iswt0} -port {input:rsci.iswt0} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-198 -attr oid 196 -attr vt d
load net {input:rsci.biwt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-199 -attr oid 197 -attr vt d
load net {input:rsci.biwt} -port {input:rsci.biwt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-200 -attr oid 198 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.biwt}
load net {input:rsci.ivld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-201 -attr oid 199 -attr vt d
load net {input:rsci.ivld} -port {input:rsci.ivld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-202 -attr oid 200 -attr vt d
load inst "SHIFT:if:and" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-203 -attr oid 201 -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/SHIFT:if:and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {input:rsci.iswt0} -pin  "SHIFT:if:and" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.iswt0}
load net {input:rsci.ivld} -pin  "SHIFT:if:and" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.ivld}
load net {input:rsci.biwt} -pin  "SHIFT:if:and" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl/input:rsci.biwt}
### END MODULE 

module new "fir:run:input:rsci" "orig" \
 -symlib {6cf317fd-14ff-4b17-bc4e-8216d21093dc-19 __CPR101__run__3topFR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_1PJ32JT1 v1} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load portBus input:rsc.dat(7:0) input 8 {input:rsc.dat(7)} {input:rsc.dat(6)} {input:rsc.dat(5)} {input:rsc.dat(4)} {input:rsc.dat(3)} {input:rsc.dat(2)} {input:rsc.dat(1)} {input:rsc.dat(0)} -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-204 -attr oid 202 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load port {input:rsc.vld} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-205 -attr oid 203 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.vld}
load port {input:rsc.rdy} input -symbol left_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-206 -attr oid 204 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.rdy}
load port {input:rsci.oswt} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-207 -attr oid 205 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.oswt}
load port {input:rsci.wen_comp} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-208 -attr oid 206 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.wen_comp}
load portBus input:rsci.idat.mxwt(7:0) output 8 {input:rsci.idat.mxwt(7)} {input:rsci.idat.mxwt(6)} {input:rsci.idat.mxwt(5)} {input:rsci.idat.mxwt(4)} {input:rsci.idat.mxwt(3)} {input:rsci.idat.mxwt(2)} {input:rsci.idat.mxwt(1)} {input:rsci.idat.mxwt(0)} -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-209 -attr oid 207 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load symbol "ccs_ioport.ccs_in_wait" "ccs_ioport.ccs_in_wait(1,8)" EXT boxcolor 0 \
     port {rdy} output \
     port {vld} input \
     portBus dat input 8 {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     port {irdy} input \
     port {ivld} output \
     portBus idat output 8 {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "fir:run:input:rsci:input:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {input:rsci.iswt0} input \
     port {input:rsci.biwt} output \
     port {input:rsci.ivld} input \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {input:rsci.ivld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-210 -attr oid 208 -attr vt d
load net {input:rsci.idat(0)} -attr vt d
load net {input:rsci.idat(1)} -attr vt d
load net {input:rsci.idat(2)} -attr vt d
load net {input:rsci.idat(3)} -attr vt d
load net {input:rsci.idat(4)} -attr vt d
load net {input:rsci.idat(5)} -attr vt d
load net {input:rsci.idat(6)} -attr vt d
load net {input:rsci.idat(7)} -attr vt d
load netBundle {input:rsci.idat} 8 {input:rsci.idat(0)} {input:rsci.idat(1)} {input:rsci.idat(2)} {input:rsci.idat(3)} {input:rsci.idat(4)} {input:rsci.idat(5)} {input:rsci.idat(6)} {input:rsci.idat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-211 -attr oid 209 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsc.dat(0)} -attr vt d
load net {input:rsc.dat(1)} -attr vt d
load net {input:rsc.dat(2)} -attr vt d
load net {input:rsc.dat(3)} -attr vt d
load net {input:rsc.dat(4)} -attr vt d
load net {input:rsc.dat(5)} -attr vt d
load net {input:rsc.dat(6)} -attr vt d
load net {input:rsc.dat(7)} -attr vt d
load netBundle {input:rsc.dat} 8 {input:rsc.dat(0)} {input:rsc.dat(1)} {input:rsc.dat(2)} {input:rsc.dat(3)} {input:rsc.dat(4)} {input:rsc.dat(5)} {input:rsc.dat(6)} {input:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-212 -attr oid 210 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(0)} -port {input:rsc.dat(0)} -attr vt d
load net {input:rsc.dat(1)} -port {input:rsc.dat(1)} -attr vt d
load net {input:rsc.dat(2)} -port {input:rsc.dat(2)} -attr vt d
load net {input:rsc.dat(3)} -port {input:rsc.dat(3)} -attr vt d
load net {input:rsc.dat(4)} -port {input:rsc.dat(4)} -attr vt d
load net {input:rsc.dat(5)} -port {input:rsc.dat(5)} -attr vt d
load net {input:rsc.dat(6)} -port {input:rsc.dat(6)} -attr vt d
load net {input:rsc.dat(7)} -port {input:rsc.dat(7)} -attr vt d
load netBundle {input:rsc.dat} 8 {input:rsc.dat(0)} {input:rsc.dat(1)} {input:rsc.dat(2)} {input:rsc.dat(3)} {input:rsc.dat(4)} {input:rsc.dat(5)} {input:rsc.dat(6)} {input:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-213 -attr oid 211 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-214 -attr oid 212 -attr vt d
load net {input:rsc.vld} -port {input:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-215 -attr oid 213 -attr vt d
load net {input:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-216 -attr oid 214 -attr vt d
load net {input:rsc.rdy} -port {input:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-217 -attr oid 215 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.rdy}
load net {input:rsci.oswt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-218 -attr oid 216 -attr vt d
load net {input:rsci.oswt} -port {input:rsci.oswt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-219 -attr oid 217 -attr vt d
load net {input:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-220 -attr oid 218 -attr vt d
load net {input:rsci.wen_comp} -port {input:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-221 -attr oid 219 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.wen_comp}
load net {input:rsci.idat.mxwt(0)} -attr vt d
load net {input:rsci.idat.mxwt(1)} -attr vt d
load net {input:rsci.idat.mxwt(2)} -attr vt d
load net {input:rsci.idat.mxwt(3)} -attr vt d
load net {input:rsci.idat.mxwt(4)} -attr vt d
load net {input:rsci.idat.mxwt(5)} -attr vt d
load net {input:rsci.idat.mxwt(6)} -attr vt d
load net {input:rsci.idat.mxwt(7)} -attr vt d
load netBundle {input:rsci.idat.mxwt} 8 {input:rsci.idat.mxwt(0)} {input:rsci.idat.mxwt(1)} {input:rsci.idat.mxwt(2)} {input:rsci.idat.mxwt(3)} {input:rsci.idat.mxwt(4)} {input:rsci.idat.mxwt(5)} {input:rsci.idat.mxwt(6)} {input:rsci.idat.mxwt(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-222 -attr oid 220 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat(0)} -port {input:rsci.idat.mxwt(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat(1)} -port {input:rsci.idat.mxwt(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat(2)} -port {input:rsci.idat.mxwt(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat(3)} -port {input:rsci.idat.mxwt(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat(4)} -port {input:rsci.idat.mxwt(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat(5)} -port {input:rsci.idat.mxwt(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat(6)} -port {input:rsci.idat.mxwt(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load net {input:rsci.idat(7)} -port {input:rsci.idat.mxwt(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat.mxwt}
load inst "fir:run:input:rsci:input:wait_ctrl:inst" "fir:run:input:rsci:input:wait_ctrl" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-223 -attr oid 221 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl:inst} -attr area 1.064000 -attr delay 0.077500 -attr hier "/top/fir/fir:run/fir:run:input:rsci/fir:run:input:rsci:input:wait_ctrl"
load net {input:rsci.oswt} -pin  "fir:run:input:rsci:input:wait_ctrl:inst" {input:rsci.iswt0} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-224 -attr oid 222 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.oswt}
load net {input:rsci.biwt} -pin  "fir:run:input:rsci:input:wait_ctrl:inst" {input:rsci.biwt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-225 -attr oid 223 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.biwt}
load net {input:rsci.ivld} -pin  "fir:run:input:rsci:input:wait_ctrl:inst" {input:rsci.ivld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-226 -attr oid 224 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.ivld}
load inst "input:rsci" "ccs_ioport.ccs_in_wait" "ccs_ioport.ccs_in_wait(1,8)" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-227 -attr oid 225 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci} -attr qmod "ccs_ioport.ccs_in_wait(1,8)"
load net {input:rsc.rdy} -pin  "input:rsci" {rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-228 -attr oid 226 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.rdy}
load net {input:rsc.vld} -pin  "input:rsci" {vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-229 -attr oid 227 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.vld}
load net {input:rsc.dat(0)} -pin  "input:rsci" {dat(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(1)} -pin  "input:rsci" {dat(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(2)} -pin  "input:rsci" {dat(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(3)} -pin  "input:rsci" {dat(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(4)} -pin  "input:rsci" {dat(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(5)} -pin  "input:rsci" {dat(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(6)} -pin  "input:rsci" {dat(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsc.dat(7)} -pin  "input:rsci" {dat(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsc.dat}
load net {input:rsci.oswt} -pin  "input:rsci" {irdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-230 -attr oid 228 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.oswt}
load net {input:rsci.ivld} -pin  "input:rsci" {ivld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-231 -attr oid 229 -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.ivld}
load net {input:rsci.idat(0)} -pin  "input:rsci" {idat(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(1)} -pin  "input:rsci" {idat(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(2)} -pin  "input:rsci" {idat(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(3)} -pin  "input:rsci" {idat(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(4)} -pin  "input:rsci" {idat(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(5)} -pin  "input:rsci" {idat(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(6)} -pin  "input:rsci" {idat(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load net {input:rsci.idat(7)} -pin  "input:rsci" {idat(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.idat}
load inst "SHIFT:if:not#2" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-232 -attr oid 230 -attr @path {/top/fir/fir:run/fir:run:input:rsci/SHIFT:if:not#2} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {input:rsci.oswt} -pin  "SHIFT:if:not#2" {A(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.oswt}
load net {SHIFT:if:not#2.itm} -pin  "SHIFT:if:not#2" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/SHIFT:if:not#2.itm}
load inst "SHIFT:if:or" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-233 -attr oid 231 -attr @path {/top/fir/fir:run/fir:run:input:rsci/SHIFT:if:or} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {SHIFT:if:not#2.itm} -pin  "SHIFT:if:or" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/SHIFT:if:not#2.itm}
load net {input:rsci.biwt} -pin  "SHIFT:if:or" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.biwt}
load net {input:rsci.wen_comp} -pin  "SHIFT:if:or" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:input:rsci/input:rsci.wen_comp}
### END MODULE 

module new "fir:run:output:rsci:output:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {output:rsci.iswt0} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-234 -attr oid 232 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.iswt0}
load port {output:rsci.biwt} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-235 -attr oid 233 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.biwt}
load port {output:rsci.irdy} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-236 -attr oid 234 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.irdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {output:rsci.iswt0} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-237 -attr oid 235 -attr vt d
load net {output:rsci.iswt0} -port {output:rsci.iswt0} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-238 -attr oid 236 -attr vt d
load net {output:rsci.biwt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-239 -attr oid 237 -attr vt d
load net {output:rsci.biwt} -port {output:rsci.biwt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-240 -attr oid 238 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.biwt}
load net {output:rsci.irdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-241 -attr oid 239 -attr vt d
load net {output:rsci.irdy} -port {output:rsci.irdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-242 -attr oid 240 -attr vt d
load inst "and" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-243 -attr oid 241 -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {output:rsci.iswt0} -pin  "and" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.iswt0}
load net {output:rsci.irdy} -pin  "and" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.irdy}
load net {output:rsci.biwt} -pin  "and" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl/output:rsci.biwt}
### END MODULE 

module new "fir:run:output:rsci" "orig" \
 -symlib {6cf317fd-14ff-4b17-bc4e-8216d21093dc-19 __CPR101__run__3topFR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_1PJ32JT1 v1} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load portBus output:rsc.dat(7:0) output 8 {output:rsc.dat(7)} {output:rsc.dat(6)} {output:rsc.dat(5)} {output:rsc.dat(4)} {output:rsc.dat(3)} {output:rsc.dat(2)} {output:rsc.dat(1)} {output:rsc.dat(0)} -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-244 -attr oid 242 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load port {output:rsc.vld} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-245 -attr oid 243 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.vld}
load port {output:rsc.rdy} output -symbol right_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-246 -attr oid 244 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.rdy}
load port {output:rsci.oswt} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-247 -attr oid 245 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.oswt}
load port {output:rsci.wen_comp} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-248 -attr oid 246 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.wen_comp}
load portBus output:rsci.idat(7:0) input 8 {output:rsci.idat(7)} {output:rsci.idat(6)} {output:rsci.idat(5)} {output:rsci.idat(4)} {output:rsci.idat(3)} {output:rsci.idat(2)} {output:rsci.idat(1)} {output:rsci.idat(0)} -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-249 -attr oid 247 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load symbol "ccs_ioport.ccs_out_wait" "ccs_ioport.ccs_out_wait(3,8)" EXT boxcolor 0 \
     port {irdy} output \
     port {ivld} input \
     portBus idat input 8 {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \
     port {rdy} input \
     port {vld} output \
     portBus dat output 8 {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \

load symbol "fir:run:output:rsci:output:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {output:rsci.iswt0} input \
     port {output:rsci.biwt} output \
     port {output:rsci.irdy} input \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {output:rsci.irdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-250 -attr oid 248 -attr vt d
load net {output:rsc.dat(0)} -attr vt d
load net {output:rsc.dat(1)} -attr vt d
load net {output:rsc.dat(2)} -attr vt d
load net {output:rsc.dat(3)} -attr vt d
load net {output:rsc.dat(4)} -attr vt d
load net {output:rsc.dat(5)} -attr vt d
load net {output:rsc.dat(6)} -attr vt d
load net {output:rsc.dat(7)} -attr vt d
load netBundle {output:rsc.dat} 8 {output:rsc.dat(0)} {output:rsc.dat(1)} {output:rsc.dat(2)} {output:rsc.dat(3)} {output:rsc.dat(4)} {output:rsc.dat(5)} {output:rsc.dat(6)} {output:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-251 -attr oid 249 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(0)} -port {output:rsc.dat(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(1)} -port {output:rsc.dat(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(2)} -port {output:rsc.dat(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(3)} -port {output:rsc.dat(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(4)} -port {output:rsc.dat(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(5)} -port {output:rsc.dat(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(6)} -port {output:rsc.dat(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(7)} -port {output:rsc.dat(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-252 -attr oid 250 -attr vt d
load net {output:rsc.vld} -port {output:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-253 -attr oid 251 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.vld}
load net {output:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-254 -attr oid 252 -attr vt d
load net {output:rsc.rdy} -port {output:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-255 -attr oid 253 -attr vt d
load net {output:rsci.oswt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-256 -attr oid 254 -attr vt d
load net {output:rsci.oswt} -port {output:rsci.oswt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-257 -attr oid 255 -attr vt d
load net {output:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-258 -attr oid 256 -attr vt d
load net {output:rsci.wen_comp} -port {output:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-259 -attr oid 257 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.wen_comp}
load net {output:rsci.idat(0)} -attr vt d
load net {output:rsci.idat(1)} -attr vt d
load net {output:rsci.idat(2)} -attr vt d
load net {output:rsci.idat(3)} -attr vt d
load net {output:rsci.idat(4)} -attr vt d
load net {output:rsci.idat(5)} -attr vt d
load net {output:rsci.idat(6)} -attr vt d
load net {output:rsci.idat(7)} -attr vt d
load netBundle {output:rsci.idat} 8 {output:rsci.idat(0)} {output:rsci.idat(1)} {output:rsci.idat(2)} {output:rsci.idat(3)} {output:rsci.idat(4)} {output:rsci.idat(5)} {output:rsci.idat(6)} {output:rsci.idat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-260 -attr oid 258 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(0)} -port {output:rsci.idat(0)} -attr vt d
load net {output:rsci.idat(1)} -port {output:rsci.idat(1)} -attr vt d
load net {output:rsci.idat(2)} -port {output:rsci.idat(2)} -attr vt d
load net {output:rsci.idat(3)} -port {output:rsci.idat(3)} -attr vt d
load net {output:rsci.idat(4)} -port {output:rsci.idat(4)} -attr vt d
load net {output:rsci.idat(5)} -port {output:rsci.idat(5)} -attr vt d
load net {output:rsci.idat(6)} -port {output:rsci.idat(6)} -attr vt d
load net {output:rsci.idat(7)} -port {output:rsci.idat(7)} -attr vt d
load netBundle {output:rsci.idat} 8 {output:rsci.idat(0)} {output:rsci.idat(1)} {output:rsci.idat(2)} {output:rsci.idat(3)} {output:rsci.idat(4)} {output:rsci.idat(5)} {output:rsci.idat(6)} {output:rsci.idat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-261 -attr oid 259 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load inst "fir:run:output:rsci:output:wait_ctrl:inst" "fir:run:output:rsci:output:wait_ctrl" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-262 -attr oid 260 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl:inst} -attr area 1.064000 -attr delay 0.077500 -attr hier "/top/fir/fir:run/fir:run:output:rsci/fir:run:output:rsci:output:wait_ctrl"
load net {output:rsci.oswt} -pin  "fir:run:output:rsci:output:wait_ctrl:inst" {output:rsci.iswt0} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-263 -attr oid 261 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.oswt}
load net {output:rsci.biwt} -pin  "fir:run:output:rsci:output:wait_ctrl:inst" {output:rsci.biwt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-264 -attr oid 262 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.biwt}
load net {output:rsci.irdy} -pin  "fir:run:output:rsci:output:wait_ctrl:inst" {output:rsci.irdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-265 -attr oid 263 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.irdy}
load inst "output:rsci" "ccs_ioport.ccs_out_wait" "ccs_ioport.ccs_out_wait(3,8)" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-266 -attr oid 264 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci} -attr qmod "ccs_ioport.ccs_out_wait(3,8)"
load net {output:rsci.irdy} -pin  "output:rsci" {irdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-267 -attr oid 265 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.irdy}
load net {output:rsci.oswt} -pin  "output:rsci" {ivld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-268 -attr oid 266 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.oswt}
load net {output:rsci.idat(0)} -pin  "output:rsci" {idat(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(1)} -pin  "output:rsci" {idat(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(2)} -pin  "output:rsci" {idat(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(3)} -pin  "output:rsci" {idat(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(4)} -pin  "output:rsci" {idat(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(5)} -pin  "output:rsci" {idat(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(6)} -pin  "output:rsci" {idat(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsci.idat(7)} -pin  "output:rsci" {idat(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.idat}
load net {output:rsc.rdy} -pin  "output:rsci" {rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-269 -attr oid 267 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.rdy}
load net {output:rsc.vld} -pin  "output:rsci" {vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-270 -attr oid 268 -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.vld}
load net {output:rsc.dat(0)} -pin  "output:rsci" {dat(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(1)} -pin  "output:rsci" {dat(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(2)} -pin  "output:rsci" {dat(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(3)} -pin  "output:rsci" {dat(3)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(4)} -pin  "output:rsci" {dat(4)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(5)} -pin  "output:rsci" {dat(5)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(6)} -pin  "output:rsci" {dat(6)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load net {output:rsc.dat(7)} -pin  "output:rsci" {dat(7)} -attr vt d -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsc.dat}
load inst "not#2" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-271 -attr oid 269 -attr @path {/top/fir/fir:run/fir:run:output:rsci/not#2} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {output:rsci.oswt} -pin  "not#2" {A(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.oswt}
load net {not#2.itm} -pin  "not#2" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/not#2.itm}
load inst "or" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-272 -attr oid 270 -attr @path {/top/fir/fir:run/fir:run:output:rsci/or} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {not#2.itm} -pin  "or" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/not#2.itm}
load net {output:rsci.biwt} -pin  "or" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.biwt}
load net {output:rsci.wen_comp} -pin  "or" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:output:rsci/output:rsci.wen_comp}
### END MODULE 

module new "fir:run:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {run.wen} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-273 -attr oid 271 -attr vt d -attr @path {/top/fir/fir:run/fir:run:staller/run.wen}
load port {input:rsci.wen_comp} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-274 -attr oid 272 -attr vt d -attr @path {/top/fir/fir:run/fir:run:staller/input:rsci.wen_comp}
load port {output:rsci.wen_comp} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-275 -attr oid 273 -attr vt d -attr @path {/top/fir/fir:run/fir:run:staller/output:rsci.wen_comp}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {run.wen} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-276 -attr oid 274 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-277 -attr oid 275 -attr vt d -attr @path {/top/fir/fir:run/fir:run:staller/run.wen}
load net {input:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-278 -attr oid 276 -attr vt d
load net {input:rsci.wen_comp} -port {input:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-279 -attr oid 277 -attr vt d
load net {output:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-280 -attr oid 278 -attr vt d
load net {output:rsci.wen_comp} -port {output:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-281 -attr oid 279 -attr vt d
load inst "and#3" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-282 -attr oid 280 -attr @path {/top/fir/fir:run/fir:run:staller/and#3} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {input:rsci.wen_comp} -pin  "and#3" {A0(0)} -attr @path {/top/fir/fir:run/fir:run:staller/input:rsci.wen_comp}
load net {output:rsci.wen_comp} -pin  "and#3" {A1(0)} -attr @path {/top/fir/fir:run/fir:run:staller/output:rsci.wen_comp}
load net {run.wen} -pin  "and#3" {Z(0)} -attr @path {/top/fir/fir:run/fir:run:staller/run.wen}
### END MODULE 

module new "fir:run_run:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-283 -attr oid 281 -attr @path {/top/fir/fir:run/fir:run_run:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-284 -attr oid 282 -attr @path {/top/fir/fir:run/fir:run_run:fsm/rst}
load port {run.wen} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-285 -attr oid 283 -attr @path {/top/fir/fir:run/fir:run_run:fsm/run.wen}
load portBus fsm_output(2:0) output 3 {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-286 -attr oid 284 -attr @path {/top/fir/fir:run/fir:run_run:fsm/fsm_output}
load port {SHIFT.C#0_tr0} input -symbol left_portin noname -attr @path {/top/fir/fir:run/fir:run_run:fsm/SHIFT.C#0_tr0}
load net {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-287 -attr oid 285 -attr vt d
load net {clk} -port {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-288 -attr oid 286
load net {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-289 -attr oid 287 -attr vt d
load net {rst} -port {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-290 -attr oid 288
load net {run.wen} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-291 -attr oid 289 -attr vt d
load net {run.wen} -port {run.wen} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-292 -attr oid 290
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load netBundle {fsm_output} 3 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-293 -attr oid 291 -attr vt d -attr @path {/top/fir/fir:run/fir:run_run:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/top/fir/fir:run/fir:run_run:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/top/fir/fir:run/fir:run_run:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/top/fir/fir:run/fir:run_run:fsm/fsm_output}
load net {SHIFT.C#0_tr0} -attr vt d
load net {SHIFT.C#0_tr0} -port {SHIFT.C#0_tr0}
### END MODULE 

module new "fir:run" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-294 -attr oid 292 -attr vt d -attr @path {/top/fir/fir:run/clk}
load port {rst} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-295 -attr oid 293 -attr vt d -attr @path {/top/fir/fir:run/rst}
load portBus input:rsc.dat(7:0) input 8 {input:rsc.dat(7)} {input:rsc.dat(6)} {input:rsc.dat(5)} {input:rsc.dat(4)} {input:rsc.dat(3)} {input:rsc.dat(2)} {input:rsc.dat(1)} {input:rsc.dat(0)} -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-296 -attr oid 294 -attr vt d -attr @path {/top/fir/fir:run/input:rsc.dat}
load port {input:rsc.vld} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-297 -attr oid 295 -attr vt d -attr @path {/top/fir/fir:run/input:rsc.vld}
load port {input:rsc.rdy} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-298 -attr oid 296 -attr vt d -attr @path {/top/fir/fir:run/input:rsc.rdy}
load portBus coeffs(63:0) input 64 {coeffs(63)} {coeffs(62)} {coeffs(61)} {coeffs(60)} {coeffs(59)} {coeffs(58)} {coeffs(57)} {coeffs(56)} {coeffs(55)} {coeffs(54)} {coeffs(53)} {coeffs(52)} {coeffs(51)} {coeffs(50)} {coeffs(49)} {coeffs(48)} {coeffs(47)} {coeffs(46)} {coeffs(45)} {coeffs(44)} {coeffs(43)} {coeffs(42)} {coeffs(41)} {coeffs(40)} {coeffs(39)} {coeffs(38)} {coeffs(37)} {coeffs(36)} {coeffs(35)} {coeffs(34)} {coeffs(33)} {coeffs(32)} {coeffs(31)} {coeffs(30)} {coeffs(29)} {coeffs(28)} {coeffs(27)} {coeffs(26)} {coeffs(25)} {coeffs(24)} {coeffs(23)} {coeffs(22)} {coeffs(21)} {coeffs(20)} {coeffs(19)} {coeffs(18)} {coeffs(17)} {coeffs(16)} {coeffs(15)} {coeffs(14)} {coeffs(13)} {coeffs(12)} {coeffs(11)} {coeffs(10)} {coeffs(9)} {coeffs(8)} {coeffs(7)} {coeffs(6)} {coeffs(5)} {coeffs(4)} {coeffs(3)} {coeffs(2)} {coeffs(1)} {coeffs(0)} -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-299 -attr oid 297 -attr vt d -attr @path {/top/fir/fir:run/coeffs}
load portBus output:rsc.dat(7:0) output 8 {output:rsc.dat(7)} {output:rsc.dat(6)} {output:rsc.dat(5)} {output:rsc.dat(4)} {output:rsc.dat(3)} {output:rsc.dat(2)} {output:rsc.dat(1)} {output:rsc.dat(0)} -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-300 -attr oid 298 -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load port {output:rsc.vld} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-301 -attr oid 299 -attr vt d -attr @path {/top/fir/fir:run/output:rsc.vld}
load port {output:rsc.rdy} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-302 -attr oid 300 -attr vt d -attr @path {/top/fir/fir:run/output:rsc.rdy}
load symbol "fir:run:input:rsci" "orig" GEN \
 fillcolor 1 \
     portBus input:rsc.dat(7:0) input 8 {input:rsc.dat(7)} {input:rsc.dat(6)} {input:rsc.dat(5)} {input:rsc.dat(4)} {input:rsc.dat(3)} {input:rsc.dat(2)} {input:rsc.dat(1)} {input:rsc.dat(0)} \
     port {input:rsc.vld} input.left \
     port {input:rsc.rdy} input.left \
     port {input:rsci.oswt} input \
     port {input:rsci.wen_comp} output \
     portBus input:rsci.idat.mxwt(7:0) output 8 {input:rsci.idat.mxwt(7)} {input:rsci.idat.mxwt(6)} {input:rsci.idat.mxwt(5)} {input:rsci.idat.mxwt(4)} {input:rsci.idat.mxwt(3)} {input:rsci.idat.mxwt(2)} {input:rsci.idat.mxwt(1)} {input:rsci.idat.mxwt(0)} \

load symbol "fir:run:output:rsci" "orig" GEN \
 fillcolor 1 \
     portBus output:rsc.dat(7:0) output 8 {output:rsc.dat(7)} {output:rsc.dat(6)} {output:rsc.dat(5)} {output:rsc.dat(4)} {output:rsc.dat(3)} {output:rsc.dat(2)} {output:rsc.dat(1)} {output:rsc.dat(0)} \
     port {output:rsc.vld} output.right \
     port {output:rsc.rdy} output.right \
     port {output:rsci.oswt} input \
     port {output:rsci.wen_comp} output \
     portBus output:rsci.idat(7:0) input 8 {output:rsci.idat(7)} {output:rsci.idat(6)} {output:rsci.idat(5)} {output:rsci.idat(4)} {output:rsci.idat(3)} {output:rsci.idat(2)} {output:rsci.idat(1)} {output:rsci.idat(0)} \

load symbol "fir:run:staller" "orig" GEN \
 fillcolor 1 \
     port {run.wen} output \
     port {input:rsci.wen_comp} input \
     port {output:rsci.wen_comp} input \

load symbol "fir:run_run:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run.wen} input \
     portBus fsm_output(2:0) output 3 {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {SHIFT.C#0_tr0} input \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(8,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(7:0) input 8 {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(2,3)" "INTERFACE" OR boxcolor 0 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(3,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(2:0) input 3 {D(2)} {D(1)} {D(0)} \
     portBus DRs(2:0) input 3 {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(4,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(5,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,19)" "INTERFACE" AND boxcolor 0 \
     portBus A0(18:0) input 19 {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(18:0) input 19 {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(18:0) output 19 {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(19,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(18:0) input 19 {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(18:0) input 19 {DRs(18)} {DRs(17)} {DRs(16)} {DRs(15)} {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(18:0) output 19 {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,8)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(8,8)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(7:0) input 8 {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(7:0) input 8 {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(7:0) input 8 {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(7:0) input 8 {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(7:0) input 8 {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(7:0) input 8 {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus S(2:0) input.top 3 {S(2)} {S(1)} {S(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(3,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(7,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(9,8)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(7:0) input 8 {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(7:0) input 8 {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(7:0) input 8 {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(7:0) input 8 {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(7:0) input 8 {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(7:0) input 8 {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(7:0) input 8 {A8(7)} {A8(6)} {A8(5)} {A8(4)} {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mul(8,1,8,1,16)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(7:0) input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(7:0) input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(15:0) output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(19,-1,16,1,19,0)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(18:0) input 19 {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(15:0) input 16 {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(18:0) output 19 {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,0,1,1,4,0)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(2:0) input 3 {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {input:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-303 -attr oid 301 -attr vt d
load net {input:rsci.idat.mxwt(0)} -attr vt d
load net {input:rsci.idat.mxwt(1)} -attr vt d
load net {input:rsci.idat.mxwt(2)} -attr vt d
load net {input:rsci.idat.mxwt(3)} -attr vt d
load net {input:rsci.idat.mxwt(4)} -attr vt d
load net {input:rsci.idat.mxwt(5)} -attr vt d
load net {input:rsci.idat.mxwt(6)} -attr vt d
load net {input:rsci.idat.mxwt(7)} -attr vt d
load netBundle {input:rsci.idat.mxwt} 8 {input:rsci.idat.mxwt(0)} {input:rsci.idat.mxwt(1)} {input:rsci.idat.mxwt(2)} {input:rsci.idat.mxwt(3)} {input:rsci.idat.mxwt(4)} {input:rsci.idat.mxwt(5)} {input:rsci.idat.mxwt(6)} {input:rsci.idat.mxwt(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-304 -attr oid 302 -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {output:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-305 -attr oid 303 -attr vt d
load net {output:rsci.idat(0)} -attr vt d
load net {output:rsci.idat(1)} -attr vt d
load net {output:rsci.idat(2)} -attr vt d
load net {output:rsci.idat(3)} -attr vt d
load net {output:rsci.idat(4)} -attr vt d
load net {output:rsci.idat(5)} -attr vt d
load net {output:rsci.idat(6)} -attr vt d
load net {output:rsci.idat(7)} -attr vt d
load netBundle {output:rsci.idat} 8 {output:rsci.idat(0)} {output:rsci.idat(1)} {output:rsci.idat(2)} {output:rsci.idat(3)} {output:rsci.idat(4)} {output:rsci.idat(5)} {output:rsci.idat(6)} {output:rsci.idat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-306 -attr oid 304 -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {SHIFT:acc#1.tmp(0)} -attr vt d
load net {SHIFT:acc#1.tmp(1)} -attr vt d
load net {SHIFT:acc#1.tmp(2)} -attr vt d
load net {SHIFT:acc#1.tmp(3)} -attr vt d
load netBundle {SHIFT:acc#1.tmp} 4 {SHIFT:acc#1.tmp(0)} {SHIFT:acc#1.tmp(1)} {SHIFT:acc#1.tmp(2)} {SHIFT:acc#1.tmp(3)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-307 -attr oid 305 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:acc#1.tmp}
load net {SHIFT:i(3:0).sva(2:0)(0)} -attr vt d
load net {SHIFT:i(3:0).sva(2:0)(1)} -attr vt d
load net {SHIFT:i(3:0).sva(2:0)(2)} -attr vt d
load netBundle {SHIFT:i(3:0).sva(2:0)} 3 {SHIFT:i(3:0).sva(2:0)(0)} {SHIFT:i(3:0).sva(2:0)(1)} {SHIFT:i(3:0).sva(2:0)(2)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-308 -attr oid 306 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i(3:0).sva(2:0)}
load net {MAC:i(3:0).sva(2:0)(0)} -attr vt d
load net {MAC:i(3:0).sva(2:0)(1)} -attr vt d
load net {MAC:i(3:0).sva(2:0)(2)} -attr vt d
load netBundle {MAC:i(3:0).sva(2:0)} 3 {MAC:i(3:0).sva(2:0)(0)} {MAC:i(3:0).sva(2:0)(1)} {MAC:i(3:0).sva(2:0)(2)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-309 -attr oid 307 -attr vt d -attr @path {/top/fir/fir:run/MAC:i(3:0).sva(2:0)}
load net {regs(0).lpi#2(0)} -attr vt d
load net {regs(0).lpi#2(1)} -attr vt d
load net {regs(0).lpi#2(2)} -attr vt d
load net {regs(0).lpi#2(3)} -attr vt d
load net {regs(0).lpi#2(4)} -attr vt d
load net {regs(0).lpi#2(5)} -attr vt d
load net {regs(0).lpi#2(6)} -attr vt d
load net {regs(0).lpi#2(7)} -attr vt d
load netBundle {regs(0).lpi#2} 8 {regs(0).lpi#2(0)} {regs(0).lpi#2(1)} {regs(0).lpi#2(2)} {regs(0).lpi#2(3)} {regs(0).lpi#2(4)} {regs(0).lpi#2(5)} {regs(0).lpi#2(6)} {regs(0).lpi#2(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-310 -attr oid 308 -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(3).lpi#2(0)} -attr vt d
load net {regs(3).lpi#2(1)} -attr vt d
load net {regs(3).lpi#2(2)} -attr vt d
load net {regs(3).lpi#2(3)} -attr vt d
load net {regs(3).lpi#2(4)} -attr vt d
load net {regs(3).lpi#2(5)} -attr vt d
load net {regs(3).lpi#2(6)} -attr vt d
load net {regs(3).lpi#2(7)} -attr vt d
load netBundle {regs(3).lpi#2} 8 {regs(3).lpi#2(0)} {regs(3).lpi#2(1)} {regs(3).lpi#2(2)} {regs(3).lpi#2(3)} {regs(3).lpi#2(4)} {regs(3).lpi#2(5)} {regs(3).lpi#2(6)} {regs(3).lpi#2(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-311 -attr oid 309 -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(4).lpi#2(0)} -attr vt d
load net {regs(4).lpi#2(1)} -attr vt d
load net {regs(4).lpi#2(2)} -attr vt d
load net {regs(4).lpi#2(3)} -attr vt d
load net {regs(4).lpi#2(4)} -attr vt d
load net {regs(4).lpi#2(5)} -attr vt d
load net {regs(4).lpi#2(6)} -attr vt d
load net {regs(4).lpi#2(7)} -attr vt d
load netBundle {regs(4).lpi#2} 8 {regs(4).lpi#2(0)} {regs(4).lpi#2(1)} {regs(4).lpi#2(2)} {regs(4).lpi#2(3)} {regs(4).lpi#2(4)} {regs(4).lpi#2(5)} {regs(4).lpi#2(6)} {regs(4).lpi#2(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-312 -attr oid 310 -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(2).lpi#2(0)} -attr vt d
load net {regs(2).lpi#2(1)} -attr vt d
load net {regs(2).lpi#2(2)} -attr vt d
load net {regs(2).lpi#2(3)} -attr vt d
load net {regs(2).lpi#2(4)} -attr vt d
load net {regs(2).lpi#2(5)} -attr vt d
load net {regs(2).lpi#2(6)} -attr vt d
load net {regs(2).lpi#2(7)} -attr vt d
load netBundle {regs(2).lpi#2} 8 {regs(2).lpi#2(0)} {regs(2).lpi#2(1)} {regs(2).lpi#2(2)} {regs(2).lpi#2(3)} {regs(2).lpi#2(4)} {regs(2).lpi#2(5)} {regs(2).lpi#2(6)} {regs(2).lpi#2(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-313 -attr oid 311 -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(5).lpi#2(0)} -attr vt d
load net {regs(5).lpi#2(1)} -attr vt d
load net {regs(5).lpi#2(2)} -attr vt d
load net {regs(5).lpi#2(3)} -attr vt d
load net {regs(5).lpi#2(4)} -attr vt d
load net {regs(5).lpi#2(5)} -attr vt d
load net {regs(5).lpi#2(6)} -attr vt d
load net {regs(5).lpi#2(7)} -attr vt d
load netBundle {regs(5).lpi#2} 8 {regs(5).lpi#2(0)} {regs(5).lpi#2(1)} {regs(5).lpi#2(2)} {regs(5).lpi#2(3)} {regs(5).lpi#2(4)} {regs(5).lpi#2(5)} {regs(5).lpi#2(6)} {regs(5).lpi#2(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-314 -attr oid 312 -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(1).lpi#2(0)} -attr vt d
load net {regs(1).lpi#2(1)} -attr vt d
load net {regs(1).lpi#2(2)} -attr vt d
load net {regs(1).lpi#2(3)} -attr vt d
load net {regs(1).lpi#2(4)} -attr vt d
load net {regs(1).lpi#2(5)} -attr vt d
load net {regs(1).lpi#2(6)} -attr vt d
load net {regs(1).lpi#2(7)} -attr vt d
load netBundle {regs(1).lpi#2} 8 {regs(1).lpi#2(0)} {regs(1).lpi#2(1)} {regs(1).lpi#2(2)} {regs(1).lpi#2(3)} {regs(1).lpi#2(4)} {regs(1).lpi#2(5)} {regs(1).lpi#2(6)} {regs(1).lpi#2(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-315 -attr oid 313 -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(6).lpi#2(0)} -attr vt d
load net {regs(6).lpi#2(1)} -attr vt d
load net {regs(6).lpi#2(2)} -attr vt d
load net {regs(6).lpi#2(3)} -attr vt d
load net {regs(6).lpi#2(4)} -attr vt d
load net {regs(6).lpi#2(5)} -attr vt d
load net {regs(6).lpi#2(6)} -attr vt d
load net {regs(6).lpi#2(7)} -attr vt d
load netBundle {regs(6).lpi#2} 8 {regs(6).lpi#2(0)} {regs(6).lpi#2(1)} {regs(6).lpi#2(2)} {regs(6).lpi#2(3)} {regs(6).lpi#2(4)} {regs(6).lpi#2(5)} {regs(6).lpi#2(6)} {regs(6).lpi#2(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-316 -attr oid 314 -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(7).lpi#2(0)} -attr vt d
load net {regs(7).lpi#2(1)} -attr vt d
load net {regs(7).lpi#2(2)} -attr vt d
load net {regs(7).lpi#2(3)} -attr vt d
load net {regs(7).lpi#2(4)} -attr vt d
load net {regs(7).lpi#2(5)} -attr vt d
load net {regs(7).lpi#2(6)} -attr vt d
load net {regs(7).lpi#2(7)} -attr vt d
load netBundle {regs(7).lpi#2} 8 {regs(7).lpi#2(0)} {regs(7).lpi#2(1)} {regs(7).lpi#2(2)} {regs(7).lpi#2(3)} {regs(7).lpi#2(4)} {regs(7).lpi#2(5)} {regs(7).lpi#2(6)} {regs(7).lpi#2(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-317 -attr oid 315 -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {temp.sva(0)} -attr vt d
load net {temp.sva(1)} -attr vt d
load net {temp.sva(2)} -attr vt d
load net {temp.sva(3)} -attr vt d
load net {temp.sva(4)} -attr vt d
load net {temp.sva(5)} -attr vt d
load net {temp.sva(6)} -attr vt d
load net {temp.sva(7)} -attr vt d
load net {temp.sva(8)} -attr vt d
load net {temp.sva(9)} -attr vt d
load net {temp.sva(10)} -attr vt d
load net {temp.sva(11)} -attr vt d
load net {temp.sva(12)} -attr vt d
load net {temp.sva(13)} -attr vt d
load net {temp.sva(14)} -attr vt d
load net {temp.sva(15)} -attr vt d
load net {temp.sva(16)} -attr vt d
load net {temp.sva(17)} -attr vt d
load net {temp.sva(18)} -attr vt d
load netBundle {temp.sva} 19 {temp.sva(0)} {temp.sva(1)} {temp.sva(2)} {temp.sva(3)} {temp.sva(4)} {temp.sva(5)} {temp.sva(6)} {temp.sva(7)} {temp.sva(8)} {temp.sva(9)} {temp.sva(10)} {temp.sva(11)} {temp.sva(12)} {temp.sva(13)} {temp.sva(14)} {temp.sva(15)} {temp.sva(16)} {temp.sva(17)} {temp.sva(18)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-318 -attr oid 316 -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {regs(0).lpi#2:mx1(0)} -attr vt d
load net {regs(0).lpi#2:mx1(1)} -attr vt d
load net {regs(0).lpi#2:mx1(2)} -attr vt d
load net {regs(0).lpi#2:mx1(3)} -attr vt d
load net {regs(0).lpi#2:mx1(4)} -attr vt d
load net {regs(0).lpi#2:mx1(5)} -attr vt d
load net {regs(0).lpi#2:mx1(6)} -attr vt d
load net {regs(0).lpi#2:mx1(7)} -attr vt d
load netBundle {regs(0).lpi#2:mx1} 8 {regs(0).lpi#2:mx1(0)} {regs(0).lpi#2:mx1(1)} {regs(0).lpi#2:mx1(2)} {regs(0).lpi#2:mx1(3)} {regs(0).lpi#2:mx1(4)} {regs(0).lpi#2:mx1(5)} {regs(0).lpi#2:mx1(6)} {regs(0).lpi#2:mx1(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-319 -attr oid 317 -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {temp.sva#2(0)} -attr vt d
load net {temp.sva#2(1)} -attr vt d
load net {temp.sva#2(2)} -attr vt d
load net {temp.sva#2(3)} -attr vt d
load net {temp.sva#2(4)} -attr vt d
load net {temp.sva#2(5)} -attr vt d
load net {temp.sva#2(6)} -attr vt d
load net {temp.sva#2(7)} -attr vt d
load net {temp.sva#2(8)} -attr vt d
load net {temp.sva#2(9)} -attr vt d
load net {temp.sva#2(10)} -attr vt d
load net {temp.sva#2(11)} -attr vt d
load net {temp.sva#2(12)} -attr vt d
load net {temp.sva#2(13)} -attr vt d
load net {temp.sva#2(14)} -attr vt d
load net {temp.sva#2(15)} -attr vt d
load net {temp.sva#2(16)} -attr vt d
load net {temp.sva#2(17)} -attr vt d
load net {temp.sva#2(18)} -attr vt d
load netBundle {temp.sva#2} 19 {temp.sva#2(0)} {temp.sva#2(1)} {temp.sva#2(2)} {temp.sva#2(3)} {temp.sva#2(4)} {temp.sva#2(5)} {temp.sva#2(6)} {temp.sva#2(7)} {temp.sva#2(8)} {temp.sva#2(9)} {temp.sva#2(10)} {temp.sva#2(11)} {temp.sva#2(12)} {temp.sva#2(13)} {temp.sva#2(14)} {temp.sva#2(15)} {temp.sva#2(16)} {temp.sva#2(17)} {temp.sva#2(18)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-320 -attr oid 318 -attr vt d -attr @path {/top/fir/fir:run/temp.sva#2}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(0)} -attr vt d
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(1)} -attr vt d
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(2)} -attr vt d
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(3)} -attr vt d
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(4)} -attr vt d
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(5)} -attr vt d
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(6)} -attr vt d
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(7)} -attr vt d
load netBundle {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1} 8 {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(0)} {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(1)} {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(2)} {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(3)} {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(4)} {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(5)} {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(6)} {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-321 -attr oid 319 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {MAC:i(3:0).sva#2(0)} -attr vt d
load net {MAC:i(3:0).sva#2(1)} -attr vt d
load net {MAC:i(3:0).sva#2(2)} -attr vt d
load net {MAC:i(3:0).sva#2(3)} -attr vt d
load netBundle {MAC:i(3:0).sva#2} 4 {MAC:i(3:0).sva#2(0)} {MAC:i(3:0).sva#2(1)} {MAC:i(3:0).sva#2(2)} {MAC:i(3:0).sva#2(3)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-322 -attr oid 320 -attr vt d -attr @path {/top/fir/fir:run/MAC:i(3:0).sva#2}
load net {SHIFT:i:SHIFT:i:or.itm(0)} -attr vt d
load net {SHIFT:i:SHIFT:i:or.itm(1)} -attr vt d
load net {SHIFT:i:SHIFT:i:or.itm(2)} -attr vt d
load netBundle {SHIFT:i:SHIFT:i:or.itm} 3 {SHIFT:i:SHIFT:i:or.itm(0)} {SHIFT:i:SHIFT:i:or.itm(1)} {SHIFT:i:SHIFT:i:or.itm(2)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-323 -attr oid 321 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or.itm}
load net {SHIFT:i:slc(SHIFT:i(3:0).sva#2)(2-0).itm(0)} -attr vt d
load net {SHIFT:i:slc(SHIFT:i(3:0).sva#2)(2-0).itm(1)} -attr vt d
load net {SHIFT:i:slc(SHIFT:i(3:0).sva#2)(2-0).itm(2)} -attr vt d
load netBundle {SHIFT:i:slc(SHIFT:i(3:0).sva#2)(2-0).itm} 3 {SHIFT:i:slc(SHIFT:i(3:0).sva#2)(2-0).itm(0)} {SHIFT:i:slc(SHIFT:i(3:0).sva#2)(2-0).itm(1)} {SHIFT:i:slc(SHIFT:i(3:0).sva#2)(2-0).itm(2)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-324 -attr oid 322 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva#2)(2-0).itm}
load net {SHIFT:i:exs.itm(0)} -attr vt d
load net {SHIFT:i:exs.itm(1)} -attr vt d
load net {SHIFT:i:exs.itm(2)} -attr vt d
load netBundle {SHIFT:i:exs.itm} 3 {SHIFT:i:exs.itm(0)} {SHIFT:i:exs.itm(1)} {SHIFT:i:exs.itm(2)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-325 -attr oid 323 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:exs.itm}
load net {SHIFT:i:SHIFT:i:or#1.itm(0)} -attr vt d
load net {SHIFT:i:SHIFT:i:or#1.itm(1)} -attr vt d
load net {SHIFT:i:SHIFT:i:or#1.itm(2)} -attr vt d
load netBundle {SHIFT:i:SHIFT:i:or#1.itm} 3 {SHIFT:i:SHIFT:i:or#1.itm(0)} {SHIFT:i:SHIFT:i:or#1.itm(1)} {SHIFT:i:SHIFT:i:or#1.itm(2)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-326 -attr oid 324 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or#1.itm}
load net {MAC:i:slc(MAC:i(3:0).sva#2)(2-0).itm(0)} -attr vt d
load net {MAC:i:slc(MAC:i(3:0).sva#2)(2-0).itm(1)} -attr vt d
load net {MAC:i:slc(MAC:i(3:0).sva#2)(2-0).itm(2)} -attr vt d
load netBundle {MAC:i:slc(MAC:i(3:0).sva#2)(2-0).itm} 3 {MAC:i:slc(MAC:i(3:0).sva#2)(2-0).itm(0)} {MAC:i:slc(MAC:i(3:0).sva#2)(2-0).itm(1)} {MAC:i:slc(MAC:i(3:0).sva#2)(2-0).itm(2)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-327 -attr oid 325 -attr vt d -attr @path {/top/fir/fir:run/MAC:i:slc(MAC:i(3:0).sva#2)(2-0).itm}
load net {SHIFT:i:exs#1.itm(0)} -attr vt d
load net {SHIFT:i:exs#1.itm(1)} -attr vt d
load net {SHIFT:i:exs#1.itm(2)} -attr vt d
load netBundle {SHIFT:i:exs#1.itm} 3 {SHIFT:i:exs#1.itm(0)} {SHIFT:i:exs#1.itm(1)} {SHIFT:i:exs#1.itm(2)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-328 -attr oid 326 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:exs#1.itm}
load net {temp:temp:and.itm(0)} -attr vt d
load net {temp:temp:and.itm(1)} -attr vt d
load net {temp:temp:and.itm(2)} -attr vt d
load net {temp:temp:and.itm(3)} -attr vt d
load net {temp:temp:and.itm(4)} -attr vt d
load net {temp:temp:and.itm(5)} -attr vt d
load net {temp:temp:and.itm(6)} -attr vt d
load net {temp:temp:and.itm(7)} -attr vt d
load net {temp:temp:and.itm(8)} -attr vt d
load net {temp:temp:and.itm(9)} -attr vt d
load net {temp:temp:and.itm(10)} -attr vt d
load net {temp:temp:and.itm(11)} -attr vt d
load net {temp:temp:and.itm(12)} -attr vt d
load net {temp:temp:and.itm(13)} -attr vt d
load net {temp:temp:and.itm(14)} -attr vt d
load net {temp:temp:and.itm(15)} -attr vt d
load net {temp:temp:and.itm(16)} -attr vt d
load net {temp:temp:and.itm(17)} -attr vt d
load net {temp:temp:and.itm(18)} -attr vt d
load netBundle {temp:temp:and.itm} 19 {temp:temp:and.itm(0)} {temp:temp:and.itm(1)} {temp:temp:and.itm(2)} {temp:temp:and.itm(3)} {temp:temp:and.itm(4)} {temp:temp:and.itm(5)} {temp:temp:and.itm(6)} {temp:temp:and.itm(7)} {temp:temp:and.itm(8)} {temp:temp:and.itm(9)} {temp:temp:and.itm(10)} {temp:temp:and.itm(11)} {temp:temp:and.itm(12)} {temp:temp:and.itm(13)} {temp:temp:and.itm(14)} {temp:temp:and.itm(15)} {temp:temp:and.itm(16)} {temp:temp:and.itm(17)} {temp:temp:and.itm(18)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-329 -attr oid 327 -attr vt d -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:exs.itm(0)} -attr vt d
load net {temp:exs.itm(1)} -attr vt d
load net {temp:exs.itm(2)} -attr vt d
load net {temp:exs.itm(3)} -attr vt d
load net {temp:exs.itm(4)} -attr vt d
load net {temp:exs.itm(5)} -attr vt d
load net {temp:exs.itm(6)} -attr vt d
load net {temp:exs.itm(7)} -attr vt d
load net {temp:exs.itm(8)} -attr vt d
load net {temp:exs.itm(9)} -attr vt d
load net {temp:exs.itm(10)} -attr vt d
load net {temp:exs.itm(11)} -attr vt d
load net {temp:exs.itm(12)} -attr vt d
load net {temp:exs.itm(13)} -attr vt d
load net {temp:exs.itm(14)} -attr vt d
load net {temp:exs.itm(15)} -attr vt d
load net {temp:exs.itm(16)} -attr vt d
load net {temp:exs.itm(17)} -attr vt d
load net {temp:exs.itm(18)} -attr vt d
load netBundle {temp:exs.itm} 19 {temp:exs.itm(0)} {temp:exs.itm(1)} {temp:exs.itm(2)} {temp:exs.itm(3)} {temp:exs.itm(4)} {temp:exs.itm(5)} {temp:exs.itm(6)} {temp:exs.itm(7)} {temp:exs.itm(8)} {temp:exs.itm(9)} {temp:exs.itm(10)} {temp:exs.itm(11)} {temp:exs.itm(12)} {temp:exs.itm(13)} {temp:exs.itm(14)} {temp:exs.itm(15)} {temp:exs.itm(16)} {temp:exs.itm(17)} {temp:exs.itm(18)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-330 -attr oid 328 -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {temp:slc(temp.sva#2)(18-11).itm(0)} -attr vt d
load net {temp:slc(temp.sva#2)(18-11).itm(1)} -attr vt d
load net {temp:slc(temp.sva#2)(18-11).itm(2)} -attr vt d
load net {temp:slc(temp.sva#2)(18-11).itm(3)} -attr vt d
load net {temp:slc(temp.sva#2)(18-11).itm(4)} -attr vt d
load net {temp:slc(temp.sva#2)(18-11).itm(5)} -attr vt d
load net {temp:slc(temp.sva#2)(18-11).itm(6)} -attr vt d
load net {temp:slc(temp.sva#2)(18-11).itm(7)} -attr vt d
load netBundle {temp:slc(temp.sva#2)(18-11).itm} 8 {temp:slc(temp.sva#2)(18-11).itm(0)} {temp:slc(temp.sva#2)(18-11).itm(1)} {temp:slc(temp.sva#2)(18-11).itm(2)} {temp:slc(temp.sva#2)(18-11).itm(3)} {temp:slc(temp.sva#2)(18-11).itm(4)} {temp:slc(temp.sva#2)(18-11).itm(5)} {temp:slc(temp.sva#2)(18-11).itm(6)} {temp:slc(temp.sva#2)(18-11).itm(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-331 -attr oid 329 -attr vt d -attr @path {/top/fir/fir:run/temp:slc(temp.sva#2)(18-11).itm}
load net {MAC:mul.itm(0)} -attr vt d
load net {MAC:mul.itm(1)} -attr vt d
load net {MAC:mul.itm(2)} -attr vt d
load net {MAC:mul.itm(3)} -attr vt d
load net {MAC:mul.itm(4)} -attr vt d
load net {MAC:mul.itm(5)} -attr vt d
load net {MAC:mul.itm(6)} -attr vt d
load net {MAC:mul.itm(7)} -attr vt d
load net {MAC:mul.itm(8)} -attr vt d
load net {MAC:mul.itm(9)} -attr vt d
load net {MAC:mul.itm(10)} -attr vt d
load net {MAC:mul.itm(11)} -attr vt d
load net {MAC:mul.itm(12)} -attr vt d
load net {MAC:mul.itm(13)} -attr vt d
load net {MAC:mul.itm(14)} -attr vt d
load net {MAC:mul.itm(15)} -attr vt d
load netBundle {MAC:mul.itm} 16 {MAC:mul.itm(0)} {MAC:mul.itm(1)} {MAC:mul.itm(2)} {MAC:mul.itm(3)} {MAC:mul.itm(4)} {MAC:mul.itm(5)} {MAC:mul.itm(6)} {MAC:mul.itm(7)} {MAC:mul.itm(8)} {MAC:mul.itm(9)} {MAC:mul.itm(10)} {MAC:mul.itm(11)} {MAC:mul.itm(12)} {MAC:mul.itm(13)} {MAC:mul.itm(14)} {MAC:mul.itm(15)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-332 -attr oid 330 -attr vt d -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mux.itm(0)} -attr vt d
load net {MAC:mux.itm(1)} -attr vt d
load net {MAC:mux.itm(2)} -attr vt d
load net {MAC:mux.itm(3)} -attr vt d
load net {MAC:mux.itm(4)} -attr vt d
load net {MAC:mux.itm(5)} -attr vt d
load net {MAC:mux.itm(6)} -attr vt d
load net {MAC:mux.itm(7)} -attr vt d
load netBundle {MAC:mux.itm} 8 {MAC:mux.itm(0)} {MAC:mux.itm(1)} {MAC:mux.itm(2)} {MAC:mux.itm(3)} {MAC:mux.itm(4)} {MAC:mux.itm(5)} {MAC:mux.itm(6)} {MAC:mux.itm(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-333 -attr oid 331 -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:slc(coeffs)(7-0).itm(0)} -attr vt d
load net {MAC:slc(coeffs)(7-0).itm(1)} -attr vt d
load net {MAC:slc(coeffs)(7-0).itm(2)} -attr vt d
load net {MAC:slc(coeffs)(7-0).itm(3)} -attr vt d
load net {MAC:slc(coeffs)(7-0).itm(4)} -attr vt d
load net {MAC:slc(coeffs)(7-0).itm(5)} -attr vt d
load net {MAC:slc(coeffs)(7-0).itm(6)} -attr vt d
load net {MAC:slc(coeffs)(7-0).itm(7)} -attr vt d
load netBundle {MAC:slc(coeffs)(7-0).itm} 8 {MAC:slc(coeffs)(7-0).itm(0)} {MAC:slc(coeffs)(7-0).itm(1)} {MAC:slc(coeffs)(7-0).itm(2)} {MAC:slc(coeffs)(7-0).itm(3)} {MAC:slc(coeffs)(7-0).itm(4)} {MAC:slc(coeffs)(7-0).itm(5)} {MAC:slc(coeffs)(7-0).itm(6)} {MAC:slc(coeffs)(7-0).itm(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-334 -attr oid 332 -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(7-0).itm}
load net {MAC:slc(coeffs)(15-8).itm(0)} -attr vt d
load net {MAC:slc(coeffs)(15-8).itm(1)} -attr vt d
load net {MAC:slc(coeffs)(15-8).itm(2)} -attr vt d
load net {MAC:slc(coeffs)(15-8).itm(3)} -attr vt d
load net {MAC:slc(coeffs)(15-8).itm(4)} -attr vt d
load net {MAC:slc(coeffs)(15-8).itm(5)} -attr vt d
load net {MAC:slc(coeffs)(15-8).itm(6)} -attr vt d
load net {MAC:slc(coeffs)(15-8).itm(7)} -attr vt d
load netBundle {MAC:slc(coeffs)(15-8).itm} 8 {MAC:slc(coeffs)(15-8).itm(0)} {MAC:slc(coeffs)(15-8).itm(1)} {MAC:slc(coeffs)(15-8).itm(2)} {MAC:slc(coeffs)(15-8).itm(3)} {MAC:slc(coeffs)(15-8).itm(4)} {MAC:slc(coeffs)(15-8).itm(5)} {MAC:slc(coeffs)(15-8).itm(6)} {MAC:slc(coeffs)(15-8).itm(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-335 -attr oid 333 -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(15-8).itm}
load net {MAC:slc(coeffs)(23-16).itm(0)} -attr vt d
load net {MAC:slc(coeffs)(23-16).itm(1)} -attr vt d
load net {MAC:slc(coeffs)(23-16).itm(2)} -attr vt d
load net {MAC:slc(coeffs)(23-16).itm(3)} -attr vt d
load net {MAC:slc(coeffs)(23-16).itm(4)} -attr vt d
load net {MAC:slc(coeffs)(23-16).itm(5)} -attr vt d
load net {MAC:slc(coeffs)(23-16).itm(6)} -attr vt d
load net {MAC:slc(coeffs)(23-16).itm(7)} -attr vt d
load netBundle {MAC:slc(coeffs)(23-16).itm} 8 {MAC:slc(coeffs)(23-16).itm(0)} {MAC:slc(coeffs)(23-16).itm(1)} {MAC:slc(coeffs)(23-16).itm(2)} {MAC:slc(coeffs)(23-16).itm(3)} {MAC:slc(coeffs)(23-16).itm(4)} {MAC:slc(coeffs)(23-16).itm(5)} {MAC:slc(coeffs)(23-16).itm(6)} {MAC:slc(coeffs)(23-16).itm(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-336 -attr oid 334 -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(23-16).itm}
load net {MAC:slc(coeffs)(31-24).itm(0)} -attr vt d
load net {MAC:slc(coeffs)(31-24).itm(1)} -attr vt d
load net {MAC:slc(coeffs)(31-24).itm(2)} -attr vt d
load net {MAC:slc(coeffs)(31-24).itm(3)} -attr vt d
load net {MAC:slc(coeffs)(31-24).itm(4)} -attr vt d
load net {MAC:slc(coeffs)(31-24).itm(5)} -attr vt d
load net {MAC:slc(coeffs)(31-24).itm(6)} -attr vt d
load net {MAC:slc(coeffs)(31-24).itm(7)} -attr vt d
load netBundle {MAC:slc(coeffs)(31-24).itm} 8 {MAC:slc(coeffs)(31-24).itm(0)} {MAC:slc(coeffs)(31-24).itm(1)} {MAC:slc(coeffs)(31-24).itm(2)} {MAC:slc(coeffs)(31-24).itm(3)} {MAC:slc(coeffs)(31-24).itm(4)} {MAC:slc(coeffs)(31-24).itm(5)} {MAC:slc(coeffs)(31-24).itm(6)} {MAC:slc(coeffs)(31-24).itm(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-337 -attr oid 335 -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(31-24).itm}
load net {MAC:slc(coeffs)(39-32).itm(0)} -attr vt d
load net {MAC:slc(coeffs)(39-32).itm(1)} -attr vt d
load net {MAC:slc(coeffs)(39-32).itm(2)} -attr vt d
load net {MAC:slc(coeffs)(39-32).itm(3)} -attr vt d
load net {MAC:slc(coeffs)(39-32).itm(4)} -attr vt d
load net {MAC:slc(coeffs)(39-32).itm(5)} -attr vt d
load net {MAC:slc(coeffs)(39-32).itm(6)} -attr vt d
load net {MAC:slc(coeffs)(39-32).itm(7)} -attr vt d
load netBundle {MAC:slc(coeffs)(39-32).itm} 8 {MAC:slc(coeffs)(39-32).itm(0)} {MAC:slc(coeffs)(39-32).itm(1)} {MAC:slc(coeffs)(39-32).itm(2)} {MAC:slc(coeffs)(39-32).itm(3)} {MAC:slc(coeffs)(39-32).itm(4)} {MAC:slc(coeffs)(39-32).itm(5)} {MAC:slc(coeffs)(39-32).itm(6)} {MAC:slc(coeffs)(39-32).itm(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-338 -attr oid 336 -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(39-32).itm}
load net {MAC:slc(coeffs)(47-40).itm(0)} -attr vt d
load net {MAC:slc(coeffs)(47-40).itm(1)} -attr vt d
load net {MAC:slc(coeffs)(47-40).itm(2)} -attr vt d
load net {MAC:slc(coeffs)(47-40).itm(3)} -attr vt d
load net {MAC:slc(coeffs)(47-40).itm(4)} -attr vt d
load net {MAC:slc(coeffs)(47-40).itm(5)} -attr vt d
load net {MAC:slc(coeffs)(47-40).itm(6)} -attr vt d
load net {MAC:slc(coeffs)(47-40).itm(7)} -attr vt d
load netBundle {MAC:slc(coeffs)(47-40).itm} 8 {MAC:slc(coeffs)(47-40).itm(0)} {MAC:slc(coeffs)(47-40).itm(1)} {MAC:slc(coeffs)(47-40).itm(2)} {MAC:slc(coeffs)(47-40).itm(3)} {MAC:slc(coeffs)(47-40).itm(4)} {MAC:slc(coeffs)(47-40).itm(5)} {MAC:slc(coeffs)(47-40).itm(6)} {MAC:slc(coeffs)(47-40).itm(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-339 -attr oid 337 -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(47-40).itm}
load net {MAC:slc(coeffs)(55-48).itm(0)} -attr vt d
load net {MAC:slc(coeffs)(55-48).itm(1)} -attr vt d
load net {MAC:slc(coeffs)(55-48).itm(2)} -attr vt d
load net {MAC:slc(coeffs)(55-48).itm(3)} -attr vt d
load net {MAC:slc(coeffs)(55-48).itm(4)} -attr vt d
load net {MAC:slc(coeffs)(55-48).itm(5)} -attr vt d
load net {MAC:slc(coeffs)(55-48).itm(6)} -attr vt d
load net {MAC:slc(coeffs)(55-48).itm(7)} -attr vt d
load netBundle {MAC:slc(coeffs)(55-48).itm} 8 {MAC:slc(coeffs)(55-48).itm(0)} {MAC:slc(coeffs)(55-48).itm(1)} {MAC:slc(coeffs)(55-48).itm(2)} {MAC:slc(coeffs)(55-48).itm(3)} {MAC:slc(coeffs)(55-48).itm(4)} {MAC:slc(coeffs)(55-48).itm(5)} {MAC:slc(coeffs)(55-48).itm(6)} {MAC:slc(coeffs)(55-48).itm(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-340 -attr oid 338 -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(55-48).itm}
load net {MAC:slc(coeffs)(63-56).itm(0)} -attr vt d
load net {MAC:slc(coeffs)(63-56).itm(1)} -attr vt d
load net {MAC:slc(coeffs)(63-56).itm(2)} -attr vt d
load net {MAC:slc(coeffs)(63-56).itm(3)} -attr vt d
load net {MAC:slc(coeffs)(63-56).itm(4)} -attr vt d
load net {MAC:slc(coeffs)(63-56).itm(5)} -attr vt d
load net {MAC:slc(coeffs)(63-56).itm(6)} -attr vt d
load net {MAC:slc(coeffs)(63-56).itm(7)} -attr vt d
load netBundle {MAC:slc(coeffs)(63-56).itm} 8 {MAC:slc(coeffs)(63-56).itm(0)} {MAC:slc(coeffs)(63-56).itm(1)} {MAC:slc(coeffs)(63-56).itm(2)} {MAC:slc(coeffs)(63-56).itm(3)} {MAC:slc(coeffs)(63-56).itm(4)} {MAC:slc(coeffs)(63-56).itm(5)} {MAC:slc(coeffs)(63-56).itm(6)} {MAC:slc(coeffs)(63-56).itm(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-341 -attr oid 339 -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(63-56).itm}
load net {MAC:MAC:mux1h.itm(0)} -attr vt d
load net {MAC:MAC:mux1h.itm(1)} -attr vt d
load net {MAC:MAC:mux1h.itm(2)} -attr vt d
load net {MAC:MAC:mux1h.itm(3)} -attr vt d
load net {MAC:MAC:mux1h.itm(4)} -attr vt d
load net {MAC:MAC:mux1h.itm(5)} -attr vt d
load net {MAC:MAC:mux1h.itm(6)} -attr vt d
load net {MAC:MAC:mux1h.itm(7)} -attr vt d
load netBundle {MAC:MAC:mux1h.itm} 8 {MAC:MAC:mux1h.itm(0)} {MAC:MAC:mux1h.itm(1)} {MAC:MAC:mux1h.itm(2)} {MAC:MAC:mux1h.itm(3)} {MAC:MAC:mux1h.itm(4)} {MAC:MAC:mux1h.itm(5)} {MAC:MAC:mux1h.itm(6)} {MAC:MAC:mux1h.itm(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-342 -attr oid 340 -attr vt d -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {SHIFT:asn#8.itm(0)} -attr vt d
load net {SHIFT:asn#8.itm(1)} -attr vt d
load net {SHIFT:asn#8.itm(2)} -attr vt d
load netBundle {SHIFT:asn#8.itm} 3 {SHIFT:asn#8.itm(0)} {SHIFT:asn#8.itm(1)} {SHIFT:asn#8.itm(2)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-343 -attr oid 341 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:asn#8.itm}
load net {MAC:asn#11.itm(0)} -attr vt d
load net {MAC:asn#11.itm(1)} -attr vt d
load net {MAC:asn#11.itm(2)} -attr vt d
load netBundle {MAC:asn#11.itm} 3 {MAC:asn#11.itm(0)} {MAC:asn#11.itm(1)} {MAC:asn#11.itm(2)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-344 -attr oid 342 -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#11.itm}
load net {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-345 -attr oid 343 -attr vt d
load net {clk} -port {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-346 -attr oid 344 -attr vt d
load net {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-347 -attr oid 345 -attr vt d
load net {rst} -port {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-348 -attr oid 346 -attr vt d
load net {input:rsc.dat(0)} -attr vt d
load net {input:rsc.dat(1)} -attr vt d
load net {input:rsc.dat(2)} -attr vt d
load net {input:rsc.dat(3)} -attr vt d
load net {input:rsc.dat(4)} -attr vt d
load net {input:rsc.dat(5)} -attr vt d
load net {input:rsc.dat(6)} -attr vt d
load net {input:rsc.dat(7)} -attr vt d
load netBundle {input:rsc.dat} 8 {input:rsc.dat(0)} {input:rsc.dat(1)} {input:rsc.dat(2)} {input:rsc.dat(3)} {input:rsc.dat(4)} {input:rsc.dat(5)} {input:rsc.dat(6)} {input:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-349 -attr oid 347 -attr vt d -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(0)} -port {input:rsc.dat(0)} -attr vt d
load net {input:rsc.dat(1)} -port {input:rsc.dat(1)} -attr vt d
load net {input:rsc.dat(2)} -port {input:rsc.dat(2)} -attr vt d
load net {input:rsc.dat(3)} -port {input:rsc.dat(3)} -attr vt d
load net {input:rsc.dat(4)} -port {input:rsc.dat(4)} -attr vt d
load net {input:rsc.dat(5)} -port {input:rsc.dat(5)} -attr vt d
load net {input:rsc.dat(6)} -port {input:rsc.dat(6)} -attr vt d
load net {input:rsc.dat(7)} -port {input:rsc.dat(7)} -attr vt d
load netBundle {input:rsc.dat} 8 {input:rsc.dat(0)} {input:rsc.dat(1)} {input:rsc.dat(2)} {input:rsc.dat(3)} {input:rsc.dat(4)} {input:rsc.dat(5)} {input:rsc.dat(6)} {input:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-350 -attr oid 348 -attr vt d -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-351 -attr oid 349 -attr vt d
load net {input:rsc.vld} -port {input:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-352 -attr oid 350 -attr vt d
load net {input:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-353 -attr oid 351 -attr vt d
load net {input:rsc.rdy} -port {input:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-354 -attr oid 352 -attr vt d -attr @path {/top/fir/fir:run/input:rsc.rdy}
load net {coeffs(0)} -attr vt d
load net {coeffs(1)} -attr vt d
load net {coeffs(2)} -attr vt d
load net {coeffs(3)} -attr vt d
load net {coeffs(4)} -attr vt d
load net {coeffs(5)} -attr vt d
load net {coeffs(6)} -attr vt d
load net {coeffs(7)} -attr vt d
load net {coeffs(8)} -attr vt d
load net {coeffs(9)} -attr vt d
load net {coeffs(10)} -attr vt d
load net {coeffs(11)} -attr vt d
load net {coeffs(12)} -attr vt d
load net {coeffs(13)} -attr vt d
load net {coeffs(14)} -attr vt d
load net {coeffs(15)} -attr vt d
load net {coeffs(16)} -attr vt d
load net {coeffs(17)} -attr vt d
load net {coeffs(18)} -attr vt d
load net {coeffs(19)} -attr vt d
load net {coeffs(20)} -attr vt d
load net {coeffs(21)} -attr vt d
load net {coeffs(22)} -attr vt d
load net {coeffs(23)} -attr vt d
load net {coeffs(24)} -attr vt d
load net {coeffs(25)} -attr vt d
load net {coeffs(26)} -attr vt d
load net {coeffs(27)} -attr vt d
load net {coeffs(28)} -attr vt d
load net {coeffs(29)} -attr vt d
load net {coeffs(30)} -attr vt d
load net {coeffs(31)} -attr vt d
load net {coeffs(32)} -attr vt d
load net {coeffs(33)} -attr vt d
load net {coeffs(34)} -attr vt d
load net {coeffs(35)} -attr vt d
load net {coeffs(36)} -attr vt d
load net {coeffs(37)} -attr vt d
load net {coeffs(38)} -attr vt d
load net {coeffs(39)} -attr vt d
load net {coeffs(40)} -attr vt d
load net {coeffs(41)} -attr vt d
load net {coeffs(42)} -attr vt d
load net {coeffs(43)} -attr vt d
load net {coeffs(44)} -attr vt d
load net {coeffs(45)} -attr vt d
load net {coeffs(46)} -attr vt d
load net {coeffs(47)} -attr vt d
load net {coeffs(48)} -attr vt d
load net {coeffs(49)} -attr vt d
load net {coeffs(50)} -attr vt d
load net {coeffs(51)} -attr vt d
load net {coeffs(52)} -attr vt d
load net {coeffs(53)} -attr vt d
load net {coeffs(54)} -attr vt d
load net {coeffs(55)} -attr vt d
load net {coeffs(56)} -attr vt d
load net {coeffs(57)} -attr vt d
load net {coeffs(58)} -attr vt d
load net {coeffs(59)} -attr vt d
load net {coeffs(60)} -attr vt d
load net {coeffs(61)} -attr vt d
load net {coeffs(62)} -attr vt d
load net {coeffs(63)} -attr vt d
load netBundle {coeffs} 64 {coeffs(0)} {coeffs(1)} {coeffs(2)} {coeffs(3)} {coeffs(4)} {coeffs(5)} {coeffs(6)} {coeffs(7)} {coeffs(8)} {coeffs(9)} {coeffs(10)} {coeffs(11)} {coeffs(12)} {coeffs(13)} {coeffs(14)} {coeffs(15)} {coeffs(16)} {coeffs(17)} {coeffs(18)} {coeffs(19)} {coeffs(20)} {coeffs(21)} {coeffs(22)} {coeffs(23)} {coeffs(24)} {coeffs(25)} {coeffs(26)} {coeffs(27)} {coeffs(28)} {coeffs(29)} {coeffs(30)} {coeffs(31)} {coeffs(32)} {coeffs(33)} {coeffs(34)} {coeffs(35)} {coeffs(36)} {coeffs(37)} {coeffs(38)} {coeffs(39)} {coeffs(40)} {coeffs(41)} {coeffs(42)} {coeffs(43)} {coeffs(44)} {coeffs(45)} {coeffs(46)} {coeffs(47)} {coeffs(48)} {coeffs(49)} {coeffs(50)} {coeffs(51)} {coeffs(52)} {coeffs(53)} {coeffs(54)} {coeffs(55)} {coeffs(56)} {coeffs(57)} {coeffs(58)} {coeffs(59)} {coeffs(60)} {coeffs(61)} {coeffs(62)} {coeffs(63)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-355 -attr oid 353 -attr vt d -attr @path {/top/fir/fir:run/coeffs}
load net {coeffs(0)} -port {coeffs(0)} -attr vt d
load net {coeffs(1)} -port {coeffs(1)} -attr vt d
load net {coeffs(2)} -port {coeffs(2)} -attr vt d
load net {coeffs(3)} -port {coeffs(3)} -attr vt d
load net {coeffs(4)} -port {coeffs(4)} -attr vt d
load net {coeffs(5)} -port {coeffs(5)} -attr vt d
load net {coeffs(6)} -port {coeffs(6)} -attr vt d
load net {coeffs(7)} -port {coeffs(7)} -attr vt d
load net {coeffs(8)} -port {coeffs(8)} -attr vt d
load net {coeffs(9)} -port {coeffs(9)} -attr vt d
load net {coeffs(10)} -port {coeffs(10)} -attr vt d
load net {coeffs(11)} -port {coeffs(11)} -attr vt d
load net {coeffs(12)} -port {coeffs(12)} -attr vt d
load net {coeffs(13)} -port {coeffs(13)} -attr vt d
load net {coeffs(14)} -port {coeffs(14)} -attr vt d
load net {coeffs(15)} -port {coeffs(15)} -attr vt d
load net {coeffs(16)} -port {coeffs(16)} -attr vt d
load net {coeffs(17)} -port {coeffs(17)} -attr vt d
load net {coeffs(18)} -port {coeffs(18)} -attr vt d
load net {coeffs(19)} -port {coeffs(19)} -attr vt d
load net {coeffs(20)} -port {coeffs(20)} -attr vt d
load net {coeffs(21)} -port {coeffs(21)} -attr vt d
load net {coeffs(22)} -port {coeffs(22)} -attr vt d
load net {coeffs(23)} -port {coeffs(23)} -attr vt d
load net {coeffs(24)} -port {coeffs(24)} -attr vt d
load net {coeffs(25)} -port {coeffs(25)} -attr vt d
load net {coeffs(26)} -port {coeffs(26)} -attr vt d
load net {coeffs(27)} -port {coeffs(27)} -attr vt d
load net {coeffs(28)} -port {coeffs(28)} -attr vt d
load net {coeffs(29)} -port {coeffs(29)} -attr vt d
load net {coeffs(30)} -port {coeffs(30)} -attr vt d
load net {coeffs(31)} -port {coeffs(31)} -attr vt d
load net {coeffs(32)} -port {coeffs(32)} -attr vt d
load net {coeffs(33)} -port {coeffs(33)} -attr vt d
load net {coeffs(34)} -port {coeffs(34)} -attr vt d
load net {coeffs(35)} -port {coeffs(35)} -attr vt d
load net {coeffs(36)} -port {coeffs(36)} -attr vt d
load net {coeffs(37)} -port {coeffs(37)} -attr vt d
load net {coeffs(38)} -port {coeffs(38)} -attr vt d
load net {coeffs(39)} -port {coeffs(39)} -attr vt d
load net {coeffs(40)} -port {coeffs(40)} -attr vt d
load net {coeffs(41)} -port {coeffs(41)} -attr vt d
load net {coeffs(42)} -port {coeffs(42)} -attr vt d
load net {coeffs(43)} -port {coeffs(43)} -attr vt d
load net {coeffs(44)} -port {coeffs(44)} -attr vt d
load net {coeffs(45)} -port {coeffs(45)} -attr vt d
load net {coeffs(46)} -port {coeffs(46)} -attr vt d
load net {coeffs(47)} -port {coeffs(47)} -attr vt d
load net {coeffs(48)} -port {coeffs(48)} -attr vt d
load net {coeffs(49)} -port {coeffs(49)} -attr vt d
load net {coeffs(50)} -port {coeffs(50)} -attr vt d
load net {coeffs(51)} -port {coeffs(51)} -attr vt d
load net {coeffs(52)} -port {coeffs(52)} -attr vt d
load net {coeffs(53)} -port {coeffs(53)} -attr vt d
load net {coeffs(54)} -port {coeffs(54)} -attr vt d
load net {coeffs(55)} -port {coeffs(55)} -attr vt d
load net {coeffs(56)} -port {coeffs(56)} -attr vt d
load net {coeffs(57)} -port {coeffs(57)} -attr vt d
load net {coeffs(58)} -port {coeffs(58)} -attr vt d
load net {coeffs(59)} -port {coeffs(59)} -attr vt d
load net {coeffs(60)} -port {coeffs(60)} -attr vt d
load net {coeffs(61)} -port {coeffs(61)} -attr vt d
load net {coeffs(62)} -port {coeffs(62)} -attr vt d
load net {coeffs(63)} -port {coeffs(63)} -attr vt d
load netBundle {coeffs} 64 {coeffs(0)} {coeffs(1)} {coeffs(2)} {coeffs(3)} {coeffs(4)} {coeffs(5)} {coeffs(6)} {coeffs(7)} {coeffs(8)} {coeffs(9)} {coeffs(10)} {coeffs(11)} {coeffs(12)} {coeffs(13)} {coeffs(14)} {coeffs(15)} {coeffs(16)} {coeffs(17)} {coeffs(18)} {coeffs(19)} {coeffs(20)} {coeffs(21)} {coeffs(22)} {coeffs(23)} {coeffs(24)} {coeffs(25)} {coeffs(26)} {coeffs(27)} {coeffs(28)} {coeffs(29)} {coeffs(30)} {coeffs(31)} {coeffs(32)} {coeffs(33)} {coeffs(34)} {coeffs(35)} {coeffs(36)} {coeffs(37)} {coeffs(38)} {coeffs(39)} {coeffs(40)} {coeffs(41)} {coeffs(42)} {coeffs(43)} {coeffs(44)} {coeffs(45)} {coeffs(46)} {coeffs(47)} {coeffs(48)} {coeffs(49)} {coeffs(50)} {coeffs(51)} {coeffs(52)} {coeffs(53)} {coeffs(54)} {coeffs(55)} {coeffs(56)} {coeffs(57)} {coeffs(58)} {coeffs(59)} {coeffs(60)} {coeffs(61)} {coeffs(62)} {coeffs(63)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-356 -attr oid 354 -attr vt d -attr @path {/top/fir/fir:run/coeffs}
load net {output:rsc.dat(0)} -attr vt d
load net {output:rsc.dat(1)} -attr vt d
load net {output:rsc.dat(2)} -attr vt d
load net {output:rsc.dat(3)} -attr vt d
load net {output:rsc.dat(4)} -attr vt d
load net {output:rsc.dat(5)} -attr vt d
load net {output:rsc.dat(6)} -attr vt d
load net {output:rsc.dat(7)} -attr vt d
load netBundle {output:rsc.dat} 8 {output:rsc.dat(0)} {output:rsc.dat(1)} {output:rsc.dat(2)} {output:rsc.dat(3)} {output:rsc.dat(4)} {output:rsc.dat(5)} {output:rsc.dat(6)} {output:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-357 -attr oid 355 -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(0)} -port {output:rsc.dat(0)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(1)} -port {output:rsc.dat(1)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(2)} -port {output:rsc.dat(2)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(3)} -port {output:rsc.dat(3)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(4)} -port {output:rsc.dat(4)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(5)} -port {output:rsc.dat(5)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(6)} -port {output:rsc.dat(6)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(7)} -port {output:rsc.dat(7)} -attr vt d -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-358 -attr oid 356 -attr vt d
load net {output:rsc.vld} -port {output:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-359 -attr oid 357 -attr vt d -attr @path {/top/fir/fir:run/output:rsc.vld}
load net {output:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-360 -attr oid 358 -attr vt d
load net {output:rsc.rdy} -port {output:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-361 -attr oid 359 -attr vt d
load inst "fir:run:input:rsci:inst" "fir:run:input:rsci" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-362 -attr oid 360 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:input:rsci:inst} -attr area 2.660000 -attr delay 0.155074 -attr hier "/top/fir/fir:run/fir:run:input:rsci"
load net {input:rsc.dat(0)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(0)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(1)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(1)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(2)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(2)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(3)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(3)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(4)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(4)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(5)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(5)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(6)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(6)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.dat(7)} -pin  "fir:run:input:rsci:inst" {input:rsc.dat(7)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.dat}
load net {input:rsc.vld} -pin  "fir:run:input:rsci:inst" {input:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-363 -attr oid 361 -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.vld}
load net {input:rsc.rdy} -pin  "fir:run:input:rsci:inst" {input:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-364 -attr oid 362 -attr vt dc -attr @path {/top/fir/fir:run/input:rsc.rdy}
load net {reg(input:rsci.oswt).cse} -pin  "fir:run:input:rsci:inst" {input:rsci.oswt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-365 -attr oid 363 -attr vt dc -attr @path {/top/fir/fir:run/reg(input:rsci.oswt).cse}
load net {input:rsci.wen_comp} -pin  "fir:run:input:rsci:inst" {input:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-366 -attr oid 364 -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.wen_comp}
load net {input:rsci.idat.mxwt(0)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(0)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(1)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(1)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(2)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(2)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(3)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(3)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(4)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(4)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(5)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(5)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(6)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(6)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(7)} -pin  "fir:run:input:rsci:inst" {input:rsci.idat.mxwt(7)} -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load inst "fir:run:output:rsci:inst" "fir:run:output:rsci" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-367 -attr oid 365 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:output:rsci:inst} -attr area 2.660000 -attr delay 0.155074 -attr hier "/top/fir/fir:run/fir:run:output:rsci"
load net {output:rsc.dat(0)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(0)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(1)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(1)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(2)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(2)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(3)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(3)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(4)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(4)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(5)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(5)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(6)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(6)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.dat(7)} -pin  "fir:run:output:rsci:inst" {output:rsc.dat(7)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.dat}
load net {output:rsc.vld} -pin  "fir:run:output:rsci:inst" {output:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-368 -attr oid 366 -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.vld}
load net {output:rsc.rdy} -pin  "fir:run:output:rsci:inst" {output:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-369 -attr oid 367 -attr vt dc -attr @path {/top/fir/fir:run/output:rsc.rdy}
load net {reg(output:rsci.iswt0).cse} -pin  "fir:run:output:rsci:inst" {output:rsci.oswt} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-370 -attr oid 368 -attr vt dc -attr @path {/top/fir/fir:run/reg(output:rsci.iswt0).cse}
load net {output:rsci.wen_comp} -pin  "fir:run:output:rsci:inst" {output:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-371 -attr oid 369 -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.wen_comp}
load net {output:rsci.idat(0)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(0)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(1)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(1)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(2)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(2)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(3)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(3)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(4)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(4)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(5)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(5)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(6)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(6)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(7)} -pin  "fir:run:output:rsci:inst" {output:rsci.idat(7)} -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.idat}
load inst "fir:run:staller:inst" "fir:run:staller" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-372 -attr oid 370 -attr vt dc -attr @path {/top/fir/fir:run/fir:run:staller:inst} -attr area 1.064000 -attr delay 0.077500 -attr hier "/top/fir/fir:run/fir:run:staller"
load net {run.wen} -pin  "fir:run:staller:inst" {run.wen} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-373 -attr oid 371 -attr vt dc -attr @path {/top/fir/fir:run/run.wen}
load net {input:rsci.wen_comp} -pin  "fir:run:staller:inst" {input:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-374 -attr oid 372 -attr vt dc -attr @path {/top/fir/fir:run/input:rsci.wen_comp}
load net {output:rsci.wen_comp} -pin  "fir:run:staller:inst" {output:rsci.wen_comp} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-375 -attr oid 373 -attr vt dc -attr @path {/top/fir/fir:run/output:rsci.wen_comp}
load inst "fir:run_run:fsm:inst" "fir:run_run:fsm" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-376 -attr oid 374 -attr @path {/top/fir/fir:run/fir:run_run:fsm:inst} -attr area 18.000000 -attr hier "/top/fir/fir:run/fir:run_run:fsm"
load net {clk} -pin  "fir:run_run:fsm:inst" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-377 -attr oid 375 -attr @path {/top/fir/fir:run/clk}
load net {rst} -pin  "fir:run_run:fsm:inst" {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-378 -attr oid 376 -attr @path {/top/fir/fir:run/rst}
load net {run.wen} -pin  "fir:run_run:fsm:inst" {run.wen} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-379 -attr oid 377 -attr @path {/top/fir/fir:run/run.wen}
load net {fsm_output(0)} -pin  "fir:run_run:fsm:inst" {fsm_output(0)} -attr @path {/top/fir/fir:run/fsm_output}
load net {fsm_output(1)} -pin  "fir:run_run:fsm:inst" {fsm_output(1)} -attr @path {/top/fir/fir:run/fsm_output}
load net {fsm_output(2)} -pin  "fir:run_run:fsm:inst" {fsm_output(2)} -attr @path {/top/fir/fir:run/fsm_output}
load net {and#35.cse} -pin  "fir:run_run:fsm:inst" {SHIFT.C#0_tr0} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-380 -attr oid 378 -attr @path {/top/fir/fir:run/and#35.cse}
load inst "nor#1" "nor(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-381 -attr oid 379 -attr @path {/top/fir/fir:run/nor#1} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {SHIFT:acc#1.tmp(0)} -pin  "nor#1" {A0(0)} -attr @path {/top/fir/fir:run/SHIFT:slc(SHIFT:acc#1.tmp)(0)#1.itm}
load net {and#35.cse} -pin  "nor#1" {A1(0)} -attr @path {/top/fir/fir:run/and#35.cse}
load net {nor#1.itm} -pin  "nor#1" {Z(0)} -attr @path {/top/fir/fir:run/nor#1.itm}
load inst "nor#2" "nor(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-382 -attr oid 380 -attr @path {/top/fir/fir:run/nor#2} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {SHIFT:acc#1.tmp(1)} -pin  "nor#2" {A0(0)} -attr @path {/top/fir/fir:run/SHIFT:slc(SHIFT:acc#1.tmp)(1)#1.itm}
load net {SHIFT:acc#1.tmp(2)} -pin  "nor#2" {A1(0)} -attr @path {/top/fir/fir:run/SHIFT:slc(SHIFT:acc#1.tmp)(2)#1.itm}
load net {nor#2.itm} -pin  "nor#2" {Z(0)} -attr @path {/top/fir/fir:run/nor#2.itm}
load inst "and#4" "and(3,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-383 -attr oid 381 -attr @path {/top/fir/fir:run/and#4} -attr area 1.330000 -attr delay 0.083720 -attr qmod "nangate-45nm_beh.mgc_and(1,3,4)"
load net {nor#1.itm} -pin  "and#4" {A0(0)} -attr @path {/top/fir/fir:run/nor#1.itm}
load net {nor#2.itm} -pin  "and#4" {A1(0)} -attr @path {/top/fir/fir:run/nor#2.itm}
load net {fsm_output(1)} -pin  "and#4" {A2(0)} -attr @path {/top/fir/fir:run/slc(fsm_output)(1)#2.itm}
load net {and#4.itm} -pin  "and#4" {Z(0)} -attr @path {/top/fir/fir:run/and#4.itm}
load inst "reg(input:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-384 -attr oid 382 -attr @path {/top/fir/fir:run/reg(input:rsci.oswt)} -attr area 6.384000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,1)"
load net {and#4.itm} -pin  "reg(input:rsci.oswt)" {D(0)} -attr @path {/top/fir/fir:run/and#4.itm}
load net {GND} -pin  "reg(input:rsci.oswt)" {DRs(0)} -attr @path {/top/fir/fir:run/0#3}
load net {clk} -pin  "reg(input:rsci.oswt)" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-385 -attr oid 383 -attr @path {/top/fir/fir:run/clk}
load net {run.wen} -pin  "reg(input:rsci.oswt)" {en(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {rst} -pin  "reg(input:rsci.oswt)" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {reg(input:rsci.oswt).cse} -pin  "reg(input:rsci.oswt)" {Z(0)} -attr @path {/top/fir/fir:run/reg(input:rsci.oswt).cse}
load inst "not#23" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-386 -attr oid 384 -attr @path {/top/fir/fir:run/not#23} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {fsm_output(1)} -pin  "not#23" {A(0)} -attr @path {/top/fir/fir:run/slc(fsm_output)(1)#4.itm}
load net {not#23.itm} -pin  "not#23" {Z(0)} -attr @path {/top/fir/fir:run/not#23.itm}
load inst "regs:nor" "nor(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-387 -attr oid 385 -attr @path {/top/fir/fir:run/regs:nor} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {or.dcpl#6} -pin  "regs:nor" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#6}
load net {not#23.itm} -pin  "regs:nor" {A1(0)} -attr @path {/top/fir/fir:run/not#23.itm}
load net {regs:nor.itm} -pin  "regs:nor" {Z(0)} -attr @path {/top/fir/fir:run/regs:nor.itm}
load inst "regs:and" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-388 -attr oid 386 -attr @path {/top/fir/fir:run/regs:and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {run.wen} -pin  "regs:and" {A0(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {regs:nor.itm} -pin  "regs:and" {A1(0)} -attr @path {/top/fir/fir:run/regs:nor.itm}
load net {regs:and.itm} -pin  "regs:and" {Z(0)} -attr @path {/top/fir/fir:run/regs:and.itm}
load inst "reg(regs(5))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-389 -attr oid 387 -attr vt d -attr @path {/top/fir/fir:run/reg(regs(5))} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(0)} -pin  "reg(regs(5))" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(1)} -pin  "reg(regs(5))" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(2)} -pin  "reg(regs(5))" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(3)} -pin  "reg(regs(5))" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(4)} -pin  "reg(regs(5))" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(5)} -pin  "reg(regs(5))" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(6)} -pin  "reg(regs(5))" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(7)} -pin  "reg(regs(5))" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {GND} -pin  "reg(regs(5))" {DRs(0)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(5))" {DRs(1)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(5))" {DRs(2)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(5))" {DRs(3)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(5))" {DRs(4)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(5))" {DRs(5)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(5))" {DRs(6)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(5))" {DRs(7)} -attr @path {/top/fir/fir:run/0#2}
load net {clk} -pin  "reg(regs(5))" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-390 -attr oid 388 -attr @path {/top/fir/fir:run/clk}
load net {regs:and.itm} -pin  "reg(regs(5))" {en(0)} -attr @path {/top/fir/fir:run/regs:and.itm}
load net {rst} -pin  "reg(regs(5))" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {regs(5).lpi#2(0)} -pin  "reg(regs(5))" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(1)} -pin  "reg(regs(5))" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(2)} -pin  "reg(regs(5))" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(3)} -pin  "reg(regs(5))" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(4)} -pin  "reg(regs(5))" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(5)} -pin  "reg(regs(5))" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(6)} -pin  "reg(regs(5))" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(7)} -pin  "reg(regs(5))" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load inst "not#24" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-391 -attr oid 389 -attr @path {/top/fir/fir:run/not#24} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {fsm_output(1)} -pin  "not#24" {A(0)} -attr @path {/top/fir/fir:run/slc(fsm_output)(1)#5.itm}
load net {not#24.itm} -pin  "not#24" {Z(0)} -attr @path {/top/fir/fir:run/not#24.itm}
load inst "regs:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-392 -attr oid 390 -attr @path {/top/fir/fir:run/regs:nor#1} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {or.dcpl#8} -pin  "regs:nor#1" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#8}
load net {not#24.itm} -pin  "regs:nor#1" {A1(0)} -attr @path {/top/fir/fir:run/not#24.itm}
load net {regs:nor#1.itm} -pin  "regs:nor#1" {Z(0)} -attr @path {/top/fir/fir:run/regs:nor#1.itm}
load inst "regs:and#1" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-393 -attr oid 391 -attr @path {/top/fir/fir:run/regs:and#1} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {run.wen} -pin  "regs:and#1" {A0(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {regs:nor#1.itm} -pin  "regs:and#1" {A1(0)} -attr @path {/top/fir/fir:run/regs:nor#1.itm}
load net {regs:and#1.itm} -pin  "regs:and#1" {Z(0)} -attr @path {/top/fir/fir:run/regs:and#1.itm}
load inst "reg(regs(1))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-394 -attr oid 392 -attr vt d -attr @path {/top/fir/fir:run/reg(regs(1))} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(0)} -pin  "reg(regs(1))" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(1)} -pin  "reg(regs(1))" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(2)} -pin  "reg(regs(1))" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(3)} -pin  "reg(regs(1))" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(4)} -pin  "reg(regs(1))" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(5)} -pin  "reg(regs(1))" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(6)} -pin  "reg(regs(1))" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(7)} -pin  "reg(regs(1))" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {GND} -pin  "reg(regs(1))" {DRs(0)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(1))" {DRs(1)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(1))" {DRs(2)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(1))" {DRs(3)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(1))" {DRs(4)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(1))" {DRs(5)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(1))" {DRs(6)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(1))" {DRs(7)} -attr @path {/top/fir/fir:run/0#2}
load net {clk} -pin  "reg(regs(1))" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-395 -attr oid 393 -attr @path {/top/fir/fir:run/clk}
load net {regs:and#1.itm} -pin  "reg(regs(1))" {en(0)} -attr @path {/top/fir/fir:run/regs:and#1.itm}
load net {rst} -pin  "reg(regs(1))" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {regs(1).lpi#2(0)} -pin  "reg(regs(1))" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(1)} -pin  "reg(regs(1))" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(2)} -pin  "reg(regs(1))" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(3)} -pin  "reg(regs(1))" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(4)} -pin  "reg(regs(1))" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(5)} -pin  "reg(regs(1))" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(6)} -pin  "reg(regs(1))" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(7)} -pin  "reg(regs(1))" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load inst "not#25" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-396 -attr oid 394 -attr @path {/top/fir/fir:run/not#25} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {fsm_output(1)} -pin  "not#25" {A(0)} -attr @path {/top/fir/fir:run/slc(fsm_output)(1)#6.itm}
load net {not#25.itm} -pin  "not#25" {Z(0)} -attr @path {/top/fir/fir:run/not#25.itm}
load inst "regs:nor#2" "nor(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-397 -attr oid 395 -attr @path {/top/fir/fir:run/regs:nor#2} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {or.dcpl#10} -pin  "regs:nor#2" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#10}
load net {not#25.itm} -pin  "regs:nor#2" {A1(0)} -attr @path {/top/fir/fir:run/not#25.itm}
load net {regs:nor#2.itm} -pin  "regs:nor#2" {Z(0)} -attr @path {/top/fir/fir:run/regs:nor#2.itm}
load inst "regs:and#2" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-398 -attr oid 396 -attr @path {/top/fir/fir:run/regs:and#2} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {run.wen} -pin  "regs:and#2" {A0(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {regs:nor#2.itm} -pin  "regs:and#2" {A1(0)} -attr @path {/top/fir/fir:run/regs:nor#2.itm}
load net {regs:and#2.itm} -pin  "regs:and#2" {Z(0)} -attr @path {/top/fir/fir:run/regs:and#2.itm}
load inst "reg(regs(6))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-399 -attr oid 397 -attr vt d -attr @path {/top/fir/fir:run/reg(regs(6))} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(0)} -pin  "reg(regs(6))" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(1)} -pin  "reg(regs(6))" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(2)} -pin  "reg(regs(6))" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(3)} -pin  "reg(regs(6))" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(4)} -pin  "reg(regs(6))" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(5)} -pin  "reg(regs(6))" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(6)} -pin  "reg(regs(6))" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(7)} -pin  "reg(regs(6))" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {GND} -pin  "reg(regs(6))" {DRs(0)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(6))" {DRs(1)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(6))" {DRs(2)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(6))" {DRs(3)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(6))" {DRs(4)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(6))" {DRs(5)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(6))" {DRs(6)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(6))" {DRs(7)} -attr @path {/top/fir/fir:run/0#2}
load net {clk} -pin  "reg(regs(6))" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-400 -attr oid 398 -attr @path {/top/fir/fir:run/clk}
load net {regs:and#2.itm} -pin  "reg(regs(6))" {en(0)} -attr @path {/top/fir/fir:run/regs:and#2.itm}
load net {rst} -pin  "reg(regs(6))" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {regs(6).lpi#2(0)} -pin  "reg(regs(6))" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(1)} -pin  "reg(regs(6))" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(2)} -pin  "reg(regs(6))" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(3)} -pin  "reg(regs(6))" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(4)} -pin  "reg(regs(6))" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(5)} -pin  "reg(regs(6))" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(6)} -pin  "reg(regs(6))" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(7)} -pin  "reg(regs(6))" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load inst "not#26" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-401 -attr oid 399 -attr @path {/top/fir/fir:run/not#26} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {fsm_output(1)} -pin  "not#26" {A(0)} -attr @path {/top/fir/fir:run/slc(fsm_output)(1)#7.itm}
load net {not#26.itm} -pin  "not#26" {Z(0)} -attr @path {/top/fir/fir:run/not#26.itm}
load inst "regs:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-402 -attr oid 400 -attr @path {/top/fir/fir:run/regs:nor#3} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {or.dcpl#12} -pin  "regs:nor#3" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#12}
load net {not#26.itm} -pin  "regs:nor#3" {A1(0)} -attr @path {/top/fir/fir:run/not#26.itm}
load net {regs:nor#3.itm} -pin  "regs:nor#3" {Z(0)} -attr @path {/top/fir/fir:run/regs:nor#3.itm}
load inst "regs:and#3" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-403 -attr oid 401 -attr @path {/top/fir/fir:run/regs:and#3} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {run.wen} -pin  "regs:and#3" {A0(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {regs:nor#3.itm} -pin  "regs:and#3" {A1(0)} -attr @path {/top/fir/fir:run/regs:nor#3.itm}
load net {regs:and#3.itm} -pin  "regs:and#3" {Z(0)} -attr @path {/top/fir/fir:run/regs:and#3.itm}
load inst "reg(regs(2))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-404 -attr oid 402 -attr vt d -attr @path {/top/fir/fir:run/reg(regs(2))} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(0)} -pin  "reg(regs(2))" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(1)} -pin  "reg(regs(2))" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(2)} -pin  "reg(regs(2))" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(3)} -pin  "reg(regs(2))" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(4)} -pin  "reg(regs(2))" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(5)} -pin  "reg(regs(2))" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(6)} -pin  "reg(regs(2))" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(7)} -pin  "reg(regs(2))" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {GND} -pin  "reg(regs(2))" {DRs(0)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(2))" {DRs(1)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(2))" {DRs(2)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(2))" {DRs(3)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(2))" {DRs(4)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(2))" {DRs(5)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(2))" {DRs(6)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(2))" {DRs(7)} -attr @path {/top/fir/fir:run/0#2}
load net {clk} -pin  "reg(regs(2))" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-405 -attr oid 403 -attr @path {/top/fir/fir:run/clk}
load net {regs:and#3.itm} -pin  "reg(regs(2))" {en(0)} -attr @path {/top/fir/fir:run/regs:and#3.itm}
load net {rst} -pin  "reg(regs(2))" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {regs(2).lpi#2(0)} -pin  "reg(regs(2))" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(1)} -pin  "reg(regs(2))" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(2)} -pin  "reg(regs(2))" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(3)} -pin  "reg(regs(2))" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(4)} -pin  "reg(regs(2))" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(5)} -pin  "reg(regs(2))" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(6)} -pin  "reg(regs(2))" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(7)} -pin  "reg(regs(2))" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load inst "not#20" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-406 -attr oid 404 -attr @path {/top/fir/fir:run/not#20} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {SHIFT:i(3:0).sva(2:0)(1)} -pin  "not#20" {A(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(1)#11.itm}
load net {not#20.itm} -pin  "not#20" {Z(0)} -attr @path {/top/fir/fir:run/not#20.itm}
load inst "or#13" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-407 -attr oid 405 -attr @path {/top/fir/fir:run/or#13} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {or.dcpl#5} -pin  "or#13" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#5}
load net {not#20.itm} -pin  "or#13" {A1(0)} -attr @path {/top/fir/fir:run/not#20.itm}
load net {or#13.cse} -pin  "or#13" {Z(0)} -attr @path {/top/fir/fir:run/or#13.cse}
load inst "and" "and(3,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-408 -attr oid 406 -attr @path {/top/fir/fir:run/and} -attr area 1.330000 -attr delay 0.083720 -attr qmod "nangate-45nm_beh.mgc_and(1,3,4)"
load net {SHIFT:acc#1.tmp(0)} -pin  "and" {A0(0)} -attr @path {/top/fir/fir:run/SHIFT:slc(SHIFT:acc#1.tmp)(0)#2.itm}
load net {SHIFT:acc#1.tmp(1)} -pin  "and" {A1(0)} -attr @path {/top/fir/fir:run/SHIFT:slc(SHIFT:acc#1.tmp)(1)#2.itm}
load net {SHIFT:acc#1.tmp(2)} -pin  "and" {A2(0)} -attr @path {/top/fir/fir:run/SHIFT:slc(SHIFT:acc#1.tmp)(2)#2.itm}
load net {and.itm} -pin  "and" {Z(0)} -attr @path {/top/fir/fir:run/and.itm}
load inst "nor" "nor(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-409 -attr oid 407 -attr @path {/top/fir/fir:run/nor} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {and.itm} -pin  "nor" {A0(0)} -attr @path {/top/fir/fir:run/and.itm}
load net {and#35.cse} -pin  "nor" {A1(0)} -attr @path {/top/fir/fir:run/and#35.cse}
load net {nor.itm} -pin  "nor" {Z(0)} -attr @path {/top/fir/fir:run/nor.itm}
load inst "not" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-410 -attr oid 408 -attr @path {/top/fir/fir:run/not} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {or#13.cse} -pin  "not" {A(0)} -attr @path {/top/fir/fir:run/or#13.cse}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/top/fir/fir:run/not.itm}
load inst "regs:and#7" "and(3,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-411 -attr oid 409 -attr @path {/top/fir/fir:run/regs:and#7} -attr area 1.330000 -attr delay 0.083720 -attr qmod "nangate-45nm_beh.mgc_and(1,3,4)"
load net {run.wen} -pin  "regs:and#7" {A0(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {nor.itm} -pin  "regs:and#7" {A1(0)} -attr @path {/top/fir/fir:run/nor.itm}
load net {not.itm} -pin  "regs:and#7" {A2(0)} -attr @path {/top/fir/fir:run/not.itm}
load net {regs:and#7.itm} -pin  "regs:and#7" {Z(0)} -attr @path {/top/fir/fir:run/regs:and#7.itm}
load inst "reg(regs(7))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-412 -attr oid 410 -attr vt d -attr @path {/top/fir/fir:run/reg(regs(7))} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(0)} -pin  "reg(regs(7))" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(1)} -pin  "reg(regs(7))" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(2)} -pin  "reg(regs(7))" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(3)} -pin  "reg(regs(7))" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(4)} -pin  "reg(regs(7))" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(5)} -pin  "reg(regs(7))" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(6)} -pin  "reg(regs(7))" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(7)} -pin  "reg(regs(7))" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {GND} -pin  "reg(regs(7))" {DRs(0)} -attr @path {/top/fir/fir:run/0}
load net {GND} -pin  "reg(regs(7))" {DRs(1)} -attr @path {/top/fir/fir:run/0}
load net {GND} -pin  "reg(regs(7))" {DRs(2)} -attr @path {/top/fir/fir:run/0}
load net {GND} -pin  "reg(regs(7))" {DRs(3)} -attr @path {/top/fir/fir:run/0}
load net {GND} -pin  "reg(regs(7))" {DRs(4)} -attr @path {/top/fir/fir:run/0}
load net {GND} -pin  "reg(regs(7))" {DRs(5)} -attr @path {/top/fir/fir:run/0}
load net {GND} -pin  "reg(regs(7))" {DRs(6)} -attr @path {/top/fir/fir:run/0}
load net {GND} -pin  "reg(regs(7))" {DRs(7)} -attr @path {/top/fir/fir:run/0}
load net {clk} -pin  "reg(regs(7))" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-413 -attr oid 411 -attr @path {/top/fir/fir:run/clk}
load net {regs:and#7.itm} -pin  "reg(regs(7))" {en(0)} -attr @path {/top/fir/fir:run/regs:and#7.itm}
load net {rst} -pin  "reg(regs(7))" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {regs(7).lpi#2(0)} -pin  "reg(regs(7))" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {regs(7).lpi#2(1)} -pin  "reg(regs(7))" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {regs(7).lpi#2(2)} -pin  "reg(regs(7))" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {regs(7).lpi#2(3)} -pin  "reg(regs(7))" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {regs(7).lpi#2(4)} -pin  "reg(regs(7))" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {regs(7).lpi#2(5)} -pin  "reg(regs(7))" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {regs(7).lpi#2(6)} -pin  "reg(regs(7))" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {regs(7).lpi#2(7)} -pin  "reg(regs(7))" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load inst "not#27" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-414 -attr oid 412 -attr @path {/top/fir/fir:run/not#27} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {fsm_output(1)} -pin  "not#27" {A(0)} -attr @path {/top/fir/fir:run/slc(fsm_output)(1)#8.itm}
load net {not#27.itm} -pin  "not#27" {Z(0)} -attr @path {/top/fir/fir:run/not#27.itm}
load inst "regs:nor#4" "nor(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-415 -attr oid 413 -attr @path {/top/fir/fir:run/regs:nor#4} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {or.dcpl#14} -pin  "regs:nor#4" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#14}
load net {not#27.itm} -pin  "regs:nor#4" {A1(0)} -attr @path {/top/fir/fir:run/not#27.itm}
load net {regs:nor#4.itm} -pin  "regs:nor#4" {Z(0)} -attr @path {/top/fir/fir:run/regs:nor#4.itm}
load inst "regs:and#4" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-416 -attr oid 414 -attr @path {/top/fir/fir:run/regs:and#4} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {run.wen} -pin  "regs:and#4" {A0(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {regs:nor#4.itm} -pin  "regs:and#4" {A1(0)} -attr @path {/top/fir/fir:run/regs:nor#4.itm}
load net {regs:and#4.itm} -pin  "regs:and#4" {Z(0)} -attr @path {/top/fir/fir:run/regs:and#4.itm}
load inst "reg(regs(3))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-417 -attr oid 415 -attr vt d -attr @path {/top/fir/fir:run/reg(regs(3))} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(0)} -pin  "reg(regs(3))" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(1)} -pin  "reg(regs(3))" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(2)} -pin  "reg(regs(3))" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(3)} -pin  "reg(regs(3))" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(4)} -pin  "reg(regs(3))" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(5)} -pin  "reg(regs(3))" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(6)} -pin  "reg(regs(3))" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(7)} -pin  "reg(regs(3))" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {GND} -pin  "reg(regs(3))" {DRs(0)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(3))" {DRs(1)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(3))" {DRs(2)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(3))" {DRs(3)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(3))" {DRs(4)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(3))" {DRs(5)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(3))" {DRs(6)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(3))" {DRs(7)} -attr @path {/top/fir/fir:run/0#2}
load net {clk} -pin  "reg(regs(3))" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-418 -attr oid 416 -attr @path {/top/fir/fir:run/clk}
load net {regs:and#4.itm} -pin  "reg(regs(3))" {en(0)} -attr @path {/top/fir/fir:run/regs:and#4.itm}
load net {rst} -pin  "reg(regs(3))" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {regs(3).lpi#2(0)} -pin  "reg(regs(3))" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(1)} -pin  "reg(regs(3))" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(2)} -pin  "reg(regs(3))" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(3)} -pin  "reg(regs(3))" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(4)} -pin  "reg(regs(3))" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(5)} -pin  "reg(regs(3))" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(6)} -pin  "reg(regs(3))" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(7)} -pin  "reg(regs(3))" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load inst "not#22" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-419 -attr oid 417 -attr @path {/top/fir/fir:run/not#22} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {fsm_output(1)} -pin  "not#22" {A(0)} -attr @path {/top/fir/fir:run/slc(fsm_output)(1)#11.itm}
load net {not#22.itm} -pin  "not#22" {Z(0)} -attr @path {/top/fir/fir:run/not#22.itm}
load inst "SHIFT:i:SHIFT:i:or" "or(2,3)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-420 -attr oid 418 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or} -attr area 3.192000 -attr delay 0.078902 -attr qmod "nangate-45nm_beh.mgc_or(3,2,2)"
load net {SHIFT:acc#1.tmp(0)} -pin  "SHIFT:i:SHIFT:i:or" {A0(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva#2)(2-0).itm}
load net {SHIFT:acc#1.tmp(1)} -pin  "SHIFT:i:SHIFT:i:or" {A0(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva#2)(2-0).itm}
load net {SHIFT:acc#1.tmp(2)} -pin  "SHIFT:i:SHIFT:i:or" {A0(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva#2)(2-0).itm}
load net {not#22.itm} -pin  "SHIFT:i:SHIFT:i:or" {A1(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:exs.itm}
load net {not#22.itm} -pin  "SHIFT:i:SHIFT:i:or" {A1(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:exs.itm}
load net {not#22.itm} -pin  "SHIFT:i:SHIFT:i:or" {A1(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:exs.itm}
load net {SHIFT:i:SHIFT:i:or.itm(0)} -pin  "SHIFT:i:SHIFT:i:or" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or.itm}
load net {SHIFT:i:SHIFT:i:or.itm(1)} -pin  "SHIFT:i:SHIFT:i:or" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or.itm}
load net {SHIFT:i:SHIFT:i:or.itm(2)} -pin  "SHIFT:i:SHIFT:i:or" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or.itm}
load inst "reg(SHIFT:i(3:0).sva(2:0))" "reg(3,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-421 -attr oid 419 -attr vt dc -attr @path {/top/fir/fir:run/reg(SHIFT:i(3:0).sva(2:0))} -attr area 19.152000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(3,0,0,1,1,1,1,1)"
load net {SHIFT:i:SHIFT:i:or.itm(0)} -pin  "reg(SHIFT:i(3:0).sva(2:0))" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or.itm}
load net {SHIFT:i:SHIFT:i:or.itm(1)} -pin  "reg(SHIFT:i(3:0).sva(2:0))" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or.itm}
load net {SHIFT:i:SHIFT:i:or.itm(2)} -pin  "reg(SHIFT:i(3:0).sva(2:0))" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or.itm}
load net {GND} -pin  "reg(SHIFT:i(3:0).sva(2:0))" {DRs(0)} -attr @path {/top/fir/fir:run/0#15}
load net {GND} -pin  "reg(SHIFT:i(3:0).sva(2:0))" {DRs(1)} -attr @path {/top/fir/fir:run/0#15}
load net {GND} -pin  "reg(SHIFT:i(3:0).sva(2:0))" {DRs(2)} -attr @path {/top/fir/fir:run/0#15}
load net {clk} -pin  "reg(SHIFT:i(3:0).sva(2:0))" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-422 -attr oid 420 -attr @path {/top/fir/fir:run/clk}
load net {run.wen} -pin  "reg(SHIFT:i(3:0).sva(2:0))" {en(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {rst} -pin  "reg(SHIFT:i(3:0).sva(2:0))" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {SHIFT:i(3:0).sva(2:0)(0)} -pin  "reg(SHIFT:i(3:0).sva(2:0))" {Z(0)} -attr vt dc -attr @path {/top/fir/fir:run/SHIFT:i(3:0).sva(2:0)}
load net {SHIFT:i(3:0).sva(2:0)(1)} -pin  "reg(SHIFT:i(3:0).sva(2:0))" {Z(1)} -attr vt dc -attr @path {/top/fir/fir:run/SHIFT:i(3:0).sva(2:0)}
load net {SHIFT:i(3:0).sva(2:0)(2)} -pin  "reg(SHIFT:i(3:0).sva(2:0))" {Z(2)} -attr vt dc -attr @path {/top/fir/fir:run/SHIFT:i(3:0).sva(2:0)}
load inst "and#35" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-423 -attr oid 421 -attr @path {/top/fir/fir:run/and#35} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {MAC:i(3:0).sva#2(3)} -pin  "and#35" {A0(0)} -attr @path {/top/fir/fir:run/MAC:i:slc(MAC:i(3:0).sva#2)(3)#1.itm}
load net {SHIFT:acc#1.tmp(3)} -pin  "and#35" {A1(0)} -attr @path {/top/fir/fir:run/SHIFT:slc(SHIFT:acc#1.tmp)(3).itm}
load net {and#35.cse} -pin  "and#35" {Z(0)} -attr @path {/top/fir/fir:run/and#35.cse}
load inst "or#32" "or(4,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-424 -attr oid 422 -attr @path {/top/fir/fir:run/or#32} -attr area 1.596000 -attr delay 0.117523 -attr qmod "nangate-45nm_beh.mgc_or(1,4,4)"
load net {SHIFT:acc#1.tmp(2)} -pin  "or#32" {A0(0)} -attr @path {/top/fir/fir:run/SHIFT:slc(SHIFT:acc#1.tmp)(2)#3.itm}
load net {SHIFT:acc#1.tmp(1)} -pin  "or#32" {A1(0)} -attr @path {/top/fir/fir:run/SHIFT:slc(SHIFT:acc#1.tmp)(1)#3.itm}
load net {SHIFT:acc#1.tmp(0)} -pin  "or#32" {A2(0)} -attr @path {/top/fir/fir:run/SHIFT:slc(SHIFT:acc#1.tmp)(0)#3.itm}
load net {and#35.cse} -pin  "or#32" {A3(0)} -attr @path {/top/fir/fir:run/and#35.cse}
load net {or#32.itm} -pin  "or#32" {Z(0)} -attr @path {/top/fir/fir:run/or#32.itm}
load inst "not#41" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-425 -attr oid 423 -attr @path {/top/fir/fir:run/not#41} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {SHIFT:i(3:0).sva(2:0)(2)} -pin  "not#41" {A(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(2).itm}
load net {not#41.itm} -pin  "not#41" {Z(0)} -attr @path {/top/fir/fir:run/not#41.itm}
load inst "nor#3" "nor(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-426 -attr oid 424 -attr @path {/top/fir/fir:run/nor#3} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {SHIFT:i(3:0).sva(2:0)(0)} -pin  "nor#3" {A0(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(0).itm}
load net {SHIFT:i(3:0).sva(2:0)(1)} -pin  "nor#3" {A1(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(1).itm}
load net {nor#3.itm} -pin  "nor#3" {Z(0)} -attr @path {/top/fir/fir:run/nor#3.itm}
load inst "and#36" "and(5,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-427 -attr oid 425 -attr @path {/top/fir/fir:run/and#36} -attr area 2.061500 -attr delay 0.096160 -attr qmod "nangate-45nm_beh.mgc_and(1,5,4)"
load net {or#32.itm} -pin  "and#36" {A0(0)} -attr @path {/top/fir/fir:run/or#32.itm}
load net {fsm_output(1)} -pin  "and#36" {A1(0)} -attr @path {/top/fir/fir:run/slc(fsm_output)(1)#13.itm}
load net {run.wen} -pin  "and#36" {A2(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {not#41.itm} -pin  "and#36" {A3(0)} -attr @path {/top/fir/fir:run/not#41.itm}
load net {nor#3.itm} -pin  "and#36" {A4(0)} -attr @path {/top/fir/fir:run/nor#3.itm}
load net {and#36.itm} -pin  "and#36" {Z(0)} -attr @path {/top/fir/fir:run/and#36.itm}
load inst "reg(regs(0))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-428 -attr oid 426 -attr vt d -attr @path {/top/fir/fir:run/reg(regs(0))} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {regs(0).lpi#2:mx1(0)} -pin  "reg(regs(0))" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(1)} -pin  "reg(regs(0))" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(2)} -pin  "reg(regs(0))" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(3)} -pin  "reg(regs(0))" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(4)} -pin  "reg(regs(0))" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(5)} -pin  "reg(regs(0))" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(6)} -pin  "reg(regs(0))" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(7)} -pin  "reg(regs(0))" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {GND} -pin  "reg(regs(0))" {DRs(0)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(0))" {DRs(1)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(0))" {DRs(2)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(0))" {DRs(3)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(0))" {DRs(4)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(0))" {DRs(5)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(0))" {DRs(6)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(0))" {DRs(7)} -attr @path {/top/fir/fir:run/0#2}
load net {clk} -pin  "reg(regs(0))" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-429 -attr oid 427 -attr @path {/top/fir/fir:run/clk}
load net {and#36.itm} -pin  "reg(regs(0))" {en(0)} -attr @path {/top/fir/fir:run/and#36.itm}
load net {rst} -pin  "reg(regs(0))" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {regs(0).lpi#2(0)} -pin  "reg(regs(0))" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(1)} -pin  "reg(regs(0))" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(2)} -pin  "reg(regs(0))" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(3)} -pin  "reg(regs(0))" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(4)} -pin  "reg(regs(0))" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(5)} -pin  "reg(regs(0))" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(6)} -pin  "reg(regs(0))" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(7)} -pin  "reg(regs(0))" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load inst "not#29" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-430 -attr oid 428 -attr @path {/top/fir/fir:run/not#29} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {fsm_output(1)} -pin  "not#29" {A(0)} -attr @path {/top/fir/fir:run/slc(fsm_output)(1)#10.itm}
load net {not#29.itm} -pin  "not#29" {Z(0)} -attr @path {/top/fir/fir:run/not#29.itm}
load inst "regs:nor#5" "nor(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-431 -attr oid 429 -attr @path {/top/fir/fir:run/regs:nor#5} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {or.dcpl#16} -pin  "regs:nor#5" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#16}
load net {not#29.itm} -pin  "regs:nor#5" {A1(0)} -attr @path {/top/fir/fir:run/not#29.itm}
load net {regs:nor#5.itm} -pin  "regs:nor#5" {Z(0)} -attr @path {/top/fir/fir:run/regs:nor#5.itm}
load inst "regs:and#6" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-432 -attr oid 430 -attr @path {/top/fir/fir:run/regs:and#6} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {run.wen} -pin  "regs:and#6" {A0(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {regs:nor#5.itm} -pin  "regs:and#6" {A1(0)} -attr @path {/top/fir/fir:run/regs:nor#5.itm}
load net {regs:and#6.itm} -pin  "regs:and#6" {Z(0)} -attr @path {/top/fir/fir:run/regs:and#6.itm}
load inst "reg(regs(4))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-433 -attr oid 431 -attr vt d -attr @path {/top/fir/fir:run/reg(regs(4))} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(0)} -pin  "reg(regs(4))" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(1)} -pin  "reg(regs(4))" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(2)} -pin  "reg(regs(4))" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(3)} -pin  "reg(regs(4))" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(4)} -pin  "reg(regs(4))" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(5)} -pin  "reg(regs(4))" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(6)} -pin  "reg(regs(4))" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(7)} -pin  "reg(regs(4))" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {GND} -pin  "reg(regs(4))" {DRs(0)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(4))" {DRs(1)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(4))" {DRs(2)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(4))" {DRs(3)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(4))" {DRs(4)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(4))" {DRs(5)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(4))" {DRs(6)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(regs(4))" {DRs(7)} -attr @path {/top/fir/fir:run/0#2}
load net {clk} -pin  "reg(regs(4))" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-434 -attr oid 432 -attr @path {/top/fir/fir:run/clk}
load net {regs:and#6.itm} -pin  "reg(regs(4))" {en(0)} -attr @path {/top/fir/fir:run/regs:and#6.itm}
load net {rst} -pin  "reg(regs(4))" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {regs(4).lpi#2(0)} -pin  "reg(regs(4))" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(1)} -pin  "reg(regs(4))" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(2)} -pin  "reg(regs(4))" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(3)} -pin  "reg(regs(4))" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(4)} -pin  "reg(regs(4))" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(5)} -pin  "reg(regs(4))" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(6)} -pin  "reg(regs(4))" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(7)} -pin  "reg(regs(4))" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load inst "not#31" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-435 -attr oid 433 -attr @path {/top/fir/fir:run/not#31} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {fsm_output(1)} -pin  "not#31" {A(0)} -attr @path {/top/fir/fir:run/slc(fsm_output)(1)#12.itm}
load net {not#31.itm} -pin  "not#31" {Z(0)} -attr @path {/top/fir/fir:run/not#31.itm}
load inst "SHIFT:i:SHIFT:i:or#1" "or(2,3)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-436 -attr oid 434 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or#1} -attr area 3.192000 -attr delay 0.078902 -attr qmod "nangate-45nm_beh.mgc_or(3,2,2)"
load net {MAC:i(3:0).sva#2(0)} -pin  "SHIFT:i:SHIFT:i:or#1" {A0(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:i:slc(MAC:i(3:0).sva#2)(2-0).itm}
load net {MAC:i(3:0).sva#2(1)} -pin  "SHIFT:i:SHIFT:i:or#1" {A0(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:i:slc(MAC:i(3:0).sva#2)(2-0).itm}
load net {MAC:i(3:0).sva#2(2)} -pin  "SHIFT:i:SHIFT:i:or#1" {A0(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:i:slc(MAC:i(3:0).sva#2)(2-0).itm}
load net {not#31.itm} -pin  "SHIFT:i:SHIFT:i:or#1" {A1(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:exs#1.itm}
load net {not#31.itm} -pin  "SHIFT:i:SHIFT:i:or#1" {A1(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:exs#1.itm}
load net {not#31.itm} -pin  "SHIFT:i:SHIFT:i:or#1" {A1(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:exs#1.itm}
load net {SHIFT:i:SHIFT:i:or#1.itm(0)} -pin  "SHIFT:i:SHIFT:i:or#1" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or#1.itm}
load net {SHIFT:i:SHIFT:i:or#1.itm(1)} -pin  "SHIFT:i:SHIFT:i:or#1" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or#1.itm}
load net {SHIFT:i:SHIFT:i:or#1.itm(2)} -pin  "SHIFT:i:SHIFT:i:or#1" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or#1.itm}
load inst "reg(MAC:i(3:0).sva(2:0))" "reg(3,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-437 -attr oid 435 -attr vt d -attr @path {/top/fir/fir:run/reg(MAC:i(3:0).sva(2:0))} -attr area 19.152000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(3,0,0,1,1,1,1,1)"
load net {SHIFT:i:SHIFT:i:or#1.itm(0)} -pin  "reg(MAC:i(3:0).sva(2:0))" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or#1.itm}
load net {SHIFT:i:SHIFT:i:or#1.itm(1)} -pin  "reg(MAC:i(3:0).sva(2:0))" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or#1.itm}
load net {SHIFT:i:SHIFT:i:or#1.itm(2)} -pin  "reg(MAC:i(3:0).sva(2:0))" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i:SHIFT:i:or#1.itm}
load net {GND} -pin  "reg(MAC:i(3:0).sva(2:0))" {DRs(0)} -attr @path {/top/fir/fir:run/0#15}
load net {GND} -pin  "reg(MAC:i(3:0).sva(2:0))" {DRs(1)} -attr @path {/top/fir/fir:run/0#15}
load net {GND} -pin  "reg(MAC:i(3:0).sva(2:0))" {DRs(2)} -attr @path {/top/fir/fir:run/0#15}
load net {clk} -pin  "reg(MAC:i(3:0).sva(2:0))" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-438 -attr oid 436 -attr @path {/top/fir/fir:run/clk}
load net {run.wen} -pin  "reg(MAC:i(3:0).sva(2:0))" {en(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {rst} -pin  "reg(MAC:i(3:0).sva(2:0))" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {MAC:i(3:0).sva(2:0)(0)} -pin  "reg(MAC:i(3:0).sva(2:0))" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:i(3:0).sva(2:0)}
load net {MAC:i(3:0).sva(2:0)(1)} -pin  "reg(MAC:i(3:0).sva(2:0))" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:i(3:0).sva(2:0)}
load net {MAC:i(3:0).sva(2:0)(2)} -pin  "reg(MAC:i(3:0).sva(2:0))" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:i(3:0).sva(2:0)}
load inst "temp:temp:and" "and(2,19)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-439 -attr oid 437 -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and} -attr area 20.216000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(19,2,4)"
load net {temp.sva#2(0)} -pin  "temp:temp:and" {A0(0)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(1)} -pin  "temp:temp:and" {A0(1)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(2)} -pin  "temp:temp:and" {A0(2)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(3)} -pin  "temp:temp:and" {A0(3)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(4)} -pin  "temp:temp:and" {A0(4)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(5)} -pin  "temp:temp:and" {A0(5)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(6)} -pin  "temp:temp:and" {A0(6)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(7)} -pin  "temp:temp:and" {A0(7)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(8)} -pin  "temp:temp:and" {A0(8)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(9)} -pin  "temp:temp:and" {A0(9)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(10)} -pin  "temp:temp:and" {A0(10)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(11)} -pin  "temp:temp:and" {A0(11)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(12)} -pin  "temp:temp:and" {A0(12)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(13)} -pin  "temp:temp:and" {A0(13)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(14)} -pin  "temp:temp:and" {A0(14)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(15)} -pin  "temp:temp:and" {A0(15)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(16)} -pin  "temp:temp:and" {A0(16)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(17)} -pin  "temp:temp:and" {A0(17)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(18)} -pin  "temp:temp:and" {A0(18)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(0)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(1)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(2)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(3)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(4)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(5)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(6)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(7)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(8)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(9)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(10)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(11)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(12)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(13)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(14)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(15)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(16)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(17)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {fsm_output(1)} -pin  "temp:temp:and" {A1(18)} -attr vt d -attr @path {/top/fir/fir:run/temp:exs.itm}
load net {temp:temp:and.itm(0)} -pin  "temp:temp:and" {Z(0)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(1)} -pin  "temp:temp:and" {Z(1)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(2)} -pin  "temp:temp:and" {Z(2)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(3)} -pin  "temp:temp:and" {Z(3)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(4)} -pin  "temp:temp:and" {Z(4)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(5)} -pin  "temp:temp:and" {Z(5)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(6)} -pin  "temp:temp:and" {Z(6)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(7)} -pin  "temp:temp:and" {Z(7)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(8)} -pin  "temp:temp:and" {Z(8)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(9)} -pin  "temp:temp:and" {Z(9)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(10)} -pin  "temp:temp:and" {Z(10)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(11)} -pin  "temp:temp:and" {Z(11)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(12)} -pin  "temp:temp:and" {Z(12)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(13)} -pin  "temp:temp:and" {Z(13)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(14)} -pin  "temp:temp:and" {Z(14)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(15)} -pin  "temp:temp:and" {Z(15)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(16)} -pin  "temp:temp:and" {Z(16)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(17)} -pin  "temp:temp:and" {Z(17)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(18)} -pin  "temp:temp:and" {Z(18)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load inst "reg(temp)" "reg(19,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-440 -attr oid 438 -attr vt dc -attr @path {/top/fir/fir:run/reg(temp)} -attr area 121.296000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(19,0,0,1,1,1,1,1)"
load net {temp:temp:and.itm(0)} -pin  "reg(temp)" {D(0)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(1)} -pin  "reg(temp)" {D(1)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(2)} -pin  "reg(temp)" {D(2)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(3)} -pin  "reg(temp)" {D(3)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(4)} -pin  "reg(temp)" {D(4)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(5)} -pin  "reg(temp)" {D(5)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(6)} -pin  "reg(temp)" {D(6)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(7)} -pin  "reg(temp)" {D(7)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(8)} -pin  "reg(temp)" {D(8)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(9)} -pin  "reg(temp)" {D(9)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(10)} -pin  "reg(temp)" {D(10)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(11)} -pin  "reg(temp)" {D(11)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(12)} -pin  "reg(temp)" {D(12)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(13)} -pin  "reg(temp)" {D(13)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(14)} -pin  "reg(temp)" {D(14)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(15)} -pin  "reg(temp)" {D(15)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(16)} -pin  "reg(temp)" {D(16)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(17)} -pin  "reg(temp)" {D(17)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {temp:temp:and.itm(18)} -pin  "reg(temp)" {D(18)} -attr vt dc -attr @path {/top/fir/fir:run/temp:temp:and.itm}
load net {GND} -pin  "reg(temp)" {DRs(0)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(1)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(2)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(3)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(4)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(5)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(6)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(7)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(8)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(9)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(10)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(11)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(12)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(13)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(14)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(15)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(16)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(17)} -attr @path {/top/fir/fir:run/0#16}
load net {GND} -pin  "reg(temp)" {DRs(18)} -attr @path {/top/fir/fir:run/0#16}
load net {clk} -pin  "reg(temp)" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-441 -attr oid 439 -attr @path {/top/fir/fir:run/clk}
load net {run.wen} -pin  "reg(temp)" {en(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {rst} -pin  "reg(temp)" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {temp.sva(0)} -pin  "reg(temp)" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(1)} -pin  "reg(temp)" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(2)} -pin  "reg(temp)" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(3)} -pin  "reg(temp)" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(4)} -pin  "reg(temp)" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(5)} -pin  "reg(temp)" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(6)} -pin  "reg(temp)" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(7)} -pin  "reg(temp)" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(8)} -pin  "reg(temp)" {Z(8)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(9)} -pin  "reg(temp)" {Z(9)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(10)} -pin  "reg(temp)" {Z(10)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(11)} -pin  "reg(temp)" {Z(11)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(12)} -pin  "reg(temp)" {Z(12)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(13)} -pin  "reg(temp)" {Z(13)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(14)} -pin  "reg(temp)" {Z(14)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(15)} -pin  "reg(temp)" {Z(15)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(16)} -pin  "reg(temp)" {Z(16)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(17)} -pin  "reg(temp)" {Z(17)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(18)} -pin  "reg(temp)" {Z(18)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load inst "and#30" "and(3,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-442 -attr oid 440 -attr @path {/top/fir/fir:run/and#30} -attr area 1.330000 -attr delay 0.083720 -attr qmod "nangate-45nm_beh.mgc_and(1,3,4)"
load net {run.wen} -pin  "and#30" {A0(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {and#35.cse} -pin  "and#30" {A1(0)} -attr @path {/top/fir/fir:run/and#35.cse}
load net {fsm_output(1)} -pin  "and#30" {A2(0)} -attr @path {/top/fir/fir:run/slc(fsm_output)(1)#1.itm}
load net {and#30.itm} -pin  "and#30" {Z(0)} -attr @path {/top/fir/fir:run/and#30.itm}
load inst "reg(output:rsci.idat)" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-443 -attr oid 441 -attr vt d -attr @path {/top/fir/fir:run/reg(output:rsci.idat)} -attr area 51.072000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,1,1,1)"
load net {temp.sva#2(11)} -pin  "reg(output:rsci.idat)" {D(0)} -attr vt d -attr @path {/top/fir/fir:run/temp:slc(temp.sva#2)(18-11).itm}
load net {temp.sva#2(12)} -pin  "reg(output:rsci.idat)" {D(1)} -attr vt d -attr @path {/top/fir/fir:run/temp:slc(temp.sva#2)(18-11).itm}
load net {temp.sva#2(13)} -pin  "reg(output:rsci.idat)" {D(2)} -attr vt d -attr @path {/top/fir/fir:run/temp:slc(temp.sva#2)(18-11).itm}
load net {temp.sva#2(14)} -pin  "reg(output:rsci.idat)" {D(3)} -attr vt d -attr @path {/top/fir/fir:run/temp:slc(temp.sva#2)(18-11).itm}
load net {temp.sva#2(15)} -pin  "reg(output:rsci.idat)" {D(4)} -attr vt d -attr @path {/top/fir/fir:run/temp:slc(temp.sva#2)(18-11).itm}
load net {temp.sva#2(16)} -pin  "reg(output:rsci.idat)" {D(5)} -attr vt d -attr @path {/top/fir/fir:run/temp:slc(temp.sva#2)(18-11).itm}
load net {temp.sva#2(17)} -pin  "reg(output:rsci.idat)" {D(6)} -attr vt d -attr @path {/top/fir/fir:run/temp:slc(temp.sva#2)(18-11).itm}
load net {temp.sva#2(18)} -pin  "reg(output:rsci.idat)" {D(7)} -attr vt d -attr @path {/top/fir/fir:run/temp:slc(temp.sva#2)(18-11).itm}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(0)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(1)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(2)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(3)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(4)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(5)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(6)} -attr @path {/top/fir/fir:run/0#2}
load net {GND} -pin  "reg(output:rsci.idat)" {DRs(7)} -attr @path {/top/fir/fir:run/0#2}
load net {clk} -pin  "reg(output:rsci.idat)" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-444 -attr oid 442 -attr @path {/top/fir/fir:run/clk}
load net {and#30.itm} -pin  "reg(output:rsci.idat)" {en(0)} -attr @path {/top/fir/fir:run/and#30.itm}
load net {rst} -pin  "reg(output:rsci.idat)" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {output:rsci.idat(0)} -pin  "reg(output:rsci.idat)" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(1)} -pin  "reg(output:rsci.idat)" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(2)} -pin  "reg(output:rsci.idat)" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(3)} -pin  "reg(output:rsci.idat)" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(4)} -pin  "reg(output:rsci.idat)" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(5)} -pin  "reg(output:rsci.idat)" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(6)} -pin  "reg(output:rsci.idat)" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load net {output:rsci.idat(7)} -pin  "reg(output:rsci.idat)" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/output:rsci.idat}
load inst "and#28" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-445 -attr oid 443 -attr @path {/top/fir/fir:run/and#28} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {and#35.cse} -pin  "and#28" {A0(0)} -attr @path {/top/fir/fir:run/and#35.cse}
load net {fsm_output(1)} -pin  "and#28" {A1(0)} -attr @path {/top/fir/fir:run/slc(fsm_output)(1).itm}
load net {and#28.itm} -pin  "and#28" {Z(0)} -attr @path {/top/fir/fir:run/and#28.itm}
load inst "reg(output:rsci.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-446 -attr oid 444 -attr @path {/top/fir/fir:run/reg(output:rsci.iswt0)} -attr area 6.384000 -attr delay 0.106000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,1)"
load net {and#28.itm} -pin  "reg(output:rsci.iswt0)" {D(0)} -attr @path {/top/fir/fir:run/and#28.itm}
load net {GND} -pin  "reg(output:rsci.iswt0)" {DRs(0)} -attr @path {/top/fir/fir:run/0#3}
load net {clk} -pin  "reg(output:rsci.iswt0)" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-447 -attr oid 445 -attr @path {/top/fir/fir:run/clk}
load net {run.wen} -pin  "reg(output:rsci.iswt0)" {en(0)} -attr @path {/top/fir/fir:run/run.wen}
load net {rst} -pin  "reg(output:rsci.iswt0)" {Rs(0)} -attr @path {/top/fir/fir:run/rst}
load net {reg(output:rsci.iswt0).cse} -pin  "reg(output:rsci.iswt0)" {Z(0)} -attr @path {/top/fir/fir:run/reg(output:rsci.iswt0).cse}
load inst "or#15" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-448 -attr oid 446 -attr @path {/top/fir/fir:run/or#15} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {or.dcpl#11} -pin  "or#15" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#11}
load net {SHIFT:i(3:0).sva(2:0)(1)} -pin  "or#15" {A1(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(1)#8.itm}
load net {or#15.itm} -pin  "or#15" {Z(0)} -attr @path {/top/fir/fir:run/or#15.itm}
load inst "SHIFT:if:mux" "mux(2,8)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-449 -attr oid 447 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:if:mux} -attr area 25.536000 -attr delay 0.114098 -attr qmod "nangate-45nm_beh.mgc_mux(8,1,2,1)"
load net {input:rsci.idat.mxwt(0)} -pin  "SHIFT:if:mux" {A0(0)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(1)} -pin  "SHIFT:if:mux" {A0(1)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(2)} -pin  "SHIFT:if:mux" {A0(2)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(3)} -pin  "SHIFT:if:mux" {A0(3)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(4)} -pin  "SHIFT:if:mux" {A0(4)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(5)} -pin  "SHIFT:if:mux" {A0(5)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(6)} -pin  "SHIFT:if:mux" {A0(6)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {input:rsci.idat.mxwt(7)} -pin  "SHIFT:if:mux" {A0(7)} -attr vt d -attr @path {/top/fir/fir:run/input:rsci.idat.mxwt}
load net {regs(0).lpi#2(0)} -pin  "SHIFT:if:mux" {A1(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(1)} -pin  "SHIFT:if:mux" {A1(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(2)} -pin  "SHIFT:if:mux" {A1(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(3)} -pin  "SHIFT:if:mux" {A1(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(4)} -pin  "SHIFT:if:mux" {A1(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(5)} -pin  "SHIFT:if:mux" {A1(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(6)} -pin  "SHIFT:if:mux" {A1(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(7)} -pin  "SHIFT:if:mux" {A1(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {or#15.itm} -pin  "SHIFT:if:mux" {S(0)} -attr @path {/top/fir/fir:run/or#15.itm}
load net {regs(0).lpi#2:mx1(0)} -pin  "SHIFT:if:mux" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(1)} -pin  "SHIFT:if:mux" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(2)} -pin  "SHIFT:if:mux" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(3)} -pin  "SHIFT:if:mux" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(4)} -pin  "SHIFT:if:mux" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(5)} -pin  "SHIFT:if:mux" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(6)} -pin  "SHIFT:if:mux" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(7)} -pin  "SHIFT:if:mux" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load inst "MAC:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-450 -attr oid 448 -attr @path {/top/fir/fir:run/MAC:nor#1} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {MAC:i(3:0).sva(2:0)(2)} -pin  "MAC:nor#1" {A0(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(2)#1.itm}
load net {MAC:i(3:0).sva(2:0)(1)} -pin  "MAC:nor#1" {A1(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(1)#2.itm}
load net {MAC:nor#1.itm} -pin  "MAC:nor#1" {Z(0)} -attr @path {/top/fir/fir:run/MAC:nor#1.itm}
load inst "MAC:and#13" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-451 -attr oid 449 -attr @path {/top/fir/fir:run/MAC:and#13} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {MAC:i(3:0).sva(2:0)(0)} -pin  "MAC:and#13" {A0(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(0)#2.itm}
load net {MAC:nor#1.itm} -pin  "MAC:and#13" {A1(0)} -attr @path {/top/fir/fir:run/MAC:nor#1.itm}
load net {MAC:and.m1c} -pin  "MAC:and#13" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c}
load inst "MAC:nor#2" "nor(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-452 -attr oid 450 -attr @path {/top/fir/fir:run/MAC:nor#2} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {MAC:i(3:0).sva(2:0)(2)} -pin  "MAC:nor#2" {A0(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(2)#2.itm}
load net {MAC:i(3:0).sva(2:0)(0)} -pin  "MAC:nor#2" {A1(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(0)#3.itm}
load net {MAC:nor#2.itm} -pin  "MAC:nor#2" {Z(0)} -attr @path {/top/fir/fir:run/MAC:nor#2.itm}
load inst "MAC:and#14" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-453 -attr oid 451 -attr @path {/top/fir/fir:run/MAC:and#14} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {MAC:i(3:0).sva(2:0)(1)} -pin  "MAC:and#14" {A0(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(1)#3.itm}
load net {MAC:nor#2.itm} -pin  "MAC:and#14" {A1(0)} -attr @path {/top/fir/fir:run/MAC:nor#2.itm}
load net {MAC:and.m1c#1} -pin  "MAC:and#14" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#1}
load inst "MAC:not" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-454 -attr oid 452 -attr @path {/top/fir/fir:run/MAC:not} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {MAC:i(3:0).sva(2:0)(2)} -pin  "MAC:not" {A(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(2)#3.itm}
load net {MAC:not.itm} -pin  "MAC:not" {Z(0)} -attr @path {/top/fir/fir:run/MAC:not.itm}
load inst "MAC:and#15" "and(3,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-455 -attr oid 453 -attr @path {/top/fir/fir:run/MAC:and#15} -attr area 1.330000 -attr delay 0.083720 -attr qmod "nangate-45nm_beh.mgc_and(1,3,4)"
load net {MAC:i(3:0).sva(2:0)(1)} -pin  "MAC:and#15" {A0(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(1)#4.itm}
load net {MAC:i(3:0).sva(2:0)(0)} -pin  "MAC:and#15" {A1(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(0)#4.itm}
load net {MAC:not.itm} -pin  "MAC:and#15" {A2(0)} -attr @path {/top/fir/fir:run/MAC:not.itm}
load net {MAC:and.m1c#2} -pin  "MAC:and#15" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#2}
load inst "MAC:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-456 -attr oid 454 -attr @path {/top/fir/fir:run/MAC:nor#3} -attr area 0.798000 -attr delay 0.097053 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,2)"
load net {MAC:i(3:0).sva(2:0)(1)} -pin  "MAC:nor#3" {A0(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(1)#5.itm}
load net {MAC:i(3:0).sva(2:0)(0)} -pin  "MAC:nor#3" {A1(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(0)#5.itm}
load net {MAC:nor#3.itm} -pin  "MAC:nor#3" {Z(0)} -attr @path {/top/fir/fir:run/MAC:nor#3.itm}
load inst "MAC:and#16" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-457 -attr oid 455 -attr @path {/top/fir/fir:run/MAC:and#16} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {MAC:i(3:0).sva(2:0)(2)} -pin  "MAC:and#16" {A0(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(2)#4.itm}
load net {MAC:nor#3.itm} -pin  "MAC:and#16" {A1(0)} -attr @path {/top/fir/fir:run/MAC:nor#3.itm}
load net {MAC:and.m1c#3} -pin  "MAC:and#16" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#3}
load inst "MAC:not#1" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-458 -attr oid 456 -attr @path {/top/fir/fir:run/MAC:not#1} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {MAC:i(3:0).sva(2:0)(1)} -pin  "MAC:not#1" {A(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(1)#6.itm}
load net {MAC:not#1.itm} -pin  "MAC:not#1" {Z(0)} -attr @path {/top/fir/fir:run/MAC:not#1.itm}
load inst "MAC:and#17" "and(3,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-459 -attr oid 457 -attr @path {/top/fir/fir:run/MAC:and#17} -attr area 1.330000 -attr delay 0.083720 -attr qmod "nangate-45nm_beh.mgc_and(1,3,4)"
load net {MAC:i(3:0).sva(2:0)(2)} -pin  "MAC:and#17" {A0(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(2)#5.itm}
load net {MAC:i(3:0).sva(2:0)(0)} -pin  "MAC:and#17" {A1(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(0)#6.itm}
load net {MAC:not#1.itm} -pin  "MAC:and#17" {A2(0)} -attr @path {/top/fir/fir:run/MAC:not#1.itm}
load net {MAC:and.m1c#4} -pin  "MAC:and#17" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#4}
load inst "MAC:not#2" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-460 -attr oid 458 -attr @path {/top/fir/fir:run/MAC:not#2} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {MAC:i(3:0).sva(2:0)(0)} -pin  "MAC:not#2" {A(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(0)#7.itm}
load net {MAC:not#2.itm} -pin  "MAC:not#2" {Z(0)} -attr @path {/top/fir/fir:run/MAC:not#2.itm}
load inst "MAC:and#18" "and(3,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-461 -attr oid 459 -attr @path {/top/fir/fir:run/MAC:and#18} -attr area 1.330000 -attr delay 0.083720 -attr qmod "nangate-45nm_beh.mgc_and(1,3,4)"
load net {MAC:i(3:0).sva(2:0)(2)} -pin  "MAC:and#18" {A0(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(2)#6.itm}
load net {MAC:i(3:0).sva(2:0)(1)} -pin  "MAC:and#18" {A1(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(1)#7.itm}
load net {MAC:not#2.itm} -pin  "MAC:and#18" {A2(0)} -attr @path {/top/fir/fir:run/MAC:not#2.itm}
load net {MAC:and.m1c#5} -pin  "MAC:and#18" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#5}
load inst "MAC:and#12" "and(3,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-462 -attr oid 460 -attr @path {/top/fir/fir:run/MAC:and#12} -attr area 1.330000 -attr delay 0.083720 -attr qmod "nangate-45nm_beh.mgc_and(1,3,4)"
load net {MAC:i(3:0).sva(2:0)(2)} -pin  "MAC:and#12" {A0(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(2)#7.itm}
load net {MAC:i(3:0).sva(2:0)(1)} -pin  "MAC:and#12" {A1(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(1)#1.itm}
load net {MAC:i(3:0).sva(2:0)(0)} -pin  "MAC:and#12" {A2(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(0)#1.itm}
load net {MAC:and#12.m1c} -pin  "MAC:and#12" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and#12.m1c}
load inst "MAC:mux" "mux(8,8)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-463 -attr oid 461 -attr vt d -attr @path {/top/fir/fir:run/MAC:mux} -attr area 63.840000 -attr delay 0.237054 -attr qmod "nangate-45nm_beh.mgc_mux(8,3,8,5)"
load net {coeffs(0)} -pin  "MAC:mux" {A0(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(7-0).itm}
load net {coeffs(1)} -pin  "MAC:mux" {A0(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(7-0).itm}
load net {coeffs(2)} -pin  "MAC:mux" {A0(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(7-0).itm}
load net {coeffs(3)} -pin  "MAC:mux" {A0(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(7-0).itm}
load net {coeffs(4)} -pin  "MAC:mux" {A0(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(7-0).itm}
load net {coeffs(5)} -pin  "MAC:mux" {A0(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(7-0).itm}
load net {coeffs(6)} -pin  "MAC:mux" {A0(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(7-0).itm}
load net {coeffs(7)} -pin  "MAC:mux" {A0(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(7-0).itm}
load net {coeffs(8)} -pin  "MAC:mux" {A1(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(15-8).itm}
load net {coeffs(9)} -pin  "MAC:mux" {A1(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(15-8).itm}
load net {coeffs(10)} -pin  "MAC:mux" {A1(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(15-8).itm}
load net {coeffs(11)} -pin  "MAC:mux" {A1(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(15-8).itm}
load net {coeffs(12)} -pin  "MAC:mux" {A1(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(15-8).itm}
load net {coeffs(13)} -pin  "MAC:mux" {A1(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(15-8).itm}
load net {coeffs(14)} -pin  "MAC:mux" {A1(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(15-8).itm}
load net {coeffs(15)} -pin  "MAC:mux" {A1(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(15-8).itm}
load net {coeffs(16)} -pin  "MAC:mux" {A2(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(23-16).itm}
load net {coeffs(17)} -pin  "MAC:mux" {A2(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(23-16).itm}
load net {coeffs(18)} -pin  "MAC:mux" {A2(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(23-16).itm}
load net {coeffs(19)} -pin  "MAC:mux" {A2(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(23-16).itm}
load net {coeffs(20)} -pin  "MAC:mux" {A2(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(23-16).itm}
load net {coeffs(21)} -pin  "MAC:mux" {A2(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(23-16).itm}
load net {coeffs(22)} -pin  "MAC:mux" {A2(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(23-16).itm}
load net {coeffs(23)} -pin  "MAC:mux" {A2(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(23-16).itm}
load net {coeffs(24)} -pin  "MAC:mux" {A3(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(31-24).itm}
load net {coeffs(25)} -pin  "MAC:mux" {A3(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(31-24).itm}
load net {coeffs(26)} -pin  "MAC:mux" {A3(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(31-24).itm}
load net {coeffs(27)} -pin  "MAC:mux" {A3(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(31-24).itm}
load net {coeffs(28)} -pin  "MAC:mux" {A3(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(31-24).itm}
load net {coeffs(29)} -pin  "MAC:mux" {A3(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(31-24).itm}
load net {coeffs(30)} -pin  "MAC:mux" {A3(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(31-24).itm}
load net {coeffs(31)} -pin  "MAC:mux" {A3(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(31-24).itm}
load net {coeffs(32)} -pin  "MAC:mux" {A4(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(39-32).itm}
load net {coeffs(33)} -pin  "MAC:mux" {A4(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(39-32).itm}
load net {coeffs(34)} -pin  "MAC:mux" {A4(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(39-32).itm}
load net {coeffs(35)} -pin  "MAC:mux" {A4(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(39-32).itm}
load net {coeffs(36)} -pin  "MAC:mux" {A4(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(39-32).itm}
load net {coeffs(37)} -pin  "MAC:mux" {A4(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(39-32).itm}
load net {coeffs(38)} -pin  "MAC:mux" {A4(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(39-32).itm}
load net {coeffs(39)} -pin  "MAC:mux" {A4(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(39-32).itm}
load net {coeffs(40)} -pin  "MAC:mux" {A5(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(47-40).itm}
load net {coeffs(41)} -pin  "MAC:mux" {A5(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(47-40).itm}
load net {coeffs(42)} -pin  "MAC:mux" {A5(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(47-40).itm}
load net {coeffs(43)} -pin  "MAC:mux" {A5(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(47-40).itm}
load net {coeffs(44)} -pin  "MAC:mux" {A5(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(47-40).itm}
load net {coeffs(45)} -pin  "MAC:mux" {A5(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(47-40).itm}
load net {coeffs(46)} -pin  "MAC:mux" {A5(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(47-40).itm}
load net {coeffs(47)} -pin  "MAC:mux" {A5(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(47-40).itm}
load net {coeffs(48)} -pin  "MAC:mux" {A6(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(55-48).itm}
load net {coeffs(49)} -pin  "MAC:mux" {A6(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(55-48).itm}
load net {coeffs(50)} -pin  "MAC:mux" {A6(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(55-48).itm}
load net {coeffs(51)} -pin  "MAC:mux" {A6(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(55-48).itm}
load net {coeffs(52)} -pin  "MAC:mux" {A6(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(55-48).itm}
load net {coeffs(53)} -pin  "MAC:mux" {A6(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(55-48).itm}
load net {coeffs(54)} -pin  "MAC:mux" {A6(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(55-48).itm}
load net {coeffs(55)} -pin  "MAC:mux" {A6(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(55-48).itm}
load net {coeffs(56)} -pin  "MAC:mux" {A7(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(63-56).itm}
load net {coeffs(57)} -pin  "MAC:mux" {A7(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(63-56).itm}
load net {coeffs(58)} -pin  "MAC:mux" {A7(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(63-56).itm}
load net {coeffs(59)} -pin  "MAC:mux" {A7(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(63-56).itm}
load net {coeffs(60)} -pin  "MAC:mux" {A7(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(63-56).itm}
load net {coeffs(61)} -pin  "MAC:mux" {A7(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(63-56).itm}
load net {coeffs(62)} -pin  "MAC:mux" {A7(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(63-56).itm}
load net {coeffs(63)} -pin  "MAC:mux" {A7(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:slc(coeffs)(63-56).itm}
load net {MAC:i(3:0).sva(2:0)(0)} -pin  "MAC:mux" {S(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:i(3:0).sva(2:0)}
load net {MAC:i(3:0).sva(2:0)(1)} -pin  "MAC:mux" {S(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:i(3:0).sva(2:0)}
load net {MAC:i(3:0).sva(2:0)(2)} -pin  "MAC:mux" {S(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:i(3:0).sva(2:0)}
load net {MAC:mux.itm(0)} -pin  "MAC:mux" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:mux.itm(1)} -pin  "MAC:mux" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:mux.itm(2)} -pin  "MAC:mux" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:mux.itm(3)} -pin  "MAC:mux" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:mux.itm(4)} -pin  "MAC:mux" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:mux.itm(5)} -pin  "MAC:mux" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:mux.itm(6)} -pin  "MAC:mux" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:mux.itm(7)} -pin  "MAC:mux" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load inst "MAC:nor" "nor(3,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-464 -attr oid 462 -attr @path {/top/fir/fir:run/MAC:nor} -attr area 1.064000 -attr delay 0.131533 -attr qmod "nangate-45nm_beh.mgc_nor(1,3,4)"
load net {MAC:i(3:0).sva(2:0)(2)} -pin  "MAC:nor" {A0(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(2).itm}
load net {MAC:i(3:0).sva(2:0)(1)} -pin  "MAC:nor" {A1(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(1).itm}
load net {MAC:i(3:0).sva(2:0)(0)} -pin  "MAC:nor" {A2(0)} -attr @path {/top/fir/fir:run/MAC:slc(MAC:i(3:0).sva(2:0))(0).itm}
load net {MAC:nor.itm} -pin  "MAC:nor" {Z(0)} -attr @path {/top/fir/fir:run/MAC:nor.itm}
load inst "not#32" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-465 -attr oid 463 -attr @path {/top/fir/fir:run/not#32} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {or.dcpl#8} -pin  "not#32" {A(0)} -attr @path {/top/fir/fir:run/or.dcpl#8}
load net {not#32.itm} -pin  "not#32" {Z(0)} -attr @path {/top/fir/fir:run/not#32.itm}
load inst "MAC:and" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-466 -attr oid 464 -attr @path {/top/fir/fir:run/MAC:and} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {not#32.itm} -pin  "MAC:and" {A0(0)} -attr @path {/top/fir/fir:run/not#32.itm}
load net {MAC:and.m1c} -pin  "MAC:and" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c}
load net {MAC:and.itm} -pin  "MAC:and" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and.itm}
load inst "not#33" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-467 -attr oid 465 -attr @path {/top/fir/fir:run/not#33} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {or.dcpl#12} -pin  "not#33" {A(0)} -attr @path {/top/fir/fir:run/or.dcpl#12}
load net {not#33.itm} -pin  "not#33" {Z(0)} -attr @path {/top/fir/fir:run/not#33.itm}
load inst "MAC:and#1" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-468 -attr oid 466 -attr @path {/top/fir/fir:run/MAC:and#1} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {not#33.itm} -pin  "MAC:and#1" {A0(0)} -attr @path {/top/fir/fir:run/not#33.itm}
load net {MAC:and.m1c#1} -pin  "MAC:and#1" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#1}
load net {MAC:and#1.itm} -pin  "MAC:and#1" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and#1.itm}
load inst "not#34" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-469 -attr oid 467 -attr @path {/top/fir/fir:run/not#34} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {or.dcpl#14} -pin  "not#34" {A(0)} -attr @path {/top/fir/fir:run/or.dcpl#14}
load net {not#34.itm} -pin  "not#34" {Z(0)} -attr @path {/top/fir/fir:run/not#34.itm}
load inst "MAC:and#2" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-470 -attr oid 468 -attr @path {/top/fir/fir:run/MAC:and#2} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {not#34.itm} -pin  "MAC:and#2" {A0(0)} -attr @path {/top/fir/fir:run/not#34.itm}
load net {MAC:and.m1c#2} -pin  "MAC:and#2" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#2}
load net {MAC:and#2.itm} -pin  "MAC:and#2" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and#2.itm}
load inst "not#35" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-471 -attr oid 469 -attr @path {/top/fir/fir:run/not#35} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {or.dcpl#16} -pin  "not#35" {A(0)} -attr @path {/top/fir/fir:run/or.dcpl#16}
load net {not#35.itm} -pin  "not#35" {Z(0)} -attr @path {/top/fir/fir:run/not#35.itm}
load inst "MAC:and#3" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-472 -attr oid 470 -attr @path {/top/fir/fir:run/MAC:and#3} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {not#35.itm} -pin  "MAC:and#3" {A0(0)} -attr @path {/top/fir/fir:run/not#35.itm}
load net {MAC:and.m1c#3} -pin  "MAC:and#3" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#3}
load net {MAC:and#3.itm} -pin  "MAC:and#3" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and#3.itm}
load inst "not#36" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-473 -attr oid 471 -attr @path {/top/fir/fir:run/not#36} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {or.dcpl#6} -pin  "not#36" {A(0)} -attr @path {/top/fir/fir:run/or.dcpl#6}
load net {not#36.itm} -pin  "not#36" {Z(0)} -attr @path {/top/fir/fir:run/not#36.itm}
load inst "MAC:and#4" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-474 -attr oid 472 -attr @path {/top/fir/fir:run/MAC:and#4} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {not#36.itm} -pin  "MAC:and#4" {A0(0)} -attr @path {/top/fir/fir:run/not#36.itm}
load net {MAC:and.m1c#4} -pin  "MAC:and#4" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#4}
load net {MAC:and#4.itm} -pin  "MAC:and#4" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and#4.itm}
load inst "not#37" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-475 -attr oid 473 -attr vt c -attr @path {/top/fir/fir:run/not#37} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {or.dcpl#10} -pin  "not#37" {A(0)} -attr vt c -attr @path {/top/fir/fir:run/or.dcpl#10}
load net {not#37.itm} -pin  "not#37" {Z(0)} -attr vt c -attr @path {/top/fir/fir:run/not#37.itm}
load inst "MAC:and#5" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-476 -attr oid 474 -attr vt c -attr @path {/top/fir/fir:run/MAC:and#5} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {not#37.itm} -pin  "MAC:and#5" {A0(0)} -attr vt c -attr @path {/top/fir/fir:run/not#37.itm}
load net {MAC:and.m1c#5} -pin  "MAC:and#5" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#5}
load net {MAC:and#5.itm} -pin  "MAC:and#5" {Z(0)} -attr vt c -attr @path {/top/fir/fir:run/MAC:and#5.itm}
load inst "MAC:MAC:not" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-477 -attr oid 475 -attr @path {/top/fir/fir:run/MAC:MAC:not} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {or#13.cse} -pin  "MAC:MAC:not" {A(0)} -attr @path {/top/fir/fir:run/or#13.cse}
load net {MAC:MAC:not.itm} -pin  "MAC:MAC:not" {Z(0)} -attr @path {/top/fir/fir:run/MAC:MAC:not.itm}
load inst "MAC:and#19" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-478 -attr oid 476 -attr @path {/top/fir/fir:run/MAC:and#19} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {MAC:MAC:not.itm} -pin  "MAC:and#19" {A0(0)} -attr @path {/top/fir/fir:run/MAC:MAC:not.itm}
load net {MAC:and#12.m1c} -pin  "MAC:and#19" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and#12.m1c}
load net {MAC:and#19.itm} -pin  "MAC:and#19" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and#19.itm}
load inst "MAC:or" "or(7,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-479 -attr oid 477 -attr vt c -attr @path {/top/fir/fir:run/MAC:or} -attr area 2.992500 -attr delay 0.126172 -attr qmod "nangate-45nm_beh.mgc_or(1,7,4)"
load net {MAC:and.itm} -pin  "MAC:or" {A0(0)} -attr @path {/top/fir/fir:run/MAC:and.itm}
load net {MAC:and#1.itm} -pin  "MAC:or" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and#1.itm}
load net {MAC:and#2.itm} -pin  "MAC:or" {A2(0)} -attr @path {/top/fir/fir:run/MAC:and#2.itm}
load net {MAC:and#3.itm} -pin  "MAC:or" {A3(0)} -attr @path {/top/fir/fir:run/MAC:and#3.itm}
load net {MAC:and#4.itm} -pin  "MAC:or" {A4(0)} -attr @path {/top/fir/fir:run/MAC:and#4.itm}
load net {MAC:and#5.itm} -pin  "MAC:or" {A5(0)} -attr vt c -attr @path {/top/fir/fir:run/MAC:and#5.itm}
load net {MAC:and#19.itm} -pin  "MAC:or" {A6(0)} -attr @path {/top/fir/fir:run/MAC:and#19.itm}
load net {MAC:or.itm} -pin  "MAC:or" {Z(0)} -attr vt c -attr @path {/top/fir/fir:run/MAC:or.itm}
load inst "MAC:and#6" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-480 -attr oid 478 -attr @path {/top/fir/fir:run/MAC:and#6} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {or.dcpl#8} -pin  "MAC:and#6" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#8}
load net {MAC:and.m1c} -pin  "MAC:and#6" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c}
load net {MAC:and#6.itm} -pin  "MAC:and#6" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and#6.itm}
load inst "MAC:and#7" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-481 -attr oid 479 -attr @path {/top/fir/fir:run/MAC:and#7} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {or.dcpl#12} -pin  "MAC:and#7" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#12}
load net {MAC:and.m1c#1} -pin  "MAC:and#7" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#1}
load net {MAC:and#7.itm} -pin  "MAC:and#7" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and#7.itm}
load inst "MAC:and#8" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-482 -attr oid 480 -attr @path {/top/fir/fir:run/MAC:and#8} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {or.dcpl#14} -pin  "MAC:and#8" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#14}
load net {MAC:and.m1c#2} -pin  "MAC:and#8" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#2}
load net {MAC:and#8.itm} -pin  "MAC:and#8" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and#8.itm}
load inst "MAC:and#9" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-483 -attr oid 481 -attr @path {/top/fir/fir:run/MAC:and#9} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {or.dcpl#16} -pin  "MAC:and#9" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#16}
load net {MAC:and.m1c#3} -pin  "MAC:and#9" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#3}
load net {MAC:and#9.itm} -pin  "MAC:and#9" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and#9.itm}
load inst "MAC:and#10" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-484 -attr oid 482 -attr @path {/top/fir/fir:run/MAC:and#10} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {or.dcpl#6} -pin  "MAC:and#10" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#6}
load net {MAC:and.m1c#4} -pin  "MAC:and#10" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#4}
load net {MAC:and#10.itm} -pin  "MAC:and#10" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and#10.itm}
load inst "MAC:and#11" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-485 -attr oid 483 -attr @path {/top/fir/fir:run/MAC:and#11} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {or.dcpl#10} -pin  "MAC:and#11" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#10}
load net {MAC:and.m1c#5} -pin  "MAC:and#11" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and.m1c#5}
load net {MAC:and#11.itm} -pin  "MAC:and#11" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and#11.itm}
load inst "MAC:and#20" "and(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-486 -attr oid 484 -attr @path {/top/fir/fir:run/MAC:and#20} -attr area 1.064000 -attr delay 0.077500 -attr qmod "nangate-45nm_beh.mgc_and(1,2,4)"
load net {or#13.cse} -pin  "MAC:and#20" {A0(0)} -attr @path {/top/fir/fir:run/or#13.cse}
load net {MAC:and#12.m1c} -pin  "MAC:and#20" {A1(0)} -attr @path {/top/fir/fir:run/MAC:and#12.m1c}
load net {MAC:and#20.itm} -pin  "MAC:and#20" {Z(0)} -attr @path {/top/fir/fir:run/MAC:and#20.itm}
load inst "MAC:MAC:mux1h" "mux1h(9,8)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-487 -attr oid 485 -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h} -attr area 60.648000 -attr delay 0.169971 -attr qmod "nangate-45nm_beh.mgc_mux1hot(8,9,4)"
load net {regs(0).lpi#2:mx1(0)} -pin  "MAC:MAC:mux1h" {A0(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(1)} -pin  "MAC:MAC:mux1h" {A0(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(2)} -pin  "MAC:MAC:mux1h" {A0(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(3)} -pin  "MAC:MAC:mux1h" {A0(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(4)} -pin  "MAC:MAC:mux1h" {A0(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(5)} -pin  "MAC:MAC:mux1h" {A0(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(6)} -pin  "MAC:MAC:mux1h" {A0(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {regs(0).lpi#2:mx1(7)} -pin  "MAC:MAC:mux1h" {A0(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2:mx1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(0)} -pin  "MAC:MAC:mux1h" {A1(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(1)} -pin  "MAC:MAC:mux1h" {A1(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(2)} -pin  "MAC:MAC:mux1h" {A1(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(3)} -pin  "MAC:MAC:mux1h" {A1(3)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(4)} -pin  "MAC:MAC:mux1h" {A1(4)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(5)} -pin  "MAC:MAC:mux1h" {A1(5)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(6)} -pin  "MAC:MAC:mux1h" {A1(6)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(7)} -pin  "MAC:MAC:mux1h" {A1(7)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {regs(1).lpi#2(0)} -pin  "MAC:MAC:mux1h" {A2(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(1)} -pin  "MAC:MAC:mux1h" {A2(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(2)} -pin  "MAC:MAC:mux1h" {A2(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(3)} -pin  "MAC:MAC:mux1h" {A2(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(4)} -pin  "MAC:MAC:mux1h" {A2(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(5)} -pin  "MAC:MAC:mux1h" {A2(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(6)} -pin  "MAC:MAC:mux1h" {A2(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(7)} -pin  "MAC:MAC:mux1h" {A2(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(2).lpi#2(0)} -pin  "MAC:MAC:mux1h" {A3(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(1)} -pin  "MAC:MAC:mux1h" {A3(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(2)} -pin  "MAC:MAC:mux1h" {A3(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(3)} -pin  "MAC:MAC:mux1h" {A3(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(4)} -pin  "MAC:MAC:mux1h" {A3(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(5)} -pin  "MAC:MAC:mux1h" {A3(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(6)} -pin  "MAC:MAC:mux1h" {A3(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(7)} -pin  "MAC:MAC:mux1h" {A3(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(3).lpi#2(0)} -pin  "MAC:MAC:mux1h" {A4(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(1)} -pin  "MAC:MAC:mux1h" {A4(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(2)} -pin  "MAC:MAC:mux1h" {A4(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(3)} -pin  "MAC:MAC:mux1h" {A4(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(4)} -pin  "MAC:MAC:mux1h" {A4(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(5)} -pin  "MAC:MAC:mux1h" {A4(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(6)} -pin  "MAC:MAC:mux1h" {A4(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(7)} -pin  "MAC:MAC:mux1h" {A4(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(4).lpi#2(0)} -pin  "MAC:MAC:mux1h" {A5(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(1)} -pin  "MAC:MAC:mux1h" {A5(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(2)} -pin  "MAC:MAC:mux1h" {A5(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(3)} -pin  "MAC:MAC:mux1h" {A5(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(4)} -pin  "MAC:MAC:mux1h" {A5(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(5)} -pin  "MAC:MAC:mux1h" {A5(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(6)} -pin  "MAC:MAC:mux1h" {A5(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(7)} -pin  "MAC:MAC:mux1h" {A5(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(5).lpi#2(0)} -pin  "MAC:MAC:mux1h" {A6(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(1)} -pin  "MAC:MAC:mux1h" {A6(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(2)} -pin  "MAC:MAC:mux1h" {A6(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(3)} -pin  "MAC:MAC:mux1h" {A6(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(4)} -pin  "MAC:MAC:mux1h" {A6(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(5)} -pin  "MAC:MAC:mux1h" {A6(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(6)} -pin  "MAC:MAC:mux1h" {A6(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(7)} -pin  "MAC:MAC:mux1h" {A6(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(6).lpi#2(0)} -pin  "MAC:MAC:mux1h" {A7(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(1)} -pin  "MAC:MAC:mux1h" {A7(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(2)} -pin  "MAC:MAC:mux1h" {A7(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(3)} -pin  "MAC:MAC:mux1h" {A7(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(4)} -pin  "MAC:MAC:mux1h" {A7(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(5)} -pin  "MAC:MAC:mux1h" {A7(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(6)} -pin  "MAC:MAC:mux1h" {A7(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(7)} -pin  "MAC:MAC:mux1h" {A7(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(7).lpi#2(0)} -pin  "MAC:MAC:mux1h" {A8(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {regs(7).lpi#2(1)} -pin  "MAC:MAC:mux1h" {A8(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {regs(7).lpi#2(2)} -pin  "MAC:MAC:mux1h" {A8(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {regs(7).lpi#2(3)} -pin  "MAC:MAC:mux1h" {A8(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {regs(7).lpi#2(4)} -pin  "MAC:MAC:mux1h" {A8(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {regs(7).lpi#2(5)} -pin  "MAC:MAC:mux1h" {A8(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {regs(7).lpi#2(6)} -pin  "MAC:MAC:mux1h" {A8(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {regs(7).lpi#2(7)} -pin  "MAC:MAC:mux1h" {A8(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(7).lpi#2}
load net {MAC:nor.itm} -pin  "MAC:MAC:mux1h" {S0} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-488 -attr oid 486 -attr @path {/top/fir/fir:run/MAC:nor.itm}
load net {MAC:or.itm} -pin  "MAC:MAC:mux1h" {S1} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-489 -attr oid 487 -attr vt c -attr @path {/top/fir/fir:run/MAC:or.itm}
load net {MAC:and#6.itm} -pin  "MAC:MAC:mux1h" {S2} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-490 -attr oid 488 -attr @path {/top/fir/fir:run/MAC:and#6.itm}
load net {MAC:and#7.itm} -pin  "MAC:MAC:mux1h" {S3} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-491 -attr oid 489 -attr @path {/top/fir/fir:run/MAC:and#7.itm}
load net {MAC:and#8.itm} -pin  "MAC:MAC:mux1h" {S4} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-492 -attr oid 490 -attr @path {/top/fir/fir:run/MAC:and#8.itm}
load net {MAC:and#9.itm} -pin  "MAC:MAC:mux1h" {S5} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-493 -attr oid 491 -attr @path {/top/fir/fir:run/MAC:and#9.itm}
load net {MAC:and#10.itm} -pin  "MAC:MAC:mux1h" {S6} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-494 -attr oid 492 -attr @path {/top/fir/fir:run/MAC:and#10.itm}
load net {MAC:and#11.itm} -pin  "MAC:MAC:mux1h" {S7} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-495 -attr oid 493 -attr @path {/top/fir/fir:run/MAC:and#11.itm}
load net {MAC:and#20.itm} -pin  "MAC:MAC:mux1h" {S8} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-496 -attr oid 494 -attr @path {/top/fir/fir:run/MAC:and#20.itm}
load net {MAC:MAC:mux1h.itm(0)} -pin  "MAC:MAC:mux1h" {Z(0)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:MAC:mux1h.itm(1)} -pin  "MAC:MAC:mux1h" {Z(1)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:MAC:mux1h.itm(2)} -pin  "MAC:MAC:mux1h" {Z(2)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:MAC:mux1h.itm(3)} -pin  "MAC:MAC:mux1h" {Z(3)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:MAC:mux1h.itm(4)} -pin  "MAC:MAC:mux1h" {Z(4)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:MAC:mux1h.itm(5)} -pin  "MAC:MAC:mux1h" {Z(5)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:MAC:mux1h.itm(6)} -pin  "MAC:MAC:mux1h" {Z(6)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:MAC:mux1h.itm(7)} -pin  "MAC:MAC:mux1h" {Z(7)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load inst "MAC:mul" "mul(8,1,8,1,16)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-497 -attr oid 495 -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul} -attr area 288.428800 -attr delay 1.157047 -attr qmod "nangate-45nm_beh.mgc_mul(8,1,8,1,16,7)"
load net {MAC:mux.itm(0)} -pin  "MAC:mul" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:mux.itm(1)} -pin  "MAC:mul" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:mux.itm(2)} -pin  "MAC:mul" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:mux.itm(3)} -pin  "MAC:mul" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:mux.itm(4)} -pin  "MAC:mul" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:mux.itm(5)} -pin  "MAC:mul" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:mux.itm(6)} -pin  "MAC:mul" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:mux.itm(7)} -pin  "MAC:mul" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/MAC:mux.itm}
load net {MAC:MAC:mux1h.itm(0)} -pin  "MAC:mul" {B(0)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:MAC:mux1h.itm(1)} -pin  "MAC:mul" {B(1)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:MAC:mux1h.itm(2)} -pin  "MAC:mul" {B(2)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:MAC:mux1h.itm(3)} -pin  "MAC:mul" {B(3)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:MAC:mux1h.itm(4)} -pin  "MAC:mul" {B(4)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:MAC:mux1h.itm(5)} -pin  "MAC:mul" {B(5)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:MAC:mux1h.itm(6)} -pin  "MAC:mul" {B(6)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:MAC:mux1h.itm(7)} -pin  "MAC:mul" {B(7)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:MAC:mux1h.itm}
load net {MAC:mul.itm(0)} -pin  "MAC:mul" {Z(0)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(1)} -pin  "MAC:mul" {Z(1)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(2)} -pin  "MAC:mul" {Z(2)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(3)} -pin  "MAC:mul" {Z(3)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(4)} -pin  "MAC:mul" {Z(4)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(5)} -pin  "MAC:mul" {Z(5)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(6)} -pin  "MAC:mul" {Z(6)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(7)} -pin  "MAC:mul" {Z(7)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(8)} -pin  "MAC:mul" {Z(8)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(9)} -pin  "MAC:mul" {Z(9)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(10)} -pin  "MAC:mul" {Z(10)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(11)} -pin  "MAC:mul" {Z(11)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(12)} -pin  "MAC:mul" {Z(12)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(13)} -pin  "MAC:mul" {Z(13)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(14)} -pin  "MAC:mul" {Z(14)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(15)} -pin  "MAC:mul" {Z(15)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load inst "MAC:acc#1" "add(19,-1,16,1,19,0)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-498 -attr oid 496 -attr vt dc -attr @path {/top/fir/fir:run/MAC:acc#1} -attr area 82.989988 -attr delay 1.448862 -attr qmod "nangate-45nm_beh.mgc_add(19,0,16,1,19,7)"
load net {temp.sva(0)} -pin  "MAC:acc#1" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(1)} -pin  "MAC:acc#1" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(2)} -pin  "MAC:acc#1" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(3)} -pin  "MAC:acc#1" {A(3)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(4)} -pin  "MAC:acc#1" {A(4)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(5)} -pin  "MAC:acc#1" {A(5)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(6)} -pin  "MAC:acc#1" {A(6)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(7)} -pin  "MAC:acc#1" {A(7)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(8)} -pin  "MAC:acc#1" {A(8)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(9)} -pin  "MAC:acc#1" {A(9)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(10)} -pin  "MAC:acc#1" {A(10)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(11)} -pin  "MAC:acc#1" {A(11)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(12)} -pin  "MAC:acc#1" {A(12)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(13)} -pin  "MAC:acc#1" {A(13)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(14)} -pin  "MAC:acc#1" {A(14)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(15)} -pin  "MAC:acc#1" {A(15)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(16)} -pin  "MAC:acc#1" {A(16)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(17)} -pin  "MAC:acc#1" {A(17)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {temp.sva(18)} -pin  "MAC:acc#1" {A(18)} -attr vt d -attr @path {/top/fir/fir:run/temp.sva}
load net {MAC:mul.itm(0)} -pin  "MAC:acc#1" {B(0)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(1)} -pin  "MAC:acc#1" {B(1)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(2)} -pin  "MAC:acc#1" {B(2)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(3)} -pin  "MAC:acc#1" {B(3)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(4)} -pin  "MAC:acc#1" {B(4)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(5)} -pin  "MAC:acc#1" {B(5)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(6)} -pin  "MAC:acc#1" {B(6)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(7)} -pin  "MAC:acc#1" {B(7)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(8)} -pin  "MAC:acc#1" {B(8)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(9)} -pin  "MAC:acc#1" {B(9)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(10)} -pin  "MAC:acc#1" {B(10)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(11)} -pin  "MAC:acc#1" {B(11)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(12)} -pin  "MAC:acc#1" {B(12)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(13)} -pin  "MAC:acc#1" {B(13)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(14)} -pin  "MAC:acc#1" {B(14)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {MAC:mul.itm(15)} -pin  "MAC:acc#1" {B(15)} -attr vt dc -attr @path {/top/fir/fir:run/MAC:mul.itm}
load net {temp.sva#2(0)} -pin  "MAC:acc#1" {Z(0)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(1)} -pin  "MAC:acc#1" {Z(1)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(2)} -pin  "MAC:acc#1" {Z(2)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(3)} -pin  "MAC:acc#1" {Z(3)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(4)} -pin  "MAC:acc#1" {Z(4)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(5)} -pin  "MAC:acc#1" {Z(5)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(6)} -pin  "MAC:acc#1" {Z(6)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(7)} -pin  "MAC:acc#1" {Z(7)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(8)} -pin  "MAC:acc#1" {Z(8)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(9)} -pin  "MAC:acc#1" {Z(9)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(10)} -pin  "MAC:acc#1" {Z(10)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(11)} -pin  "MAC:acc#1" {Z(11)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(12)} -pin  "MAC:acc#1" {Z(12)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(13)} -pin  "MAC:acc#1" {Z(13)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(14)} -pin  "MAC:acc#1" {Z(14)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(15)} -pin  "MAC:acc#1" {Z(15)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(16)} -pin  "MAC:acc#1" {Z(16)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(17)} -pin  "MAC:acc#1" {Z(17)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load net {temp.sva#2(18)} -pin  "MAC:acc#1" {Z(18)} -attr vt dc -attr @path {/top/fir/fir:run/temp.sva#2}
load inst "SHIFT:else:mux" "mux(8,8)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-499 -attr oid 497 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:mux} -attr area 63.840000 -attr delay 0.237054 -attr qmod "nangate-45nm_beh.mgc_mux(8,3,8,5)"
load net {DC} -pin  "SHIFT:else:mux" {A0(0)} -attr @path {/top/fir/fir:run/C<8>=--------}
load net {DC} -pin  "SHIFT:else:mux" {A0(1)} -attr @path {/top/fir/fir:run/C<8>=--------}
load net {DC} -pin  "SHIFT:else:mux" {A0(2)} -attr @path {/top/fir/fir:run/C<8>=--------}
load net {DC} -pin  "SHIFT:else:mux" {A0(3)} -attr @path {/top/fir/fir:run/C<8>=--------}
load net {DC} -pin  "SHIFT:else:mux" {A0(4)} -attr @path {/top/fir/fir:run/C<8>=--------}
load net {DC} -pin  "SHIFT:else:mux" {A0(5)} -attr @path {/top/fir/fir:run/C<8>=--------}
load net {DC} -pin  "SHIFT:else:mux" {A0(6)} -attr @path {/top/fir/fir:run/C<8>=--------}
load net {DC} -pin  "SHIFT:else:mux" {A0(7)} -attr @path {/top/fir/fir:run/C<8>=--------}
load net {regs(0).lpi#2(0)} -pin  "SHIFT:else:mux" {A1(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(1)} -pin  "SHIFT:else:mux" {A1(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(2)} -pin  "SHIFT:else:mux" {A1(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(3)} -pin  "SHIFT:else:mux" {A1(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(4)} -pin  "SHIFT:else:mux" {A1(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(5)} -pin  "SHIFT:else:mux" {A1(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(6)} -pin  "SHIFT:else:mux" {A1(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(0).lpi#2(7)} -pin  "SHIFT:else:mux" {A1(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(0).lpi#2}
load net {regs(1).lpi#2(0)} -pin  "SHIFT:else:mux" {A2(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(1)} -pin  "SHIFT:else:mux" {A2(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(2)} -pin  "SHIFT:else:mux" {A2(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(3)} -pin  "SHIFT:else:mux" {A2(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(4)} -pin  "SHIFT:else:mux" {A2(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(5)} -pin  "SHIFT:else:mux" {A2(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(6)} -pin  "SHIFT:else:mux" {A2(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(1).lpi#2(7)} -pin  "SHIFT:else:mux" {A2(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(1).lpi#2}
load net {regs(2).lpi#2(0)} -pin  "SHIFT:else:mux" {A3(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(1)} -pin  "SHIFT:else:mux" {A3(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(2)} -pin  "SHIFT:else:mux" {A3(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(3)} -pin  "SHIFT:else:mux" {A3(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(4)} -pin  "SHIFT:else:mux" {A3(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(5)} -pin  "SHIFT:else:mux" {A3(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(6)} -pin  "SHIFT:else:mux" {A3(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(2).lpi#2(7)} -pin  "SHIFT:else:mux" {A3(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(2).lpi#2}
load net {regs(3).lpi#2(0)} -pin  "SHIFT:else:mux" {A4(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(1)} -pin  "SHIFT:else:mux" {A4(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(2)} -pin  "SHIFT:else:mux" {A4(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(3)} -pin  "SHIFT:else:mux" {A4(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(4)} -pin  "SHIFT:else:mux" {A4(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(5)} -pin  "SHIFT:else:mux" {A4(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(6)} -pin  "SHIFT:else:mux" {A4(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(3).lpi#2(7)} -pin  "SHIFT:else:mux" {A4(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(3).lpi#2}
load net {regs(4).lpi#2(0)} -pin  "SHIFT:else:mux" {A5(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(1)} -pin  "SHIFT:else:mux" {A5(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(2)} -pin  "SHIFT:else:mux" {A5(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(3)} -pin  "SHIFT:else:mux" {A5(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(4)} -pin  "SHIFT:else:mux" {A5(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(5)} -pin  "SHIFT:else:mux" {A5(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(6)} -pin  "SHIFT:else:mux" {A5(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(4).lpi#2(7)} -pin  "SHIFT:else:mux" {A5(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(4).lpi#2}
load net {regs(5).lpi#2(0)} -pin  "SHIFT:else:mux" {A6(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(1)} -pin  "SHIFT:else:mux" {A6(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(2)} -pin  "SHIFT:else:mux" {A6(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(3)} -pin  "SHIFT:else:mux" {A6(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(4)} -pin  "SHIFT:else:mux" {A6(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(5)} -pin  "SHIFT:else:mux" {A6(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(6)} -pin  "SHIFT:else:mux" {A6(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(5).lpi#2(7)} -pin  "SHIFT:else:mux" {A6(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(5).lpi#2}
load net {regs(6).lpi#2(0)} -pin  "SHIFT:else:mux" {A7(0)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(1)} -pin  "SHIFT:else:mux" {A7(1)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(2)} -pin  "SHIFT:else:mux" {A7(2)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(3)} -pin  "SHIFT:else:mux" {A7(3)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(4)} -pin  "SHIFT:else:mux" {A7(4)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(5)} -pin  "SHIFT:else:mux" {A7(5)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(6)} -pin  "SHIFT:else:mux" {A7(6)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {regs(6).lpi#2(7)} -pin  "SHIFT:else:mux" {A7(7)} -attr vt d -attr @path {/top/fir/fir:run/regs(6).lpi#2}
load net {SHIFT:i(3:0).sva(2:0)(0)} -pin  "SHIFT:else:mux" {S(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i(3:0).sva(2:0)}
load net {SHIFT:i(3:0).sva(2:0)(1)} -pin  "SHIFT:else:mux" {S(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i(3:0).sva(2:0)}
load net {SHIFT:i(3:0).sva(2:0)(2)} -pin  "SHIFT:else:mux" {S(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:i(3:0).sva(2:0)}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(0)} -pin  "SHIFT:else:mux" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(1)} -pin  "SHIFT:else:mux" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(2)} -pin  "SHIFT:else:mux" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(3)} -pin  "SHIFT:else:mux" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(4)} -pin  "SHIFT:else:mux" {Z(4)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(5)} -pin  "SHIFT:else:mux" {Z(5)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(6)} -pin  "SHIFT:else:mux" {Z(6)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load net {SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1(7)} -pin  "SHIFT:else:mux" {Z(7)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:else:SHIFT:else:slc(regs,*8)(7-0)#1.ctmp.sva#1}
load inst "SHIFT:acc#1" "add(3,0,1,1,4,0)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-500 -attr oid 498 -attr vt d -attr @path {/top/fir/fir:run/SHIFT:acc#1} -attr area 15.629642 -attr delay 0.308132 -attr qmod "nangate-45nm_beh.mgc_add(3,0,1,1,4,7)"
load net {SHIFT:i(3:0).sva(2:0)(0)} -pin  "SHIFT:acc#1" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:asn#8.itm}
load net {SHIFT:i(3:0).sva(2:0)(1)} -pin  "SHIFT:acc#1" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:asn#8.itm}
load net {SHIFT:i(3:0).sva(2:0)(2)} -pin  "SHIFT:acc#1" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:asn#8.itm}
load net {PWR} -pin  "SHIFT:acc#1" {B(0)} -attr @path {/top/fir/fir:run/-1}
load net {SHIFT:acc#1.tmp(0)} -pin  "SHIFT:acc#1" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:acc#1.tmp}
load net {SHIFT:acc#1.tmp(1)} -pin  "SHIFT:acc#1" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:acc#1.tmp}
load net {SHIFT:acc#1.tmp(2)} -pin  "SHIFT:acc#1" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:acc#1.tmp}
load net {SHIFT:acc#1.tmp(3)} -pin  "SHIFT:acc#1" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/SHIFT:acc#1.tmp}
load inst "MAC:acc#2" "add(3,0,1,1,4,0)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-501 -attr oid 499 -attr vt d -attr @path {/top/fir/fir:run/MAC:acc#2} -attr area 15.629642 -attr delay 0.308132 -attr qmod "nangate-45nm_beh.mgc_add(3,0,1,1,4,7)"
load net {MAC:i(3:0).sva(2:0)(0)} -pin  "MAC:acc#2" {A(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#11.itm}
load net {MAC:i(3:0).sva(2:0)(1)} -pin  "MAC:acc#2" {A(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#11.itm}
load net {MAC:i(3:0).sva(2:0)(2)} -pin  "MAC:acc#2" {A(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:asn#11.itm}
load net {PWR} -pin  "MAC:acc#2" {B(0)} -attr @path {/top/fir/fir:run/-1}
load net {MAC:i(3:0).sva#2(0)} -pin  "MAC:acc#2" {Z(0)} -attr vt d -attr @path {/top/fir/fir:run/MAC:i(3:0).sva#2}
load net {MAC:i(3:0).sva#2(1)} -pin  "MAC:acc#2" {Z(1)} -attr vt d -attr @path {/top/fir/fir:run/MAC:i(3:0).sva#2}
load net {MAC:i(3:0).sva#2(2)} -pin  "MAC:acc#2" {Z(2)} -attr vt d -attr @path {/top/fir/fir:run/MAC:i(3:0).sva#2}
load net {MAC:i(3:0).sva#2(3)} -pin  "MAC:acc#2" {Z(3)} -attr vt d -attr @path {/top/fir/fir:run/MAC:i(3:0).sva#2}
load inst "nand" "nand(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-502 -attr oid 500 -attr @path {/top/fir/fir:run/nand} -attr area 0.798000 -attr delay 0.061011 -attr qmod "nangate-45nm_beh.mgc_nand(1,2,4)"
load net {SHIFT:i(3:0).sva(2:0)(2)} -pin  "nand" {A0(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(2)#4.itm}
load net {SHIFT:i(3:0).sva(2:0)(0)} -pin  "nand" {A1(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(0)#7.itm}
load net {or.dcpl#5} -pin  "nand" {Z(0)} -attr @path {/top/fir/fir:run/or.dcpl#5}
load inst "or#6" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-503 -attr oid 501 -attr @path {/top/fir/fir:run/or#6} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {or.dcpl#5} -pin  "or#6" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#5}
load net {SHIFT:i(3:0).sva(2:0)(1)} -pin  "or#6" {A1(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(1)#5.itm}
load net {or.dcpl#6} -pin  "or#6" {Z(0)} -attr @path {/top/fir/fir:run/or.dcpl#6}
load inst "not#8" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-504 -attr oid 502 -attr @path {/top/fir/fir:run/not#8} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {SHIFT:i(3:0).sva(2:0)(0)} -pin  "not#8" {A(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(0)#5.itm}
load net {not#8.itm} -pin  "not#8" {Z(0)} -attr @path {/top/fir/fir:run/not#8.itm}
load inst "or#7" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-505 -attr oid 503 -attr @path {/top/fir/fir:run/or#7} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {SHIFT:i(3:0).sva(2:0)(2)} -pin  "or#7" {A0(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(2)#3.itm}
load net {not#8.itm} -pin  "or#7" {A1(0)} -attr @path {/top/fir/fir:run/not#8.itm}
load net {or.dcpl#7} -pin  "or#7" {Z(0)} -attr @path {/top/fir/fir:run/or.dcpl#7}
load inst "or#8" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-506 -attr oid 504 -attr @path {/top/fir/fir:run/or#8} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {or.dcpl#7} -pin  "or#8" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#7}
load net {SHIFT:i(3:0).sva(2:0)(1)} -pin  "or#8" {A1(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(1)#6.itm}
load net {or.dcpl#8} -pin  "or#8" {Z(0)} -attr @path {/top/fir/fir:run/or.dcpl#8}
load inst "not#9" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-507 -attr oid 505 -attr vt c -attr @path {/top/fir/fir:run/not#9} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {SHIFT:i(3:0).sva(2:0)(2)} -pin  "not#9" {A(0)} -attr vt c -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(2)#2.itm}
load net {not#9.itm} -pin  "not#9" {Z(0)} -attr vt c -attr @path {/top/fir/fir:run/not#9.itm}
load inst "or#9" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-508 -attr oid 506 -attr vt c -attr @path {/top/fir/fir:run/or#9} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {not#9.itm} -pin  "or#9" {A0(0)} -attr vt c -attr @path {/top/fir/fir:run/not#9.itm}
load net {SHIFT:i(3:0).sva(2:0)(0)} -pin  "or#9" {A1(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(0)#6.itm}
load net {or.dcpl#9} -pin  "or#9" {Z(0)} -attr vt c -attr @path {/top/fir/fir:run/or.dcpl#9}
load inst "not#18" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-509 -attr oid 507 -attr @path {/top/fir/fir:run/not#18} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {SHIFT:i(3:0).sva(2:0)(1)} -pin  "not#18" {A(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(1)#9.itm}
load net {not#18.itm} -pin  "not#18" {Z(0)} -attr @path {/top/fir/fir:run/not#18.itm}
load inst "or#10" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-510 -attr oid 508 -attr vt c -attr @path {/top/fir/fir:run/or#10} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {or.dcpl#9} -pin  "or#10" {A0(0)} -attr vt c -attr @path {/top/fir/fir:run/or.dcpl#9}
load net {not#18.itm} -pin  "or#10" {A1(0)} -attr @path {/top/fir/fir:run/not#18.itm}
load net {or.dcpl#10} -pin  "or#10" {Z(0)} -attr vt c -attr @path {/top/fir/fir:run/or.dcpl#10}
load inst "or#11" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-511 -attr oid 509 -attr @path {/top/fir/fir:run/or#11} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {SHIFT:i(3:0).sva(2:0)(2)} -pin  "or#11" {A0(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(2)#1.itm}
load net {SHIFT:i(3:0).sva(2:0)(0)} -pin  "or#11" {A1(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(0)#4.itm}
load net {or.dcpl#11} -pin  "or#11" {Z(0)} -attr @path {/top/fir/fir:run/or.dcpl#11}
load inst "not#19" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-512 -attr oid 510 -attr @path {/top/fir/fir:run/not#19} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {SHIFT:i(3:0).sva(2:0)(1)} -pin  "not#19" {A(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(1)#10.itm}
load net {not#19.itm} -pin  "not#19" {Z(0)} -attr @path {/top/fir/fir:run/not#19.itm}
load inst "or#12" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-513 -attr oid 511 -attr @path {/top/fir/fir:run/or#12} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {or.dcpl#11} -pin  "or#12" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#11}
load net {not#19.itm} -pin  "or#12" {A1(0)} -attr @path {/top/fir/fir:run/not#19.itm}
load net {or.dcpl#12} -pin  "or#12" {Z(0)} -attr @path {/top/fir/fir:run/or.dcpl#12}
load inst "not#11" "not(1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-514 -attr oid 512 -attr @path {/top/fir/fir:run/not#11} -attr area 0.532000 -attr delay 0.039000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {SHIFT:i(3:0).sva(2:0)(1)} -pin  "not#11" {A(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(1)#7.itm}
load net {not#11.itm} -pin  "not#11" {Z(0)} -attr @path {/top/fir/fir:run/not#11.itm}
load inst "or#14" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-515 -attr oid 513 -attr @path {/top/fir/fir:run/or#14} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {or.dcpl#7} -pin  "or#14" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#7}
load net {not#11.itm} -pin  "or#14" {A1(0)} -attr @path {/top/fir/fir:run/not#11.itm}
load net {or.dcpl#14} -pin  "or#14" {Z(0)} -attr @path {/top/fir/fir:run/or.dcpl#14}
load inst "or#16" "or(2,1)" "INTERFACE" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-516 -attr oid 514 -attr @path {/top/fir/fir:run/or#16} -attr area 1.064000 -attr delay 0.077574 -attr qmod "nangate-45nm_beh.mgc_or(1,2,2)"
load net {or.dcpl#9} -pin  "or#16" {A0(0)} -attr @path {/top/fir/fir:run/or.dcpl#9}
load net {SHIFT:i(3:0).sva(2:0)(1)} -pin  "or#16" {A1(0)} -attr @path {/top/fir/fir:run/SHIFT:i:slc(SHIFT:i(3:0).sva(2:0))(1)#4.itm}
load net {or.dcpl#16} -pin  "or#16" {Z(0)} -attr @path {/top/fir/fir:run/or.dcpl#16}
### END MODULE 

module new "fir" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-517 -attr oid 515 -attr vt d -attr @path {/top/fir/clk}
load port {rst} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-518 -attr oid 516 -attr vt d -attr @path {/top/fir/rst}
load portBus input:rsc.dat(7:0) input 8 {input:rsc.dat(7)} {input:rsc.dat(6)} {input:rsc.dat(5)} {input:rsc.dat(4)} {input:rsc.dat(3)} {input:rsc.dat(2)} {input:rsc.dat(1)} {input:rsc.dat(0)} -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-519 -attr oid 517 -attr vt d -attr @path {/top/fir/input:rsc.dat}
load port {input:rsc.vld} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-520 -attr oid 518 -attr vt d -attr @path {/top/fir/input:rsc.vld}
load port {input:rsc.rdy} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-521 -attr oid 519 -attr vt d -attr @path {/top/fir/input:rsc.rdy}
load portBus coeffs(63:0) input 64 {coeffs(63)} {coeffs(62)} {coeffs(61)} {coeffs(60)} {coeffs(59)} {coeffs(58)} {coeffs(57)} {coeffs(56)} {coeffs(55)} {coeffs(54)} {coeffs(53)} {coeffs(52)} {coeffs(51)} {coeffs(50)} {coeffs(49)} {coeffs(48)} {coeffs(47)} {coeffs(46)} {coeffs(45)} {coeffs(44)} {coeffs(43)} {coeffs(42)} {coeffs(41)} {coeffs(40)} {coeffs(39)} {coeffs(38)} {coeffs(37)} {coeffs(36)} {coeffs(35)} {coeffs(34)} {coeffs(33)} {coeffs(32)} {coeffs(31)} {coeffs(30)} {coeffs(29)} {coeffs(28)} {coeffs(27)} {coeffs(26)} {coeffs(25)} {coeffs(24)} {coeffs(23)} {coeffs(22)} {coeffs(21)} {coeffs(20)} {coeffs(19)} {coeffs(18)} {coeffs(17)} {coeffs(16)} {coeffs(15)} {coeffs(14)} {coeffs(13)} {coeffs(12)} {coeffs(11)} {coeffs(10)} {coeffs(9)} {coeffs(8)} {coeffs(7)} {coeffs(6)} {coeffs(5)} {coeffs(4)} {coeffs(3)} {coeffs(2)} {coeffs(1)} {coeffs(0)} -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-522 -attr oid 520 -attr vt d -attr @path {/top/fir/coeffs}
load portBus output:rsc.dat(7:0) output 8 {output:rsc.dat(7)} {output:rsc.dat(6)} {output:rsc.dat(5)} {output:rsc.dat(4)} {output:rsc.dat(3)} {output:rsc.dat(2)} {output:rsc.dat(1)} {output:rsc.dat(0)} -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-523 -attr oid 521 -attr vt d -attr @path {/top/fir/output:rsc.dat}
load port {output:rsc.vld} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-524 -attr oid 522 -attr vt d -attr @path {/top/fir/output:rsc.vld}
load port {output:rsc.rdy} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-525 -attr oid 523 -attr vt d -attr @path {/top/fir/output:rsc.rdy}
load symbol "fir:run" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus input:rsc.dat(7:0) input 8 {input:rsc.dat(7)} {input:rsc.dat(6)} {input:rsc.dat(5)} {input:rsc.dat(4)} {input:rsc.dat(3)} {input:rsc.dat(2)} {input:rsc.dat(1)} {input:rsc.dat(0)} \
     port {input:rsc.vld} input \
     port {input:rsc.rdy} output \
     portBus coeffs(63:0) input 64 {coeffs(63)} {coeffs(62)} {coeffs(61)} {coeffs(60)} {coeffs(59)} {coeffs(58)} {coeffs(57)} {coeffs(56)} {coeffs(55)} {coeffs(54)} {coeffs(53)} {coeffs(52)} {coeffs(51)} {coeffs(50)} {coeffs(49)} {coeffs(48)} {coeffs(47)} {coeffs(46)} {coeffs(45)} {coeffs(44)} {coeffs(43)} {coeffs(42)} {coeffs(41)} {coeffs(40)} {coeffs(39)} {coeffs(38)} {coeffs(37)} {coeffs(36)} {coeffs(35)} {coeffs(34)} {coeffs(33)} {coeffs(32)} {coeffs(31)} {coeffs(30)} {coeffs(29)} {coeffs(28)} {coeffs(27)} {coeffs(26)} {coeffs(25)} {coeffs(24)} {coeffs(23)} {coeffs(22)} {coeffs(21)} {coeffs(20)} {coeffs(19)} {coeffs(18)} {coeffs(17)} {coeffs(16)} {coeffs(15)} {coeffs(14)} {coeffs(13)} {coeffs(12)} {coeffs(11)} {coeffs(10)} {coeffs(9)} {coeffs(8)} {coeffs(7)} {coeffs(6)} {coeffs(5)} {coeffs(4)} {coeffs(3)} {coeffs(2)} {coeffs(1)} {coeffs(0)} \
     portBus output:rsc.dat(7:0) output 8 {output:rsc.dat(7)} {output:rsc.dat(6)} {output:rsc.dat(5)} {output:rsc.dat(4)} {output:rsc.dat(3)} {output:rsc.dat(2)} {output:rsc.dat(1)} {output:rsc.dat(0)} \
     port {output:rsc.vld} output \
     port {output:rsc.rdy} input \

load net {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-526 -attr oid 524 -attr vt d
load net {clk} -port {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-527 -attr oid 525 -attr vt d
load net {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-528 -attr oid 526 -attr vt d
load net {rst} -port {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-529 -attr oid 527 -attr vt d
load net {input:rsc.dat(0)} -attr vt d
load net {input:rsc.dat(1)} -attr vt d
load net {input:rsc.dat(2)} -attr vt d
load net {input:rsc.dat(3)} -attr vt d
load net {input:rsc.dat(4)} -attr vt d
load net {input:rsc.dat(5)} -attr vt d
load net {input:rsc.dat(6)} -attr vt d
load net {input:rsc.dat(7)} -attr vt d
load netBundle {input:rsc.dat} 8 {input:rsc.dat(0)} {input:rsc.dat(1)} {input:rsc.dat(2)} {input:rsc.dat(3)} {input:rsc.dat(4)} {input:rsc.dat(5)} {input:rsc.dat(6)} {input:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-530 -attr oid 528 -attr vt d -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(0)} -port {input:rsc.dat(0)} -attr vt d
load net {input:rsc.dat(1)} -port {input:rsc.dat(1)} -attr vt d
load net {input:rsc.dat(2)} -port {input:rsc.dat(2)} -attr vt d
load net {input:rsc.dat(3)} -port {input:rsc.dat(3)} -attr vt d
load net {input:rsc.dat(4)} -port {input:rsc.dat(4)} -attr vt d
load net {input:rsc.dat(5)} -port {input:rsc.dat(5)} -attr vt d
load net {input:rsc.dat(6)} -port {input:rsc.dat(6)} -attr vt d
load net {input:rsc.dat(7)} -port {input:rsc.dat(7)} -attr vt d
load netBundle {input:rsc.dat} 8 {input:rsc.dat(0)} {input:rsc.dat(1)} {input:rsc.dat(2)} {input:rsc.dat(3)} {input:rsc.dat(4)} {input:rsc.dat(5)} {input:rsc.dat(6)} {input:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-531 -attr oid 529 -attr vt d -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-532 -attr oid 530 -attr vt d
load net {input:rsc.vld} -port {input:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-533 -attr oid 531 -attr vt d
load net {input:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-534 -attr oid 532 -attr vt d
load net {input:rsc.rdy} -port {input:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-535 -attr oid 533 -attr vt d -attr @path {/top/fir/input:rsc.rdy}
load net {coeffs(0)} -attr vt d
load net {coeffs(1)} -attr vt d
load net {coeffs(2)} -attr vt d
load net {coeffs(3)} -attr vt d
load net {coeffs(4)} -attr vt d
load net {coeffs(5)} -attr vt d
load net {coeffs(6)} -attr vt d
load net {coeffs(7)} -attr vt d
load net {coeffs(8)} -attr vt d
load net {coeffs(9)} -attr vt d
load net {coeffs(10)} -attr vt d
load net {coeffs(11)} -attr vt d
load net {coeffs(12)} -attr vt d
load net {coeffs(13)} -attr vt d
load net {coeffs(14)} -attr vt d
load net {coeffs(15)} -attr vt d
load net {coeffs(16)} -attr vt d
load net {coeffs(17)} -attr vt d
load net {coeffs(18)} -attr vt d
load net {coeffs(19)} -attr vt d
load net {coeffs(20)} -attr vt d
load net {coeffs(21)} -attr vt d
load net {coeffs(22)} -attr vt d
load net {coeffs(23)} -attr vt d
load net {coeffs(24)} -attr vt d
load net {coeffs(25)} -attr vt d
load net {coeffs(26)} -attr vt d
load net {coeffs(27)} -attr vt d
load net {coeffs(28)} -attr vt d
load net {coeffs(29)} -attr vt d
load net {coeffs(30)} -attr vt d
load net {coeffs(31)} -attr vt d
load net {coeffs(32)} -attr vt d
load net {coeffs(33)} -attr vt d
load net {coeffs(34)} -attr vt d
load net {coeffs(35)} -attr vt d
load net {coeffs(36)} -attr vt d
load net {coeffs(37)} -attr vt d
load net {coeffs(38)} -attr vt d
load net {coeffs(39)} -attr vt d
load net {coeffs(40)} -attr vt d
load net {coeffs(41)} -attr vt d
load net {coeffs(42)} -attr vt d
load net {coeffs(43)} -attr vt d
load net {coeffs(44)} -attr vt d
load net {coeffs(45)} -attr vt d
load net {coeffs(46)} -attr vt d
load net {coeffs(47)} -attr vt d
load net {coeffs(48)} -attr vt d
load net {coeffs(49)} -attr vt d
load net {coeffs(50)} -attr vt d
load net {coeffs(51)} -attr vt d
load net {coeffs(52)} -attr vt d
load net {coeffs(53)} -attr vt d
load net {coeffs(54)} -attr vt d
load net {coeffs(55)} -attr vt d
load net {coeffs(56)} -attr vt d
load net {coeffs(57)} -attr vt d
load net {coeffs(58)} -attr vt d
load net {coeffs(59)} -attr vt d
load net {coeffs(60)} -attr vt d
load net {coeffs(61)} -attr vt d
load net {coeffs(62)} -attr vt d
load net {coeffs(63)} -attr vt d
load netBundle {coeffs} 64 {coeffs(0)} {coeffs(1)} {coeffs(2)} {coeffs(3)} {coeffs(4)} {coeffs(5)} {coeffs(6)} {coeffs(7)} {coeffs(8)} {coeffs(9)} {coeffs(10)} {coeffs(11)} {coeffs(12)} {coeffs(13)} {coeffs(14)} {coeffs(15)} {coeffs(16)} {coeffs(17)} {coeffs(18)} {coeffs(19)} {coeffs(20)} {coeffs(21)} {coeffs(22)} {coeffs(23)} {coeffs(24)} {coeffs(25)} {coeffs(26)} {coeffs(27)} {coeffs(28)} {coeffs(29)} {coeffs(30)} {coeffs(31)} {coeffs(32)} {coeffs(33)} {coeffs(34)} {coeffs(35)} {coeffs(36)} {coeffs(37)} {coeffs(38)} {coeffs(39)} {coeffs(40)} {coeffs(41)} {coeffs(42)} {coeffs(43)} {coeffs(44)} {coeffs(45)} {coeffs(46)} {coeffs(47)} {coeffs(48)} {coeffs(49)} {coeffs(50)} {coeffs(51)} {coeffs(52)} {coeffs(53)} {coeffs(54)} {coeffs(55)} {coeffs(56)} {coeffs(57)} {coeffs(58)} {coeffs(59)} {coeffs(60)} {coeffs(61)} {coeffs(62)} {coeffs(63)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-536 -attr oid 534 -attr vt d -attr @path {/top/fir/coeffs}
load net {coeffs(0)} -port {coeffs(0)} -attr vt d
load net {coeffs(1)} -port {coeffs(1)} -attr vt d
load net {coeffs(2)} -port {coeffs(2)} -attr vt d
load net {coeffs(3)} -port {coeffs(3)} -attr vt d
load net {coeffs(4)} -port {coeffs(4)} -attr vt d
load net {coeffs(5)} -port {coeffs(5)} -attr vt d
load net {coeffs(6)} -port {coeffs(6)} -attr vt d
load net {coeffs(7)} -port {coeffs(7)} -attr vt d
load net {coeffs(8)} -port {coeffs(8)} -attr vt d
load net {coeffs(9)} -port {coeffs(9)} -attr vt d
load net {coeffs(10)} -port {coeffs(10)} -attr vt d
load net {coeffs(11)} -port {coeffs(11)} -attr vt d
load net {coeffs(12)} -port {coeffs(12)} -attr vt d
load net {coeffs(13)} -port {coeffs(13)} -attr vt d
load net {coeffs(14)} -port {coeffs(14)} -attr vt d
load net {coeffs(15)} -port {coeffs(15)} -attr vt d
load net {coeffs(16)} -port {coeffs(16)} -attr vt d
load net {coeffs(17)} -port {coeffs(17)} -attr vt d
load net {coeffs(18)} -port {coeffs(18)} -attr vt d
load net {coeffs(19)} -port {coeffs(19)} -attr vt d
load net {coeffs(20)} -port {coeffs(20)} -attr vt d
load net {coeffs(21)} -port {coeffs(21)} -attr vt d
load net {coeffs(22)} -port {coeffs(22)} -attr vt d
load net {coeffs(23)} -port {coeffs(23)} -attr vt d
load net {coeffs(24)} -port {coeffs(24)} -attr vt d
load net {coeffs(25)} -port {coeffs(25)} -attr vt d
load net {coeffs(26)} -port {coeffs(26)} -attr vt d
load net {coeffs(27)} -port {coeffs(27)} -attr vt d
load net {coeffs(28)} -port {coeffs(28)} -attr vt d
load net {coeffs(29)} -port {coeffs(29)} -attr vt d
load net {coeffs(30)} -port {coeffs(30)} -attr vt d
load net {coeffs(31)} -port {coeffs(31)} -attr vt d
load net {coeffs(32)} -port {coeffs(32)} -attr vt d
load net {coeffs(33)} -port {coeffs(33)} -attr vt d
load net {coeffs(34)} -port {coeffs(34)} -attr vt d
load net {coeffs(35)} -port {coeffs(35)} -attr vt d
load net {coeffs(36)} -port {coeffs(36)} -attr vt d
load net {coeffs(37)} -port {coeffs(37)} -attr vt d
load net {coeffs(38)} -port {coeffs(38)} -attr vt d
load net {coeffs(39)} -port {coeffs(39)} -attr vt d
load net {coeffs(40)} -port {coeffs(40)} -attr vt d
load net {coeffs(41)} -port {coeffs(41)} -attr vt d
load net {coeffs(42)} -port {coeffs(42)} -attr vt d
load net {coeffs(43)} -port {coeffs(43)} -attr vt d
load net {coeffs(44)} -port {coeffs(44)} -attr vt d
load net {coeffs(45)} -port {coeffs(45)} -attr vt d
load net {coeffs(46)} -port {coeffs(46)} -attr vt d
load net {coeffs(47)} -port {coeffs(47)} -attr vt d
load net {coeffs(48)} -port {coeffs(48)} -attr vt d
load net {coeffs(49)} -port {coeffs(49)} -attr vt d
load net {coeffs(50)} -port {coeffs(50)} -attr vt d
load net {coeffs(51)} -port {coeffs(51)} -attr vt d
load net {coeffs(52)} -port {coeffs(52)} -attr vt d
load net {coeffs(53)} -port {coeffs(53)} -attr vt d
load net {coeffs(54)} -port {coeffs(54)} -attr vt d
load net {coeffs(55)} -port {coeffs(55)} -attr vt d
load net {coeffs(56)} -port {coeffs(56)} -attr vt d
load net {coeffs(57)} -port {coeffs(57)} -attr vt d
load net {coeffs(58)} -port {coeffs(58)} -attr vt d
load net {coeffs(59)} -port {coeffs(59)} -attr vt d
load net {coeffs(60)} -port {coeffs(60)} -attr vt d
load net {coeffs(61)} -port {coeffs(61)} -attr vt d
load net {coeffs(62)} -port {coeffs(62)} -attr vt d
load net {coeffs(63)} -port {coeffs(63)} -attr vt d
load netBundle {coeffs} 64 {coeffs(0)} {coeffs(1)} {coeffs(2)} {coeffs(3)} {coeffs(4)} {coeffs(5)} {coeffs(6)} {coeffs(7)} {coeffs(8)} {coeffs(9)} {coeffs(10)} {coeffs(11)} {coeffs(12)} {coeffs(13)} {coeffs(14)} {coeffs(15)} {coeffs(16)} {coeffs(17)} {coeffs(18)} {coeffs(19)} {coeffs(20)} {coeffs(21)} {coeffs(22)} {coeffs(23)} {coeffs(24)} {coeffs(25)} {coeffs(26)} {coeffs(27)} {coeffs(28)} {coeffs(29)} {coeffs(30)} {coeffs(31)} {coeffs(32)} {coeffs(33)} {coeffs(34)} {coeffs(35)} {coeffs(36)} {coeffs(37)} {coeffs(38)} {coeffs(39)} {coeffs(40)} {coeffs(41)} {coeffs(42)} {coeffs(43)} {coeffs(44)} {coeffs(45)} {coeffs(46)} {coeffs(47)} {coeffs(48)} {coeffs(49)} {coeffs(50)} {coeffs(51)} {coeffs(52)} {coeffs(53)} {coeffs(54)} {coeffs(55)} {coeffs(56)} {coeffs(57)} {coeffs(58)} {coeffs(59)} {coeffs(60)} {coeffs(61)} {coeffs(62)} {coeffs(63)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-537 -attr oid 535 -attr vt d -attr @path {/top/fir/coeffs}
load net {output:rsc.dat(0)} -attr vt d
load net {output:rsc.dat(1)} -attr vt d
load net {output:rsc.dat(2)} -attr vt d
load net {output:rsc.dat(3)} -attr vt d
load net {output:rsc.dat(4)} -attr vt d
load net {output:rsc.dat(5)} -attr vt d
load net {output:rsc.dat(6)} -attr vt d
load net {output:rsc.dat(7)} -attr vt d
load netBundle {output:rsc.dat} 8 {output:rsc.dat(0)} {output:rsc.dat(1)} {output:rsc.dat(2)} {output:rsc.dat(3)} {output:rsc.dat(4)} {output:rsc.dat(5)} {output:rsc.dat(6)} {output:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-538 -attr oid 536 -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(0)} -port {output:rsc.dat(0)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(1)} -port {output:rsc.dat(1)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(2)} -port {output:rsc.dat(2)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(3)} -port {output:rsc.dat(3)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(4)} -port {output:rsc.dat(4)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(5)} -port {output:rsc.dat(5)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(6)} -port {output:rsc.dat(6)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(7)} -port {output:rsc.dat(7)} -attr vt d -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-539 -attr oid 537 -attr vt d
load net {output:rsc.vld} -port {output:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-540 -attr oid 538 -attr vt d -attr @path {/top/fir/output:rsc.vld}
load net {output:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-541 -attr oid 539 -attr vt d
load net {output:rsc.rdy} -port {output:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-542 -attr oid 540 -attr vt d
load inst "fir:run:inst" "fir:run" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-543 -attr oid 541 -attr vt dc -attr @path {/top/fir/fir:run:inst} -attr area 1381.204072 -attr delay 2.419101 -attr hier "/top/fir/fir:run"
load net {clk} -pin  "fir:run:inst" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-544 -attr oid 542 -attr vt dc -attr @path {/top/fir/clk}
load net {rst} -pin  "fir:run:inst" {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-545 -attr oid 543 -attr vt dc -attr @path {/top/fir/rst}
load net {input:rsc.dat(0)} -pin  "fir:run:inst" {input:rsc.dat(0)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(1)} -pin  "fir:run:inst" {input:rsc.dat(1)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(2)} -pin  "fir:run:inst" {input:rsc.dat(2)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(3)} -pin  "fir:run:inst" {input:rsc.dat(3)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(4)} -pin  "fir:run:inst" {input:rsc.dat(4)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(5)} -pin  "fir:run:inst" {input:rsc.dat(5)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(6)} -pin  "fir:run:inst" {input:rsc.dat(6)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.dat(7)} -pin  "fir:run:inst" {input:rsc.dat(7)} -attr vt dc -attr @path {/top/fir/input:rsc.dat}
load net {input:rsc.vld} -pin  "fir:run:inst" {input:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-546 -attr oid 544 -attr vt dc -attr @path {/top/fir/input:rsc.vld}
load net {input:rsc.rdy} -pin  "fir:run:inst" {input:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-547 -attr oid 545 -attr vt dc -attr @path {/top/fir/input:rsc.rdy}
load net {coeffs(0)} -pin  "fir:run:inst" {coeffs(0)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(1)} -pin  "fir:run:inst" {coeffs(1)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(2)} -pin  "fir:run:inst" {coeffs(2)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(3)} -pin  "fir:run:inst" {coeffs(3)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(4)} -pin  "fir:run:inst" {coeffs(4)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(5)} -pin  "fir:run:inst" {coeffs(5)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(6)} -pin  "fir:run:inst" {coeffs(6)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(7)} -pin  "fir:run:inst" {coeffs(7)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(8)} -pin  "fir:run:inst" {coeffs(8)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(9)} -pin  "fir:run:inst" {coeffs(9)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(10)} -pin  "fir:run:inst" {coeffs(10)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(11)} -pin  "fir:run:inst" {coeffs(11)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(12)} -pin  "fir:run:inst" {coeffs(12)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(13)} -pin  "fir:run:inst" {coeffs(13)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(14)} -pin  "fir:run:inst" {coeffs(14)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(15)} -pin  "fir:run:inst" {coeffs(15)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(16)} -pin  "fir:run:inst" {coeffs(16)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(17)} -pin  "fir:run:inst" {coeffs(17)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(18)} -pin  "fir:run:inst" {coeffs(18)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(19)} -pin  "fir:run:inst" {coeffs(19)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(20)} -pin  "fir:run:inst" {coeffs(20)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(21)} -pin  "fir:run:inst" {coeffs(21)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(22)} -pin  "fir:run:inst" {coeffs(22)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(23)} -pin  "fir:run:inst" {coeffs(23)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(24)} -pin  "fir:run:inst" {coeffs(24)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(25)} -pin  "fir:run:inst" {coeffs(25)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(26)} -pin  "fir:run:inst" {coeffs(26)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(27)} -pin  "fir:run:inst" {coeffs(27)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(28)} -pin  "fir:run:inst" {coeffs(28)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(29)} -pin  "fir:run:inst" {coeffs(29)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(30)} -pin  "fir:run:inst" {coeffs(30)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(31)} -pin  "fir:run:inst" {coeffs(31)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(32)} -pin  "fir:run:inst" {coeffs(32)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(33)} -pin  "fir:run:inst" {coeffs(33)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(34)} -pin  "fir:run:inst" {coeffs(34)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(35)} -pin  "fir:run:inst" {coeffs(35)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(36)} -pin  "fir:run:inst" {coeffs(36)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(37)} -pin  "fir:run:inst" {coeffs(37)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(38)} -pin  "fir:run:inst" {coeffs(38)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(39)} -pin  "fir:run:inst" {coeffs(39)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(40)} -pin  "fir:run:inst" {coeffs(40)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(41)} -pin  "fir:run:inst" {coeffs(41)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(42)} -pin  "fir:run:inst" {coeffs(42)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(43)} -pin  "fir:run:inst" {coeffs(43)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(44)} -pin  "fir:run:inst" {coeffs(44)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(45)} -pin  "fir:run:inst" {coeffs(45)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(46)} -pin  "fir:run:inst" {coeffs(46)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(47)} -pin  "fir:run:inst" {coeffs(47)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(48)} -pin  "fir:run:inst" {coeffs(48)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(49)} -pin  "fir:run:inst" {coeffs(49)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(50)} -pin  "fir:run:inst" {coeffs(50)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(51)} -pin  "fir:run:inst" {coeffs(51)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(52)} -pin  "fir:run:inst" {coeffs(52)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(53)} -pin  "fir:run:inst" {coeffs(53)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(54)} -pin  "fir:run:inst" {coeffs(54)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(55)} -pin  "fir:run:inst" {coeffs(55)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(56)} -pin  "fir:run:inst" {coeffs(56)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(57)} -pin  "fir:run:inst" {coeffs(57)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(58)} -pin  "fir:run:inst" {coeffs(58)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(59)} -pin  "fir:run:inst" {coeffs(59)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(60)} -pin  "fir:run:inst" {coeffs(60)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(61)} -pin  "fir:run:inst" {coeffs(61)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(62)} -pin  "fir:run:inst" {coeffs(62)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {coeffs(63)} -pin  "fir:run:inst" {coeffs(63)} -attr vt dc -attr @path {/top/fir/coeffs}
load net {output:rsc.dat(0)} -pin  "fir:run:inst" {output:rsc.dat(0)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(1)} -pin  "fir:run:inst" {output:rsc.dat(1)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(2)} -pin  "fir:run:inst" {output:rsc.dat(2)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(3)} -pin  "fir:run:inst" {output:rsc.dat(3)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(4)} -pin  "fir:run:inst" {output:rsc.dat(4)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(5)} -pin  "fir:run:inst" {output:rsc.dat(5)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(6)} -pin  "fir:run:inst" {output:rsc.dat(6)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.dat(7)} -pin  "fir:run:inst" {output:rsc.dat(7)} -attr vt dc -attr @path {/top/fir/output:rsc.dat}
load net {output:rsc.vld} -pin  "fir:run:inst" {output:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-548 -attr oid 546 -attr vt dc -attr @path {/top/fir/output:rsc.vld}
load net {output:rsc.rdy} -pin  "fir:run:inst" {output:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-549 -attr oid 547 -attr vt dc -attr @path {/top/fir/output:rsc.rdy}
### END MODULE 

module new "top" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load symbol left_portin_rec noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port fillcolor 2
load symbol right_portout_rec noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port fillcolor 2
load port {clk} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-550 -attr oid 548 -attr vt d -attr @path {/top/clk}
load port {rst} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-551 -attr oid 549 -attr vt d -attr @path {/top/rst}
load portBus din:rsc.dat(7:0) input 8 {din:rsc.dat(7)} {din:rsc.dat(6)} {din:rsc.dat(5)} {din:rsc.dat(4)} {din:rsc.dat(3)} {din:rsc.dat(2)} {din:rsc.dat(1)} {din:rsc.dat(0)} -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-552 -attr oid 550 -attr vt d -attr @path {/top/din:rsc.dat}
load port {din:rsc.vld} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-553 -attr oid 551 -attr vt d -attr @path {/top/din:rsc.vld}
load port {din:rsc.rdy} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-554 -attr oid 552 -attr vt d -attr @path {/top/din:rsc.rdy}
load portBus coeffs(63:0) input 64 {coeffs(63)} {coeffs(62)} {coeffs(61)} {coeffs(60)} {coeffs(59)} {coeffs(58)} {coeffs(57)} {coeffs(56)} {coeffs(55)} {coeffs(54)} {coeffs(53)} {coeffs(52)} {coeffs(51)} {coeffs(50)} {coeffs(49)} {coeffs(48)} {coeffs(47)} {coeffs(46)} {coeffs(45)} {coeffs(44)} {coeffs(43)} {coeffs(42)} {coeffs(41)} {coeffs(40)} {coeffs(39)} {coeffs(38)} {coeffs(37)} {coeffs(36)} {coeffs(35)} {coeffs(34)} {coeffs(33)} {coeffs(32)} {coeffs(31)} {coeffs(30)} {coeffs(29)} {coeffs(28)} {coeffs(27)} {coeffs(26)} {coeffs(25)} {coeffs(24)} {coeffs(23)} {coeffs(22)} {coeffs(21)} {coeffs(20)} {coeffs(19)} {coeffs(18)} {coeffs(17)} {coeffs(16)} {coeffs(15)} {coeffs(14)} {coeffs(13)} {coeffs(12)} {coeffs(11)} {coeffs(10)} {coeffs(9)} {coeffs(8)} {coeffs(7)} {coeffs(6)} {coeffs(5)} {coeffs(4)} {coeffs(3)} {coeffs(2)} {coeffs(1)} {coeffs(0)} -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-555 -attr oid 553 -attr vt d -attr @path {/top/coeffs}
load portBus dout:rsc.dat(7:0) output 8 {dout:rsc.dat(7)} {dout:rsc.dat(6)} {dout:rsc.dat(5)} {dout:rsc.dat(4)} {dout:rsc.dat(3)} {dout:rsc.dat(2)} {dout:rsc.dat(1)} {dout:rsc.dat(0)} -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-556 -attr oid 554 -attr vt d -attr @path {/top/dout:rsc.dat}
load port {dout:rsc.vld} output -symbol right_portout noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-557 -attr oid 555 -attr vt d -attr @path {/top/dout:rsc.vld}
load port {dout:rsc.rdy} input -symbol left_portin noname -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-558 -attr oid 556 -attr vt d -attr @path {/top/dout:rsc.rdy}
load symbol "fir" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus input:rsc.dat(7:0) input 8 {input:rsc.dat(7)} {input:rsc.dat(6)} {input:rsc.dat(5)} {input:rsc.dat(4)} {input:rsc.dat(3)} {input:rsc.dat(2)} {input:rsc.dat(1)} {input:rsc.dat(0)} \
     port {input:rsc.vld} input \
     port {input:rsc.rdy} output \
     portBus coeffs(63:0) input 64 {coeffs(63)} {coeffs(62)} {coeffs(61)} {coeffs(60)} {coeffs(59)} {coeffs(58)} {coeffs(57)} {coeffs(56)} {coeffs(55)} {coeffs(54)} {coeffs(53)} {coeffs(52)} {coeffs(51)} {coeffs(50)} {coeffs(49)} {coeffs(48)} {coeffs(47)} {coeffs(46)} {coeffs(45)} {coeffs(44)} {coeffs(43)} {coeffs(42)} {coeffs(41)} {coeffs(40)} {coeffs(39)} {coeffs(38)} {coeffs(37)} {coeffs(36)} {coeffs(35)} {coeffs(34)} {coeffs(33)} {coeffs(32)} {coeffs(31)} {coeffs(30)} {coeffs(29)} {coeffs(28)} {coeffs(27)} {coeffs(26)} {coeffs(25)} {coeffs(24)} {coeffs(23)} {coeffs(22)} {coeffs(21)} {coeffs(20)} {coeffs(19)} {coeffs(18)} {coeffs(17)} {coeffs(16)} {coeffs(15)} {coeffs(14)} {coeffs(13)} {coeffs(12)} {coeffs(11)} {coeffs(10)} {coeffs(9)} {coeffs(8)} {coeffs(7)} {coeffs(6)} {coeffs(5)} {coeffs(4)} {coeffs(3)} {coeffs(2)} {coeffs(1)} {coeffs(0)} \
     portBus output:rsc.dat(7:0) output 8 {output:rsc.dat(7)} {output:rsc.dat(6)} {output:rsc.dat(5)} {output:rsc.dat(4)} {output:rsc.dat(3)} {output:rsc.dat(2)} {output:rsc.dat(1)} {output:rsc.dat(0)} \
     port {output:rsc.vld} output \
     port {output:rsc.rdy} input \

load symbol "decimator" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus din:rsc.dat(7:0) input 8 {din:rsc.dat(7)} {din:rsc.dat(6)} {din:rsc.dat(5)} {din:rsc.dat(4)} {din:rsc.dat(3)} {din:rsc.dat(2)} {din:rsc.dat(1)} {din:rsc.dat(0)} \
     port {din:rsc.vld} input \
     port {din:rsc.rdy} output \
     portBus dout:rsc.dat(7:0) output 8 {dout:rsc.dat(7)} {dout:rsc.dat(6)} {dout:rsc.dat(5)} {dout:rsc.dat(4)} {dout:rsc.dat(3)} {dout:rsc.dat(2)} {dout:rsc.dat(1)} {dout:rsc.dat(0)} \
     port {dout:rsc.vld} output \
     port {dout:rsc.rdy} input \

load net {output:rsc.dat:-:block0(0)} -attr vt d
load net {output:rsc.dat:-:block0(1)} -attr vt d
load net {output:rsc.dat:-:block0(2)} -attr vt d
load net {output:rsc.dat:-:block0(3)} -attr vt d
load net {output:rsc.dat:-:block0(4)} -attr vt d
load net {output:rsc.dat:-:block0(5)} -attr vt d
load net {output:rsc.dat:-:block0(6)} -attr vt d
load net {output:rsc.dat:-:block0(7)} -attr vt d
load netBundle {output:rsc.dat:-:block0} 8 {output:rsc.dat:-:block0(0)} {output:rsc.dat:-:block0(1)} {output:rsc.dat:-:block0(2)} {output:rsc.dat:-:block0(3)} {output:rsc.dat:-:block0(4)} {output:rsc.dat:-:block0(5)} {output:rsc.dat:-:block0(6)} {output:rsc.dat:-:block0(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-559 -attr oid 557 -attr vt d -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block1(0)} -attr vt d
load net {output:rsc.dat:-:block1(1)} -attr vt d
load net {output:rsc.dat:-:block1(2)} -attr vt d
load net {output:rsc.dat:-:block1(3)} -attr vt d
load net {output:rsc.dat:-:block1(4)} -attr vt d
load net {output:rsc.dat:-:block1(5)} -attr vt d
load net {output:rsc.dat:-:block1(6)} -attr vt d
load net {output:rsc.dat:-:block1(7)} -attr vt d
load netBundle {output:rsc.dat:-:block1} 8 {output:rsc.dat:-:block1(0)} {output:rsc.dat:-:block1(1)} {output:rsc.dat:-:block1(2)} {output:rsc.dat:-:block1(3)} {output:rsc.dat:-:block1(4)} {output:rsc.dat:-:block1(5)} {output:rsc.dat:-:block1(6)} {output:rsc.dat:-:block1(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-560 -attr oid 558 -attr vt d -attr @path {/top/output:rsc.dat:-:block1}
load net {dout:rsc.dat:-:block2(0)} -attr vt d
load net {dout:rsc.dat:-:block2(1)} -attr vt d
load net {dout:rsc.dat:-:block2(2)} -attr vt d
load net {dout:rsc.dat:-:block2(3)} -attr vt d
load net {dout:rsc.dat:-:block2(4)} -attr vt d
load net {dout:rsc.dat:-:block2(5)} -attr vt d
load net {dout:rsc.dat:-:block2(6)} -attr vt d
load net {dout:rsc.dat:-:block2(7)} -attr vt d
load netBundle {dout:rsc.dat:-:block2} 8 {dout:rsc.dat:-:block2(0)} {dout:rsc.dat:-:block2(1)} {dout:rsc.dat:-:block2(2)} {dout:rsc.dat:-:block2(3)} {dout:rsc.dat:-:block2(4)} {dout:rsc.dat:-:block2(5)} {dout:rsc.dat:-:block2(6)} {dout:rsc.dat:-:block2(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-561 -attr oid 559 -attr vt d -attr @path {/top/dout:rsc.dat:-:block2}
load net {output:rsc.vld:-:block0.bud} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-562 -attr oid 560 -attr vt d
load net {input:rsc.rdy:-:block1.bud} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-563 -attr oid 561 -attr vt d
load net {output:rsc.vld:-:block1.bud} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-564 -attr oid 562 -attr vt d
load net {din:rsc.rdy:-:block2.bud} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-565 -attr oid 563 -attr vt d
load net {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-566 -attr oid 564 -attr vt d
load net {clk} -port {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-567 -attr oid 565 -attr vt d
load net {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-568 -attr oid 566 -attr vt d
load net {rst} -port {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-569 -attr oid 567 -attr vt d
load net {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-570 -attr oid 568 -attr vt d -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(0)} -port {din:rsc.dat(0)} -attr vt d
load net {din:rsc.dat(1)} -port {din:rsc.dat(1)} -attr vt d
load net {din:rsc.dat(2)} -port {din:rsc.dat(2)} -attr vt d
load net {din:rsc.dat(3)} -port {din:rsc.dat(3)} -attr vt d
load net {din:rsc.dat(4)} -port {din:rsc.dat(4)} -attr vt d
load net {din:rsc.dat(5)} -port {din:rsc.dat(5)} -attr vt d
load net {din:rsc.dat(6)} -port {din:rsc.dat(6)} -attr vt d
load net {din:rsc.dat(7)} -port {din:rsc.dat(7)} -attr vt d
load netBundle {din:rsc.dat} 8 {din:rsc.dat(0)} {din:rsc.dat(1)} {din:rsc.dat(2)} {din:rsc.dat(3)} {din:rsc.dat(4)} {din:rsc.dat(5)} {din:rsc.dat(6)} {din:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-571 -attr oid 569 -attr vt d -attr @path {/top/din:rsc.dat}
load net {din:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-572 -attr oid 570 -attr vt d
load net {din:rsc.vld} -port {din:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-573 -attr oid 571 -attr vt d
load net {din:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-574 -attr oid 572 -attr vt d
load net {input:rsc.rdy:-:block0.bud} -port {din:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-575 -attr oid 573 -attr vt d -attr @path {/top/din:rsc.rdy}
load net {coeffs(0)} -attr vt d
load net {coeffs(1)} -attr vt d
load net {coeffs(2)} -attr vt d
load net {coeffs(3)} -attr vt d
load net {coeffs(4)} -attr vt d
load net {coeffs(5)} -attr vt d
load net {coeffs(6)} -attr vt d
load net {coeffs(7)} -attr vt d
load net {coeffs(8)} -attr vt d
load net {coeffs(9)} -attr vt d
load net {coeffs(10)} -attr vt d
load net {coeffs(11)} -attr vt d
load net {coeffs(12)} -attr vt d
load net {coeffs(13)} -attr vt d
load net {coeffs(14)} -attr vt d
load net {coeffs(15)} -attr vt d
load net {coeffs(16)} -attr vt d
load net {coeffs(17)} -attr vt d
load net {coeffs(18)} -attr vt d
load net {coeffs(19)} -attr vt d
load net {coeffs(20)} -attr vt d
load net {coeffs(21)} -attr vt d
load net {coeffs(22)} -attr vt d
load net {coeffs(23)} -attr vt d
load net {coeffs(24)} -attr vt d
load net {coeffs(25)} -attr vt d
load net {coeffs(26)} -attr vt d
load net {coeffs(27)} -attr vt d
load net {coeffs(28)} -attr vt d
load net {coeffs(29)} -attr vt d
load net {coeffs(30)} -attr vt d
load net {coeffs(31)} -attr vt d
load net {coeffs(32)} -attr vt d
load net {coeffs(33)} -attr vt d
load net {coeffs(34)} -attr vt d
load net {coeffs(35)} -attr vt d
load net {coeffs(36)} -attr vt d
load net {coeffs(37)} -attr vt d
load net {coeffs(38)} -attr vt d
load net {coeffs(39)} -attr vt d
load net {coeffs(40)} -attr vt d
load net {coeffs(41)} -attr vt d
load net {coeffs(42)} -attr vt d
load net {coeffs(43)} -attr vt d
load net {coeffs(44)} -attr vt d
load net {coeffs(45)} -attr vt d
load net {coeffs(46)} -attr vt d
load net {coeffs(47)} -attr vt d
load net {coeffs(48)} -attr vt d
load net {coeffs(49)} -attr vt d
load net {coeffs(50)} -attr vt d
load net {coeffs(51)} -attr vt d
load net {coeffs(52)} -attr vt d
load net {coeffs(53)} -attr vt d
load net {coeffs(54)} -attr vt d
load net {coeffs(55)} -attr vt d
load net {coeffs(56)} -attr vt d
load net {coeffs(57)} -attr vt d
load net {coeffs(58)} -attr vt d
load net {coeffs(59)} -attr vt d
load net {coeffs(60)} -attr vt d
load net {coeffs(61)} -attr vt d
load net {coeffs(62)} -attr vt d
load net {coeffs(63)} -attr vt d
load netBundle {coeffs} 64 {coeffs(0)} {coeffs(1)} {coeffs(2)} {coeffs(3)} {coeffs(4)} {coeffs(5)} {coeffs(6)} {coeffs(7)} {coeffs(8)} {coeffs(9)} {coeffs(10)} {coeffs(11)} {coeffs(12)} {coeffs(13)} {coeffs(14)} {coeffs(15)} {coeffs(16)} {coeffs(17)} {coeffs(18)} {coeffs(19)} {coeffs(20)} {coeffs(21)} {coeffs(22)} {coeffs(23)} {coeffs(24)} {coeffs(25)} {coeffs(26)} {coeffs(27)} {coeffs(28)} {coeffs(29)} {coeffs(30)} {coeffs(31)} {coeffs(32)} {coeffs(33)} {coeffs(34)} {coeffs(35)} {coeffs(36)} {coeffs(37)} {coeffs(38)} {coeffs(39)} {coeffs(40)} {coeffs(41)} {coeffs(42)} {coeffs(43)} {coeffs(44)} {coeffs(45)} {coeffs(46)} {coeffs(47)} {coeffs(48)} {coeffs(49)} {coeffs(50)} {coeffs(51)} {coeffs(52)} {coeffs(53)} {coeffs(54)} {coeffs(55)} {coeffs(56)} {coeffs(57)} {coeffs(58)} {coeffs(59)} {coeffs(60)} {coeffs(61)} {coeffs(62)} {coeffs(63)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-576 -attr oid 574 -attr vt d -attr @path {/top/coeffs}
load net {coeffs(0)} -port {coeffs(0)} -attr vt d
load net {coeffs(1)} -port {coeffs(1)} -attr vt d
load net {coeffs(2)} -port {coeffs(2)} -attr vt d
load net {coeffs(3)} -port {coeffs(3)} -attr vt d
load net {coeffs(4)} -port {coeffs(4)} -attr vt d
load net {coeffs(5)} -port {coeffs(5)} -attr vt d
load net {coeffs(6)} -port {coeffs(6)} -attr vt d
load net {coeffs(7)} -port {coeffs(7)} -attr vt d
load net {coeffs(8)} -port {coeffs(8)} -attr vt d
load net {coeffs(9)} -port {coeffs(9)} -attr vt d
load net {coeffs(10)} -port {coeffs(10)} -attr vt d
load net {coeffs(11)} -port {coeffs(11)} -attr vt d
load net {coeffs(12)} -port {coeffs(12)} -attr vt d
load net {coeffs(13)} -port {coeffs(13)} -attr vt d
load net {coeffs(14)} -port {coeffs(14)} -attr vt d
load net {coeffs(15)} -port {coeffs(15)} -attr vt d
load net {coeffs(16)} -port {coeffs(16)} -attr vt d
load net {coeffs(17)} -port {coeffs(17)} -attr vt d
load net {coeffs(18)} -port {coeffs(18)} -attr vt d
load net {coeffs(19)} -port {coeffs(19)} -attr vt d
load net {coeffs(20)} -port {coeffs(20)} -attr vt d
load net {coeffs(21)} -port {coeffs(21)} -attr vt d
load net {coeffs(22)} -port {coeffs(22)} -attr vt d
load net {coeffs(23)} -port {coeffs(23)} -attr vt d
load net {coeffs(24)} -port {coeffs(24)} -attr vt d
load net {coeffs(25)} -port {coeffs(25)} -attr vt d
load net {coeffs(26)} -port {coeffs(26)} -attr vt d
load net {coeffs(27)} -port {coeffs(27)} -attr vt d
load net {coeffs(28)} -port {coeffs(28)} -attr vt d
load net {coeffs(29)} -port {coeffs(29)} -attr vt d
load net {coeffs(30)} -port {coeffs(30)} -attr vt d
load net {coeffs(31)} -port {coeffs(31)} -attr vt d
load net {coeffs(32)} -port {coeffs(32)} -attr vt d
load net {coeffs(33)} -port {coeffs(33)} -attr vt d
load net {coeffs(34)} -port {coeffs(34)} -attr vt d
load net {coeffs(35)} -port {coeffs(35)} -attr vt d
load net {coeffs(36)} -port {coeffs(36)} -attr vt d
load net {coeffs(37)} -port {coeffs(37)} -attr vt d
load net {coeffs(38)} -port {coeffs(38)} -attr vt d
load net {coeffs(39)} -port {coeffs(39)} -attr vt d
load net {coeffs(40)} -port {coeffs(40)} -attr vt d
load net {coeffs(41)} -port {coeffs(41)} -attr vt d
load net {coeffs(42)} -port {coeffs(42)} -attr vt d
load net {coeffs(43)} -port {coeffs(43)} -attr vt d
load net {coeffs(44)} -port {coeffs(44)} -attr vt d
load net {coeffs(45)} -port {coeffs(45)} -attr vt d
load net {coeffs(46)} -port {coeffs(46)} -attr vt d
load net {coeffs(47)} -port {coeffs(47)} -attr vt d
load net {coeffs(48)} -port {coeffs(48)} -attr vt d
load net {coeffs(49)} -port {coeffs(49)} -attr vt d
load net {coeffs(50)} -port {coeffs(50)} -attr vt d
load net {coeffs(51)} -port {coeffs(51)} -attr vt d
load net {coeffs(52)} -port {coeffs(52)} -attr vt d
load net {coeffs(53)} -port {coeffs(53)} -attr vt d
load net {coeffs(54)} -port {coeffs(54)} -attr vt d
load net {coeffs(55)} -port {coeffs(55)} -attr vt d
load net {coeffs(56)} -port {coeffs(56)} -attr vt d
load net {coeffs(57)} -port {coeffs(57)} -attr vt d
load net {coeffs(58)} -port {coeffs(58)} -attr vt d
load net {coeffs(59)} -port {coeffs(59)} -attr vt d
load net {coeffs(60)} -port {coeffs(60)} -attr vt d
load net {coeffs(61)} -port {coeffs(61)} -attr vt d
load net {coeffs(62)} -port {coeffs(62)} -attr vt d
load net {coeffs(63)} -port {coeffs(63)} -attr vt d
load netBundle {coeffs} 64 {coeffs(0)} {coeffs(1)} {coeffs(2)} {coeffs(3)} {coeffs(4)} {coeffs(5)} {coeffs(6)} {coeffs(7)} {coeffs(8)} {coeffs(9)} {coeffs(10)} {coeffs(11)} {coeffs(12)} {coeffs(13)} {coeffs(14)} {coeffs(15)} {coeffs(16)} {coeffs(17)} {coeffs(18)} {coeffs(19)} {coeffs(20)} {coeffs(21)} {coeffs(22)} {coeffs(23)} {coeffs(24)} {coeffs(25)} {coeffs(26)} {coeffs(27)} {coeffs(28)} {coeffs(29)} {coeffs(30)} {coeffs(31)} {coeffs(32)} {coeffs(33)} {coeffs(34)} {coeffs(35)} {coeffs(36)} {coeffs(37)} {coeffs(38)} {coeffs(39)} {coeffs(40)} {coeffs(41)} {coeffs(42)} {coeffs(43)} {coeffs(44)} {coeffs(45)} {coeffs(46)} {coeffs(47)} {coeffs(48)} {coeffs(49)} {coeffs(50)} {coeffs(51)} {coeffs(52)} {coeffs(53)} {coeffs(54)} {coeffs(55)} {coeffs(56)} {coeffs(57)} {coeffs(58)} {coeffs(59)} {coeffs(60)} {coeffs(61)} {coeffs(62)} {coeffs(63)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-577 -attr oid 575 -attr vt d -attr @path {/top/coeffs}
load net {dout:rsc.dat(0)} -attr vt d
load net {dout:rsc.dat(1)} -attr vt d
load net {dout:rsc.dat(2)} -attr vt d
load net {dout:rsc.dat(3)} -attr vt d
load net {dout:rsc.dat(4)} -attr vt d
load net {dout:rsc.dat(5)} -attr vt d
load net {dout:rsc.dat(6)} -attr vt d
load net {dout:rsc.dat(7)} -attr vt d
load netBundle {dout:rsc.dat} 8 {dout:rsc.dat(0)} {dout:rsc.dat(1)} {dout:rsc.dat(2)} {dout:rsc.dat(3)} {dout:rsc.dat(4)} {dout:rsc.dat(5)} {dout:rsc.dat(6)} {dout:rsc.dat(7)} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-578 -attr oid 576 -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(0)} -port {dout:rsc.dat(0)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(1)} -port {dout:rsc.dat(1)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(2)} -port {dout:rsc.dat(2)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(3)} -port {dout:rsc.dat(3)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(4)} -port {dout:rsc.dat(4)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(5)} -port {dout:rsc.dat(5)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(6)} -port {dout:rsc.dat(6)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.dat:-:block2(7)} -port {dout:rsc.dat(7)} -attr vt d -attr @path {/top/dout:rsc.dat}
load net {dout:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-579 -attr oid 577 -attr vt d
load net {dout:rsc.vld:-:block2.bud} -port {dout:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-580 -attr oid 578 -attr vt d -attr @path {/top/dout:rsc.vld}
load net {dout:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-581 -attr oid 579 -attr vt d
load net {dout:rsc.rdy} -port {dout:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-582 -attr oid 580 -attr vt d
load inst "block0" "fir" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-583 -attr oid 581 -attr vt dc -attr @path {/top/block0} -attr area 1381.204072 -attr delay 2.419101 -attr hier "/top/fir"
load net {clk} -pin  "block0" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-584 -attr oid 582 -attr vt dc -attr @path {/top/clk}
load net {rst} -pin  "block0" {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-585 -attr oid 583 -attr vt dc -attr @path {/top/rst}
load net {din:rsc.dat(0)} -pin  "block0" {input:rsc.dat(0)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(1)} -pin  "block0" {input:rsc.dat(1)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(2)} -pin  "block0" {input:rsc.dat(2)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(3)} -pin  "block0" {input:rsc.dat(3)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(4)} -pin  "block0" {input:rsc.dat(4)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(5)} -pin  "block0" {input:rsc.dat(5)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(6)} -pin  "block0" {input:rsc.dat(6)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.dat(7)} -pin  "block0" {input:rsc.dat(7)} -attr vt dc -attr @path {/top/din:rsc.dat}
load net {din:rsc.vld} -pin  "block0" {input:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-586 -attr oid 584 -attr vt dc -attr @path {/top/din:rsc.vld}
load net {input:rsc.rdy:-:block0.bud} -pin  "block0" {input:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-587 -attr oid 585 -attr vt dc -attr @path {/top/input:rsc.rdy:-:block0.bud}
load net {coeffs(0)} -pin  "block0" {coeffs(0)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(1)} -pin  "block0" {coeffs(1)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(2)} -pin  "block0" {coeffs(2)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(3)} -pin  "block0" {coeffs(3)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(4)} -pin  "block0" {coeffs(4)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(5)} -pin  "block0" {coeffs(5)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(6)} -pin  "block0" {coeffs(6)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(7)} -pin  "block0" {coeffs(7)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(8)} -pin  "block0" {coeffs(8)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(9)} -pin  "block0" {coeffs(9)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(10)} -pin  "block0" {coeffs(10)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(11)} -pin  "block0" {coeffs(11)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(12)} -pin  "block0" {coeffs(12)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(13)} -pin  "block0" {coeffs(13)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(14)} -pin  "block0" {coeffs(14)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(15)} -pin  "block0" {coeffs(15)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(16)} -pin  "block0" {coeffs(16)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(17)} -pin  "block0" {coeffs(17)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(18)} -pin  "block0" {coeffs(18)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(19)} -pin  "block0" {coeffs(19)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(20)} -pin  "block0" {coeffs(20)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(21)} -pin  "block0" {coeffs(21)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(22)} -pin  "block0" {coeffs(22)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(23)} -pin  "block0" {coeffs(23)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(24)} -pin  "block0" {coeffs(24)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(25)} -pin  "block0" {coeffs(25)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(26)} -pin  "block0" {coeffs(26)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(27)} -pin  "block0" {coeffs(27)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(28)} -pin  "block0" {coeffs(28)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(29)} -pin  "block0" {coeffs(29)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(30)} -pin  "block0" {coeffs(30)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(31)} -pin  "block0" {coeffs(31)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(32)} -pin  "block0" {coeffs(32)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(33)} -pin  "block0" {coeffs(33)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(34)} -pin  "block0" {coeffs(34)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(35)} -pin  "block0" {coeffs(35)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(36)} -pin  "block0" {coeffs(36)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(37)} -pin  "block0" {coeffs(37)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(38)} -pin  "block0" {coeffs(38)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(39)} -pin  "block0" {coeffs(39)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(40)} -pin  "block0" {coeffs(40)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(41)} -pin  "block0" {coeffs(41)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(42)} -pin  "block0" {coeffs(42)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(43)} -pin  "block0" {coeffs(43)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(44)} -pin  "block0" {coeffs(44)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(45)} -pin  "block0" {coeffs(45)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(46)} -pin  "block0" {coeffs(46)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(47)} -pin  "block0" {coeffs(47)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(48)} -pin  "block0" {coeffs(48)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(49)} -pin  "block0" {coeffs(49)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(50)} -pin  "block0" {coeffs(50)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(51)} -pin  "block0" {coeffs(51)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(52)} -pin  "block0" {coeffs(52)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(53)} -pin  "block0" {coeffs(53)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(54)} -pin  "block0" {coeffs(54)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(55)} -pin  "block0" {coeffs(55)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(56)} -pin  "block0" {coeffs(56)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(57)} -pin  "block0" {coeffs(57)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(58)} -pin  "block0" {coeffs(58)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(59)} -pin  "block0" {coeffs(59)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(60)} -pin  "block0" {coeffs(60)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(61)} -pin  "block0" {coeffs(61)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(62)} -pin  "block0" {coeffs(62)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(63)} -pin  "block0" {coeffs(63)} -attr vt dc -attr @path {/top/coeffs}
load net {output:rsc.dat:-:block0(0)} -pin  "block0" {output:rsc.dat(0)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(1)} -pin  "block0" {output:rsc.dat(1)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(2)} -pin  "block0" {output:rsc.dat(2)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(3)} -pin  "block0" {output:rsc.dat(3)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(4)} -pin  "block0" {output:rsc.dat(4)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(5)} -pin  "block0" {output:rsc.dat(5)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(6)} -pin  "block0" {output:rsc.dat(6)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(7)} -pin  "block0" {output:rsc.dat(7)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.vld:-:block0.bud} -pin  "block0" {output:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-588 -attr oid 586 -attr vt dc -attr @path {/top/output:rsc.vld:-:block0.bud}
load net {input:rsc.rdy:-:block1.bud} -pin  "block0" {output:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-589 -attr oid 587 -attr vt dc -attr @path {/top/input:rsc.rdy:-:block1.bud}
load inst "block1" "fir" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-590 -attr oid 588 -attr vt dc -attr @path {/top/block1} -attr area 1381.204072 -attr delay 2.419101 -attr hier "/top/fir"
load net {clk} -pin  "block1" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-591 -attr oid 589 -attr vt dc -attr @path {/top/clk}
load net {rst} -pin  "block1" {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-592 -attr oid 590 -attr vt dc -attr @path {/top/rst}
load net {output:rsc.dat:-:block0(0)} -pin  "block1" {input:rsc.dat(0)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(1)} -pin  "block1" {input:rsc.dat(1)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(2)} -pin  "block1" {input:rsc.dat(2)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(3)} -pin  "block1" {input:rsc.dat(3)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(4)} -pin  "block1" {input:rsc.dat(4)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(5)} -pin  "block1" {input:rsc.dat(5)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(6)} -pin  "block1" {input:rsc.dat(6)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.dat:-:block0(7)} -pin  "block1" {input:rsc.dat(7)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block0}
load net {output:rsc.vld:-:block0.bud} -pin  "block1" {input:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-593 -attr oid 591 -attr vt dc -attr @path {/top/output:rsc.vld:-:block0.bud}
load net {input:rsc.rdy:-:block1.bud} -pin  "block1" {input:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-594 -attr oid 592 -attr vt dc -attr @path {/top/input:rsc.rdy:-:block1.bud}
load net {coeffs(0)} -pin  "block1" {coeffs(0)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(1)} -pin  "block1" {coeffs(1)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(2)} -pin  "block1" {coeffs(2)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(3)} -pin  "block1" {coeffs(3)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(4)} -pin  "block1" {coeffs(4)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(5)} -pin  "block1" {coeffs(5)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(6)} -pin  "block1" {coeffs(6)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(7)} -pin  "block1" {coeffs(7)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(8)} -pin  "block1" {coeffs(8)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(9)} -pin  "block1" {coeffs(9)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(10)} -pin  "block1" {coeffs(10)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(11)} -pin  "block1" {coeffs(11)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(12)} -pin  "block1" {coeffs(12)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(13)} -pin  "block1" {coeffs(13)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(14)} -pin  "block1" {coeffs(14)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(15)} -pin  "block1" {coeffs(15)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(16)} -pin  "block1" {coeffs(16)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(17)} -pin  "block1" {coeffs(17)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(18)} -pin  "block1" {coeffs(18)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(19)} -pin  "block1" {coeffs(19)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(20)} -pin  "block1" {coeffs(20)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(21)} -pin  "block1" {coeffs(21)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(22)} -pin  "block1" {coeffs(22)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(23)} -pin  "block1" {coeffs(23)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(24)} -pin  "block1" {coeffs(24)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(25)} -pin  "block1" {coeffs(25)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(26)} -pin  "block1" {coeffs(26)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(27)} -pin  "block1" {coeffs(27)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(28)} -pin  "block1" {coeffs(28)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(29)} -pin  "block1" {coeffs(29)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(30)} -pin  "block1" {coeffs(30)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(31)} -pin  "block1" {coeffs(31)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(32)} -pin  "block1" {coeffs(32)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(33)} -pin  "block1" {coeffs(33)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(34)} -pin  "block1" {coeffs(34)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(35)} -pin  "block1" {coeffs(35)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(36)} -pin  "block1" {coeffs(36)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(37)} -pin  "block1" {coeffs(37)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(38)} -pin  "block1" {coeffs(38)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(39)} -pin  "block1" {coeffs(39)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(40)} -pin  "block1" {coeffs(40)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(41)} -pin  "block1" {coeffs(41)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(42)} -pin  "block1" {coeffs(42)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(43)} -pin  "block1" {coeffs(43)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(44)} -pin  "block1" {coeffs(44)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(45)} -pin  "block1" {coeffs(45)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(46)} -pin  "block1" {coeffs(46)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(47)} -pin  "block1" {coeffs(47)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(48)} -pin  "block1" {coeffs(48)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(49)} -pin  "block1" {coeffs(49)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(50)} -pin  "block1" {coeffs(50)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(51)} -pin  "block1" {coeffs(51)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(52)} -pin  "block1" {coeffs(52)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(53)} -pin  "block1" {coeffs(53)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(54)} -pin  "block1" {coeffs(54)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(55)} -pin  "block1" {coeffs(55)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(56)} -pin  "block1" {coeffs(56)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(57)} -pin  "block1" {coeffs(57)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(58)} -pin  "block1" {coeffs(58)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(59)} -pin  "block1" {coeffs(59)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(60)} -pin  "block1" {coeffs(60)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(61)} -pin  "block1" {coeffs(61)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(62)} -pin  "block1" {coeffs(62)} -attr vt dc -attr @path {/top/coeffs}
load net {coeffs(63)} -pin  "block1" {coeffs(63)} -attr vt dc -attr @path {/top/coeffs}
load net {output:rsc.dat:-:block1(0)} -pin  "block1" {output:rsc.dat(0)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(1)} -pin  "block1" {output:rsc.dat(1)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(2)} -pin  "block1" {output:rsc.dat(2)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(3)} -pin  "block1" {output:rsc.dat(3)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(4)} -pin  "block1" {output:rsc.dat(4)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(5)} -pin  "block1" {output:rsc.dat(5)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(6)} -pin  "block1" {output:rsc.dat(6)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(7)} -pin  "block1" {output:rsc.dat(7)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.vld:-:block1.bud} -pin  "block1" {output:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-595 -attr oid 593 -attr vt dc -attr @path {/top/output:rsc.vld:-:block1.bud}
load net {din:rsc.rdy:-:block2.bud} -pin  "block1" {output:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-596 -attr oid 594 -attr vt dc -attr @path {/top/din:rsc.rdy:-:block2.bud}
load inst "block2" "decimator" "orig" -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-597 -attr oid 595 -attr vt dc -attr @path {/top/block2} -attr area 111.696000 -attr delay 0.422294 -attr hier "/top/decimator"
load net {clk} -pin  "block2" {clk} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-598 -attr oid 596 -attr vt dc -attr @path {/top/clk}
load net {rst} -pin  "block2" {rst} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-599 -attr oid 597 -attr vt dc -attr @path {/top/rst}
load net {output:rsc.dat:-:block1(0)} -pin  "block2" {din:rsc.dat(0)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(1)} -pin  "block2" {din:rsc.dat(1)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(2)} -pin  "block2" {din:rsc.dat(2)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(3)} -pin  "block2" {din:rsc.dat(3)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(4)} -pin  "block2" {din:rsc.dat(4)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(5)} -pin  "block2" {din:rsc.dat(5)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(6)} -pin  "block2" {din:rsc.dat(6)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.dat:-:block1(7)} -pin  "block2" {din:rsc.dat(7)} -attr vt dc -attr @path {/top/output:rsc.dat:-:block1}
load net {output:rsc.vld:-:block1.bud} -pin  "block2" {din:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-600 -attr oid 598 -attr vt dc -attr @path {/top/output:rsc.vld:-:block1.bud}
load net {din:rsc.rdy:-:block2.bud} -pin  "block2" {din:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-601 -attr oid 599 -attr vt dc -attr @path {/top/din:rsc.rdy:-:block2.bud}
load net {dout:rsc.dat:-:block2(0)} -pin  "block2" {dout:rsc.dat(0)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.dat:-:block2(1)} -pin  "block2" {dout:rsc.dat(1)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.dat:-:block2(2)} -pin  "block2" {dout:rsc.dat(2)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.dat:-:block2(3)} -pin  "block2" {dout:rsc.dat(3)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.dat:-:block2(4)} -pin  "block2" {dout:rsc.dat(4)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.dat:-:block2(5)} -pin  "block2" {dout:rsc.dat(5)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.dat:-:block2(6)} -pin  "block2" {dout:rsc.dat(6)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.dat:-:block2(7)} -pin  "block2" {dout:rsc.dat(7)} -attr vt dc -attr @path {/top/dout:rsc.dat:-:block2}
load net {dout:rsc.vld:-:block2.bud} -pin  "block2" {dout:rsc.vld} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-602 -attr oid 600 -attr vt dc -attr @path {/top/dout:rsc.vld:-:block2.bud}
load net {dout:rsc.rdy} -pin  "block2" {dout:rsc.rdy} -attr xrf 6cf317fd-14ff-4b17-bc4e-8216d21093dc-603 -attr oid 601 -attr vt dc -attr @path {/top/dout:rsc.rdy}
### END MODULE 

