;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	MOV 7, <20
	CMP @121, 576
	JMZ @-1, @-20
	SLT 200, 40
	ADD 200, 40
	JMZ -0, @-22
	SUB 200, 40
	SUB @0, @72
	SUB 0, 2
	SUB @-127, 100
	SUB @-127, 100
	SPL <121, 576
	SPL <121, 576
	SUB 200, 40
	ADD <270, 60
	CMP @121, 576
	CMP @121, 576
	SUB -207, <-120
	CMP @121, 576
	CMP @121, 106
	CMP -207, <-120
	SLT 200, 40
	SLT 200, 40
	SUB #72, @201
	DAT <0, <2
	DAT <0, <2
	SUB @-127, 100
	SUB @0, @72
	ADD 270, 60
	SUB -207, <-120
	ADD 270, 60
	ADD <270, 60
	SLT 210, 30
	SLT 210, 30
	SUB @0, @72
	SLT 210, 30
	SUB @-127, 100
	SUB @-127, 100
	SPL 210, 30
	SPL 210, 30
	SUB 200, 40
	SUB 0, 2
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB 0, -0
