
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Dec  8 17:58:27 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 486.438 ; gain = 201.941
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7s25csga225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Device 21-9227] Part: xc7s25csga225-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_PFC_3PH_0_0/design_1_PFC_3PH_0_0.dcp' for cell 'design_1_i/PFC_3PH_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_390M_0/design_1_rst_clk_wiz_390M_0.dcp' for cell 'design_1_i/rst_clk_wiz_390M'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.417 . Memory (MB): peak = 954.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1066 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_PFC_3PH_0_0/clock_constraint.xdc] for cell 'design_1_i/PFC_3PH_0/inst'
Finished Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_PFC_3PH_0_0/clock_constraint.xdc] for cell 'design_1_i/PFC_3PH_0/inst'
Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1628.273 ; gain = 538.910
Finished Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_390M_0/design_1_rst_clk_wiz_390M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_390M/U0'
Finished Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_390M_0/design_1_rst_clk_wiz_390M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_390M/U0'
Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_390M_0/design_1_rst_clk_wiz_390M_0.xdc] for cell 'design_1_i/rst_clk_wiz_390M/U0'
Finished Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_390M_0/design_1_rst_clk_wiz_390M_0.xdc] for cell 'design_1_i/rst_clk_wiz_390M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1628.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 189 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 189 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1628.273 ; gain = 1130.289
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1628.273 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 20487d761

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1860.777 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 20487d761

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1860.777 ; gain = 0.000
Phase 1 Initialization | Checksum: 20487d761

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1860.777 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 20487d761

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2001.062 ; gain = 140.285

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 20487d761

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2001.062 ; gain = 140.285
Phase 2 Timer Update And Timing Data Collection | Checksum: 20487d761

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2001.062 ; gain = 140.285

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 170 inverters resulting in an inversion of 340 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 177d2041f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.062 ; gain = 140.285
Retarget | Checksum: 177d2041f
INFO: [Opt 31-389] Phase Retarget created 2223 cells and removed 3982 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 6 load pin(s).
Phase 4 Constant propagation | Checksum: 1cf52d87b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 2001.062 ; gain = 140.285
Constant propagation | Checksum: 1cf52d87b
INFO: [Opt 31-389] Phase Constant propagation created 434 cells and removed 42231 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 23f290934

Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2001.062 ; gain = 140.285
Sweep | Checksum: 23f290934
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2798 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 23f290934

Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2001.062 ; gain = 140.285
BUFG optimization | Checksum: 23f290934
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 23f290934

Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2001.062 ; gain = 140.285
Shift Register Optimization | Checksum: 23f290934
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7s25 is unsupported

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 1f6fe41ca

Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 2001.062 ; gain = 140.285
Resynthesis | Checksum: 1f6fe41ca
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1f6fe41ca

Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 2001.062 ; gain = 140.285
Post Processing Netlist | Checksum: 1f6fe41ca
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 10 Finalization

Phase 10.1 Finalizing Design Cores and Updating Shapes
Phase 10.1 Finalizing Design Cores and Updating Shapes | Checksum: 1f6fe41ca

Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 2001.062 ; gain = 140.285

Phase 10.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2001.062 ; gain = 0.000
Phase 10.2 Verifying Netlist Connectivity | Checksum: 1f6fe41ca

Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 2001.062 ; gain = 140.285
Phase 10 Finalization | Checksum: 1f6fe41ca

Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 2001.062 ; gain = 140.285
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            2223  |            3982  |                                              2  |
|  Constant propagation         |             434  |           42231  |                                              0  |
|  Sweep                        |               0  |            2798  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Resynthesis                  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1f6fe41ca

Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 2001.062 ; gain = 140.285

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2001.062 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f6fe41ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2001.062 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2001.062 ; gain = 372.789
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2001.062 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2001.062 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16075821c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2001.062 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16075821c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2001.062 ; gain = 0.000
ERROR: [Place 30-494] The design is empty
Resolution: Check if opt_design has removed all the leaf cells of your design.  Check whether you have instantiated and connected all of the top level ports.
Ending Placer Task | Checksum: 16075821c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2001.062 ; gain = 0.000
57 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 17:59:59 2024...
