

================================================================
== Vivado HLS Report for 'store_output'
================================================================
* Date:           Tue Nov 11 11:22:32 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        flash_attention_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.466 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051| 20.510 us | 20.510 us |  2051|  2051|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2049|     2049|        10|          8|          1|   256|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    572|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     42|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    619|    -|
|Register         |        -|      -|     101|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     101|   1233|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |top_mux_42_32_1_1_U68  |top_mux_42_32_1_1  |        0|      0|  0|  21|    0|
    |top_mux_42_32_1_1_U69  |top_mux_42_32_1_1  |        0|      0|  0|  21|    0|
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |Total                  |                   |        0|      0|  0|  42|    0|
    +-----------------------+-------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln125_fu_894_p2        |     +    |      0|  0|  15|           1|           9|
    |add_ln126_1_fu_1042_p2     |     +    |      0|  0|  15|           1|           8|
    |add_ln130_1_fu_1032_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln130_2_fu_990_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln130_fu_882_p2        |     +    |      0|  0|  15|           6|           6|
    |add_ln131_fu_1070_p2       |     +    |      0|  0|  15|           8|           8|
    |b_fu_900_p2                |     +    |      0|  0|  12|           1|           3|
    |h_fu_1385_p2               |     +    |      0|  0|  12|           1|           3|
    |t_fu_966_p2                |     +    |      0|  0|  15|           1|           5|
    |and_ln131_fu_960_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln125_fu_888_p2       |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln126_fu_906_p2       |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln127_fu_954_p2       |   icmp   |      0|  0|   9|           3|           4|
    |or_ln130_10_fu_1375_p2     |    or    |      0|  0|  12|          12|           4|
    |or_ln130_11_fu_1416_p2     |    or    |      0|  0|  12|          12|           4|
    |or_ln130_12_fu_1426_p2     |    or    |      0|  0|  12|          12|           4|
    |or_ln130_13_fu_1436_p2     |    or    |      0|  0|  12|          12|           4|
    |or_ln130_14_fu_1446_p2     |    or    |      0|  0|  12|          12|           4|
    |or_ln130_15_fu_972_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln130_1_fu_1181_p2      |    or    |      0|  0|  12|          12|           2|
    |or_ln130_2_fu_1191_p2      |    or    |      0|  0|  12|          12|           2|
    |or_ln130_3_fu_1227_p2      |    or    |      0|  0|  12|          12|           3|
    |or_ln130_4_fu_1237_p2      |    or    |      0|  0|  12|          12|           3|
    |or_ln130_5_fu_1273_p2      |    or    |      0|  0|  12|          12|           3|
    |or_ln130_6_fu_1283_p2      |    or    |      0|  0|  12|          12|           3|
    |or_ln130_7_fu_1319_p2      |    or    |      0|  0|  12|          12|           4|
    |or_ln130_8_fu_1329_p2      |    or    |      0|  0|  12|          12|           4|
    |or_ln130_9_fu_1365_p2      |    or    |      0|  0|  12|          12|           4|
    |or_ln130_fu_1144_p2        |    or    |      0|  0|  12|          12|           1|
    |or_ln131_10_fu_1306_p2     |    or    |      0|  0|  12|          12|           4|
    |or_ln131_11_fu_1339_p2     |    or    |      0|  0|  12|          12|           4|
    |or_ln131_12_fu_1352_p2     |    or    |      0|  0|  12|          12|           4|
    |or_ln131_13_fu_1390_p2     |    or    |      0|  0|  12|          12|           4|
    |or_ln131_14_fu_1403_p2     |    or    |      0|  0|  12|          12|           4|
    |or_ln131_1_fu_1106_p2      |    or    |      0|  0|  12|          12|           2|
    |or_ln131_2_fu_1119_p2      |    or    |      0|  0|  12|          12|           2|
    |or_ln131_3_fu_1155_p2      |    or    |      0|  0|  12|          12|           3|
    |or_ln131_4_fu_1168_p2      |    or    |      0|  0|  12|          12|           3|
    |or_ln131_5_fu_1201_p2      |    or    |      0|  0|  12|          12|           3|
    |or_ln131_6_fu_1214_p2      |    or    |      0|  0|  12|          12|           3|
    |or_ln131_7_fu_1247_p2      |    or    |      0|  0|  12|          12|           4|
    |or_ln131_8_fu_1260_p2      |    or    |      0|  0|  12|          12|           4|
    |or_ln131_9_fu_1293_p2      |    or    |      0|  0|  12|          12|           4|
    |or_ln131_fu_1092_p2        |    or    |      0|  0|  12|          12|           1|
    |select_ln126_fu_1048_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln130_1_fu_1004_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln130_2_fu_1020_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln130_fu_978_p3     |  select  |      0|  0|   3|           1|           1|
    |select_ln131_1_fu_920_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln131_2_fu_940_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln131_3_fu_996_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln131_fu_912_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln131_fu_948_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 572|         425|         210|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |OUT_0_address0                             |  44|          9|   10|         90|
    |OUT_0_address1                             |  44|          9|   10|         90|
    |OUT_1_address0                             |  44|          9|   10|         90|
    |OUT_1_address1                             |  44|          9|   10|         90|
    |OUT_2_address0                             |  44|          9|   10|         90|
    |OUT_2_address1                             |  44|          9|   10|         90|
    |OUT_3_address0                             |  44|          9|   10|         90|
    |OUT_3_address1                             |  44|          9|   10|         90|
    |ap_NS_fsm                                  |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_b_0_phi_fu_798_p4               |   9|          2|    3|          6|
    |ap_phi_mux_h_0_phi_fu_831_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten86_phi_fu_787_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_809_p4    |   9|          2|    8|         16|
    |ap_phi_mux_t_0_phi_fu_820_p4               |   9|          2|    5|         10|
    |b_0_reg_794                                |   9|          2|    3|          6|
    |grp_fu_838_p5                              |  15|          3|    2|          6|
    |grp_fu_852_p5                              |  15|          3|    2|          6|
    |h_0_reg_827                                |   9|          2|    3|          6|
    |indvar_flatten86_reg_783                   |   9|          2|    9|         18|
    |indvar_flatten_reg_805                     |   9|          2|    8|         16|
    |output_data_address0                       |  44|          9|   12|        108|
    |output_data_address1                       |  44|          9|   12|        108|
    |t_0_reg_816                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 619|        129|  166|       1073|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln125_reg_1460                  |   9|   0|    9|          0|
    |add_ln130_1_reg_1482                |   8|   0|    8|          0|
    |ap_CS_fsm                           |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |b_0_reg_794                         |   3|   0|    3|          0|
    |h_0_reg_827                         |   3|   0|    3|          0|
    |h_reg_1814                          |   3|   0|    3|          0|
    |icmp_ln125_reg_1456                 |   1|   0|    1|          0|
    |icmp_ln125_reg_1456_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten86_reg_783            |   9|   0|    9|          0|
    |indvar_flatten_reg_805              |   8|   0|    8|          0|
    |select_ln126_reg_1493               |   8|   0|    8|          0|
    |select_ln130_2_reg_1476             |   5|   0|    5|          0|
    |select_ln130_reg_1471               |   3|   0|    3|          0|
    |select_ln131_1_reg_1465             |   3|   0|    3|          0|
    |shl_ln130_2_reg_1596                |   8|   0|   12|          4|
    |t_0_reg_816                         |   5|   0|    5|          0|
    |tmp_17_reg_1498                     |   8|   0|   12|          4|
    |trunc_ln131_reg_1487                |   2|   0|    2|          0|
    |trunc_ln131_reg_1487_pp0_iter1_reg  |   2|   0|    2|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 101|   0|  109|          8|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | store_output | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | store_output | return value |
|ap_start              |  in |    1| ap_ctrl_hs | store_output | return value |
|ap_done               | out |    1| ap_ctrl_hs | store_output | return value |
|ap_idle               | out |    1| ap_ctrl_hs | store_output | return value |
|ap_ready              | out |    1| ap_ctrl_hs | store_output | return value |
|output_data_address0  | out |   12|  ap_memory |  output_data |     array    |
|output_data_ce0       | out |    1|  ap_memory |  output_data |     array    |
|output_data_we0       | out |    1|  ap_memory |  output_data |     array    |
|output_data_d0        | out |   32|  ap_memory |  output_data |     array    |
|output_data_address1  | out |   12|  ap_memory |  output_data |     array    |
|output_data_ce1       | out |    1|  ap_memory |  output_data |     array    |
|output_data_we1       | out |    1|  ap_memory |  output_data |     array    |
|output_data_d1        | out |   32|  ap_memory |  output_data |     array    |
|OUT_0_address0        | out |   10|  ap_memory |     OUT_0    |     array    |
|OUT_0_ce0             | out |    1|  ap_memory |     OUT_0    |     array    |
|OUT_0_q0              |  in |   32|  ap_memory |     OUT_0    |     array    |
|OUT_0_address1        | out |   10|  ap_memory |     OUT_0    |     array    |
|OUT_0_ce1             | out |    1|  ap_memory |     OUT_0    |     array    |
|OUT_0_q1              |  in |   32|  ap_memory |     OUT_0    |     array    |
|OUT_1_address0        | out |   10|  ap_memory |     OUT_1    |     array    |
|OUT_1_ce0             | out |    1|  ap_memory |     OUT_1    |     array    |
|OUT_1_q0              |  in |   32|  ap_memory |     OUT_1    |     array    |
|OUT_1_address1        | out |   10|  ap_memory |     OUT_1    |     array    |
|OUT_1_ce1             | out |    1|  ap_memory |     OUT_1    |     array    |
|OUT_1_q1              |  in |   32|  ap_memory |     OUT_1    |     array    |
|OUT_2_address0        | out |   10|  ap_memory |     OUT_2    |     array    |
|OUT_2_ce0             | out |    1|  ap_memory |     OUT_2    |     array    |
|OUT_2_q0              |  in |   32|  ap_memory |     OUT_2    |     array    |
|OUT_2_address1        | out |   10|  ap_memory |     OUT_2    |     array    |
|OUT_2_ce1             | out |    1|  ap_memory |     OUT_2    |     array    |
|OUT_2_q1              |  in |   32|  ap_memory |     OUT_2    |     array    |
|OUT_3_address0        | out |   10|  ap_memory |     OUT_3    |     array    |
|OUT_3_ce0             | out |    1|  ap_memory |     OUT_3    |     array    |
|OUT_3_q0              |  in |   32|  ap_memory |     OUT_3    |     array    |
|OUT_3_address1        | out |   10|  ap_memory |     OUT_3    |     array    |
|OUT_3_ce1             | out |    1|  ap_memory |     OUT_3    |     array    |
|OUT_3_q1              |  in |   32|  ap_memory |     OUT_3    |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

