# Unit 6: CMOS Layout

## ğŸ“‹ Unit Overview

This unit covers the **physical design** of CMOS circuitsâ€”translating transistor-level schematics into manufacturable layouts. We study design rules, stick diagrams, standard cell layout, and optimization techniques that determine area, performance, and yield.

---

## ğŸ¯ Unit Objectives

After completing this unit, you will be able to:
- Interpret and apply CMOS design rules
- Create stick diagrams and layouts for basic gates
- Design standard cells with consistent height
- Understand lambda-based and micron-based design rules
- Optimize layouts for area, speed, and manufacturability

---

## ğŸ“ Layout Fundamentals

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    FROM SCHEMATIC TO SILICON                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Design Flow:                                                      â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
â”‚   â”‚  Schematic  â”‚     â”‚    Stick    â”‚     â”‚   Layout    â”‚          â”‚
â”‚   â”‚             â”‚â”€â”€â”€â”€â–ºâ”‚   Diagram   â”‚â”€â”€â”€â”€â–ºâ”‚             â”‚          â”‚
â”‚   â”‚  (Logic)    â”‚     â”‚  (Topology) â”‚     â”‚  (Geometry) â”‚          â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
â”‚         â”‚                                        â”‚                  â”‚
â”‚         â”‚                                        â–¼                  â”‚
â”‚         â”‚                                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
â”‚         â”‚                                  â”‚    DRC      â”‚          â”‚
â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚    LVS      â”‚          â”‚
â”‚                                            â”‚  Extraction â”‚          â”‚
â”‚                                            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
â”‚                                                                      â”‚
â”‚   Key Concepts:                                                     â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚ Concept        â”‚ Description                                 â”‚ â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
â”‚   â”‚ Mask layers    â”‚ Physical layers (poly, metal, diffusion)   â”‚ â”‚
â”‚   â”‚ Design rules   â”‚ Minimum dimensions and spacings            â”‚ â”‚
â”‚   â”‚ DRC           â”‚ Design Rule Check (geometry verification)   â”‚ â”‚
â”‚   â”‚ LVS           â”‚ Layout vs Schematic (connectivity check)    â”‚ â”‚
â”‚   â”‚ Extraction    â”‚ Extract parasitics from layout             â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                      â”‚
â”‚   Mask Layers for CMOS:                                            â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Layer          â”‚ Purpose                                    â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ N-well         â”‚ Creates region for PMOS transistors       â”‚  â”‚
â”‚   â”‚ Active (Diff)  â”‚ Defines transistor source/drain regions   â”‚  â”‚
â”‚   â”‚ Polysilicon    â”‚ Transistor gates and local interconnect   â”‚  â”‚
â”‚   â”‚ N+ implant     â”‚ Dopes active region for NMOS              â”‚  â”‚
â”‚   â”‚ P+ implant     â”‚ Dopes active region for PMOS              â”‚  â”‚
â”‚   â”‚ Contact        â”‚ Connects diffusion/poly to Metal1         â”‚  â”‚
â”‚   â”‚ Metal1         â”‚ First metal interconnect layer            â”‚  â”‚
â”‚   â”‚ Via1           â”‚ Connects Metal1 to Metal2                 â”‚  â”‚
â”‚   â”‚ Metal2+        â”‚ Higher metal layers                       â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”§ Cross-Section View

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CMOS CROSS-SECTION                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                    PMOS Region          NMOS Region                 â”‚
â”‚                    (in N-well)          (in P-substrate)            â”‚
â”‚                                                                      â”‚
â”‚         Metal2    â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•              â”‚
â”‚                         â”‚ Via1                                      â”‚
â”‚         Metal1    â•â•â•â•â•â•â•ªâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•               â”‚
â”‚                    â”‚Contactâ”‚                â”‚Contactâ”‚               â”‚
â”‚                    â”‚     â”‚ â”‚                â”‚     â”‚ â”‚               â”‚
â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”´â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚     â”‚                      â”‚                                â”‚       â”‚
â”‚     â”‚   P+      â”‚Gateâ”‚  P+ â”‚    N+      â”‚Gateâ”‚   N+        â”‚       â”‚
â”‚     â”‚ (Source)  â”‚Polyâ”‚(Drain)  (Source) â”‚Polyâ”‚ (Drain)     â”‚       â”‚
â”‚     â”‚           â”‚    â”‚     â”‚            â”‚    â”‚             â”‚       â”‚
â”‚     â”‚     â•”â•â•â•â•â•â•§â•â•â•â•â•§â•â•â•â•â•â•£      â•”â•â•â•â•â•â•§â•â•â•â•â•§â•â•â•â•â•â•—       â”‚       â”‚
â”‚     â”‚     â•‘    N-Well      â•‘      â•‘   P-substrate  â•‘       â”‚       â”‚
â”‚     â”‚     â•‘                â•‘      â•‘                â•‘       â”‚       â”‚
â”‚     â”‚     â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•      â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•       â”‚       â”‚
â”‚     â”‚                                                       â”‚       â”‚
â”‚     â”‚                    P-substrate                        â”‚       â”‚
â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚                                                                      â”‚
â”‚   Key observations:                                                 â”‚
â”‚   â€¢ PMOS in N-well, NMOS in P-substrate                            â”‚
â”‚   â€¢ Polysilicon crosses active to form transistor                  â”‚
â”‚   â€¢ Contacts connect active/poly to metal                          â”‚
â”‚   â€¢ Multiple metal layers for routing                              â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“š Chapters in This Unit

| Chapter | Topic | Description |
|---------|-------|-------------|
| 6.1 | [Design Rules](01-design-rules.md) | Minimum widths, spacings, lambda rules |
| 6.2 | [Stick Diagrams](02-stick-diagrams.md) | Simplified layout representation |
| 6.3 | [Inverter Layout](03-inverter-layout.md) | Complete inverter physical design |
| 6.4 | [Standard Cell Design](04-standard-cell-design.md) | Fixed-height cells, power rails |
| 6.5 | [Layout Optimization](05-layout-optimization.md) | Area, speed, and DFM techniques |

---

## ğŸ”‘ Key Concepts Preview

| Concept | Description |
|---------|-------------|
| Lambda (Î») | Half of minimum feature size, scalable unit |
| Minimum width | Smallest allowed dimension for a layer |
| Minimum spacing | Smallest allowed gap between features |
| Overlap | Required extension of one layer over another |
| Standard cell | Fixed-height layout block for automated P&R |

---

## ğŸ”— Navigation

| Previous Unit | Course Home | Next Unit |
|--------------|-------------|-----------|
| â† [Unit 5: Sequential CMOS Circuits](../05-Sequential-CMOS-Circuits/README.md) | [VLSI Design Notes](../README.md) | [Unit 7: Timing Analysis â†’](../07-Timing-Analysis/README.md) |
