
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={40,rS,rT,offset}                      Premise(F2)
	S3= ICache[addr]={40,rS,rT,offset}                          Premise(F3)
	S4= GPR[rS]=base                                            Premise(F4)
	S5= GPR[rT]=a                                               Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= CP0.ASID=>IMMU.PID                                      Premise(F6)
	S9= IMMU.PID=pid                                            Path(S6,S8)
	S10= PC.Out=>IMMU.IEA                                       Premise(F7)
	S11= IMMU.IEA=addr                                          Path(S7,S10)
	S12= IMMU.Addr={pid,addr}                                   IMMU-Search(S9,S11)
	S13= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S9,S11)
	S14= IMMU.Addr=>IAddrReg.In                                 Premise(F8)
	S15= IAddrReg.In={pid,addr}                                 Path(S12,S14)
	S16= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S17= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S13,S16)
	S18= PC.Out=>ICache.IEA                                     Premise(F10)
	S19= ICache.IEA=addr                                        Path(S7,S18)
	S20= ICache.Hit=ICacheHit(addr)                             ICache-Search(S19)
	S21= ICache.Out={40,rS,rT,offset}                           ICache-Search(S19,S3)
	S22= ICache.Out=>IR_IMMU.In                                 Premise(F11)
	S23= IR_IMMU.In={40,rS,rT,offset}                           Path(S21,S22)
	S24= ICache.Out=>ICacheReg.In                               Premise(F12)
	S25= ICacheReg.In={40,rS,rT,offset}                         Path(S21,S24)
	S26= ICache.Hit=>CU_IF.ICacheHit                            Premise(F13)
	S27= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S20,S26)
	S28= ICache.Out=>IR_ID.In                                   Premise(F14)
	S29= IR_ID.In={40,rS,rT,offset}                             Path(S21,S28)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S32= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F17)
	S33= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F18)
	S34= ICache.Hit=>FU.ICacheHit                               Premise(F19)
	S35= FU.ICacheHit=ICacheHit(addr)                           Path(S20,S34)
	S36= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S37= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S38= CtrlASIDIn=0                                           Premise(F22)
	S39= CtrlCP0=0                                              Premise(F23)
	S40= CP0[ASID]=pid                                          CP0-Hold(S0,S39)
	S41= CtrlEPCIn=0                                            Premise(F24)
	S42= CtrlExCodeIn=0                                         Premise(F25)
	S43= CtrlIMMU=0                                             Premise(F26)
	S44= CtrlPC=0                                               Premise(F27)
	S45= CtrlPCInc=1                                            Premise(F28)
	S46= PC[Out]=addr+4                                         PC-Inc(S1,S44,S45)
	S47= PC[CIA]=addr                                           PC-Inc(S1,S44,S45)
	S48= CtrlIAddrReg=0                                         Premise(F29)
	S49= CtrlICache=0                                           Premise(F30)
	S50= ICache[addr]={40,rS,rT,offset}                         ICache-Hold(S3,S49)
	S51= CtrlIR_IMMU=0                                          Premise(F31)
	S52= CtrlICacheReg=0                                        Premise(F32)
	S53= CtrlIR_ID=1                                            Premise(F33)
	S54= [IR_ID]={40,rS,rT,offset}                              IR_ID-Write(S29,S53)
	S55= CtrlIMem=0                                             Premise(F34)
	S56= IMem[{pid,addr}]={40,rS,rT,offset}                     IMem-Hold(S2,S55)
	S57= CtrlIRMux=0                                            Premise(F35)
	S58= CtrlGPR=0                                              Premise(F36)
	S59= GPR[rS]=base                                           GPR-Hold(S4,S58)
	S60= GPR[rT]=a                                              GPR-Hold(S5,S58)
	S61= CtrlA_EX=0                                             Premise(F37)
	S62= CtrlB_EX=0                                             Premise(F38)
	S63= CtrlIR_EX=0                                            Premise(F39)
	S64= CtrlALUOut_MEM=0                                       Premise(F40)
	S65= CtrlDR_MEM=0                                           Premise(F41)
	S66= CtrlIR_MEM=0                                           Premise(F42)
	S67= CtrlDMMU=0                                             Premise(F43)
	S68= CtrlDAddrReg_DMMU1=0                                   Premise(F44)
	S69= CtrlDCache=0                                           Premise(F45)
	S70= DCache.RLineEA=DCacheRLineEA()                         DCache-WriteBack()
	S71= DCache.RLineData=DCacheRLineData()                     DCache-WriteBack()
	S72= DCache.RLineDirty=DCacheRLineDirty()                   DCache-WriteBack()
	S73= CtrlIR_DMMU1=0                                         Premise(F46)
	S74= CtrlIR_WB=0                                            Premise(F47)
	S75= CtrlA_MEM=0                                            Premise(F48)
	S76= CtrlA_WB=0                                             Premise(F49)
	S77= CtrlB_MEM=0                                            Premise(F50)
	S78= CtrlB_WB=0                                             Premise(F51)
	S79= CtrlALUOut_DMMU1=0                                     Premise(F52)
	S80= CtrlALUOut_WB=0                                        Premise(F53)
	S81= CtrlDR_DMMU1=0                                         Premise(F54)
	S82= CtrlDR_WB=0                                            Premise(F55)
	S83= CtrlDAddrReg_MEM=0                                     Premise(F56)
	S84= CtrlDAddrReg_WB=0                                      Premise(F57)
	S85= CtrlIR_DMMU2=0                                         Premise(F58)
	S86= CtrlALUOut_DMMU2=0                                     Premise(F59)
	S87= CtrlDR_DMMU2=0                                         Premise(F60)
	S88= CtrlDAddrReg_DMMU2=0                                   Premise(F61)
	S89= CtrlDMem=0                                             Premise(F62)
	S90= CtrlDMem8Word=0                                        Premise(F63)

ID	S91= CP0.ASID=pid                                           CP0-Read-ASID(S40)
	S92= PC.Out=addr+4                                          PC-Out(S46)
	S93= PC.CIA=addr                                            PC-Out(S47)
	S94= PC.CIA31_28=addr[31:28]                                PC-Out(S47)
	S95= IR_ID.Out={40,rS,rT,offset}                            IR-Out(S54)
	S96= IR_ID.Out31_26=40                                      IR-Out(S54)
	S97= IR_ID.Out25_21=rS                                      IR-Out(S54)
	S98= IR_ID.Out20_16=rT                                      IR-Out(S54)
	S99= IR_ID.Out15_0=offset                                   IR-Out(S54)
	S100= IR_ID.Out=>FU.IR_ID                                   Premise(F106)
	S101= FU.IR_ID={40,rS,rT,offset}                            Path(S95,S100)
	S102= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F107)
	S103= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F108)
	S104= IR_ID.Out31_26=>CU_ID.Op                              Premise(F109)
	S105= CU_ID.Op=40                                           Path(S96,S104)
	S106= CU_ID.Func=alu_add                                    CU_ID(S105)
	S107= CU_ID.MemDataSelFunc=mds_lhz                          CU_ID(S105)
	S108= IR_ID.Out25_21=>GPR.RReg1                             Premise(F110)
	S109= GPR.RReg1=rS                                          Path(S97,S108)
	S110= GPR.Rdata1=base                                       GPR-Read(S109,S59)
	S111= IR_ID.Out15_0=>IMMEXT.In                              Premise(F111)
	S112= IMMEXT.In=offset                                      Path(S99,S111)
	S113= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S112)
	S114= GPR.Rdata1=>FU.InID1                                  Premise(F112)
	S115= FU.InID1=base                                         Path(S110,S114)
	S116= FU.OutID1=FU(base)                                    FU-Forward(S115)
	S117= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F113)
	S118= FU.InID1_RReg=rS                                      Path(S97,S117)
	S119= FU.OutID1=>A_EX.In                                    Premise(F114)
	S120= A_EX.In=FU(base)                                      Path(S116,S119)
	S121= IMMEXT.Out=>B_EX.In                                   Premise(F115)
	S122= B_EX.In={16{offset[15]},offset}                       Path(S113,S121)
	S123= IR_ID.Out=>IR_EX.In                                   Premise(F116)
	S124= IR_EX.In={40,rS,rT,offset}                            Path(S95,S123)
	S125= FU.Halt_ID=>CU_ID.Halt                                Premise(F117)
	S126= FU.Bub_ID=>CU_ID.Bub                                  Premise(F118)
	S127= FU.InID2_RReg=5'b00000                                Premise(F119)
	S128= CtrlASIDIn=0                                          Premise(F120)
	S129= CtrlCP0=0                                             Premise(F121)
	S130= CP0[ASID]=pid                                         CP0-Hold(S40,S129)
	S131= CtrlEPCIn=0                                           Premise(F122)
	S132= CtrlExCodeIn=0                                        Premise(F123)
	S133= CtrlIMMU=0                                            Premise(F124)
	S134= CtrlPC=0                                              Premise(F125)
	S135= CtrlPCInc=0                                           Premise(F126)
	S136= PC[CIA]=addr                                          PC-Hold(S47,S135)
	S137= PC[Out]=addr+4                                        PC-Hold(S46,S134,S135)
	S138= CtrlIAddrReg=0                                        Premise(F127)
	S139= CtrlICache=0                                          Premise(F128)
	S140= ICache[addr]={40,rS,rT,offset}                        ICache-Hold(S50,S139)
	S141= CtrlIR_IMMU=0                                         Premise(F129)
	S142= CtrlICacheReg=0                                       Premise(F130)
	S143= CtrlIR_ID=0                                           Premise(F131)
	S144= [IR_ID]={40,rS,rT,offset}                             IR_ID-Hold(S54,S143)
	S145= CtrlIMem=0                                            Premise(F132)
	S146= IMem[{pid,addr}]={40,rS,rT,offset}                    IMem-Hold(S56,S145)
	S147= CtrlIRMux=0                                           Premise(F133)
	S148= CtrlGPR=0                                             Premise(F134)
	S149= GPR[rS]=base                                          GPR-Hold(S59,S148)
	S150= GPR[rT]=a                                             GPR-Hold(S60,S148)
	S151= CtrlA_EX=1                                            Premise(F135)
	S152= [A_EX]=FU(base)                                       A_EX-Write(S120,S151)
	S153= CtrlB_EX=1                                            Premise(F136)
	S154= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S122,S153)
	S155= CtrlIR_EX=1                                           Premise(F137)
	S156= [IR_EX]={40,rS,rT,offset}                             IR_EX-Write(S124,S155)
	S157= CtrlALUOut_MEM=0                                      Premise(F138)
	S158= CtrlDR_MEM=0                                          Premise(F139)
	S159= CtrlIR_MEM=0                                          Premise(F140)
	S160= CtrlDMMU=0                                            Premise(F141)
	S161= CtrlDAddrReg_DMMU1=0                                  Premise(F142)
	S162= CtrlDCache=0                                          Premise(F143)
	S163= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S164= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S165= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S166= CtrlIR_DMMU1=0                                        Premise(F144)
	S167= CtrlIR_WB=0                                           Premise(F145)
	S168= CtrlA_MEM=0                                           Premise(F146)
	S169= CtrlA_WB=0                                            Premise(F147)
	S170= CtrlB_MEM=0                                           Premise(F148)
	S171= CtrlB_WB=0                                            Premise(F149)
	S172= CtrlALUOut_DMMU1=0                                    Premise(F150)
	S173= CtrlALUOut_WB=0                                       Premise(F151)
	S174= CtrlDR_DMMU1=0                                        Premise(F152)
	S175= CtrlDR_WB=0                                           Premise(F153)
	S176= CtrlDAddrReg_MEM=0                                    Premise(F154)
	S177= CtrlDAddrReg_WB=0                                     Premise(F155)
	S178= CtrlIR_DMMU2=0                                        Premise(F156)
	S179= CtrlALUOut_DMMU2=0                                    Premise(F157)
	S180= CtrlDR_DMMU2=0                                        Premise(F158)
	S181= CtrlDAddrReg_DMMU2=0                                  Premise(F159)
	S182= CtrlDMem=0                                            Premise(F160)
	S183= CtrlDMem8Word=0                                       Premise(F161)

EX	S184= CP0.ASID=pid                                          CP0-Read-ASID(S130)
	S185= PC.CIA=addr                                           PC-Out(S136)
	S186= PC.CIA31_28=addr[31:28]                               PC-Out(S136)
	S187= PC.Out=addr+4                                         PC-Out(S137)
	S188= IR_ID.Out={40,rS,rT,offset}                           IR-Out(S144)
	S189= IR_ID.Out31_26=40                                     IR-Out(S144)
	S190= IR_ID.Out25_21=rS                                     IR-Out(S144)
	S191= IR_ID.Out20_16=rT                                     IR-Out(S144)
	S192= IR_ID.Out15_0=offset                                  IR-Out(S144)
	S193= A_EX.Out=FU(base)                                     A_EX-Out(S152)
	S194= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S152)
	S195= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S152)
	S196= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S154)
	S197= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S154)
	S198= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S154)
	S199= IR_EX.Out={40,rS,rT,offset}                           IR_EX-Out(S156)
	S200= IR_EX.Out31_26=40                                     IR_EX-Out(S156)
	S201= IR_EX.Out25_21=rS                                     IR_EX-Out(S156)
	S202= IR_EX.Out20_16=rT                                     IR_EX-Out(S156)
	S203= IR_EX.Out15_0=offset                                  IR_EX-Out(S156)
	S204= IR_EX.Out=>FU.IR_EX                                   Premise(F162)
	S205= FU.IR_EX={40,rS,rT,offset}                            Path(S199,S204)
	S206= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F163)
	S207= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F164)
	S208= IR_EX.Out31_26=>CU_EX.Op                              Premise(F165)
	S209= CU_EX.Op=40                                           Path(S200,S208)
	S210= CU_EX.Func=alu_add                                    CU_EX(S209)
	S211= CU_EX.MemDataSelFunc=mds_lhz                          CU_EX(S209)
	S212= A_EX.Out=>ALU.A                                       Premise(F166)
	S213= ALU.A=FU(base)                                        Path(S193,S212)
	S214= B_EX.Out=>ALU.B                                       Premise(F167)
	S215= ALU.B={16{offset[15]},offset}                         Path(S196,S214)
	S216= ALU.Func=6'b010010                                    Premise(F168)
	S217= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S213,S215)
	S218= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S213,S215)
	S219= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S213,S215)
	S220= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S213,S215)
	S221= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S213,S215)
	S222= ALU.Out=>ALUOut_MEM.In                                Premise(F169)
	S223= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S217,S222)
	S224= IR_EX.Out20_16=>GPR.RReg2                             Premise(F170)
	S225= GPR.RReg2=rT                                          Path(S202,S224)
	S226= GPR.Rdata2=a                                          GPR-Read(S225,S150)
	S227= GPR.Rdata2=>MemDataSelS.In                            Premise(F171)
	S228= MemDataSelS.In=a                                      Path(S226,S227)
	S229= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F172)
	S230= MemDataSelS.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S218,S229)
	S231= MemDataSelS.Func=6'b010000                            Premise(F173)
	S232= MemDataSelS.Out={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}MemDataSelS(S228,S230)
	S233= MemDataSelS.Out=>DR_MEM.In                            Premise(F174)
	S234= DR_MEM.In={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}Path(S232,S233)
	S235= IR_EX.Out=>IR_MEM.In                                  Premise(F175)
	S236= IR_MEM.In={40,rS,rT,offset}                           Path(S199,S235)
	S237= FU.InEX_WReg=5'b00000                                 Premise(F176)
	S238= CtrlASIDIn=0                                          Premise(F177)
	S239= CtrlCP0=0                                             Premise(F178)
	S240= CP0[ASID]=pid                                         CP0-Hold(S130,S239)
	S241= CtrlEPCIn=0                                           Premise(F179)
	S242= CtrlExCodeIn=0                                        Premise(F180)
	S243= CtrlIMMU=0                                            Premise(F181)
	S244= CtrlPC=0                                              Premise(F182)
	S245= CtrlPCInc=0                                           Premise(F183)
	S246= PC[CIA]=addr                                          PC-Hold(S136,S245)
	S247= PC[Out]=addr+4                                        PC-Hold(S137,S244,S245)
	S248= CtrlIAddrReg=0                                        Premise(F184)
	S249= CtrlICache=0                                          Premise(F185)
	S250= ICache[addr]={40,rS,rT,offset}                        ICache-Hold(S140,S249)
	S251= CtrlIR_IMMU=0                                         Premise(F186)
	S252= CtrlICacheReg=0                                       Premise(F187)
	S253= CtrlIR_ID=0                                           Premise(F188)
	S254= [IR_ID]={40,rS,rT,offset}                             IR_ID-Hold(S144,S253)
	S255= CtrlIMem=0                                            Premise(F189)
	S256= IMem[{pid,addr}]={40,rS,rT,offset}                    IMem-Hold(S146,S255)
	S257= CtrlIRMux=0                                           Premise(F190)
	S258= CtrlGPR=0                                             Premise(F191)
	S259= GPR[rS]=base                                          GPR-Hold(S149,S258)
	S260= GPR[rT]=a                                             GPR-Hold(S150,S258)
	S261= CtrlA_EX=0                                            Premise(F192)
	S262= [A_EX]=FU(base)                                       A_EX-Hold(S152,S261)
	S263= CtrlB_EX=0                                            Premise(F193)
	S264= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S154,S263)
	S265= CtrlIR_EX=0                                           Premise(F194)
	S266= [IR_EX]={40,rS,rT,offset}                             IR_EX-Hold(S156,S265)
	S267= CtrlALUOut_MEM=1                                      Premise(F195)
	S268= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S223,S267)
	S269= CtrlDR_MEM=1                                          Premise(F196)
	S270= [DR_MEM]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_MEM-Write(S234,S269)
	S271= CtrlIR_MEM=1                                          Premise(F197)
	S272= [IR_MEM]={40,rS,rT,offset}                            IR_MEM-Write(S236,S271)
	S273= CtrlDMMU=0                                            Premise(F198)
	S274= CtrlDAddrReg_DMMU1=0                                  Premise(F199)
	S275= CtrlDCache=0                                          Premise(F200)
	S276= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S277= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S278= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S279= CtrlIR_DMMU1=0                                        Premise(F201)
	S280= CtrlIR_WB=0                                           Premise(F202)
	S281= CtrlA_MEM=0                                           Premise(F203)
	S282= CtrlA_WB=0                                            Premise(F204)
	S283= CtrlB_MEM=0                                           Premise(F205)
	S284= CtrlB_WB=0                                            Premise(F206)
	S285= CtrlALUOut_DMMU1=0                                    Premise(F207)
	S286= CtrlALUOut_WB=0                                       Premise(F208)
	S287= CtrlDR_DMMU1=0                                        Premise(F209)
	S288= CtrlDR_WB=0                                           Premise(F210)
	S289= CtrlDAddrReg_MEM=0                                    Premise(F211)
	S290= CtrlDAddrReg_WB=0                                     Premise(F212)
	S291= CtrlIR_DMMU2=0                                        Premise(F213)
	S292= CtrlALUOut_DMMU2=0                                    Premise(F214)
	S293= CtrlDR_DMMU2=0                                        Premise(F215)
	S294= CtrlDAddrReg_DMMU2=0                                  Premise(F216)
	S295= CtrlDMem=0                                            Premise(F217)
	S296= CtrlDMem8Word=0                                       Premise(F218)

MEM	S297= CP0.ASID=pid                                          CP0-Read-ASID(S240)
	S298= PC.CIA=addr                                           PC-Out(S246)
	S299= PC.CIA31_28=addr[31:28]                               PC-Out(S246)
	S300= PC.Out=addr+4                                         PC-Out(S247)
	S301= IR_ID.Out={40,rS,rT,offset}                           IR-Out(S254)
	S302= IR_ID.Out31_26=40                                     IR-Out(S254)
	S303= IR_ID.Out25_21=rS                                     IR-Out(S254)
	S304= IR_ID.Out20_16=rT                                     IR-Out(S254)
	S305= IR_ID.Out15_0=offset                                  IR-Out(S254)
	S306= A_EX.Out=FU(base)                                     A_EX-Out(S262)
	S307= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S262)
	S308= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S262)
	S309= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S264)
	S310= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S264)
	S311= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S264)
	S312= IR_EX.Out={40,rS,rT,offset}                           IR_EX-Out(S266)
	S313= IR_EX.Out31_26=40                                     IR_EX-Out(S266)
	S314= IR_EX.Out25_21=rS                                     IR_EX-Out(S266)
	S315= IR_EX.Out20_16=rT                                     IR_EX-Out(S266)
	S316= IR_EX.Out15_0=offset                                  IR_EX-Out(S266)
	S317= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S268)
	S318= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S268)
	S319= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S268)
	S320= DR_MEM.Out={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_MEM-Out(S270)
	S321= DR_MEM.Out1_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[1:0]DR_MEM-Out(S270)
	S322= DR_MEM.Out4_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[4:0]DR_MEM-Out(S270)
	S323= IR_MEM.Out={40,rS,rT,offset}                          IR_MEM-Out(S272)
	S324= IR_MEM.Out31_26=40                                    IR_MEM-Out(S272)
	S325= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S272)
	S326= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S272)
	S327= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S272)
	S328= IR_MEM.Out=>FU.IR_MEM                                 Premise(F219)
	S329= FU.IR_MEM={40,rS,rT,offset}                           Path(S323,S328)
	S330= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F220)
	S331= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F221)
	S332= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F222)
	S333= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F223)
	S334= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F224)
	S335= CU_MEM.Op=40                                          Path(S324,S334)
	S336= CU_MEM.Func=alu_add                                   CU_MEM(S335)
	S337= CU_MEM.MemDataSelFunc=mds_lhz                         CU_MEM(S335)
	S338= CP0.ASID=>DMMU.PID                                    Premise(F225)
	S339= DMMU.PID=pid                                          Path(S297,S338)
	S340= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F226)
	S341= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S317,S340)
	S342= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S339,S341)
	S343= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S339,S341)
	S344= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F227)
	S345= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S342,S344)
	S346= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F228)
	S347= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S343,S346)
	S348= ALUOut_MEM.Out=>DCache.IEA                            Premise(F229)
	S349= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S317,S348)
	S350= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S349)
	S351= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S352= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S353= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S354= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F230)
	S355= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S350,S354)
	S356= DR_MEM.Out=>DCache.In                                 Premise(F231)
	S357= DCache.In={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}Path(S320,S356)
	S358= IR_MEM.Out=>IR_DMMU1.In                               Premise(F232)
	S359= IR_DMMU1.In={40,rS,rT,offset}                         Path(S323,S358)
	S360= IR_MEM.Out=>IR_WB.In                                  Premise(F233)
	S361= IR_WB.In={40,rS,rT,offset}                            Path(S323,S360)
	S362= A_MEM.Out=>A_WB.In                                    Premise(F234)
	S363= B_MEM.Out=>B_WB.In                                    Premise(F235)
	S364= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F236)
	S365= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S317,S364)
	S366= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F237)
	S367= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S317,S366)
	S368= DR_MEM.Out=>DR_DMMU1.In                               Premise(F238)
	S369= DR_DMMU1.In={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}Path(S320,S368)
	S370= DCache.Out=>DR_WB.In                                  Premise(F239)
	S371= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F240)
	S372= DCache.Out=>DR_DMMU1.In                               Premise(F241)
	S373= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F242)
	S374= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F243)
	S375= DCache.Hit=>FU.DCacheHit                              Premise(F244)
	S376= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S350,S375)
	S377= FU.InMEM_WReg=5'b00000                                Premise(F245)
	S378= CtrlASIDIn=0                                          Premise(F246)
	S379= CtrlCP0=0                                             Premise(F247)
	S380= CP0[ASID]=pid                                         CP0-Hold(S240,S379)
	S381= CtrlEPCIn=0                                           Premise(F248)
	S382= CtrlExCodeIn=0                                        Premise(F249)
	S383= CtrlIMMU=0                                            Premise(F250)
	S384= CtrlPC=0                                              Premise(F251)
	S385= CtrlPCInc=0                                           Premise(F252)
	S386= PC[CIA]=addr                                          PC-Hold(S246,S385)
	S387= PC[Out]=addr+4                                        PC-Hold(S247,S384,S385)
	S388= CtrlIAddrReg=0                                        Premise(F253)
	S389= CtrlICache=0                                          Premise(F254)
	S390= ICache[addr]={40,rS,rT,offset}                        ICache-Hold(S250,S389)
	S391= CtrlIR_IMMU=0                                         Premise(F255)
	S392= CtrlICacheReg=0                                       Premise(F256)
	S393= CtrlIR_ID=0                                           Premise(F257)
	S394= [IR_ID]={40,rS,rT,offset}                             IR_ID-Hold(S254,S393)
	S395= CtrlIMem=0                                            Premise(F258)
	S396= IMem[{pid,addr}]={40,rS,rT,offset}                    IMem-Hold(S256,S395)
	S397= CtrlIRMux=0                                           Premise(F259)
	S398= CtrlGPR=0                                             Premise(F260)
	S399= GPR[rS]=base                                          GPR-Hold(S259,S398)
	S400= GPR[rT]=a                                             GPR-Hold(S260,S398)
	S401= CtrlA_EX=0                                            Premise(F261)
	S402= [A_EX]=FU(base)                                       A_EX-Hold(S262,S401)
	S403= CtrlB_EX=0                                            Premise(F262)
	S404= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S264,S403)
	S405= CtrlIR_EX=0                                           Premise(F263)
	S406= [IR_EX]={40,rS,rT,offset}                             IR_EX-Hold(S266,S405)
	S407= CtrlALUOut_MEM=0                                      Premise(F264)
	S408= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S268,S407)
	S409= CtrlDR_MEM=0                                          Premise(F265)
	S410= [DR_MEM]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_MEM-Hold(S270,S409)
	S411= CtrlIR_MEM=0                                          Premise(F266)
	S412= [IR_MEM]={40,rS,rT,offset}                            IR_MEM-Hold(S272,S411)
	S413= CtrlDMMU=0                                            Premise(F267)
	S414= CtrlDAddrReg_DMMU1=1                                  Premise(F268)
	S415= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Write(S345,S414)
	S416= CtrlDCache=1                                          Premise(F269)
	S417= DCache[FU(base)+{16{offset[15]},offset}]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DCache-Write(S349,S357,S416)
	S418= CtrlIR_DMMU1=1                                        Premise(F270)
	S419= [IR_DMMU1]={40,rS,rT,offset}                          IR_DMMU1-Write(S359,S418)
	S420= CtrlIR_WB=1                                           Premise(F271)
	S421= [IR_WB]={40,rS,rT,offset}                             IR_WB-Write(S361,S420)
	S422= CtrlA_MEM=0                                           Premise(F272)
	S423= CtrlA_WB=1                                            Premise(F273)
	S424= CtrlB_MEM=0                                           Premise(F274)
	S425= CtrlB_WB=1                                            Premise(F275)
	S426= CtrlALUOut_DMMU1=1                                    Premise(F276)
	S427= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S365,S426)
	S428= CtrlALUOut_WB=1                                       Premise(F277)
	S429= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S367,S428)
	S430= CtrlDR_DMMU1=1                                        Premise(F278)
	S431= [DR_DMMU1]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_DMMU1-Write(S369,S430)
	S432= CtrlDR_WB=1                                           Premise(F279)
	S433= CtrlDAddrReg_MEM=0                                    Premise(F280)
	S434= CtrlDAddrReg_WB=1                                     Premise(F281)
	S435= CtrlIR_DMMU2=0                                        Premise(F282)
	S436= CtrlALUOut_DMMU2=0                                    Premise(F283)
	S437= CtrlDR_DMMU2=0                                        Premise(F284)
	S438= CtrlDAddrReg_DMMU2=0                                  Premise(F285)
	S439= CtrlDMem=0                                            Premise(F286)
	S440= CtrlDMem8Word=0                                       Premise(F287)

MEM(DMMU1)	S441= CP0.ASID=pid                                          CP0-Read-ASID(S380)
	S442= PC.CIA=addr                                           PC-Out(S386)
	S443= PC.CIA31_28=addr[31:28]                               PC-Out(S386)
	S444= PC.Out=addr+4                                         PC-Out(S387)
	S445= IR_ID.Out={40,rS,rT,offset}                           IR-Out(S394)
	S446= IR_ID.Out31_26=40                                     IR-Out(S394)
	S447= IR_ID.Out25_21=rS                                     IR-Out(S394)
	S448= IR_ID.Out20_16=rT                                     IR-Out(S394)
	S449= IR_ID.Out15_0=offset                                  IR-Out(S394)
	S450= A_EX.Out=FU(base)                                     A_EX-Out(S402)
	S451= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S402)
	S452= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S402)
	S453= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S404)
	S454= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S404)
	S455= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S404)
	S456= IR_EX.Out={40,rS,rT,offset}                           IR_EX-Out(S406)
	S457= IR_EX.Out31_26=40                                     IR_EX-Out(S406)
	S458= IR_EX.Out25_21=rS                                     IR_EX-Out(S406)
	S459= IR_EX.Out20_16=rT                                     IR_EX-Out(S406)
	S460= IR_EX.Out15_0=offset                                  IR_EX-Out(S406)
	S461= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S408)
	S462= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S408)
	S463= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S408)
	S464= DR_MEM.Out={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_MEM-Out(S410)
	S465= DR_MEM.Out1_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[1:0]DR_MEM-Out(S410)
	S466= DR_MEM.Out4_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[4:0]DR_MEM-Out(S410)
	S467= IR_MEM.Out={40,rS,rT,offset}                          IR_MEM-Out(S412)
	S468= IR_MEM.Out31_26=40                                    IR_MEM-Out(S412)
	S469= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S412)
	S470= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S412)
	S471= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S412)
	S472= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S415)
	S473= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S415)
	S474= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S415)
	S475= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S476= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S477= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S478= IR_DMMU1.Out={40,rS,rT,offset}                        IR_DMMU1-Out(S419)
	S479= IR_DMMU1.Out31_26=40                                  IR_DMMU1-Out(S419)
	S480= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S419)
	S481= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S419)
	S482= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S419)
	S483= IR_WB.Out={40,rS,rT,offset}                           IR-Out(S421)
	S484= IR_WB.Out31_26=40                                     IR-Out(S421)
	S485= IR_WB.Out25_21=rS                                     IR-Out(S421)
	S486= IR_WB.Out20_16=rT                                     IR-Out(S421)
	S487= IR_WB.Out15_0=offset                                  IR-Out(S421)
	S488= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S427)
	S489= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S427)
	S490= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S427)
	S491= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S429)
	S492= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S429)
	S493= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S429)
	S494= DR_DMMU1.Out={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_DMMU1-Out(S431)
	S495= DR_DMMU1.Out1_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[1:0]DR_DMMU1-Out(S431)
	S496= DR_DMMU1.Out4_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[4:0]DR_DMMU1-Out(S431)
	S497= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F288)
	S498= FU.IR_DMMU1={40,rS,rT,offset}                         Path(S478,S497)
	S499= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F289)
	S500= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F290)
	S501= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F291)
	S502= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F292)
	S503= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F293)
	S504= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F294)
	S505= CU_DMMU1.Op=40                                        Path(S479,S504)
	S506= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S505)
	S507= CU_DMMU1.MemDataSelFunc=mds_lhz                       CU_DMMU1(S505)
	S508= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F295)
	S509= IR_DMMU2.In={40,rS,rT,offset}                         Path(S478,S508)
	S510= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F296)
	S511= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}      Path(S488,S510)
	S512= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F297)
	S513= DR_DMMU2.In={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}Path(S494,S512)
	S514= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F298)
	S515= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S472,S514)
	S516= FU.InDMMU1_WReg=5'b00000                              Premise(F299)
	S517= CtrlASIDIn=0                                          Premise(F300)
	S518= CtrlCP0=0                                             Premise(F301)
	S519= CP0[ASID]=pid                                         CP0-Hold(S380,S518)
	S520= CtrlEPCIn=0                                           Premise(F302)
	S521= CtrlExCodeIn=0                                        Premise(F303)
	S522= CtrlIMMU=0                                            Premise(F304)
	S523= CtrlPC=0                                              Premise(F305)
	S524= CtrlPCInc=0                                           Premise(F306)
	S525= PC[CIA]=addr                                          PC-Hold(S386,S524)
	S526= PC[Out]=addr+4                                        PC-Hold(S387,S523,S524)
	S527= CtrlIAddrReg=0                                        Premise(F307)
	S528= CtrlICache=0                                          Premise(F308)
	S529= ICache[addr]={40,rS,rT,offset}                        ICache-Hold(S390,S528)
	S530= CtrlIR_IMMU=0                                         Premise(F309)
	S531= CtrlICacheReg=0                                       Premise(F310)
	S532= CtrlIR_ID=0                                           Premise(F311)
	S533= [IR_ID]={40,rS,rT,offset}                             IR_ID-Hold(S394,S532)
	S534= CtrlIMem=0                                            Premise(F312)
	S535= IMem[{pid,addr}]={40,rS,rT,offset}                    IMem-Hold(S396,S534)
	S536= CtrlIRMux=0                                           Premise(F313)
	S537= CtrlGPR=0                                             Premise(F314)
	S538= GPR[rS]=base                                          GPR-Hold(S399,S537)
	S539= GPR[rT]=a                                             GPR-Hold(S400,S537)
	S540= CtrlA_EX=0                                            Premise(F315)
	S541= [A_EX]=FU(base)                                       A_EX-Hold(S402,S540)
	S542= CtrlB_EX=0                                            Premise(F316)
	S543= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S404,S542)
	S544= CtrlIR_EX=0                                           Premise(F317)
	S545= [IR_EX]={40,rS,rT,offset}                             IR_EX-Hold(S406,S544)
	S546= CtrlALUOut_MEM=0                                      Premise(F318)
	S547= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S408,S546)
	S548= CtrlDR_MEM=0                                          Premise(F319)
	S549= [DR_MEM]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_MEM-Hold(S410,S548)
	S550= CtrlIR_MEM=0                                          Premise(F320)
	S551= [IR_MEM]={40,rS,rT,offset}                            IR_MEM-Hold(S412,S550)
	S552= CtrlDMMU=0                                            Premise(F321)
	S553= CtrlDAddrReg_DMMU1=0                                  Premise(F322)
	S554= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S415,S553)
	S555= CtrlDCache=0                                          Premise(F323)
	S556= DCache[FU(base)+{16{offset[15]},offset}]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DCache-Hold(S417,S555)
	S557= CtrlIR_DMMU1=0                                        Premise(F324)
	S558= [IR_DMMU1]={40,rS,rT,offset}                          IR_DMMU1-Hold(S419,S557)
	S559= CtrlIR_WB=0                                           Premise(F325)
	S560= [IR_WB]={40,rS,rT,offset}                             IR_WB-Hold(S421,S559)
	S561= CtrlA_MEM=0                                           Premise(F326)
	S562= CtrlA_WB=0                                            Premise(F327)
	S563= CtrlB_MEM=0                                           Premise(F328)
	S564= CtrlB_WB=0                                            Premise(F329)
	S565= CtrlALUOut_DMMU1=0                                    Premise(F330)
	S566= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S427,S565)
	S567= CtrlALUOut_WB=0                                       Premise(F331)
	S568= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S429,S567)
	S569= CtrlDR_DMMU1=0                                        Premise(F332)
	S570= [DR_DMMU1]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_DMMU1-Hold(S431,S569)
	S571= CtrlDR_WB=0                                           Premise(F333)
	S572= CtrlDAddrReg_MEM=0                                    Premise(F334)
	S573= CtrlDAddrReg_WB=0                                     Premise(F335)
	S574= CtrlIR_DMMU2=1                                        Premise(F336)
	S575= [IR_DMMU2]={40,rS,rT,offset}                          IR_DMMU2-Write(S509,S574)
	S576= CtrlALUOut_DMMU2=1                                    Premise(F337)
	S577= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Write(S511,S576)
	S578= CtrlDR_DMMU2=1                                        Premise(F338)
	S579= [DR_DMMU2]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_DMMU2-Write(S513,S578)
	S580= CtrlDAddrReg_DMMU2=1                                  Premise(F339)
	S581= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Write(S515,S580)
	S582= CtrlDMem=0                                            Premise(F340)
	S583= CtrlDMem8Word=0                                       Premise(F341)

MEM(DMMU2)	S584= CP0.ASID=pid                                          CP0-Read-ASID(S519)
	S585= PC.CIA=addr                                           PC-Out(S525)
	S586= PC.CIA31_28=addr[31:28]                               PC-Out(S525)
	S587= PC.Out=addr+4                                         PC-Out(S526)
	S588= IR_ID.Out={40,rS,rT,offset}                           IR-Out(S533)
	S589= IR_ID.Out31_26=40                                     IR-Out(S533)
	S590= IR_ID.Out25_21=rS                                     IR-Out(S533)
	S591= IR_ID.Out20_16=rT                                     IR-Out(S533)
	S592= IR_ID.Out15_0=offset                                  IR-Out(S533)
	S593= A_EX.Out=FU(base)                                     A_EX-Out(S541)
	S594= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S541)
	S595= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S541)
	S596= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S543)
	S597= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S543)
	S598= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S543)
	S599= IR_EX.Out={40,rS,rT,offset}                           IR_EX-Out(S545)
	S600= IR_EX.Out31_26=40                                     IR_EX-Out(S545)
	S601= IR_EX.Out25_21=rS                                     IR_EX-Out(S545)
	S602= IR_EX.Out20_16=rT                                     IR_EX-Out(S545)
	S603= IR_EX.Out15_0=offset                                  IR_EX-Out(S545)
	S604= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S547)
	S605= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S547)
	S606= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S547)
	S607= DR_MEM.Out={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_MEM-Out(S549)
	S608= DR_MEM.Out1_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[1:0]DR_MEM-Out(S549)
	S609= DR_MEM.Out4_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[4:0]DR_MEM-Out(S549)
	S610= IR_MEM.Out={40,rS,rT,offset}                          IR_MEM-Out(S551)
	S611= IR_MEM.Out31_26=40                                    IR_MEM-Out(S551)
	S612= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S551)
	S613= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S551)
	S614= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S551)
	S615= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S554)
	S616= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S554)
	S617= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S554)
	S618= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S619= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S620= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S621= IR_DMMU1.Out={40,rS,rT,offset}                        IR_DMMU1-Out(S558)
	S622= IR_DMMU1.Out31_26=40                                  IR_DMMU1-Out(S558)
	S623= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S558)
	S624= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S558)
	S625= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S558)
	S626= IR_WB.Out={40,rS,rT,offset}                           IR-Out(S560)
	S627= IR_WB.Out31_26=40                                     IR-Out(S560)
	S628= IR_WB.Out25_21=rS                                     IR-Out(S560)
	S629= IR_WB.Out20_16=rT                                     IR-Out(S560)
	S630= IR_WB.Out15_0=offset                                  IR-Out(S560)
	S631= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S566)
	S632= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S566)
	S633= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S566)
	S634= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S568)
	S635= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S568)
	S636= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S568)
	S637= DR_DMMU1.Out={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_DMMU1-Out(S570)
	S638= DR_DMMU1.Out1_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[1:0]DR_DMMU1-Out(S570)
	S639= DR_DMMU1.Out4_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[4:0]DR_DMMU1-Out(S570)
	S640= IR_DMMU2.Out={40,rS,rT,offset}                        IR_DMMU2-Out(S575)
	S641= IR_DMMU2.Out31_26=40                                  IR_DMMU2-Out(S575)
	S642= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S575)
	S643= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S575)
	S644= IR_DMMU2.Out15_0=offset                               IR_DMMU2-Out(S575)
	S645= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU2-Out(S577)
	S646= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S577)
	S647= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S577)
	S648= DR_DMMU2.Out={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_DMMU2-Out(S579)
	S649= DR_DMMU2.Out1_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[1:0]DR_DMMU2-Out(S579)
	S650= DR_DMMU2.Out4_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[4:0]DR_DMMU2-Out(S579)
	S651= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S581)
	S652= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S581)
	S653= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S581)
	S654= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F342)
	S655= FU.IR_DMMU2={40,rS,rT,offset}                         Path(S640,S654)
	S656= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F343)
	S657= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F344)
	S658= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F345)
	S659= CU_DMMU2.Op=40                                        Path(S641,S658)
	S660= CU_DMMU2.Func=alu_add                                 CU_DMMU2(S659)
	S661= CU_DMMU2.MemDataSelFunc=mds_lhz                       CU_DMMU2(S659)
	S662= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F346)
	S663= DMem.WAddr={pid,FU(base)+{16{offset[15]},offset}}     Path(S651,S662)
	S664= DR_DMMU2.Out=>DMem.WData                              Premise(F347)
	S665= DMem.WData={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}Path(S648,S664)
	S666= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F348)
	S667= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S645,S666)
	S668= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S667)
	S669= DCache.Out={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DCache-Search(S667,S556)
	S670= DR_DMMU2.Out=>DCache.In                               Premise(F349)
	S671= DCache.In={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}Path(S648,S670)
	S672= IR_DMMU2.Out=>IR_WB.In                                Premise(F350)
	S673= IR_WB.In={40,rS,rT,offset}                            Path(S640,S672)
	S674= FU.InDMMU2_WReg=5'b00000                              Premise(F351)
	S675= CtrlASIDIn=0                                          Premise(F352)
	S676= CtrlCP0=0                                             Premise(F353)
	S677= CP0[ASID]=pid                                         CP0-Hold(S519,S676)
	S678= CtrlEPCIn=0                                           Premise(F354)
	S679= CtrlExCodeIn=0                                        Premise(F355)
	S680= CtrlIMMU=0                                            Premise(F356)
	S681= CtrlPC=0                                              Premise(F357)
	S682= CtrlPCInc=0                                           Premise(F358)
	S683= PC[CIA]=addr                                          PC-Hold(S525,S682)
	S684= PC[Out]=addr+4                                        PC-Hold(S526,S681,S682)
	S685= CtrlIAddrReg=0                                        Premise(F359)
	S686= CtrlICache=0                                          Premise(F360)
	S687= ICache[addr]={40,rS,rT,offset}                        ICache-Hold(S529,S686)
	S688= CtrlIR_IMMU=0                                         Premise(F361)
	S689= CtrlICacheReg=0                                       Premise(F362)
	S690= CtrlIR_ID=0                                           Premise(F363)
	S691= [IR_ID]={40,rS,rT,offset}                             IR_ID-Hold(S533,S690)
	S692= CtrlIMem=0                                            Premise(F364)
	S693= IMem[{pid,addr}]={40,rS,rT,offset}                    IMem-Hold(S535,S692)
	S694= CtrlIRMux=0                                           Premise(F365)
	S695= CtrlGPR=0                                             Premise(F366)
	S696= GPR[rS]=base                                          GPR-Hold(S538,S695)
	S697= GPR[rT]=a                                             GPR-Hold(S539,S695)
	S698= CtrlA_EX=0                                            Premise(F367)
	S699= [A_EX]=FU(base)                                       A_EX-Hold(S541,S698)
	S700= CtrlB_EX=0                                            Premise(F368)
	S701= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S543,S700)
	S702= CtrlIR_EX=0                                           Premise(F369)
	S703= [IR_EX]={40,rS,rT,offset}                             IR_EX-Hold(S545,S702)
	S704= CtrlALUOut_MEM=0                                      Premise(F370)
	S705= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S547,S704)
	S706= CtrlDR_MEM=0                                          Premise(F371)
	S707= [DR_MEM]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_MEM-Hold(S549,S706)
	S708= CtrlIR_MEM=0                                          Premise(F372)
	S709= [IR_MEM]={40,rS,rT,offset}                            IR_MEM-Hold(S551,S708)
	S710= CtrlDMMU=0                                            Premise(F373)
	S711= CtrlDAddrReg_DMMU1=0                                  Premise(F374)
	S712= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S554,S711)
	S713= CtrlDCache=0                                          Premise(F375)
	S714= DCache[FU(base)+{16{offset[15]},offset}]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DCache-Hold(S556,S713)
	S715= CtrlIR_DMMU1=0                                        Premise(F376)
	S716= [IR_DMMU1]={40,rS,rT,offset}                          IR_DMMU1-Hold(S558,S715)
	S717= CtrlIR_WB=0                                           Premise(F377)
	S718= [IR_WB]={40,rS,rT,offset}                             IR_WB-Hold(S560,S717)
	S719= CtrlA_MEM=0                                           Premise(F378)
	S720= CtrlA_WB=0                                            Premise(F379)
	S721= CtrlB_MEM=0                                           Premise(F380)
	S722= CtrlB_WB=0                                            Premise(F381)
	S723= CtrlALUOut_DMMU1=0                                    Premise(F382)
	S724= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S566,S723)
	S725= CtrlALUOut_WB=0                                       Premise(F383)
	S726= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S568,S725)
	S727= CtrlDR_DMMU1=0                                        Premise(F384)
	S728= [DR_DMMU1]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_DMMU1-Hold(S570,S727)
	S729= CtrlDR_WB=0                                           Premise(F385)
	S730= CtrlDAddrReg_MEM=0                                    Premise(F386)
	S731= CtrlDAddrReg_WB=0                                     Premise(F387)
	S732= CtrlIR_DMMU2=0                                        Premise(F388)
	S733= [IR_DMMU2]={40,rS,rT,offset}                          IR_DMMU2-Hold(S575,S732)
	S734= CtrlALUOut_DMMU2=0                                    Premise(F389)
	S735= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Hold(S577,S734)
	S736= CtrlDR_DMMU2=0                                        Premise(F390)
	S737= [DR_DMMU2]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_DMMU2-Hold(S579,S736)
	S738= CtrlDAddrReg_DMMU2=0                                  Premise(F391)
	S739= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S581,S738)
	S740= CtrlDMem=0                                            Premise(F392)
	S741= CtrlDMem8Word=0                                       Premise(F393)

WB	S742= CP0.ASID=pid                                          CP0-Read-ASID(S677)
	S743= PC.CIA=addr                                           PC-Out(S683)
	S744= PC.CIA31_28=addr[31:28]                               PC-Out(S683)
	S745= PC.Out=addr+4                                         PC-Out(S684)
	S746= IR_ID.Out={40,rS,rT,offset}                           IR-Out(S691)
	S747= IR_ID.Out31_26=40                                     IR-Out(S691)
	S748= IR_ID.Out25_21=rS                                     IR-Out(S691)
	S749= IR_ID.Out20_16=rT                                     IR-Out(S691)
	S750= IR_ID.Out15_0=offset                                  IR-Out(S691)
	S751= A_EX.Out=FU(base)                                     A_EX-Out(S699)
	S752= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S699)
	S753= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S699)
	S754= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S701)
	S755= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S701)
	S756= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S701)
	S757= IR_EX.Out={40,rS,rT,offset}                           IR_EX-Out(S703)
	S758= IR_EX.Out31_26=40                                     IR_EX-Out(S703)
	S759= IR_EX.Out25_21=rS                                     IR_EX-Out(S703)
	S760= IR_EX.Out20_16=rT                                     IR_EX-Out(S703)
	S761= IR_EX.Out15_0=offset                                  IR_EX-Out(S703)
	S762= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S705)
	S763= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S705)
	S764= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S705)
	S765= DR_MEM.Out={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_MEM-Out(S707)
	S766= DR_MEM.Out1_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[1:0]DR_MEM-Out(S707)
	S767= DR_MEM.Out4_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[4:0]DR_MEM-Out(S707)
	S768= IR_MEM.Out={40,rS,rT,offset}                          IR_MEM-Out(S709)
	S769= IR_MEM.Out31_26=40                                    IR_MEM-Out(S709)
	S770= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S709)
	S771= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S709)
	S772= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S709)
	S773= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S712)
	S774= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S712)
	S775= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S712)
	S776= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S777= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S778= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S779= IR_DMMU1.Out={40,rS,rT,offset}                        IR_DMMU1-Out(S716)
	S780= IR_DMMU1.Out31_26=40                                  IR_DMMU1-Out(S716)
	S781= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S716)
	S782= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S716)
	S783= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S716)
	S784= IR_WB.Out={40,rS,rT,offset}                           IR-Out(S718)
	S785= IR_WB.Out31_26=40                                     IR-Out(S718)
	S786= IR_WB.Out25_21=rS                                     IR-Out(S718)
	S787= IR_WB.Out20_16=rT                                     IR-Out(S718)
	S788= IR_WB.Out15_0=offset                                  IR-Out(S718)
	S789= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S724)
	S790= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S724)
	S791= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S724)
	S792= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S726)
	S793= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S726)
	S794= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S726)
	S795= DR_DMMU1.Out={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_DMMU1-Out(S728)
	S796= DR_DMMU1.Out1_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[1:0]DR_DMMU1-Out(S728)
	S797= DR_DMMU1.Out4_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[4:0]DR_DMMU1-Out(S728)
	S798= IR_DMMU2.Out={40,rS,rT,offset}                        IR_DMMU2-Out(S733)
	S799= IR_DMMU2.Out31_26=40                                  IR_DMMU2-Out(S733)
	S800= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S733)
	S801= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S733)
	S802= IR_DMMU2.Out15_0=offset                               IR_DMMU2-Out(S733)
	S803= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU2-Out(S735)
	S804= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S735)
	S805= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S735)
	S806= DR_DMMU2.Out={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_DMMU2-Out(S737)
	S807= DR_DMMU2.Out1_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[1:0]DR_DMMU2-Out(S737)
	S808= DR_DMMU2.Out4_0={{a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}}[4:0]DR_DMMU2-Out(S737)
	S809= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S739)
	S810= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S739)
	S811= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S739)
	S812= IR_WB.Out=>FU.IR_WB                                   Premise(F394)
	S813= FU.IR_WB={40,rS,rT,offset}                            Path(S784,S812)
	S814= IR_WB.Out31_26=>CU_WB.Op                              Premise(F395)
	S815= CU_WB.Op=40                                           Path(S785,S814)
	S816= CU_WB.Func=alu_add                                    CU_WB(S815)
	S817= CU_WB.MemDataSelFunc=mds_lhz                          CU_WB(S815)
	S818= FU.InWB_WReg=5'b00000                                 Premise(F396)
	S819= CtrlASIDIn=0                                          Premise(F397)
	S820= CtrlCP0=0                                             Premise(F398)
	S821= CP0[ASID]=pid                                         CP0-Hold(S677,S820)
	S822= CtrlEPCIn=0                                           Premise(F399)
	S823= CtrlExCodeIn=0                                        Premise(F400)
	S824= CtrlIMMU=0                                            Premise(F401)
	S825= CtrlPC=0                                              Premise(F402)
	S826= CtrlPCInc=0                                           Premise(F403)
	S827= PC[CIA]=addr                                          PC-Hold(S683,S826)
	S828= PC[Out]=addr+4                                        PC-Hold(S684,S825,S826)
	S829= CtrlIAddrReg=0                                        Premise(F404)
	S830= CtrlICache=0                                          Premise(F405)
	S831= ICache[addr]={40,rS,rT,offset}                        ICache-Hold(S687,S830)
	S832= CtrlIR_IMMU=0                                         Premise(F406)
	S833= CtrlICacheReg=0                                       Premise(F407)
	S834= CtrlIR_ID=0                                           Premise(F408)
	S835= [IR_ID]={40,rS,rT,offset}                             IR_ID-Hold(S691,S834)
	S836= CtrlIMem=0                                            Premise(F409)
	S837= IMem[{pid,addr}]={40,rS,rT,offset}                    IMem-Hold(S693,S836)
	S838= CtrlIRMux=0                                           Premise(F410)
	S839= CtrlGPR=0                                             Premise(F411)
	S840= GPR[rS]=base                                          GPR-Hold(S696,S839)
	S841= GPR[rT]=a                                             GPR-Hold(S697,S839)
	S842= CtrlA_EX=0                                            Premise(F412)
	S843= [A_EX]=FU(base)                                       A_EX-Hold(S699,S842)
	S844= CtrlB_EX=0                                            Premise(F413)
	S845= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S701,S844)
	S846= CtrlIR_EX=0                                           Premise(F414)
	S847= [IR_EX]={40,rS,rT,offset}                             IR_EX-Hold(S703,S846)
	S848= CtrlALUOut_MEM=0                                      Premise(F415)
	S849= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S705,S848)
	S850= CtrlDR_MEM=0                                          Premise(F416)
	S851= [DR_MEM]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_MEM-Hold(S707,S850)
	S852= CtrlIR_MEM=0                                          Premise(F417)
	S853= [IR_MEM]={40,rS,rT,offset}                            IR_MEM-Hold(S709,S852)
	S854= CtrlDMMU=0                                            Premise(F418)
	S855= CtrlDAddrReg_DMMU1=0                                  Premise(F419)
	S856= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S712,S855)
	S857= CtrlDCache=0                                          Premise(F420)
	S858= DCache[FU(base)+{16{offset[15]},offset}]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DCache-Hold(S714,S857)
	S859= CtrlIR_DMMU1=0                                        Premise(F421)
	S860= [IR_DMMU1]={40,rS,rT,offset}                          IR_DMMU1-Hold(S716,S859)
	S861= CtrlIR_WB=0                                           Premise(F422)
	S862= [IR_WB]={40,rS,rT,offset}                             IR_WB-Hold(S718,S861)
	S863= CtrlA_MEM=0                                           Premise(F423)
	S864= CtrlA_WB=0                                            Premise(F424)
	S865= CtrlB_MEM=0                                           Premise(F425)
	S866= CtrlB_WB=0                                            Premise(F426)
	S867= CtrlALUOut_DMMU1=0                                    Premise(F427)
	S868= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S724,S867)
	S869= CtrlALUOut_WB=0                                       Premise(F428)
	S870= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S726,S869)
	S871= CtrlDR_DMMU1=0                                        Premise(F429)
	S872= [DR_DMMU1]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_DMMU1-Hold(S728,S871)
	S873= CtrlDR_WB=0                                           Premise(F430)
	S874= CtrlDAddrReg_MEM=0                                    Premise(F431)
	S875= CtrlDAddrReg_WB=0                                     Premise(F432)
	S876= CtrlIR_DMMU2=0                                        Premise(F433)
	S877= [IR_DMMU2]={40,rS,rT,offset}                          IR_DMMU2-Hold(S733,S876)
	S878= CtrlALUOut_DMMU2=0                                    Premise(F434)
	S879= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Hold(S735,S878)
	S880= CtrlDR_DMMU2=0                                        Premise(F435)
	S881= [DR_DMMU2]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_DMMU2-Hold(S737,S880)
	S882= CtrlDAddrReg_DMMU2=0                                  Premise(F436)
	S883= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S739,S882)
	S884= CtrlDMem=0                                            Premise(F437)
	S885= CtrlDMem8Word=0                                       Premise(F438)

POST	S821= CP0[ASID]=pid                                         CP0-Hold(S677,S820)
	S827= PC[CIA]=addr                                          PC-Hold(S683,S826)
	S828= PC[Out]=addr+4                                        PC-Hold(S684,S825,S826)
	S831= ICache[addr]={40,rS,rT,offset}                        ICache-Hold(S687,S830)
	S835= [IR_ID]={40,rS,rT,offset}                             IR_ID-Hold(S691,S834)
	S837= IMem[{pid,addr}]={40,rS,rT,offset}                    IMem-Hold(S693,S836)
	S840= GPR[rS]=base                                          GPR-Hold(S696,S839)
	S841= GPR[rT]=a                                             GPR-Hold(S697,S839)
	S843= [A_EX]=FU(base)                                       A_EX-Hold(S699,S842)
	S845= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S701,S844)
	S847= [IR_EX]={40,rS,rT,offset}                             IR_EX-Hold(S703,S846)
	S849= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S705,S848)
	S851= [DR_MEM]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_MEM-Hold(S707,S850)
	S853= [IR_MEM]={40,rS,rT,offset}                            IR_MEM-Hold(S709,S852)
	S856= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S712,S855)
	S858= DCache[FU(base)+{16{offset[15]},offset}]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DCache-Hold(S714,S857)
	S860= [IR_DMMU1]={40,rS,rT,offset}                          IR_DMMU1-Hold(S716,S859)
	S862= [IR_WB]={40,rS,rT,offset}                             IR_WB-Hold(S718,S861)
	S868= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S724,S867)
	S870= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S726,S869)
	S872= [DR_DMMU1]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_DMMU1-Hold(S728,S871)
	S877= [IR_DMMU2]={40,rS,rT,offset}                          IR_DMMU2-Hold(S733,S876)
	S879= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Hold(S735,S878)
	S881= [DR_DMMU2]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}DR_DMMU2-Hold(S737,S880)
	S883= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S739,S882)

