// Seed: 1679754770
module module_0 (
    output id_0,
    input  id_1,
    input  id_2
);
  assign id_0 = id_1;
  reg id_3, id_4 = 1, id_5, id_6, id_7;
  always #1 begin
    #1 id_6 <= id_5;
  end
endmodule
