// Seed: 2045113716
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    output wand id_3,
    input wor id_4
    , id_8,
    output wor id_5,
    output uwire id_6
);
  always @(posedge id_4) begin : LABEL_0
    if (1)
      @(1) begin : LABEL_1
        if (1) begin : LABEL_2
        end
      end
  end
  assign id_6 = id_4;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wire id_2,
    input supply0 id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    input tri1 id_9
);
  assign id_0 = id_6;
  bit id_11;
  always_ff id_11 = -1;
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_0,
      id_6,
      id_0,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
