/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 192 256)
	(text "FrequencyDivider" (rect 5 0 76 12)(font "Arial" ))
	(text "inst" (rect 8 224 20 236)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "Resetn" (rect 0 0 29 12)(font "Arial" ))
		(text "Resetn" (rect 21 27 50 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "Clk" (rect 0 0 12 12)(font "Arial" ))
		(text "Clk" (rect 21 43 33 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 176 32)
		(output)
		(text "Clk_0_5Hz" (rect 0 0 44 12)(font "Arial" ))
		(text "Clk_0_5Hz" (rect 111 27 155 39)(font "Arial" ))
		(line (pt 176 32)(pt 160 32)(line_width 1))
	)
	(port
		(pt 176 48)
		(output)
		(text "Clk_1Hz" (rect 0 0 33 12)(font "Arial" ))
		(text "Clk_1Hz" (rect 122 43 155 55)(font "Arial" ))
		(line (pt 176 48)(pt 160 48)(line_width 1))
	)
	(port
		(pt 176 64)
		(output)
		(text "Clk_2Hz" (rect 0 0 34 12)(font "Arial" ))
		(text "Clk_2Hz" (rect 121 59 155 71)(font "Arial" ))
		(line (pt 176 64)(pt 160 64)(line_width 1))
	)
	(port
		(pt 176 80)
		(output)
		(text "Clk_4Hz" (rect 0 0 35 12)(font "Arial" ))
		(text "Clk_4Hz" (rect 120 75 155 87)(font "Arial" ))
		(line (pt 176 80)(pt 160 80)(line_width 1))
	)
	(port
		(pt 176 96)
		(output)
		(text "Clk_8Hz" (rect 0 0 34 12)(font "Arial" ))
		(text "Clk_8Hz" (rect 121 91 155 103)(font "Arial" ))
		(line (pt 176 96)(pt 160 96)(line_width 1))
	)
	(port
		(pt 176 112)
		(output)
		(text "Clk_16Hz" (rect 0 0 37 12)(font "Arial" ))
		(text "Clk_16Hz" (rect 118 107 155 119)(font "Arial" ))
		(line (pt 176 112)(pt 160 112)(line_width 1))
	)
	(port
		(pt 176 128)
		(output)
		(text "Clk_32Hz" (rect 0 0 38 12)(font "Arial" ))
		(text "Clk_32Hz" (rect 117 123 155 135)(font "Arial" ))
		(line (pt 176 128)(pt 160 128)(line_width 1))
	)
	(port
		(pt 176 144)
		(output)
		(text "Clk_64Hz" (rect 0 0 40 12)(font "Arial" ))
		(text "Clk_64Hz" (rect 115 139 155 151)(font "Arial" ))
		(line (pt 176 144)(pt 160 144)(line_width 1))
	)
	(port
		(pt 176 160)
		(output)
		(text "Clk_128Hz" (rect 0 0 42 12)(font "Arial" ))
		(text "Clk_128Hz" (rect 113 155 155 167)(font "Arial" ))
		(line (pt 176 160)(pt 160 160)(line_width 1))
	)
	(port
		(pt 176 176)
		(output)
		(text "Clk_256Hz" (rect 0 0 43 12)(font "Arial" ))
		(text "Clk_256Hz" (rect 112 171 155 183)(font "Arial" ))
		(line (pt 176 176)(pt 160 176)(line_width 1))
	)
	(port
		(pt 176 192)
		(output)
		(text "Clk_512Hz" (rect 0 0 42 12)(font "Arial" ))
		(text "Clk_512Hz" (rect 113 187 155 199)(font "Arial" ))
		(line (pt 176 192)(pt 160 192)(line_width 1))
	)
	(port
		(pt 176 208)
		(output)
		(text "Clk_100Hz" (rect 0 0 42 12)(font "Arial" ))
		(text "Clk_100Hz" (rect 113 203 155 215)(font "Arial" ))
		(line (pt 176 208)(pt 160 208)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 160 224)(line_width 1))
	)
)
