INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_4/project_4.srcs/sources_1/new/machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_eight
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [E:/Vivado/homework/project_4/project_4.srcs/sources_1/new/machine.v:44]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [E:/Vivado/homework/project_4/project_4.srcs/sources_1/new/machine.v:45]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [E:/Vivado/homework/project_4/project_4.srcs/sources_1/new/machine.v:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [E:/Vivado/homework/project_4/project_4.srcs/sources_1/new/machine.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_4/project_4.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
