<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v</a>
defines: 
time_elapsed: 0.864s
ram usage: 37260 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmphdg21pt6/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:27</a>: No timescale set for &#34;fpu_cnt_lead0_lvl2&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:27</a>: Compile module &#34;work@fpu_cnt_lead0_lvl2&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:27</a>: Top level module &#34;work@fpu_cnt_lead0_lvl2&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmphdg21pt6/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_fpu_cnt_lead0_lvl2
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmphdg21pt6/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmphdg21pt6/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@fpu_cnt_lead0_lvl2)
 |vpiName:work@fpu_cnt_lead0_lvl2
 |uhdmallPackages:
 \_package: builtin, parent:work@fpu_cnt_lead0_lvl2
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@fpu_cnt_lead0_lvl2, file:<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v</a>, line:27, parent:work@fpu_cnt_lead0_lvl2
   |vpiDefName:work@fpu_cnt_lead0_lvl2
   |vpiFullName:work@fpu_cnt_lead0_lvl2
   |vpiPort:
   \_port: (din_7_4_eq_0), line:28
     |vpiName:din_7_4_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_7_4_eq_0), line:28
         |vpiName:din_7_4_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl2.din_7_4_eq_0
   |vpiPort:
   \_port: (din_7_6_eq_0), line:29
     |vpiName:din_7_6_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_7_6_eq_0), line:29
         |vpiName:din_7_6_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl2.din_7_6_eq_0
   |vpiPort:
   \_port: (lead0_4b_0_hi), line:30
     |vpiName:lead0_4b_0_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_4b_0_hi), line:30
         |vpiName:lead0_4b_0_hi
         |vpiFullName:work@fpu_cnt_lead0_lvl2.lead0_4b_0_hi
   |vpiPort:
   \_port: (din_3_0_eq_0), line:31
     |vpiName:din_3_0_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_3_0_eq_0), line:31
         |vpiName:din_3_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl2.din_3_0_eq_0
   |vpiPort:
   \_port: (din_3_2_eq_0), line:32
     |vpiName:din_3_2_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_3_2_eq_0), line:32
         |vpiName:din_3_2_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl2.din_3_2_eq_0
   |vpiPort:
   \_port: (lead0_4b_0_lo), line:33
     |vpiName:lead0_4b_0_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_4b_0_lo), line:33
         |vpiName:lead0_4b_0_lo
         |vpiFullName:work@fpu_cnt_lead0_lvl2.lead0_4b_0_lo
   |vpiPort:
   \_port: (din_7_0_eq_0), line:35
     |vpiName:din_7_0_eq_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_7_0_eq_0), line:52
         |vpiName:din_7_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl2.din_7_0_eq_0
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_8b_1), line:36
     |vpiName:lead0_8b_1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_8b_1), line:53
         |vpiName:lead0_8b_1
         |vpiFullName:work@fpu_cnt_lead0_lvl2.lead0_8b_1
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_8b_0), line:37
     |vpiName:lead0_8b_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_8b_0), line:54
         |vpiName:lead0_8b_0
         |vpiFullName:work@fpu_cnt_lead0_lvl2.lead0_8b_0
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:57
     |vpiRhs:
     \_operation: , line:57
       |vpiOpType:26
       |vpiOperand:
       \_ref_obj: (din_3_0_eq_0), line:57
         |vpiName:din_3_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl2.din_3_0_eq_0
       |vpiOperand:
       \_ref_obj: (din_7_4_eq_0), line:57
         |vpiName:din_7_4_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl2.din_7_4_eq_0
     |vpiLhs:
     \_ref_obj: (din_7_0_eq_0), line:57
       |vpiName:din_7_0_eq_0
       |vpiFullName:work@fpu_cnt_lead0_lvl2.din_7_0_eq_0
   |vpiContAssign:
   \_cont_assign: , line:59
     |vpiRhs:
     \_operation: , line:59
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:59
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:59
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (din_7_4_eq_0), line:59
             |vpiName:din_7_4_eq_0
             |vpiFullName:work@fpu_cnt_lead0_lvl2.din_7_4_eq_0
         |vpiOperand:
         \_ref_obj: (din_7_6_eq_0), line:59
           |vpiName:din_7_6_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl2.din_7_6_eq_0
       |vpiOperand:
       \_operation: , line:60
         |vpiOpType:26
         |vpiOperand:
         \_ref_obj: (din_7_4_eq_0), line:60
           |vpiName:din_7_4_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl2.din_7_4_eq_0
         |vpiOperand:
         \_ref_obj: (din_3_2_eq_0), line:60
           |vpiName:din_3_2_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl2.din_3_2_eq_0
     |vpiLhs:
     \_ref_obj: (lead0_8b_1), line:59
       |vpiName:lead0_8b_1
       |vpiFullName:work@fpu_cnt_lead0_lvl2.lead0_8b_1
   |vpiContAssign:
   \_cont_assign: , line:62
     |vpiRhs:
     \_operation: , line:62
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:62
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:62
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (din_7_4_eq_0), line:62
             |vpiName:din_7_4_eq_0
             |vpiFullName:work@fpu_cnt_lead0_lvl2.din_7_4_eq_0
         |vpiOperand:
         \_ref_obj: (lead0_4b_0_hi), line:62
           |vpiName:lead0_4b_0_hi
           |vpiFullName:work@fpu_cnt_lead0_lvl2.lead0_4b_0_hi
       |vpiOperand:
       \_operation: , line:63
         |vpiOpType:26
         |vpiOperand:
         \_ref_obj: (din_7_4_eq_0), line:63
           |vpiName:din_7_4_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl2.din_7_4_eq_0
         |vpiOperand:
         \_ref_obj: (lead0_4b_0_lo), line:63
           |vpiName:lead0_4b_0_lo
           |vpiFullName:work@fpu_cnt_lead0_lvl2.lead0_4b_0_lo
     |vpiLhs:
     \_ref_obj: (lead0_8b_0), line:62
       |vpiName:lead0_8b_0
       |vpiFullName:work@fpu_cnt_lead0_lvl2.lead0_8b_0
   |vpiNet:
   \_logic_net: (din_7_0_eq_0), line:52
   |vpiNet:
   \_logic_net: (lead0_8b_1), line:53
   |vpiNet:
   \_logic_net: (lead0_8b_0), line:54
   |vpiNet:
   \_logic_net: (din_7_4_eq_0), line:28
   |vpiNet:
   \_logic_net: (din_7_6_eq_0), line:29
   |vpiNet:
   \_logic_net: (lead0_4b_0_hi), line:30
   |vpiNet:
   \_logic_net: (din_3_0_eq_0), line:31
   |vpiNet:
   \_logic_net: (din_3_2_eq_0), line:32
   |vpiNet:
   \_logic_net: (lead0_4b_0_lo), line:33
 |uhdmtopModules:
 \_module: work@fpu_cnt_lead0_lvl2 (work@fpu_cnt_lead0_lvl2), file:<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v</a>, line:27
   |vpiDefName:work@fpu_cnt_lead0_lvl2
   |vpiName:work@fpu_cnt_lead0_lvl2
   |vpiPort:
   \_port: (din_7_4_eq_0), line:28, parent:work@fpu_cnt_lead0_lvl2
     |vpiName:din_7_4_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_7_4_eq_0), line:28, parent:work@fpu_cnt_lead0_lvl2
         |vpiName:din_7_4_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl2.din_7_4_eq_0
   |vpiPort:
   \_port: (din_7_6_eq_0), line:29, parent:work@fpu_cnt_lead0_lvl2
     |vpiName:din_7_6_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_7_6_eq_0), line:29, parent:work@fpu_cnt_lead0_lvl2
         |vpiName:din_7_6_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl2.din_7_6_eq_0
   |vpiPort:
   \_port: (lead0_4b_0_hi), line:30, parent:work@fpu_cnt_lead0_lvl2
     |vpiName:lead0_4b_0_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_4b_0_hi), line:30, parent:work@fpu_cnt_lead0_lvl2
         |vpiName:lead0_4b_0_hi
         |vpiFullName:work@fpu_cnt_lead0_lvl2.lead0_4b_0_hi
   |vpiPort:
   \_port: (din_3_0_eq_0), line:31, parent:work@fpu_cnt_lead0_lvl2
     |vpiName:din_3_0_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_3_0_eq_0), line:31, parent:work@fpu_cnt_lead0_lvl2
         |vpiName:din_3_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl2.din_3_0_eq_0
   |vpiPort:
   \_port: (din_3_2_eq_0), line:32, parent:work@fpu_cnt_lead0_lvl2
     |vpiName:din_3_2_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_3_2_eq_0), line:32, parent:work@fpu_cnt_lead0_lvl2
         |vpiName:din_3_2_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl2.din_3_2_eq_0
   |vpiPort:
   \_port: (lead0_4b_0_lo), line:33, parent:work@fpu_cnt_lead0_lvl2
     |vpiName:lead0_4b_0_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_4b_0_lo), line:33, parent:work@fpu_cnt_lead0_lvl2
         |vpiName:lead0_4b_0_lo
         |vpiFullName:work@fpu_cnt_lead0_lvl2.lead0_4b_0_lo
   |vpiPort:
   \_port: (din_7_0_eq_0), line:35, parent:work@fpu_cnt_lead0_lvl2
     |vpiName:din_7_0_eq_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_7_0_eq_0), line:52, parent:work@fpu_cnt_lead0_lvl2
         |vpiName:din_7_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl2.din_7_0_eq_0
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_8b_1), line:36, parent:work@fpu_cnt_lead0_lvl2
     |vpiName:lead0_8b_1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_8b_1), line:53, parent:work@fpu_cnt_lead0_lvl2
         |vpiName:lead0_8b_1
         |vpiFullName:work@fpu_cnt_lead0_lvl2.lead0_8b_1
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_8b_0), line:37, parent:work@fpu_cnt_lead0_lvl2
     |vpiName:lead0_8b_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_8b_0), line:54, parent:work@fpu_cnt_lead0_lvl2
         |vpiName:lead0_8b_0
         |vpiFullName:work@fpu_cnt_lead0_lvl2.lead0_8b_0
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (din_7_0_eq_0), line:52, parent:work@fpu_cnt_lead0_lvl2
   |vpiNet:
   \_logic_net: (lead0_8b_1), line:53, parent:work@fpu_cnt_lead0_lvl2
   |vpiNet:
   \_logic_net: (lead0_8b_0), line:54, parent:work@fpu_cnt_lead0_lvl2
   |vpiNet:
   \_logic_net: (din_7_4_eq_0), line:28, parent:work@fpu_cnt_lead0_lvl2
   |vpiNet:
   \_logic_net: (din_7_6_eq_0), line:29, parent:work@fpu_cnt_lead0_lvl2
   |vpiNet:
   \_logic_net: (lead0_4b_0_hi), line:30, parent:work@fpu_cnt_lead0_lvl2
   |vpiNet:
   \_logic_net: (din_3_0_eq_0), line:31, parent:work@fpu_cnt_lead0_lvl2
   |vpiNet:
   \_logic_net: (din_3_2_eq_0), line:32, parent:work@fpu_cnt_lead0_lvl2
   |vpiNet:
   \_logic_net: (lead0_4b_0_lo), line:33, parent:work@fpu_cnt_lead0_lvl2
Object: \work_fpu_cnt_lead0_lvl2 of type 3000
Object: \work_fpu_cnt_lead0_lvl2 of type 32
Object: \din_7_4_eq_0 of type 44
Object: \din_7_6_eq_0 of type 44
Object: \lead0_4b_0_hi of type 44
Object: \din_3_0_eq_0 of type 44
Object: \din_3_2_eq_0 of type 44
Object: \lead0_4b_0_lo of type 44
Object: \din_7_0_eq_0 of type 44
Object: \lead0_8b_1 of type 44
Object: \lead0_8b_0 of type 44
Object: \din_7_0_eq_0 of type 36
Object: \lead0_8b_1 of type 36
Object: \lead0_8b_0 of type 36
Object: \din_7_4_eq_0 of type 36
Object: \din_7_6_eq_0 of type 36
Object: \lead0_4b_0_hi of type 36
Object: \din_3_0_eq_0 of type 36
Object: \din_3_2_eq_0 of type 36
Object: \lead0_4b_0_lo of type 36
Object: \work_fpu_cnt_lead0_lvl2 of type 32
Object: \din_7_4_eq_0 of type 44
Object: \din_7_6_eq_0 of type 44
Object: \lead0_4b_0_hi of type 44
Object: \din_3_0_eq_0 of type 44
Object: \din_3_2_eq_0 of type 44
Object: \lead0_4b_0_lo of type 44
Object: \din_7_0_eq_0 of type 44
Object: \lead0_8b_1 of type 44
Object: \lead0_8b_0 of type 44
Object:  of type 8
Object: \din_7_0_eq_0 of type 608
Object:  of type 39
Object: \din_3_0_eq_0 of type 608
Object: \din_7_4_eq_0 of type 608
Object:  of type 8
Object: \lead0_8b_1 of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \din_7_4_eq_0 of type 608
Object: \din_7_6_eq_0 of type 608
Object:  of type 39
Object: \din_7_4_eq_0 of type 608
Object: \din_3_2_eq_0 of type 608
Object:  of type 8
Object: \lead0_8b_0 of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \din_7_4_eq_0 of type 608
Object: \lead0_4b_0_hi of type 608
Object:  of type 39
Object: \din_7_4_eq_0 of type 608
Object: \lead0_4b_0_lo of type 608
Object: \din_7_0_eq_0 of type 36
Object: \lead0_8b_1 of type 36
Object: \lead0_8b_0 of type 36
Object: \din_7_4_eq_0 of type 36
Object: \din_7_6_eq_0 of type 36
Object: \lead0_4b_0_hi of type 36
Object: \din_3_0_eq_0 of type 36
Object: \din_3_2_eq_0 of type 36
Object: \lead0_4b_0_lo of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_fpu_cnt_lead0_lvl2&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27a2610] str=&#39;\work_fpu_cnt_lead0_lvl2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:28</a>.0-28.0&gt; [0x27a2880] str=&#39;\din_7_4_eq_0&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:29</a>.0-29.0&gt; [0x27a2c10] str=&#39;\din_7_6_eq_0&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:30</a>.0-30.0&gt; [0x27b73e0] str=&#39;\lead0_4b_0_hi&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:31</a>.0-31.0&gt; [0x27b75a0] str=&#39;\din_3_0_eq_0&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:32</a>.0-32.0&gt; [0x27b7740] str=&#39;\din_3_2_eq_0&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:33</a>.0-33.0&gt; [0x27b7900] str=&#39;\lead0_4b_0_lo&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:35</a>.0-35.0&gt; [0x27b7ac0] str=&#39;\din_7_0_eq_0&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:36</a>.0-36.0&gt; [0x27b7c80] str=&#39;\lead0_8b_1&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:37</a>.0-37.0&gt; [0x27b7e40] str=&#39;\lead0_8b_0&#39; output reg port=9
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0&gt; [0x27b8290]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0&gt; [0x27b8650] str=&#39;\din_7_0_eq_0&#39;
        AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0&gt; [0x27b87f0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0&gt; [0x27b8970] str=&#39;\din_3_0_eq_0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0&gt; [0x27b8b70] str=&#39;\din_7_4_eq_0&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&gt; [0x27b8d10]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&gt; [0x27b8e30] str=&#39;\lead0_8b_1&#39;
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&gt; [0x27b9010]
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&gt; [0x27b9130]
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&gt; [0x27b9310]
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27b96f0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&gt; [0x27b94f0] str=&#39;\din_7_4_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&gt; [0x27b9830] str=&#39;\din_7_6_eq_0&#39;
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:60</a>.0-60.0&gt; [0x27b99b0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:60</a>.0-60.0&gt; [0x27b9ad0] str=&#39;\din_7_4_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:60</a>.0-60.0&gt; [0x27b9cb0] str=&#39;\din_3_2_eq_0&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&gt; [0x27b9e50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&gt; [0x27b9f70] str=&#39;\lead0_8b_0&#39;
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&gt; [0x27ba150]
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&gt; [0x27ba270]
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&gt; [0x27ba3f0]
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27ba7d0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&gt; [0x27ba5d0] str=&#39;\din_7_4_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&gt; [0x27ba910] str=&#39;\lead0_4b_0_hi&#39;
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:63</a>.0-63.0&gt; [0x27baa90]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:63</a>.0-63.0&gt; [0x27babb0] str=&#39;\din_7_4_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:63</a>.0-63.0&gt; [0x27bad90] str=&#39;\lead0_4b_0_lo&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\din_7_0_eq_0&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0.
Warning: reg &#39;\lead0_8b_1&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0.
Warning: reg &#39;\lead0_8b_0&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27a2610] str=&#39;\work_fpu_cnt_lead0_lvl2&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:28</a>.0-28.0&gt; [0x27a2880] str=&#39;\din_7_4_eq_0&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:29</a>.0-29.0&gt; [0x27a2c10] str=&#39;\din_7_6_eq_0&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:30</a>.0-30.0&gt; [0x27b73e0] str=&#39;\lead0_4b_0_hi&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:31</a>.0-31.0&gt; [0x27b75a0] str=&#39;\din_3_0_eq_0&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:32</a>.0-32.0&gt; [0x27b7740] str=&#39;\din_3_2_eq_0&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:33</a>.0-33.0&gt; [0x27b7900] str=&#39;\lead0_4b_0_lo&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:35</a>.0-35.0&gt; [0x27b7ac0] str=&#39;\din_7_0_eq_0&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:36</a>.0-36.0&gt; [0x27b7c80] str=&#39;\lead0_8b_1&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:37</a>.0-37.0&gt; [0x27b7e40] str=&#39;\lead0_8b_0&#39; output reg basic_prep port=9 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0&gt; [0x27b8290] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0&gt; [0x27b8650 -&gt; 0x27b7ac0] str=&#39;\din_7_0_eq_0&#39; basic_prep
        AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0&gt; [0x27b87f0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0&gt; [0x27b8970 -&gt; 0x27b75a0] str=&#39;\din_3_0_eq_0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0&gt; [0x27b8b70 -&gt; 0x27a2880] str=&#39;\din_7_4_eq_0&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&gt; [0x27b8d10] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&gt; [0x27b8e30 -&gt; 0x27b7c80] str=&#39;\lead0_8b_1&#39; basic_prep
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&gt; [0x27b9010] basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&gt; [0x27b9130] basic_prep
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&gt; [0x27b9310] basic_prep
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27b96f0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&gt; [0x27b94f0 -&gt; 0x27a2880] str=&#39;\din_7_4_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&gt; [0x27b9830 -&gt; 0x27a2c10] str=&#39;\din_7_6_eq_0&#39; basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:60</a>.0-60.0&gt; [0x27b99b0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:60</a>.0-60.0&gt; [0x27b9ad0 -&gt; 0x27a2880] str=&#39;\din_7_4_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:60</a>.0-60.0&gt; [0x27b9cb0 -&gt; 0x27b7740] str=&#39;\din_3_2_eq_0&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&gt; [0x27b9e50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&gt; [0x27b9f70 -&gt; 0x27b7e40] str=&#39;\lead0_8b_0&#39; basic_prep
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&gt; [0x27ba150] basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&gt; [0x27ba270] basic_prep
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&gt; [0x27ba3f0] basic_prep
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27ba7d0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&gt; [0x27ba5d0 -&gt; 0x27a2880] str=&#39;\din_7_4_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&gt; [0x27ba910 -&gt; 0x27b73e0] str=&#39;\lead0_4b_0_hi&#39; basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:63</a>.0-63.0&gt; [0x27baa90] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:63</a>.0-63.0&gt; [0x27babb0 -&gt; 0x27a2880] str=&#39;\din_7_4_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:63</a>.0-63.0&gt; [0x27bad90 -&gt; 0x27b7900] str=&#39;\lead0_4b_0_lo&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_fpu_cnt_lead0_lvl2

2.2. Analyzing design hierarchy..
Top module:  \work_fpu_cnt_lead0_lvl2
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_fpu_cnt_lead0_lvl2..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_fpu_cnt_lead0_lvl2 ===

   Number of wires:                 18
   Number of wire bits:             18
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $logic_and                      5
     $logic_not                      2
     $logic_or                       2

8. Executing CHECK pass (checking for obvious problems).
checking module work_fpu_cnt_lead0_lvl2..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_fpu_cnt_lead0_lvl2&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;din_7_4_eq_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;din_7_6_eq_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;lead0_4b_0_hi&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;din_3_0_eq_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;din_3_2_eq_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;lead0_4b_0_lo&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;din_7_0_eq_0&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;lead0_8b_1&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 9 ]
        },
        &#34;lead0_8b_0&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 10 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5 ],
            &#34;B&#34;: [ 2 ],
            &#34;Y&#34;: [ 8 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 11 ],
            &#34;B&#34;: [ 3 ],
            &#34;Y&#34;: [ 12 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:60</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:60</a>.0-60.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 6 ],
            &#34;Y&#34;: [ 13 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 14 ],
            &#34;B&#34;: [ 4 ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:63</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:63</a>.0-63.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 7 ],
            &#34;Y&#34;: [ 16 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 11 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 14 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12 ],
            &#34;B&#34;: [ 13 ],
            &#34;Y&#34;: [ 9 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 15 ],
            &#34;B&#34;: [ 16 ],
            &#34;Y&#34;: [ 10 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:60</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:60</a>.0-60.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:63</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:63</a>.0-63.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&#34;
          }
        },
        &#34;din_3_0_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:31</a>.0-31.0&#34;
          }
        },
        &#34;din_3_2_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:32</a>.0-32.0&#34;
          }
        },
        &#34;din_7_0_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:35</a>.0-35.0&#34;
          }
        },
        &#34;din_7_4_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:28</a>.0-28.0&#34;
          }
        },
        &#34;din_7_6_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:29</a>.0-29.0&#34;
          }
        },
        &#34;lead0_4b_0_hi&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:30</a>.0-30.0&#34;
          }
        },
        &#34;lead0_4b_0_lo&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:33</a>.0-33.0&#34;
          }
        },
        &#34;lead0_8b_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:37</a>.0-37.0&#34;
          }
        },
        &#34;lead0_8b_1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:36</a>.0-36.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_fpu_cnt_lead0_lvl2&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_fpu_cnt_lead0_lvl2(din_7_4_eq_0, din_7_6_eq_0, lead0_4b_0_hi, din_3_0_eq_0, din_3_2_eq_0, lead0_4b_0_lo, din_7_0_eq_0, lead0_8b_1, lead0_8b_0);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:60</a>.0-60.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&#34; *)
  wire _03_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:63</a>.0-63.0&#34; *)
  wire _04_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _05_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _06_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&#34; *)
  wire _08_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:31</a>.0-31.0&#34; *)
  input din_3_0_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:32</a>.0-32.0&#34; *)
  input din_3_2_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:35</a>.0-35.0&#34; *)
  output din_7_0_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:28</a>.0-28.0&#34; *)
  input din_7_4_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:29</a>.0-29.0&#34; *)
  input din_7_6_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:30</a>.0-30.0&#34; *)
  input lead0_4b_0_hi;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:33</a>.0-33.0&#34; *)
  input lead0_4b_0_lo;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:37</a>.0-37.0&#34; *)
  output lead0_8b_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:36</a>.0-36.0&#34; *)
  output lead0_8b_1;
  assign _00_ = din_3_0_eq_0 &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>.0-57.0&#34; *) din_7_4_eq_0;
  assign _01_ = _05_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&#34; *) din_7_6_eq_0;
  assign _02_ = din_7_4_eq_0 &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:60</a>.0-60.0&#34; *) din_3_2_eq_0;
  assign _03_ = _06_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&#34; *) lead0_4b_0_hi;
  assign _04_ = din_7_4_eq_0 &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:63</a>.0-63.0&#34; *) lead0_4b_0_lo;
  assign _05_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) din_7_4_eq_0;
  assign _06_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) din_7_4_eq_0;
  assign _07_ = _01_ || (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:59</a>.0-59.0&#34; *) _02_;
  assign _08_ = _03_ || (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:62</a>.0-62.0&#34; *) _04_;
  assign din_7_0_eq_0 = _00_;
  assign lead0_8b_1 = _07_;
  assign lead0_8b_0 = _08_;
endmodule

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: fec1dc1b09, CPU: user 0.00s system 0.01s, MEM: 12.95 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x read_uhdm (0 sec), 49% 2x check (0 sec), ...

</pre>
</body>