SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -4
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc3s700an
SET_PREFERENCE projectname ddr2_512M16_mig
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily spartan3a
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package fgg484
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry Verilog
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE removerpms false
SET_PARAMETER component_name ddr2_512M16_mig
SET_PARAMETER xml_input_file ./ddr2_512M16_mig/user_design/mig.prj
SET_CORE_CLASS com.xilinx.ip.mig_v3_61.bin.lin64.mig
SET_CORE_PATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/
SET_CORE_GUIPATH com/xilinx/ip/mig_v3_61/bin/%platform%/gui/mig_v3_61.tcl
SET_CORE_NAME MIG
SET_CORE_VERSION 3.61
SET_CORE_VLNV xilinx.com:ip:mig:3.61
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/data/docs/mig_vinfo.html><Version Information>
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/data/docs/ug086.pdf><Virtex-4/Virtex-5/Spartan-3 Family Memory Interface Solutions User Guide>
