#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Apr 11 09:00:33 2024
# Process ID: 3098
# Current directory: /home/neya
# Command line: vivado
# Log file: /home/neya/vivado.log
# Journal file: /home/neya/vivado.jou
#-----------------------------------------------------------
ERROR: [Common 17-356] Failed to install all user apps.
start_gui
open_project /home/neya/work/tusur/gproject/sound/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/neya/soft/xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 5899.582 ; gain = 112.039 ; free physical = 10878 ; free virtual = 44365
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'L_DELAY_inst/i_fifo'
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'L_DELAY_inst/i_fifo/inst'
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'L_DELAY_inst/i_fifo/inst'
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'R_DELAY_inst/i_fifo/inst'
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'R_DELAY_inst/i_fifo/inst'
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:4]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6666.309 ; gain = 458.523 ; free physical = 10222 ; free virtual = 43808
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 6745.219 ; gain = 843.613 ; free physical = 10069 ; free virtual = 43665
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list i_audio/i_clocking/CLK_48 ]]
set_property port_width 24 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {line_in_r[0]} {line_in_r[1]} {line_in_r[2]} {line_in_r[3]} {line_in_r[4]} {line_in_r[5]} {line_in_r[6]} {line_in_r[7]} {line_in_r[8]} {line_in_r[9]} {line_in_r[10]} {line_in_r[11]} {line_in_r[12]} {line_in_r[13]} {line_in_r[14]} {line_in_r[15]} {line_in_r[16]} {line_in_r[17]} {line_in_r[18]} {line_in_r[19]} {line_in_r[20]} {line_in_r[21]} {line_in_r[22]} {line_in_r[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {R_DELAY_inst/o_dat[0]} {R_DELAY_inst/o_dat[1]} {R_DELAY_inst/o_dat[2]} {R_DELAY_inst/o_dat[3]} {R_DELAY_inst/o_dat[4]} {R_DELAY_inst/o_dat[5]} {R_DELAY_inst/o_dat[6]} {R_DELAY_inst/o_dat[7]} {R_DELAY_inst/o_dat[8]} {R_DELAY_inst/o_dat[9]} {R_DELAY_inst/o_dat[10]} {R_DELAY_inst/o_dat[11]} {R_DELAY_inst/o_dat[12]} {R_DELAY_inst/o_dat[13]} {R_DELAY_inst/o_dat[14]} {R_DELAY_inst/o_dat[15]} {R_DELAY_inst/o_dat[16]} {R_DELAY_inst/o_dat[17]} {R_DELAY_inst/o_dat[18]} {R_DELAY_inst/o_dat[19]} {R_DELAY_inst/o_dat[20]} {R_DELAY_inst/o_dat[21]} {R_DELAY_inst/o_dat[22]} {R_DELAY_inst/o_dat[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {R_DELAY_inst/axis_data_count[0]} {R_DELAY_inst/axis_data_count[1]} {R_DELAY_inst/axis_data_count[2]} {R_DELAY_inst/axis_data_count[3]} {R_DELAY_inst/axis_data_count[4]} {R_DELAY_inst/axis_data_count[5]} {R_DELAY_inst/axis_data_count[6]} {R_DELAY_inst/axis_data_count[7]} {R_DELAY_inst/axis_data_count[8]} {R_DELAY_inst/axis_data_count[9]} {R_DELAY_inst/axis_data_count[10]} {R_DELAY_inst/axis_data_count[11]} {R_DELAY_inst/axis_data_count[12]} {R_DELAY_inst/axis_data_count[13]} {R_DELAY_inst/axis_data_count[14]} {R_DELAY_inst/axis_data_count[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list BTNC_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list new_sample ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list R_DELAY_inst_n_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list R_DELAY_inst_n_3 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list R_DELAY_inst_n_4 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list R_DELAY_inst_n_5 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list R_DELAY_inst_n_6 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list R_DELAY_inst_n_7 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list R_DELAY_inst_n_8 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list R_DELAY_inst_n_9 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list R_DELAY_inst_n_10 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list R_DELAY_inst_n_11 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list R_DELAY_inst_n_12 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list R_DELAY_inst_n_13 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list R_DELAY_inst_n_14 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list R_DELAY_inst_n_15 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list R_DELAY_inst_n_16 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list R_DELAY_inst_n_17 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list R_DELAY_inst_n_18 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list R_DELAY_inst_n_19 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list R_DELAY_inst_n_20 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list R_DELAY_inst_n_21 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list R_DELAY_inst_n_22 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list R_DELAY_inst_n_23 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list R_DELAY_inst_n_24 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list R_DELAY_inst_n_25 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list R_DELAY_inst_n_26 ]]
save_constraints -force
INFO: [Project 1-96] Target constrs file set to '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc' for the 'constrs_1' constraints set.
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6751.434 ; gain = 0.000 ; free physical = 10013 ; free virtual = 43622
[Thu Apr 11 09:07:17 2024] Launched impl_1...
Run output will be captured here: /home/neya/work/tusur/gproject/sound/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 615 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/neya/.Xil/Vivado-3098-neya-d16/dcp/action_early.xdc]
Finished Parsing XDC File [/home/neya/.Xil/Vivado-3098-neya-d16/dcp/action_early.xdc]
Parsing XDC File [/home/neya/.Xil/Vivado-3098-neya-d16/dcp/action.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:4]
Finished Parsing XDC File [/home/neya/.Xil/Vivado-3098-neya-d16/dcp/action.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.81 . Memory (MB): peak = 6783.547 ; gain = 0.000 ; free physical = 9676 ; free virtual = 43574
Restored from archive | CPU: 0.850000 secs | Memory: 13.427933 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.81 . Memory (MB): peak = 6783.547 ; gain = 0.000 ; free physical = 9676 ; free virtual = 43574
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 375 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 368 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 6891.895 ; gain = 131.234 ; free physical = 9615 ; free virtual = 43493
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [HDL 9-1061] Parsing VHDL file "/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd" into library xil_defaultlib [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:1]
[Thu Apr 11 09:22:02 2024] Launched synth_1...
Run output will be captured here: /home/neya/work/tusur/gproject/sound/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [HDL 9-1061] Parsing VHDL file "/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd" into library xil_defaultlib [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:1]
[Thu Apr 11 09:22:45 2024] Launched synth_1...
Run output will be captured here: /home/neya/work/tusur/gproject/sound/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'L_DELAY_inst/i_fifo'
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'L_DELAY_inst/i_fifo/inst'
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'L_DELAY_inst/i_fifo/inst'
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'R_DELAY_inst/i_fifo/inst'
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'R_DELAY_inst/i_fifo/inst'
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[0]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[1]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[2]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[3]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[4]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[5]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[6]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[7]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[8]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[9]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[10]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[11]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[12]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[13]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[14]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst/axis_data_count[15]'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_2'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:86]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:86]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_3'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:90]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:90]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_4'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:94]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:94]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_5'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:98]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:98]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_6'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:102]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:102]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_7'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:106]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:106]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_8'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:110]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:110]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_9'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:114]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_10'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:118]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_11'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:122]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:122]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_12'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:126]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:126]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_13'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:130]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_14'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:134]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:134]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_15'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:138]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:138]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_16'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:142]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:142]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_17'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:146]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:146]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_18'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:150]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_19'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:154]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:154]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_20'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:158]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:158]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_21'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:162]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:162]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_22'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:166]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:166]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_23'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:170]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:170]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_24'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:174]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:174]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_25'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:178]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:178]
WARNING: [Vivado 12-507] No nets matched 'R_DELAY_inst_n_26'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:182]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:182]
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

file mkdir /home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/new
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: /home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/new/dbg.xdc
close [ open /home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/new/dbg.xdc w ]
add_files -fileset constrs_1 /home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/new/dbg.xdc
set_property target_constrs_file /home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/new/dbg.xdc [current_fileset -constrset]
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [HDL 9-1061] Parsing VHDL file "/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd" into library xil_defaultlib [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:1]
[Thu Apr 11 09:25:01 2024] Launched synth_1...
Run output will be captured here: /home/neya/work/tusur/gproject/sound/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'L_DELAY_inst/i_fifo'
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'L_DELAY_inst/i_fifo/inst'
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'L_DELAY_inst/i_fifo/inst'
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'R_DELAY_inst/i_fifo/inst'
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'R_DELAY_inst/i_fifo/inst'
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:4]
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc]
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/new/dbg.xdc]
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/new/dbg.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 65536 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list i_audio/i_clocking/CLK_48 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {R_DELAY_inst/count[0]} {R_DELAY_inst/count[1]} {R_DELAY_inst/count[2]} {R_DELAY_inst/count[3]} {R_DELAY_inst/count[4]} {R_DELAY_inst/count[5]} {R_DELAY_inst/count[6]} {R_DELAY_inst/count[7]} {R_DELAY_inst/count[8]} {R_DELAY_inst/count[9]} {R_DELAY_inst/count[10]} {R_DELAY_inst/count[11]} {R_DELAY_inst/count[12]} {R_DELAY_inst/count[13]} {R_DELAY_inst/count[14]} {R_DELAY_inst/count[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {R_DELAY_inst/i_dat[0]} {R_DELAY_inst/i_dat[1]} {R_DELAY_inst/i_dat[2]} {R_DELAY_inst/i_dat[3]} {R_DELAY_inst/i_dat[4]} {R_DELAY_inst/i_dat[5]} {R_DELAY_inst/i_dat[6]} {R_DELAY_inst/i_dat[7]} {R_DELAY_inst/i_dat[8]} {R_DELAY_inst/i_dat[9]} {R_DELAY_inst/i_dat[10]} {R_DELAY_inst/i_dat[11]} {R_DELAY_inst/i_dat[12]} {R_DELAY_inst/i_dat[13]} {R_DELAY_inst/i_dat[14]} {R_DELAY_inst/i_dat[15]} {R_DELAY_inst/i_dat[16]} {R_DELAY_inst/i_dat[17]} {R_DELAY_inst/i_dat[18]} {R_DELAY_inst/i_dat[19]} {R_DELAY_inst/i_dat[20]} {R_DELAY_inst/i_dat[21]} {R_DELAY_inst/i_dat[22]} {R_DELAY_inst/i_dat[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {R_DELAY_inst/o_dat[0]} {R_DELAY_inst/o_dat[1]} {R_DELAY_inst/o_dat[2]} {R_DELAY_inst/o_dat[3]} {R_DELAY_inst/o_dat[4]} {R_DELAY_inst/o_dat[5]} {R_DELAY_inst/o_dat[6]} {R_DELAY_inst/o_dat[7]} {R_DELAY_inst/o_dat[8]} {R_DELAY_inst/o_dat[9]} {R_DELAY_inst/o_dat[10]} {R_DELAY_inst/o_dat[11]} {R_DELAY_inst/o_dat[12]} {R_DELAY_inst/o_dat[13]} {R_DELAY_inst/o_dat[14]} {R_DELAY_inst/o_dat[15]} {R_DELAY_inst/o_dat[16]} {R_DELAY_inst/o_dat[17]} {R_DELAY_inst/o_dat[18]} {R_DELAY_inst/o_dat[19]} {R_DELAY_inst/o_dat[20]} {R_DELAY_inst/o_dat[21]} {R_DELAY_inst/o_dat[22]} {R_DELAY_inst/o_dat[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list R_DELAY_inst/i_rst ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list R_DELAY_inst/i_val ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list R_DELAY_inst/o_val ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7208.352 ; gain = 0.000 ; free physical = 9364 ; free virtual = 43232
[Thu Apr 11 09:29:57 2024] Launched impl_1...
Run output will be captured here: /home/neya/work/tusur/gproject/sound/project_1/project_1.runs/impl_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list i_audio/i_clocking/CLK_48 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {R_DELAY_inst/count[0]} {R_DELAY_inst/count[1]} {R_DELAY_inst/count[2]} {R_DELAY_inst/count[3]} {R_DELAY_inst/count[4]} {R_DELAY_inst/count[5]} {R_DELAY_inst/count[6]} {R_DELAY_inst/count[7]} {R_DELAY_inst/count[8]} {R_DELAY_inst/count[9]} {R_DELAY_inst/count[10]} {R_DELAY_inst/count[11]} {R_DELAY_inst/count[12]} {R_DELAY_inst/count[13]} {R_DELAY_inst/count[14]} {R_DELAY_inst/count[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {R_DELAY_inst/i_dat[0]} {R_DELAY_inst/i_dat[1]} {R_DELAY_inst/i_dat[2]} {R_DELAY_inst/i_dat[3]} {R_DELAY_inst/i_dat[4]} {R_DELAY_inst/i_dat[5]} {R_DELAY_inst/i_dat[6]} {R_DELAY_inst/i_dat[7]} {R_DELAY_inst/i_dat[8]} {R_DELAY_inst/i_dat[9]} {R_DELAY_inst/i_dat[10]} {R_DELAY_inst/i_dat[11]} {R_DELAY_inst/i_dat[12]} {R_DELAY_inst/i_dat[13]} {R_DELAY_inst/i_dat[14]} {R_DELAY_inst/i_dat[15]} {R_DELAY_inst/i_dat[16]} {R_DELAY_inst/i_dat[17]} {R_DELAY_inst/i_dat[18]} {R_DELAY_inst/i_dat[19]} {R_DELAY_inst/i_dat[20]} {R_DELAY_inst/i_dat[21]} {R_DELAY_inst/i_dat[22]} {R_DELAY_inst/i_dat[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {R_DELAY_inst/o_dat[0]} {R_DELAY_inst/o_dat[1]} {R_DELAY_inst/o_dat[2]} {R_DELAY_inst/o_dat[3]} {R_DELAY_inst/o_dat[4]} {R_DELAY_inst/o_dat[5]} {R_DELAY_inst/o_dat[6]} {R_DELAY_inst/o_dat[7]} {R_DELAY_inst/o_dat[8]} {R_DELAY_inst/o_dat[9]} {R_DELAY_inst/o_dat[10]} {R_DELAY_inst/o_dat[11]} {R_DELAY_inst/o_dat[12]} {R_DELAY_inst/o_dat[13]} {R_DELAY_inst/o_dat[14]} {R_DELAY_inst/o_dat[15]} {R_DELAY_inst/o_dat[16]} {R_DELAY_inst/o_dat[17]} {R_DELAY_inst/o_dat[18]} {R_DELAY_inst/o_dat[19]} {R_DELAY_inst/o_dat[20]} {R_DELAY_inst/o_dat[21]} {R_DELAY_inst/o_dat[22]} {R_DELAY_inst/o_dat[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list R_DELAY_inst/i_rst ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list R_DELAY_inst/i_val ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list R_DELAY_inst/o_val ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7211.355 ; gain = 0.000 ; free physical = 9370 ; free virtual = 43242
[Thu Apr 11 09:34:55 2024] Launched impl_1...
Run output will be captured here: /home/neya/work/tusur/gproject/sound/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:54:00
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248496320
set_property PROGRAM.FILE {/home/neya/work/tusur/gproject/sound/project_1/project_1.runs/impl_1/action.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/neya/work/tusur/gproject/sound/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file /home/neya/work/tusur/gproject/sound/project_1/project_1.runs/impl_1/debug_nets.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file has 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file OR
2. Goto device properties and associate the correct probes file with the programming file already programmed in the device.
set_property PROBES.FILE {/home/neya/work/tusur/gproject/sound/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/neya/work/tusur/gproject/sound/project_1/project_1.runs/impl_1/action.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-11 09:44:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-11 09:44:15
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [HDL 9-1061] Parsing VHDL file "/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/new/action.vhd" into library xil_defaultlib [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/new/action.vhd:1]
[Thu Apr 11 09:51:13 2024] Launched synth_1...
Run output will be captured here: /home/neya/work/tusur/gproject/sound/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'L_DELAY_inst/i_fifo'
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'L_DELAY_inst/i_fifo/inst'
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'L_DELAY_inst/i_fifo/inst'
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'R_DELAY_inst/i_fifo/inst'
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'R_DELAY_inst/i_fifo/inst'
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:4]
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc]
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/new/dbg.xdc]
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/new/dbg.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [HDL 9-1061] Parsing VHDL file "/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/new/action.vhd" into library xil_defaultlib [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/new/action.vhd:1]
[Thu Apr 11 09:52:06 2024] Launched synth_1...
Run output will be captured here: /home/neya/work/tusur/gproject/sound/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'L_DELAY_inst/i_fifo'
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'L_DELAY_inst/i_fifo/inst'
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'L_DELAY_inst/i_fifo/inst'
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'R_DELAY_inst/i_fifo/inst'
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'R_DELAY_inst/i_fifo/inst'
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc:4]
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/zed_audio.xdc]
Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/new/dbg.xdc]
Finished Parsing XDC File [/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/constrs_1/new/dbg.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/neya/work/tusur/gproject/sound/project_1/project_1.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list i_audio/i_clocking/CLK_48 ]]
set_property port_width 24 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {R_DELAY_inst/o_dat[0]} {R_DELAY_inst/o_dat[1]} {R_DELAY_inst/o_dat[2]} {R_DELAY_inst/o_dat[3]} {R_DELAY_inst/o_dat[4]} {R_DELAY_inst/o_dat[5]} {R_DELAY_inst/o_dat[6]} {R_DELAY_inst/o_dat[7]} {R_DELAY_inst/o_dat[8]} {R_DELAY_inst/o_dat[9]} {R_DELAY_inst/o_dat[10]} {R_DELAY_inst/o_dat[11]} {R_DELAY_inst/o_dat[12]} {R_DELAY_inst/o_dat[13]} {R_DELAY_inst/o_dat[14]} {R_DELAY_inst/o_dat[15]} {R_DELAY_inst/o_dat[16]} {R_DELAY_inst/o_dat[17]} {R_DELAY_inst/o_dat[18]} {R_DELAY_inst/o_dat[19]} {R_DELAY_inst/o_dat[20]} {R_DELAY_inst/o_dat[21]} {R_DELAY_inst/o_dat[22]} {R_DELAY_inst/o_dat[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {R_DELAY_inst/i_dat[0]} {R_DELAY_inst/i_dat[1]} {R_DELAY_inst/i_dat[2]} {R_DELAY_inst/i_dat[3]} {R_DELAY_inst/i_dat[4]} {R_DELAY_inst/i_dat[5]} {R_DELAY_inst/i_dat[6]} {R_DELAY_inst/i_dat[7]} {R_DELAY_inst/i_dat[8]} {R_DELAY_inst/i_dat[9]} {R_DELAY_inst/i_dat[10]} {R_DELAY_inst/i_dat[11]} {R_DELAY_inst/i_dat[12]} {R_DELAY_inst/i_dat[13]} {R_DELAY_inst/i_dat[14]} {R_DELAY_inst/i_dat[15]} {R_DELAY_inst/i_dat[16]} {R_DELAY_inst/i_dat[17]} {R_DELAY_inst/i_dat[18]} {R_DELAY_inst/i_dat[19]} {R_DELAY_inst/i_dat[20]} {R_DELAY_inst/i_dat[21]} {R_DELAY_inst/i_dat[22]} {R_DELAY_inst/i_dat[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {R_DELAY_inst/count[0]} {R_DELAY_inst/count[1]} {R_DELAY_inst/count[2]} {R_DELAY_inst/count[3]} {R_DELAY_inst/count[4]} {R_DELAY_inst/count[5]} {R_DELAY_inst/count[6]} {R_DELAY_inst/count[7]} {R_DELAY_inst/count[8]} {R_DELAY_inst/count[9]} {R_DELAY_inst/count[10]} {R_DELAY_inst/count[11]} {R_DELAY_inst/count[12]} {R_DELAY_inst/count[13]} {R_DELAY_inst/count[14]} {R_DELAY_inst/count[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list R_DELAY_inst/i_rst ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list R_DELAY_inst/i_val ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list R_DELAY_inst/o_val ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7324.195 ; gain = 0.000 ; free physical = 8443 ; free virtual = 42650
[Thu Apr 11 09:55:11 2024] Launched impl_1...
Run output will be captured here: /home/neya/work/tusur/gproject/sound/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {/home/neya/work/tusur/gproject/sound/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/neya/work/tusur/gproject/sound/project_1/project_1.runs/impl_1/action.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-11 10:11:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-11 10:11:54
set_property CONTROL.CAPTURE_MODE ALWAYS [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
set_property CONTROL.CAPTURE_MODE BASIC [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
set_property CAPTURE_COMPARE_VALUE eq1'b1 [get_hw_probes R_DELAY_inst/i_val -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-11 10:12:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-11 10:13:00
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-11 10:14:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-11 10:14:06
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-11 10:14:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-11 10:14:28
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-11 10:14:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-11 10:14:39
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-11 10:15:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-11 10:15:59
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-11 10:16:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-11 10:16:05
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-11 10:16:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-11 10:16:08
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-11 10:16:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-11 10:16:24
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-11 10:16:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-11 10:16:34
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-11 10:19:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-11 10:19:03
archive_project /home/neya/work/tusur/gproject/sound/audio_echo.xpr.zip -force
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-3098-neya-d16' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/neya/soft/xilinx/Vivado/2016.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'axis_data_fifo_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'axis_data_fifo_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'axis_data_fifo_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'axis_data_fifo_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
