Release 13.1 Map O.40d (lin64)
Xilinx Map Application Log File for Design 'top_tdc'

Design Information
------------------
Command Line   : map -detail -w -timing -ol high syn_tdc.ngd 
Target Device  : xc6slx45t
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Jul 21 19:58:37 2011

Mapping design into LUTs...
Writing file syn_tdc.ngm...
Running directed packing...
WARNING:Pack:2238 - Function generator symbol
   "gnum_interface_block.cmp_p2l_dma_master.is_next_item_RNILBMH_o5" (Output
   Signal = gnum_interface_block.cmp_p2l_dma_master.N_1514_i) has an invalid use
   of the LUTNM constraint. There are no other function generator symbols with a
   matching LUTNM constraint value (LUTNM=top_tdc_lutnm000341). The constraint
   will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_s_RNIGVVK_o6[1]"
   (Output Signal = gnum_interface_block.N_701_i) has an invalid use of the
   LUTNM constraint. There are no other function generator symbols with a
   matching LUTNM constraint value (LUTNM=top_tdc_lutnm000246). The constraint
   will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "gnum_interface_block.cmp_p2l_dma_master.p_addr_cnt.un91_p2l_dma_current_stat
   e_lut6_2_o5" (Output Signal =
   gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_wr_0) has an invalid use
   of the LUTNM constraint. There are no other function generator symbols with a
   matching LUTNM constraint value (LUTNM=top_tdc_lutnm000336). The constraint
   will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_ns_0_0_0_a3_0_
   0_lut6_2_o6[2]" (Output Signal =
   gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_ns_0_0_0_a3_0(2
   )) has an invalid use of the LUTNM constraint. There are no other function
   generator symbols with a matching LUTNM constraint value
   (LUTNM=top_tdc_lutnm000268). The constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt_s_RNIMRMO_o6[2]"
   (Output Signal = gnum_interface_block.N_656) has an invalid use of the LUTNM
   constraint. There are no other function generator symbols with a matching
   LUTNM constraint value (LUTNM=top_tdc_lutnm000284). The constraint will be
   ignored.
WARNING:Pack:2548 - The register "spec_aux2_o" has the property IOB=TRUE, but
   was not packed into the ILOGIC component. 
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_gnum_interface_block_cmp_clk_in_rx_pll | SETUP       |     2.452ns|     2.548ns|       0|           0
  out_x1_0 = PERIOD TIMEGRP "gnum_interface | HOLD        |    -1.333ns|            |      36|       47754
  _block_cmp_clk_in_rx_pllout_x1_0" TS_gnum | MINPERIOD   |     1.430ns|     3.570ns|       0|           0
  _interface_block_cmp_clk_in_buf_P_clk PHA |             |            |            |        |            
  SE 1.25 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_rx_error_o_gnum_interface_block_cmp_cl | MAXDELAY    |    -0.042ns|     3.042ns|       2|          84
  k_in_rx_pllout_x1 = MAXDELAY FROM TIMEGRP |             |            |            |        |            
   "gnum_interface_block_cmp_clk_in_rx_pllo |             |            |            |        |            
  ut_x1" TO TIMEGRP "rx_error_o" 3 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_l2p_rdy_i_gnum_interface_block_cmp_clk | SETUP       |     0.140ns|     2.860ns|       0|           0
  _in_rx_pllout_x1 = MAXDELAY FROM TIMEGRP  | HOLD        |     1.036ns|            |       0|           0
  "l2p_rdy_i" TO TIMEGRP "gnum_interface_bl |             |            |            |        |            
  ock_cmp_clk_in_rx_pllout_x1" 3 ns         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "data_bus_io___" OFFSET = OUT 6 n | MAXDELAY    |     1.147ns|     4.853ns|       0|           0
  s AFTER COMP "tdc_clk_p_i"                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gnum_interface_block_cmp_clk_in_rx_pll | MINPERIOD   |     1.430ns|     3.570ns|       0|           0
  out_x1 = PERIOD TIMEGRP "gnum_interface_b |             |            |            |        |            
  lock_cmp_clk_in_rx_pllout_x1" 5 ns HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gnum_interface_block_cmp_clk_in_buf_P_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  clk = PERIOD TIMEGRP "gnum_interface_bloc |             |            |            |        |            
  k_cmp_clk_in_buf_P_clk" 5 ns HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "acam_refclk_i" OFFSET = IN 6 ns  | SETUP       |     3.066ns|     2.934ns|       0|           0
  BEFORE COMP "tdc_clk_p_i"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_ | SETUP       |     4.687ns|     3.313ns|       0|           0
  p_i" 8 ns HIGH 50%                        | HOLD        |     0.132ns|            |       0|           0
                                            | MINPERIOD   |     4.430ns|     3.570ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TIMEGRP "pll_cs_o" OFFSET = OUT 48 ns AFT | MAXDELAY    |    41.655ns|     6.345ns|       0|           0
  ER COMP "spec_clk_i"                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_ | SETUP       |    45.192ns|     4.808ns|       0|           0
  i" 50 ns HIGH 50%                         | HOLD        |     0.353ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_gnum_interface_block_cmp_clk_in_buf_pl | N/A         |         N/A|         N/A|     N/A|         N/A
  l_fb_clk = PERIOD TIMEGRP "gnum_interface |             |            |            |        |            
  _block_cmp_clk_in_buf_pll_fb_clk" 5 ns HI |             |            |            |        |            
  GH 50%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gnum_interface_block_un1_cmp_clk_in =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP "gnum_interface_block_un1_ |             |            |            |        |            
  cmp_clk_in" TS_gnum_interface_block_cmp_c |             |            |            |        |            
  lk_in_buf_P_clk / 2 HIGH 50%              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_1054_0_path" TIG                 | MAXDELAY    |         N/A|     3.422ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1053_0_path" TIG                 | MAXDELAY    |         N/A|     3.422ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1048_0_path" TIG                 | MAXDELAY    |         N/A|     3.422ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1047_0_path" TIG                 | MAXDELAY    |         N/A|     3.422ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1046_0_path" TIG                 | MAXDELAY    |         N/A|     3.379ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1043_0_path" TIG                 | MAXDELAY    |         N/A|     4.100ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1042_0_path" TIG                 | MAXDELAY    |         N/A|     3.402ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1041_0_path" TIG                 | SETUP       |         N/A|     4.061ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1040_0_path" TIG                 | MAXDELAY    |         N/A|     5.243ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1039_0_path" TIG                 | MAXDELAY    |         N/A|     3.119ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1038_0_path" TIG                 | MAXDELAY    |         N/A|     3.119ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1037_0_path" TIG                 | MAXDELAY    |         N/A|     3.119ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_gnum_interface_block_cmp_clk_in_buf_P_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_gnum_interface_block_cmp_clk|      5.000ns|      2.800ns|      3.570ns|            0|           36|            0|   
    23176|
|_in_buf_P_clk                  |             |             |             |             |             |             |   
         |
| TS_gnum_interface_block_un1_cm|      2.500ns|          N/A|          N/A|            0|            0|            0|   
        0|
| p_clk_in                      |             |             |             |             |             |             |   
         |
| TS_gnum_interface_block_cmp_cl|      5.000ns|      3.570ns|          N/A|           36|            0|        23176|   
        0|
| k_in_rx_pllout_x1_0           |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 41 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b988e37f) REAL time: 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b988e37f) REAL time: 25 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b988e37f) REAL time: 25 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:a4a8da5f) REAL time: 56 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a4a8da5f) REAL time: 56 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:a4a8da5f) REAL time: 56 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:a4a8da5f) REAL time: 56 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a4a8da5f) REAL time: 57 secs 

Phase 9.8  Global Placement
.................................
.......................................................................................
................................................................................
...........................
Phase 9.8  Global Placement (Checksum:e7bfae8d) REAL time: 1 mins 20 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e7bfae8d) REAL time: 1 mins 20 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:d3d2a1f6) REAL time: 2 mins 12 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d3d2a1f6) REAL time: 2 mins 13 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:762d12d4) REAL time: 2 mins 13 secs 

Total REAL time to Placer completion: 2 mins 20 secs 
Total CPU  time to Placer completion: 4 mins 29 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:367 - The signal <vc_rdy_i(0)_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <vc_rdy_i(1)_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <p_wr_req_i(0)_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <p_wr_req_i(1)_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <tx_error_i_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <pll_sdo_i_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <pll_refmon_i_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <err_flag_i_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <pll_status_i_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <int_flag_i_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs (RAMB8BWER).  9K Block RAM initialization
   data, both user defined and default, may be incorrect and should not be used.  For more information, please reference
   Xilinx Answer Record 39999.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 3,115 out of  54,576    5%
    Number used as Flip Flops:               3,115
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,216 out of  27,288    8%
    Number used as logic:                    1,938 out of  27,288    7%
      Number using O6 output only:           1,411
      Number using O5 output only:              19
      Number using O5 and O6:                  508
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   6,408    0%
    Number used exclusively as route-thrus:    278
      Number with same-slice register load:    277
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,060 out of   6,822   15%
  Number of LUT Flip Flop pairs used:        3,431
    Number with an unused Flip Flop:           663 out of   3,431   19%
    Number with an unused LUT:               1,215 out of   3,431   35%
    Number of fully used LUT-FF pairs:       1,553 out of   3,431   45%
    Number of unique control sets:             164
    Number of slice register sites lost
      to control set restrictions:             645 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       135 out of     296   45%
    Number of LOCed IOBs:                      135 out of     135  100%
    IOB Flip Flops:                             75

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of     116    3%
  Number of RAMB8BWERs:                          1 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  27 out of     376    7%
    Number used as ILOGIC2s:                     7
    Number used as ISERDES2s:                   20
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         3 out of     376    1%
    Number used as IODELAY2s:                    3
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15%
    Number used as OLOGIC2s:                    40
    Number used as OSERDES2s:                   20
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            2 out of      58    3%
  Number of GTPA1_DUALs:                         0 out of       2    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.38

Peak Memory Usage:  690 MB
Total REAL time to MAP completion:  2 mins 25 secs 
Total CPU time to MAP completion:   4 mins 36 secs 

Mapping completed.
See MAP report file "syn_tdc.mrp" for details.
