<stg><name>fft_Pipeline_butterfly</name>


<trans_list>

<trans id="389" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i11 512, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc.i27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i27:0 %i_4 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i27:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.i27:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %i_4, i32 9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i27:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i27:4 %br_ln205 = br i1 %tmp, void %for.inc.i27.split, void %_Z14fft_stage_lastPfS_S_S_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.i27.split:0 %j_load = load i11 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="10">
<![CDATA[
for.inc.i27.split:1 %empty_16 = trunc i10 %i_4

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i27.split:2 %i_4_cast26 = zext i10 %i_4

]]></Node>
<StgValue><ssdm name="i_4_cast26"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="10">
<![CDATA[
for.inc.i27.split:3 %empty_17 = trunc i10 %i_4

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="11">
<![CDATA[
for.inc.i27.split:4 %empty_18 = trunc i11 %j_load

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i27.split:6 %W_real_addr = getelementptr i32 %W_real, i64 0, i64 %i_4_cast26

]]></Node>
<StgValue><ssdm name="W_real_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i27.split:7 %c2 = load i9 %W_real_addr

]]></Node>
<StgValue><ssdm name="c2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i27.split:8 %W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %i_4_cast26

]]></Node>
<StgValue><ssdm name="W_imag_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i27.split:9 %s2 = load i9 %W_imag_addr

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i27.split:10 %lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %j_load, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i27.split:11 %zext_ln211 = zext i8 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i27.split:12 %Stage9_R_0_addr = getelementptr i32 %Stage9_R_0, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="Stage9_R_0_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i27.split:13 %Stage9_R_2_addr = getelementptr i32 %Stage9_R_2, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="Stage9_R_2_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i27.split:14 %Stage9_R_0_load = load i8 %Stage9_R_0_addr

]]></Node>
<StgValue><ssdm name="Stage9_R_0_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i27.split:15 %Stage9_R_2_load = load i8 %Stage9_R_2_addr

]]></Node>
<StgValue><ssdm name="Stage9_R_2_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i27.split:18 %Stage9_I_0_addr = getelementptr i32 %Stage9_I_0, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="Stage9_I_0_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i27.split:19 %Stage9_I_2_addr = getelementptr i32 %Stage9_I_2, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="Stage9_I_2_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i27.split:20 %Stage9_I_0_load = load i8 %Stage9_I_0_addr

]]></Node>
<StgValue><ssdm name="Stage9_I_0_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i27.split:21 %Stage9_I_2_load = load i8 %Stage9_I_2_addr

]]></Node>
<StgValue><ssdm name="Stage9_I_2_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i27.split:28 %lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_4, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i27.split:36 %icmp_ln214 = icmp_eq  i2 %empty_18, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln214"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i27.split:40 %br_ln214 = br i1 %icmp_ln214, void %arrayidx23.i6.case.2, void %arrayidx23.i6.case.0

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx33.i8.exit:0 %or_ln205 = or i9 %empty_16, i9 1

]]></Node>
<StgValue><ssdm name="or_ln205"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="9">
<![CDATA[
arrayidx33.i8.exit:1 %zext_ln208 = zext i9 %or_ln205

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.i8.exit:2 %W_real_addr_1 = getelementptr i32 %W_real, i64 0, i64 %zext_ln208

]]></Node>
<StgValue><ssdm name="W_real_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="9">
<![CDATA[
arrayidx33.i8.exit:3 %c2_1 = load i9 %W_real_addr_1

]]></Node>
<StgValue><ssdm name="c2_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.i8.exit:4 %W_imag_addr_1 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln208

]]></Node>
<StgValue><ssdm name="W_imag_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="9">
<![CDATA[
arrayidx33.i8.exit:5 %s2_1 = load i9 %W_imag_addr_1

]]></Node>
<StgValue><ssdm name="s2_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.i8.exit:6 %Stage9_R_1_addr = getelementptr i32 %Stage9_R_1, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="Stage9_R_1_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.i8.exit:7 %Stage9_R_3_addr = getelementptr i32 %Stage9_R_3, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="Stage9_R_3_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="8">
<![CDATA[
arrayidx33.i8.exit:8 %Stage9_R_1_load = load i8 %Stage9_R_1_addr

]]></Node>
<StgValue><ssdm name="Stage9_R_1_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="8">
<![CDATA[
arrayidx33.i8.exit:9 %Stage9_R_3_load = load i8 %Stage9_R_3_addr

]]></Node>
<StgValue><ssdm name="Stage9_R_3_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.i8.exit:12 %Stage9_I_1_addr = getelementptr i32 %Stage9_I_1, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="Stage9_I_1_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.i8.exit:13 %Stage9_I_3_addr = getelementptr i32 %Stage9_I_3, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="Stage9_I_3_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="8">
<![CDATA[
arrayidx33.i8.exit:14 %Stage9_I_1_load = load i8 %Stage9_I_1_addr

]]></Node>
<StgValue><ssdm name="Stage9_I_1_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
arrayidx33.i8.exit:15 %Stage9_I_3_load = load i8 %Stage9_I_3_addr

]]></Node>
<StgValue><ssdm name="Stage9_I_3_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx33.i8.exit:31 %br_ln214 = br i1 %icmp_ln214, void %arrayidx23.1.i10.case.3, void %arrayidx23.1.i10.case.1

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
arrayidx33.1.i12.exit:0 %j_load_1 = load i11 %j

]]></Node>
<StgValue><ssdm name="j_load_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx33.1.i12.exit:1 %add_ln219 = add i11 %j_load_1, i11 2

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx33.1.i12.exit:2 %add_ln205 = add i10 %i_4, i10 2

]]></Node>
<StgValue><ssdm name="add_ln205"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx33.1.i12.exit:3 %store_ln205 = store i10 %add_ln205, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx33.1.i12.exit:4 %store_ln205 = store i11 %add_ln219, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
arrayidx33.1.i12.exit:5 %br_ln205 = br void %for.inc.i27

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="81" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i27.split:7 %c2 = load i9 %W_real_addr

]]></Node>
<StgValue><ssdm name="c2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i27.split:9 %s2 = load i9 %W_imag_addr

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i27.split:14 %Stage9_R_0_load = load i8 %Stage9_R_0_addr

]]></Node>
<StgValue><ssdm name="Stage9_R_0_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i27.split:15 %Stage9_R_2_load = load i8 %Stage9_R_2_addr

]]></Node>
<StgValue><ssdm name="Stage9_R_2_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc.i27.split:16 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_R_0_load, i32 <undef>, i32 %Stage9_R_2_load, i2 %empty_18

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i27.split:20 %Stage9_I_0_load = load i8 %Stage9_I_0_addr

]]></Node>
<StgValue><ssdm name="Stage9_I_0_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i27.split:21 %Stage9_I_2_load = load i8 %Stage9_I_2_addr

]]></Node>
<StgValue><ssdm name="Stage9_I_2_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc.i27.split:22 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_I_0_load, i32 <undef>, i32 %Stage9_I_2_load, i2 %empty_18

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="9">
<![CDATA[
arrayidx33.i8.exit:3 %c2_1 = load i9 %W_real_addr_1

]]></Node>
<StgValue><ssdm name="c2_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="9">
<![CDATA[
arrayidx33.i8.exit:5 %s2_1 = load i9 %W_imag_addr_1

]]></Node>
<StgValue><ssdm name="s2_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="8">
<![CDATA[
arrayidx33.i8.exit:8 %Stage9_R_1_load = load i8 %Stage9_R_1_addr

]]></Node>
<StgValue><ssdm name="Stage9_R_1_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="8">
<![CDATA[
arrayidx33.i8.exit:9 %Stage9_R_3_load = load i8 %Stage9_R_3_addr

]]></Node>
<StgValue><ssdm name="Stage9_R_3_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
arrayidx33.i8.exit:10 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_R_1_load, i32 <undef>, i32 %Stage9_R_3_load, i2 %empty_18

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="8">
<![CDATA[
arrayidx33.i8.exit:14 %Stage9_I_1_load = load i8 %Stage9_I_1_addr

]]></Node>
<StgValue><ssdm name="Stage9_I_1_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
arrayidx33.i8.exit:15 %Stage9_I_3_load = load i8 %Stage9_I_3_addr

]]></Node>
<StgValue><ssdm name="Stage9_I_3_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
arrayidx33.i8.exit:16 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_I_1_load, i32 <undef>, i32 %Stage9_I_3_load, i2 %empty_18

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="97" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:17 %mul_i = fmul i32 %tmp_3, i32 %c2

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:23 %mul7_i = fmul i32 %tmp_2, i32 %s2

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:25 %mul10_i = fmul i32 %tmp_2, i32 %c2

]]></Node>
<StgValue><ssdm name="mul10_i"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:26 %mul13_i = fmul i32 %tmp_3, i32 %s2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:11 %mul_1_i = fmul i32 %tmp_8, i32 %c2_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:17 %mul7_1_i = fmul i32 %tmp_9, i32 %s2_1

]]></Node>
<StgValue><ssdm name="mul7_1_i"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:19 %mul10_1_i = fmul i32 %tmp_9, i32 %c2_1

]]></Node>
<StgValue><ssdm name="mul10_1_i"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:20 %mul13_1_i = fmul i32 %tmp_8, i32 %s2_1

]]></Node>
<StgValue><ssdm name="mul13_1_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="105" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:17 %mul_i = fmul i32 %tmp_3, i32 %c2

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:23 %mul7_i = fmul i32 %tmp_2, i32 %s2

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:25 %mul10_i = fmul i32 %tmp_2, i32 %c2

]]></Node>
<StgValue><ssdm name="mul10_i"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:26 %mul13_i = fmul i32 %tmp_3, i32 %s2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:11 %mul_1_i = fmul i32 %tmp_8, i32 %c2_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:17 %mul7_1_i = fmul i32 %tmp_9, i32 %s2_1

]]></Node>
<StgValue><ssdm name="mul7_1_i"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:19 %mul10_1_i = fmul i32 %tmp_9, i32 %c2_1

]]></Node>
<StgValue><ssdm name="mul10_1_i"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:20 %mul13_1_i = fmul i32 %tmp_8, i32 %s2_1

]]></Node>
<StgValue><ssdm name="mul13_1_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="113" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:17 %mul_i = fmul i32 %tmp_3, i32 %c2

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:23 %mul7_i = fmul i32 %tmp_2, i32 %s2

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:25 %mul10_i = fmul i32 %tmp_2, i32 %c2

]]></Node>
<StgValue><ssdm name="mul10_i"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:26 %mul13_i = fmul i32 %tmp_3, i32 %s2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:11 %mul_1_i = fmul i32 %tmp_8, i32 %c2_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:17 %mul7_1_i = fmul i32 %tmp_9, i32 %s2_1

]]></Node>
<StgValue><ssdm name="mul7_1_i"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:19 %mul10_1_i = fmul i32 %tmp_9, i32 %c2_1

]]></Node>
<StgValue><ssdm name="mul10_1_i"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:20 %mul13_1_i = fmul i32 %tmp_8, i32 %s2_1

]]></Node>
<StgValue><ssdm name="mul13_1_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="121" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:17 %mul_i = fmul i32 %tmp_3, i32 %c2

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:23 %mul7_i = fmul i32 %tmp_2, i32 %s2

]]></Node>
<StgValue><ssdm name="mul7_i"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:25 %mul10_i = fmul i32 %tmp_2, i32 %c2

]]></Node>
<StgValue><ssdm name="mul10_i"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:26 %mul13_i = fmul i32 %tmp_3, i32 %s2

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:11 %mul_1_i = fmul i32 %tmp_8, i32 %c2_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:17 %mul7_1_i = fmul i32 %tmp_9, i32 %s2_1

]]></Node>
<StgValue><ssdm name="mul7_1_i"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:19 %mul10_1_i = fmul i32 %tmp_9, i32 %c2_1

]]></Node>
<StgValue><ssdm name="mul10_1_i"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:20 %mul13_1_i = fmul i32 %tmp_8, i32 %s2_1

]]></Node>
<StgValue><ssdm name="mul13_1_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="129" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:24 %temp_R = fsub i32 %mul_i, i32 %mul7_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:27 %temp_I = fadd i32 %mul10_i, i32 %mul13_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:18 %temp_R_1 = fsub i32 %mul_1_i, i32 %mul7_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:21 %temp_I_1 = fadd i32 %mul10_1_i, i32 %mul13_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="133" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:24 %temp_R = fsub i32 %mul_i, i32 %mul7_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:27 %temp_I = fadd i32 %mul10_i, i32 %mul13_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:18 %temp_R_1 = fsub i32 %mul_1_i, i32 %mul7_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:21 %temp_I_1 = fadd i32 %mul10_1_i, i32 %mul13_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="137" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:24 %temp_R = fsub i32 %mul_i, i32 %mul7_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:27 %temp_I = fadd i32 %mul10_i, i32 %mul13_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:18 %temp_R_1 = fsub i32 %mul_1_i, i32 %mul7_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:21 %temp_I_1 = fadd i32 %mul10_1_i, i32 %mul13_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="141" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:24 %temp_R = fsub i32 %mul_i, i32 %mul7_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:27 %temp_I = fadd i32 %mul10_i, i32 %mul13_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i27.split:29 %zext_ln214 = zext i7 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i27.split:30 %Stage9_R_0_addr_1 = getelementptr i32 %Stage9_R_0, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="Stage9_R_0_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i27.split:31 %Stage9_R_2_addr_1 = getelementptr i32 %Stage9_R_2, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="Stage9_R_2_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i27.split:32 %Stage9_R_0_load_1 = load i8 %Stage9_R_0_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_R_0_load_1"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i27.split:33 %Stage9_R_2_load_1 = load i8 %Stage9_R_2_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_R_2_load_1"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i27.split:37 %Stage9_I_0_addr_1 = getelementptr i32 %Stage9_I_0, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="Stage9_I_0_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i27.split:38 %Stage9_I_2_addr_1 = getelementptr i32 %Stage9_I_2, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="Stage9_I_2_addr_1"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.i6.case.2:2 %Stage9_I_0_load_2 = load i8 %Stage9_I_0_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_0_load_2"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.i6.case.2:3 %Stage9_I_2_load_2 = load i8 %Stage9_I_2_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_2_load_2"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.i6.case.0:2 %Stage9_I_0_load_1 = load i8 %Stage9_I_0_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_0_load_1"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.i6.case.0:3 %Stage9_I_2_load_1 = load i8 %Stage9_I_2_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_2_load_1"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:18 %temp_R_1 = fsub i32 %mul_1_i, i32 %mul7_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:21 %temp_I_1 = fadd i32 %mul10_1_i, i32 %mul13_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.i8.exit:22 %Stage9_R_1_addr_1 = getelementptr i32 %Stage9_R_1, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="Stage9_R_1_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.i8.exit:23 %Stage9_R_3_addr_1 = getelementptr i32 %Stage9_R_3, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="Stage9_R_3_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="8">
<![CDATA[
arrayidx33.i8.exit:24 %Stage9_R_1_load_1 = load i8 %Stage9_R_1_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_R_1_load_1"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="8">
<![CDATA[
arrayidx33.i8.exit:25 %Stage9_R_3_load_1 = load i8 %Stage9_R_3_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_R_3_load_1"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.i8.exit:28 %Stage9_I_1_addr_1 = getelementptr i32 %Stage9_I_1, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="Stage9_I_1_addr_1"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.i8.exit:29 %Stage9_I_3_addr_1 = getelementptr i32 %Stage9_I_3, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="Stage9_I_3_addr_1"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.1.i10.case.3:2 %Stage9_I_1_load_2 = load i8 %Stage9_I_1_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_1_load_2"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.1.i10.case.3:3 %Stage9_I_3_load_2 = load i8 %Stage9_I_3_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_3_load_2"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.1.i10.case.1:2 %Stage9_I_1_load_1 = load i8 %Stage9_I_1_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_1_load_1"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.1.i10.case.1:3 %Stage9_I_3_load_1 = load i8 %Stage9_I_3_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_3_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="166" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:24 %temp_R = fsub i32 %mul_i, i32 %mul7_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:27 %temp_I = fadd i32 %mul10_i, i32 %mul13_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i27.split:32 %Stage9_R_0_load_1 = load i8 %Stage9_R_0_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_R_0_load_1"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i27.split:33 %Stage9_R_2_load_1 = load i8 %Stage9_R_2_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_R_2_load_1"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc.i27.split:34 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_R_0_load_1, i32 <undef>, i32 %Stage9_R_2_load_1, i2 %empty_17

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.i6.case.2:2 %Stage9_I_0_load_2 = load i8 %Stage9_I_0_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_0_load_2"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.i6.case.2:3 %Stage9_I_2_load_2 = load i8 %Stage9_I_2_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_2_load_2"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
arrayidx23.i6.case.2:4 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_I_0_load_2, i32 <undef>, i32 %Stage9_I_2_load_2, i2 %empty_17

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.i6.case.2:9 %br_ln215 = br void %arrayidx23.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.i6.case.0:2 %Stage9_I_0_load_1 = load i8 %Stage9_I_0_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_0_load_1"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.i6.case.0:3 %Stage9_I_2_load_1 = load i8 %Stage9_I_2_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_2_load_1"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
arrayidx23.i6.case.0:4 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_I_0_load_1, i32 <undef>, i32 %Stage9_I_2_load_1, i2 %empty_17

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.i6.case.0:9 %br_ln215 = br void %arrayidx23.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayidx23.i6.exit:2 %icmp_ln216 = icmp_eq  i2 %empty_17, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx23.i6.exit:6 %br_ln216 = br i1 %icmp_ln216, void %arrayidx33.i8.case.2, void %arrayidx33.i8.case.0

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:18 %temp_R_1 = fsub i32 %mul_1_i, i32 %mul7_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:21 %temp_I_1 = fadd i32 %mul10_1_i, i32 %mul13_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="8">
<![CDATA[
arrayidx33.i8.exit:24 %Stage9_R_1_load_1 = load i8 %Stage9_R_1_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_R_1_load_1"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="8">
<![CDATA[
arrayidx33.i8.exit:25 %Stage9_R_3_load_1 = load i8 %Stage9_R_3_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_R_3_load_1"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
arrayidx33.i8.exit:26 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_R_1_load_1, i32 <undef>, i32 %Stage9_R_3_load_1, i2 %empty_17

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.1.i10.case.3:2 %Stage9_I_1_load_2 = load i8 %Stage9_I_1_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_1_load_2"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.1.i10.case.3:3 %Stage9_I_3_load_2 = load i8 %Stage9_I_3_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_3_load_2"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
arrayidx23.1.i10.case.3:4 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_I_1_load_2, i32 <undef>, i32 %Stage9_I_3_load_2, i2 %empty_17

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.1.i10.case.3:9 %br_ln215 = br void %arrayidx23.1.i10.exit

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.1.i10.case.1:2 %Stage9_I_1_load_1 = load i8 %Stage9_I_1_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_1_load_1"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="8">
<![CDATA[
arrayidx23.1.i10.case.1:3 %Stage9_I_3_load_1 = load i8 %Stage9_I_3_addr_1

]]></Node>
<StgValue><ssdm name="Stage9_I_3_load_1"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
arrayidx23.1.i10.case.1:4 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_I_1_load_1, i32 <undef>, i32 %Stage9_I_3_load_1, i2 %empty_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.1.i10.case.1:9 %br_ln215 = br void %arrayidx23.1.i10.exit

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx23.1.i10.exit:5 %br_ln216 = br i1 %icmp_ln216, void %arrayidx33.1.i12.case.3, void %arrayidx33.1.i12.case.1

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="195" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:35 %sub16_i = fsub i32 %tmp_5, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub16_i"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.case.2:5 %sub21_i = fsub i32 %tmp_7, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub21_i"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.case.0:5 %sub21_i1 = fsub i32 %tmp_6, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub21_i1"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx23.i6.exit:0 %empty_15 = phi i32 %tmp_6, void %arrayidx23.i6.case.0, i32 %tmp_7, void %arrayidx23.i6.case.2

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.exit:1 %add26_i = fadd i32 %tmp_5, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.exit:3 %add31_i = fadd i32 %empty_15, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add31_i"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:27 %sub16_1_i = fsub i32 %tmp_s, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub16_1_i"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.case.3:5 %sub21_1_i = fsub i32 %tmp_4, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub21_1_i"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.case.1:5 %sub21_1_i1 = fsub i32 %tmp_1, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub21_1_i1"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx23.1.i10.exit:0 %empty_14 = phi i32 %tmp_1, void %arrayidx23.1.i10.case.1, i32 %tmp_4, void %arrayidx23.1.i10.case.3

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.exit:1 %add26_1_i = fadd i32 %tmp_s, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add26_1_i"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.exit:2 %add31_1_i = fadd i32 %empty_14, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add31_1_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="207" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:35 %sub16_i = fsub i32 %tmp_5, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub16_i"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.case.2:5 %sub21_i = fsub i32 %tmp_7, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub21_i"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.case.0:5 %sub21_i1 = fsub i32 %tmp_6, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub21_i1"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.exit:1 %add26_i = fadd i32 %tmp_5, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.exit:3 %add31_i = fadd i32 %empty_15, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add31_i"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:27 %sub16_1_i = fsub i32 %tmp_s, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub16_1_i"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.case.3:5 %sub21_1_i = fsub i32 %tmp_4, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub21_1_i"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.case.1:5 %sub21_1_i1 = fsub i32 %tmp_1, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub21_1_i1"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.exit:1 %add26_1_i = fadd i32 %tmp_s, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add26_1_i"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.exit:2 %add31_1_i = fadd i32 %empty_14, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add31_1_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="217" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:35 %sub16_i = fsub i32 %tmp_5, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub16_i"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.case.2:5 %sub21_i = fsub i32 %tmp_7, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub21_i"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.case.0:5 %sub21_i1 = fsub i32 %tmp_6, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub21_i1"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.exit:1 %add26_i = fadd i32 %tmp_5, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.exit:3 %add31_i = fadd i32 %empty_15, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add31_i"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:27 %sub16_1_i = fsub i32 %tmp_s, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub16_1_i"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.case.3:5 %sub21_1_i = fsub i32 %tmp_4, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub21_1_i"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.case.1:5 %sub21_1_i1 = fsub i32 %tmp_1, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub21_1_i1"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.exit:1 %add26_1_i = fadd i32 %tmp_s, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add26_1_i"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.exit:2 %add31_1_i = fadd i32 %empty_14, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add31_1_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="227" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:35 %sub16_i = fsub i32 %tmp_5, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub16_i"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.case.2:5 %sub21_i = fsub i32 %tmp_7, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub21_i"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.case.0:5 %sub21_i1 = fsub i32 %tmp_6, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub21_i1"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.exit:1 %add26_i = fadd i32 %tmp_5, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.exit:3 %add31_i = fadd i32 %empty_15, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add31_i"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:27 %sub16_1_i = fsub i32 %tmp_s, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub16_1_i"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.case.3:5 %sub21_1_i = fsub i32 %tmp_4, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub21_1_i"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.case.1:5 %sub21_1_i1 = fsub i32 %tmp_1, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub21_1_i1"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.exit:1 %add26_1_i = fadd i32 %tmp_s, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add26_1_i"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.exit:2 %add31_1_i = fadd i32 %empty_14, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add31_1_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i27.split:5 %specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln197"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i27.split:35 %sub16_i = fsub i32 %tmp_5, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub16_i"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i27.split:39 %bitcast_ln214 = bitcast i32 %sub16_i

]]></Node>
<StgValue><ssdm name="bitcast_ln214"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.case.2:5 %sub21_i = fsub i32 %tmp_7, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub21_i"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.case.0:5 %sub21_i1 = fsub i32 %tmp_6, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub21_i1"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.exit:1 %add26_i = fadd i32 %tmp_5, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add26_i"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.i6.exit:3 %add31_i = fadd i32 %empty_15, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add31_i"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
arrayidx23.i6.exit:4 %bitcast_ln216 = bitcast i32 %add26_i

]]></Node>
<StgValue><ssdm name="bitcast_ln216"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
arrayidx23.i6.exit:5 %bitcast_ln217 = bitcast i32 %add31_i

]]></Node>
<StgValue><ssdm name="bitcast_ln217"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx33.i8.exit:27 %sub16_1_i = fsub i32 %tmp_s, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub16_1_i"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
arrayidx33.i8.exit:30 %bitcast_ln214_1 = bitcast i32 %sub16_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln214_1"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.case.3:5 %sub21_1_i = fsub i32 %tmp_4, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub21_1_i"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.case.1:5 %sub21_1_i1 = fsub i32 %tmp_1, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub21_1_i1"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.exit:1 %add26_1_i = fadd i32 %tmp_s, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add26_1_i"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx23.1.i10.exit:2 %add31_1_i = fadd i32 %empty_14, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add31_1_i"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
arrayidx23.1.i10.exit:3 %bitcast_ln216_1 = bitcast i32 %add26_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln216_1"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
arrayidx23.1.i10.exit:4 %bitcast_ln217_1 = bitcast i32 %add31_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln217_1"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0">
<![CDATA[
_Z14fft_stage_lastPfS_S_S_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx23.i6.case.2:0 %OUT_R_2_addr = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="OUT_R_2_addr"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx23.i6.case.2:1 %store_ln214 = store i32 %bitcast_ln214, i8 %OUT_R_2_addr

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
arrayidx23.i6.case.2:6 %bitcast_ln215_1 = bitcast i32 %sub21_i

]]></Node>
<StgValue><ssdm name="bitcast_ln215_1"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx23.i6.case.2:7 %OUT_I_2_addr = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="OUT_I_2_addr"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx23.i6.case.2:8 %store_ln215 = store i32 %bitcast_ln215_1, i8 %OUT_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx23.i6.case.0:0 %OUT_R_0_addr = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="OUT_R_0_addr"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx23.i6.case.0:1 %store_ln214 = store i32 %bitcast_ln214, i8 %OUT_R_0_addr

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
arrayidx23.i6.case.0:6 %bitcast_ln215 = bitcast i32 %sub21_i1

]]></Node>
<StgValue><ssdm name="bitcast_ln215"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx23.i6.case.0:7 %OUT_I_0_addr = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="OUT_I_0_addr"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx23.i6.case.0:8 %store_ln215 = store i32 %bitcast_ln215, i8 %OUT_I_0_addr

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.i8.case.2:0 %OUT_R_2_addr_2 = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="OUT_R_2_addr_2"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx33.i8.case.2:1 %store_ln216 = store i32 %bitcast_ln216, i8 %OUT_R_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.i8.case.2:2 %OUT_I_2_addr_2 = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="OUT_I_2_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx33.i8.case.2:3 %store_ln217 = store i32 %bitcast_ln217, i8 %OUT_I_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx33.i8.case.2:4 %br_ln217 = br void %arrayidx33.i8.exit

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.i8.case.0:0 %OUT_R_0_addr_2 = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="OUT_R_0_addr_2"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx33.i8.case.0:1 %store_ln216 = store i32 %bitcast_ln216, i8 %OUT_R_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.i8.case.0:2 %OUT_I_0_addr_2 = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="OUT_I_0_addr_2"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx33.i8.case.0:3 %store_ln217 = store i32 %bitcast_ln217, i8 %OUT_I_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx33.i8.case.0:4 %br_ln217 = br void %arrayidx33.i8.exit

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx23.1.i10.case.3:0 %OUT_R_3_addr = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="OUT_R_3_addr"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx23.1.i10.case.3:1 %store_ln214 = store i32 %bitcast_ln214_1, i8 %OUT_R_3_addr

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
arrayidx23.1.i10.case.3:6 %bitcast_ln215_3 = bitcast i32 %sub21_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln215_3"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx23.1.i10.case.3:7 %OUT_I_3_addr = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="OUT_I_3_addr"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx23.1.i10.case.3:8 %store_ln215 = store i32 %bitcast_ln215_3, i8 %OUT_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx23.1.i10.case.1:0 %OUT_R_1_addr = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="OUT_R_1_addr"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx23.1.i10.case.1:1 %store_ln214 = store i32 %bitcast_ln214_1, i8 %OUT_R_1_addr

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
arrayidx23.1.i10.case.1:6 %bitcast_ln215_2 = bitcast i32 %sub21_1_i1

]]></Node>
<StgValue><ssdm name="bitcast_ln215_2"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx23.1.i10.case.1:7 %OUT_I_1_addr = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="OUT_I_1_addr"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx23.1.i10.case.1:8 %store_ln215 = store i32 %bitcast_ln215_2, i8 %OUT_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.1.i12.case.3:0 %OUT_R_3_addr_2 = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="OUT_R_3_addr_2"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx33.1.i12.case.3:1 %store_ln216 = store i32 %bitcast_ln216_1, i8 %OUT_R_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.1.i12.case.3:2 %OUT_I_3_addr_2 = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="OUT_I_3_addr_2"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx33.1.i12.case.3:3 %store_ln217 = store i32 %bitcast_ln217_1, i8 %OUT_I_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
arrayidx33.1.i12.case.3:4 %br_ln217 = br void %arrayidx33.1.i12.exit

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.1.i12.case.1:0 %OUT_R_1_addr_2 = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="OUT_R_1_addr_2"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx33.1.i12.case.1:1 %store_ln216 = store i32 %bitcast_ln216_1, i8 %OUT_R_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx33.1.i12.case.1:2 %OUT_I_1_addr_2 = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="OUT_I_1_addr_2"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx33.1.i12.case.1:3 %store_ln217 = store i32 %bitcast_ln217_1, i8 %OUT_I_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
arrayidx33.1.i12.case.1:4 %br_ln217 = br void %arrayidx33.1.i12.exit

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
