timestamp 0
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__pfet_01v8_lvt l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_01v8_lvt l=l w=w a1=as p1=ps a2=ad p2=pd
port "tb<0>" 76 -205 1413 -161 1543 m4
port "tb<6>" 157 39298 -595 39534 -359 m5
port "tb<5>" 155 10368 -595 10605 -359 m5
port "tb<4>" 153 5394 -595 5631 -359 m5
port "tb<3>" 151 3301 -595 3538 -359 m5
port "tb<2>" 149 1717 -595 1954 -359 m5
port "tb<1>" 147 287 -595 524 -359 m5
port "t<0>" 27 -209 4434 -158 4641 m4
port "t<6>" 178 39256 4154 39576 5026 m5
port "t<5>" 176 10326 4154 10646 5026 m5
port "t<4>" 172 5352 4142 5672 5026 m5
port "t<3>" 170 3259 4132 3579 5026 m5
port "t<2>" 168 1675 4100 1995 5026 m5
port "t<1>" 166 245 4094 565 5026 m5
port "db<6>" 133 20317 5335 28451 5405 p
port "db<5>" 127 15263 5335 19301 5405 p
port "db<4>" 125 8105 5335 10095 5405 p
port "db<3>" 123 3540 5335 4506 5405 p
port "db<2>" 121 1921 5335 2375 5405 p
port "db<1>" 119 657 5290 727 5422 p
port "db<0>" 117 -271 5290 -201 5422 p
port "VREF" 163 29387 5756 29776 6320 m4
port "d<6>" 115 20393 6023 28527 6093 p
port "d<5>" 113 10608 6023 14646 6093 p
port "d<4>" 111 5521 6023 7511 6093 p
port "d<3>" 102 2970 6023 3936 6093 p
port "d<2>" 104 1437 6023 1891 6093 p
port "d<1>" 106 656 5978 726 6110 p
port "d<0>" 109 -249 5978 -179 6110 p
port "VDD" 161 30194 5731 30605 6365 m4
port "VSS" 159 29583 5154 29944 5639 m4
node "hgu_cdac_unit_0.CBOT" 7 994.892 -459 -427 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 305232 9720 305232 9720 0 0 0 0
node "hgu_cdac_unit_0.CTOP" 7 444.554 -459 733 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 292896 9720 292896 9720 0 0 0 0
equiv "hgu_cdac_unit_0.CTOP" "hgu_cdac_8bit_array_2.x1.CTOP"
equiv "hgu_cdac_unit_0.CTOP" "hgu_cdac_8bit_array_2.tah<0>"
equiv "hgu_cdac_unit_0.CTOP" "tb<0>"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" 0 24298.3 20148 -427 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10556688 341784 10635984 342456 900480 6268 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[62].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[61].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[60].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[59].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[58].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[57].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[56].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[55].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[54].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[53].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[52].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[51].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[50].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[49].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[48].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[47].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[46].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[45].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[44].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[43].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[42].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[41].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[40].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[39].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[38].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[37].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[36].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[35].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[34].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[33].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[32].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[31].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[30].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[29].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[28].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[27].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[26].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[25].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[24].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[23].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[22].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[21].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[20].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[19].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[18].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[17].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[16].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[15].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[14].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[13].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[12].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[11].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[10].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[9].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[8].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[0].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.tah<63:0>"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "tb<6>"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" 0 12580.8 10326 -427 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5282832 171160 5362464 171832 896320 6242 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[30].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[29].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[28].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[27].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[26].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[25].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[24].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[23].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[22].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[21].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[20].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[19].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[18].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[17].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[16].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[15].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[14].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[13].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[12].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[11].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[10].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[9].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[8].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[0].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.tah<31:0>"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "tb<5>"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" 0 6833.5 5352 -427 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2645904 85848 2725536 86520 896320 6242 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[14].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[13].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[12].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[11].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[10].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[9].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[8].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[0].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.tah<15:0>"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "tb<4>"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" 33 3636.49 2801 -427 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1327440 43192 1407072 43864 896320 6242 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.tah<7:0>"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" "tb<3>"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" 16 1923.43 1267 -427 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 668208 21864 747840 22536 896320 6242 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.tah<3:0>"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" "tb<2>"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP" 8 1636.82 355 -427 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 338592 11200 427472 12144 896320 6242 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x2.CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.CTOP"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_2.tah<1:0>"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP" "tb<1>"
node "hgu_cdac_unit_1.CBOT" 7 826.982 -459 2706 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 305232 9720 305232 9720 0 0 0 0
node "hgu_cdac_unit_1.CTOP" 7 444.229 -459 3866 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 292896 9720 292896 9720 0 0 0 0
equiv "hgu_cdac_unit_1.CTOP" "hgu_cdac_8bit_array_3.x1.CTOP"
equiv "hgu_cdac_unit_1.CTOP" "hgu_cdac_8bit_array_3.tah<0>"
equiv "hgu_cdac_unit_1.CTOP" "t<0>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" 0 23719.3 20148 2706 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10556688 341784 10635984 342456 900480 6268 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[62].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[61].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[60].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[59].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[58].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[57].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[56].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[55].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[54].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[53].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[52].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[51].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[50].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[49].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[48].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[47].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[46].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[45].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[44].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[43].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[42].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[41].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[40].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[39].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[38].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[37].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[36].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[35].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[34].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[33].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[32].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[31].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[30].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[29].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[28].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[27].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[26].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[25].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[24].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[23].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[22].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[21].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[20].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[19].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[18].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[17].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[16].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[15].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[14].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[13].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[12].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[11].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[10].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[9].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[8].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[0].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.tah<63:0>"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "t<6>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 0 12537.9 10326 2706 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5282832 171160 5362464 171832 896320 6242 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[30].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[29].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[28].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[27].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[26].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[25].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[24].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[23].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[22].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[21].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[20].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[19].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[18].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[17].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[16].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[15].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[14].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[13].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[12].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[11].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[10].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[9].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[8].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[0].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.tah<31:0>"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "t<5>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" 0 6802.51 5352 2706 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2645904 85848 2725536 86520 896320 6242 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[14].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[13].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[12].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[11].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[10].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[9].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[8].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[0].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.tah<15:0>"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "t<4>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 33 3607.26 2801 2706 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1327440 43192 1407072 43864 896320 6242 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.tah<7:0>"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "t<3>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" 16 1901.5 1267 2706 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 668208 21864 747840 22536 896320 6242 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.tah<3:0>"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "t<2>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 8 1620.51 355 2706 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 338592 11200 427472 12144 896320 6242 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x2.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_3.tah<1:0>"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "t<1>"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 53436 24161.2 20387 5206 ndif 0 0 0 0 0 0 0 0 155904 9088 311808 14464 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 291584 21504 727894 41090 126914 7410 13726872 438940 13727004 438944 0 0 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[62].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[61].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[60].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[59].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[58].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[57].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[56].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[55].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[54].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[53].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[52].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[51].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[50].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[49].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[48].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[47].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[46].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[45].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[44].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[43].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[42].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[41].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[40].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[39].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[38].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[37].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[36].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[35].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[34].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[33].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[32].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[31].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[30].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[29].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[28].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[27].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[26].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[25].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[24].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[23].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[22].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[21].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[20].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[19].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[18].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[17].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[16].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[15].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[14].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[13].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[12].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[11].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[10].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[9].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[8].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[0].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.drv<63:0>"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 26392 12388 15333 5206 ndif 0 0 0 0 0 0 0 0 77952 4544 155904 7232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 145792 10752 367925 20792 126948 7412 6933528 221660 6933528 221660 0 0 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[30].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[29].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[28].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[27].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[26].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[25].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[24].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[23].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[22].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[21].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[20].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[19].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[18].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[17].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[16].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[15].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[14].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[13].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[12].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[11].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[10].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[9].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[8].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[0].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.drv<31:0>"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 12866 6844.82 8175 5206 ndif 0 0 0 0 0 0 0 0 38976 2272 77952 3616 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72896 5376 188415 10644 127504 7440 3536856 113020 3536856 113020 0 0 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[14].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[13].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[12].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[11].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[10].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[9].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[8].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[0].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.drv<15:0>"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 6096 4384.89 3610 5206 ndif 0 0 0 0 0 0 0 0 19488 1136 38976 1808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36448 2688 97986 5568 127322 7434 1838520 58700 1838520 58700 0 0 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.drv<7:0>"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 2714 2792.61 1991 5206 ndif 0 0 0 0 0 0 0 0 9744 568 19488 904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18224 1344 52885 2998 126856 7416 989538 31546 989418 31542 0 0 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.CBOT"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 906 1851.42 727 5206 ndif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 31374 1722 128114 7490 564948 17966 564828 17962 0 0 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x2.CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_2.drv<1:0>"
node "hgu_cdac_8bit_array_2.x1.CBOT" 899 2193.61 -201 5206 ndif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 26532 1468 118756 7138 305832 9740 305832 9740 0 0 0 0
equiv "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_8bit_array_2.drv<0>"
node "db<6>" 48 12455.3 20317 5335 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2231460 63896 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "db<5>" 10955 6400.16 15263 5335 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1113700 31960 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "db<4>" 5458 3222.59 8105 5335 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 554820 15992 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "db<3>" 2709 1612.19 3540 5335 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 275380 8008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "db<2>" 1334 829.778 1921 5335 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 135660 4016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "db<1>" 647 427.359 657 5290 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65800 2020 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "db<0>" 304 234.499 -271 5290 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30870 1022 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 53433 24426 20463 5894 ndif 0 0 0 0 0 0 0 0 155904 9088 311808 14464 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 291584 21504 727894 41090 104066 6066 13726872 438940 13726872 438940 0 0 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[62].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[61].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[60].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[59].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[58].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[57].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[56].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[55].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[54].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[53].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[52].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[51].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[50].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[49].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[48].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[47].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[46].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[45].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[44].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[43].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[42].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[41].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[40].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[39].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[38].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[37].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[36].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[35].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[34].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[33].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[32].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[31].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[30].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[29].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[28].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[27].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[26].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[25].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[24].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[23].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[22].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[21].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[20].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[19].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[18].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[17].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[16].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[15].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[14].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[13].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[12].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[11].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[10].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[9].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[8].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[0].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.drv<63:0>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 26389 12402.1 10678 5894 ndif 0 0 0 0 0 0 0 0 77952 4544 155904 7232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 145792 10752 371818 21014 100870 5878 6933528 221660 6933528 221660 0 0 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[30].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[29].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[28].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[27].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[26].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[25].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[24].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[23].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[22].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[21].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[20].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[19].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[18].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[17].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[16].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[15].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[14].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[13].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[12].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[11].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[10].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[9].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[8].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[0].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.drv<31:0>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 12864 6917.55 5591 5894 ndif 0 0 0 0 0 0 0 0 38976 2272 77952 3616 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72896 5376 188216 10632 104690 6098 3536856 113020 3536856 113020 0 0 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[14].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[13].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[12].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[11].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[10].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[9].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[8].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[0].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.drv<15:0>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 6094 3995.27 3040 5894 ndif 0 0 0 0 0 0 0 0 19488 1136 38976 1808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36448 2688 97489 5538 102553 6156 1838520 58700 1838520 58700 0 0 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.drv<7:0>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 2713 2536.37 1507 5894 ndif 0 0 0 0 0 0 0 0 9744 568 19488 904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18224 1344 52885 2998 113188 6612 989352 31540 989352 31540 0 0 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.CBOT"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 904 1625.3 598 5894 ndif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 31374 1722 113138 6614 564768 17960 564768 17960 0 0 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x2.CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_3.drv<1:0>"
node "hgu_cdac_8bit_array_3.x1.CBOT" 896 1785.48 -179 5894 ndif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 25996 1430 94369 5660 305232 9720 305472 9728 0 0 0 0
equiv "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_8bit_array_3.drv<0>"
node "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 213 10420.6 -329 5422 pdif 0 0 0 0 0 0 0 0 0 0 1364160 63280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 837760 58800 3131544 177924 47418 2206 10088 402 261034 2056 0 0 0 0
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_inverter_0.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_inverter_1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_4_test_2/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_4_test_2/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_4_test_2/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_4_test_2/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "VREF"
node "d<6>" 48 11898.3 20393 6023 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2231460 63896 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "d<5>" 10955 6382.86 10608 6023 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1113700 31960 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "d<4>" 5458 3210.19 5521 6023 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 554820 15992 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "d<3>" 2709 1572.25 2970 6023 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 275380 8008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "d<2>" 1334 818.906 1437 6023 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 135660 4016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "d<1>" 647 410.424 656 5978 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65800 2020 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "d<0>" 304 227.789 -249 5978 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30870 1022 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 1215 80919.8 -400 5384 nw 0 0 0 0 13559808 81376 0 0 1576696 69840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2661836 115916 3030892 121420 48498 2248 10088 402 309392 2244 0 0 0 0
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_inverter_0.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_inverter_1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_4_test_2/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_4_test_2/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_4_test_2/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_4_test_2/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "VDD"
substrate "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 0 0 -363 5106 ppd 0 0 0 0 0 0 0 0 682080 39760 3252340 169432 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3099756 151196 3751522 160146 53165 2386 10088 402 212915 1848 0 0 0 0
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_inverter_0.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_inverter_1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_2/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_2/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_2/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_2/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_unit_1.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x2.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[1].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[2].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[3].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[1].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[2].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[3].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[4].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[5].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[6].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[7].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[14].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[13].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[12].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[11].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[10].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[9].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[8].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[7].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[6].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[5].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[4].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[3].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[2].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[1].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[0].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[30].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[29].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[28].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[27].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[26].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[25].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[24].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[23].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[22].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[21].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[20].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[19].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[18].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[17].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[16].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[15].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[14].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[13].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[12].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[11].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[10].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[9].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[8].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[7].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[6].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[5].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[4].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[3].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[2].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[1].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[0].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[62].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[61].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[60].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[59].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[58].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[57].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[56].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[55].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[54].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[53].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[52].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[51].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[50].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[49].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[48].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[47].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[46].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[45].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[44].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[43].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[42].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[41].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[40].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[39].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[38].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[37].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[36].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[35].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[34].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[33].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[32].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[31].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[30].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[29].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[28].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[27].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[26].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[25].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[24].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[23].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[22].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[21].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[20].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[19].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[18].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[17].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[16].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[15].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[14].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[13].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[12].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[11].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[10].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[9].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[8].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[7].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[6].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[5].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[4].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[3].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[2].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[1].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[0].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.x1.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_unit_0.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x2.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[1].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[2].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[3].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[1].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[2].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[3].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[4].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[5].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[6].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[7].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[14].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[13].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[12].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[11].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[10].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[9].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[8].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[7].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[6].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[5].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[4].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[3].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[2].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[1].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[0].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[30].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[29].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[28].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[27].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[26].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[25].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[24].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[23].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[22].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[21].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[20].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[19].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[18].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[17].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[16].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[15].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[14].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[13].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[12].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[11].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[10].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[9].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[8].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[7].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[6].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[5].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[4].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[3].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[2].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[1].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[0].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[62].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[61].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[60].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[59].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[58].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[57].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[56].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[55].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[54].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[53].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[52].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[51].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[50].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[49].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[48].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[47].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[46].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[45].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[44].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[43].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[42].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[41].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[40].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[39].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[38].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[37].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[36].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[35].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[34].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[33].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[32].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[31].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[30].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[29].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[28].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[27].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[26].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[25].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[24].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[23].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[22].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[21].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[20].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[19].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[18].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[17].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[16].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[15].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[14].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[13].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[12].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[11].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[10].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[9].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[8].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[7].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[6].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[5].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[4].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[3].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[2].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[1].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[0].SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.x1.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.SUB"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "VSS"
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 1016.06
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 39.2442
cap "d<1>" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 48.8455
cap "d<0>" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 24.5377
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "db<4>" 16.5858
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 538.401
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "db<2>" 0.432822
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 162864
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 34.1557
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 4148.68
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 1.63773
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 1.06643
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 342.895
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 324182
cap "hgu_cdac_unit_0.CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 99.5145
cap "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_8bit_array_3.x1.CBOT" 420.322
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "d<6>" 3477.26
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 22.9443
cap "hgu_cdac_unit_0.CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP" 118.182
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" 1118.42
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 455.29
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 318.968
cap "db<1>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 13.0513
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 0.00814422
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 5.00652
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "d<5>" 1735.6
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "db<3>" 211.298
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 100.335
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "db<5>" 30.4793
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "db<0>" 0.181655
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 998.288
cap "hgu_cdac_unit_1.CTOP" "db<0>" 0.073667
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 1028.72
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 248.904
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 38575.3
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" 15.5037
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 82088.8
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.x1.CBOT" 0.162862
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "d<2>" 23.6661
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "db<2>" 1.56237
cap "d<0>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 0.278518
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" 413.542
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 1041.68
cap "d<1>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 88.3717
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 763.995
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 4093.86
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "db<3>" 2.76519
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 451.519
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 26.6254
cap "db<1>" "hgu_cdac_8bit_array_3.x1.CBOT" 0.22944
cap "d<3>" "db<3>" 16.0476
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 1064.9
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" 0.0682834
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 449.188
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "d<6>" 1792.65
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 1013.35
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_unit_1.CBOT" 381.388
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" 15.9686
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "d<6>" 324.43
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 21.9257
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 518.073
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" 8.70582
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" 133.904
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "d<3>" 1.06244
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 2030.47
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<3>" 538.131
cap "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_unit_0.CBOT" 0.471391
cap "hgu_cdac_8bit_array_3.x1.CBOT" "db<0>" 15.0965
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 8281.06
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 1.63773
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 1102.32
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 19.1601
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 130.213
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 324420
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 19.1733
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 294.481
cap "d<1>" "d<2>" 4.25316
cap "d<0>" "hgu_cdac_8bit_array_3.x1.CBOT" 38.0421
cap "d<3>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 422.129
cap "d<1>" "hgu_cdac_8bit_array_3.x1.CBOT" 5.6377
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 2000.44
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 181.781
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" 21934.7
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP" 277.847
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "db<3>" 105.967
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "db<5>" 1731.14
cap "db<1>" "hgu_cdac_8bit_array_2.x1.CBOT" 0.730168
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 2256.69
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 126.675
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 78.1773
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 0.877742
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 2280.07
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 321.625
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 76.4283
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" 185.728
cap "hgu_cdac_8bit_array_2.x1.CBOT" "db<0>" 29.2537
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 2296.76
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 557.547
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_unit_1.CBOT" 0.629567
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "db<4>" 428.409
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "db<4>" 6.1245
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 42124.1
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 184.21
cap "hgu_cdac_8bit_array_2.x1.CBOT" "d<0>" 0.259415
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 394.194
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 477.715
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" 316.478
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 0.00155698
cap "db<1>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" 1.15237
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" 185.728
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 286.36
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 13.4994
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 276.515
cap "hgu_cdac_unit_0.CTOP" "hgu_cdac_8bit_array_2.x1.CBOT" 5122.12
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 2526.41
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" 0.18531
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 11532.5
cap "db<6>" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 4000.88
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.x1.CBOT" 138.676
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "d<4>" 433.208
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<2>" 258.885
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_unit_1.CTOP" 118.034
cap "d<3>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.116383
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "db<3>" 4.1614
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "d<6>" 16.9991
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "db<4>" 198.249
cap "db<6>" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 0.250624
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP" 11442.6
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 95.9392
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" 318.134
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "d<5>" 872.454
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "d<5>" 173.565
cap "d<3>" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 214.775
cap "db<1>" "db<0>" 3.52448
cap "db<6>" "d<6>" 326.686
cap "hgu_cdac_unit_0.CTOP" "hgu_cdac_unit_0.CBOT" 5107.42
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" 33.5659
cap "d<2>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 2.213
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "db<2>" 54.0131
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 355.463
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 152.482
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 177.686
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" 502.937
cap "db<1>" "db<2>" 2.83677
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "db<5>" 397.727
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "db<5>" 863.016
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "d<4>" 87.8892
cap "d<3>" "d<4>" 1.90789
cap "db<1>" "d<1>" 4.46964
cap "db<6>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 106.406
cap "hgu_cdac_unit_1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 701.254
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_3.x1.CBOT" 367.972
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" 318.134
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 2373.78
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "db<4>" 859.049
cap "hgu_cdac_unit_1.CTOP" "hgu_cdac_unit_1.CBOT" 5107.42
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 1110.07
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 21.6323
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 0.747989
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 36.7554
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 2050.37
cap "hgu_cdac_8bit_array_2.x1.CBOT" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 30.5687
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" 42064.7
cap "d<0>" "db<0>" 3.10931
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 302.657
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 51.6112
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 539.869
cap "d<1>" "d<0>" 4.27723
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 0.123899
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_unit_1.CTOP" 0.0171916
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 1.23578
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 1.21347
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" 257.41
cap "hgu_cdac_unit_1.CBOT" "hgu_cdac_8bit_array_3.x1.CBOT" 7.42041
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 8179.57
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 49.4742
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" 31.4714
cap "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.406567
cap "d<2>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 201.621
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 316.478
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" 541.277
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_2.x1.CBOT" 17.9846
cap "d<3>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 45.1857
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 48.1861
cap "db<6>" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 1727.63
cap "d<2>" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 103.803
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 0.121706
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.x1.CBOT" 243.421
cap "db<1>" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 123.568
cap "db<6>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" 796.327
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 18.7682
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_3.x1.CBOT" 0.20687
cap "db<2>" "db<3>" 2.59571
cap "db<4>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 15.1841
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 162763
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 208.062
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 296.075
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 2083.84
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<0>" 59.4855
cap "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_unit_1.CBOT" 331.763
cap "db<1>" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 0.111143
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "db<5>" 0.244514
cap "d<2>" "d<3>" 2.80259
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" 502.937
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "db<2>" 0.101097
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<2>" 248.478
cap "hgu_cdac_unit_1.CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 112.251
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<0>" 65.5118
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<1>" 137.855
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 300.402
cap "db<1>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 25.2148
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "d<4>" 862.149
cap "db<6>" "db<5>" 2.97638
cap "hgu_cdac_8bit_array_2.x1.CBOT" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 153.221
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 302.192
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 1.63773
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 82190.9
cap "db<2>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 7.10699
cap "d<3>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 0.572499
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 437.913
cap "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 729.529
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "db<0>" 0.827142
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "db<2>" 200.435
cap "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP" 367.817
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" 4017.9
cap "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" 0.240701
cap "d<2>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 0.228
cap "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 1148.57
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" 455.29
cap "hgu_cdac_unit_1.CTOP" "hgu_cdac_8bit_array_3.x1.CBOT" 5119.15
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "d<1>" 11.6367
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 22019.8
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_unit_0.CBOT" 677.271
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 2270.13
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "db<3>" 420.869
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<3>" 498.87
cap "db<1>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 3.92154
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_unit_0.CBOT" 381.388
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 349.17
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 29.7413
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "db<6>" 3477.13
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 39.1315
cap "db<1>" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 47.4164
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 11.1873
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "db<3>" 17.7987
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 2083.78
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 67.7813
cap "db<1>" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 89.7037
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP" 394.394
cap "d<2>" "hgu_cdac_8bit_array_3.x1.CBOT" 1.20014
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "db<3>" 0.337369
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" 1.63374
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 243.181
cap "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 123.706
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "db<2>" 11.4779
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "db<0>" 24.3276
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 439.843
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 129.645
cap "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_unit_1.CTOP" 251.51
cap "d<1>" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 3.34277
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 4554.55
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP" 635.735
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "db<2>" 102.671
device msubckt sky130_fd_pr__nfet_01v8_lvt 28381 5206 28382 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 28253 5206 28254 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 28125 5206 28126 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27997 5206 27998 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27869 5206 27870 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27741 5206 27742 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27613 5206 27614 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27485 5206 27486 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27357 5206 27358 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27229 5206 27230 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27101 5206 27102 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26973 5206 26974 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26845 5206 26846 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26717 5206 26718 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26589 5206 26590 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26461 5206 26462 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26333 5206 26334 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26205 5206 26206 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26077 5206 26078 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25949 5206 25950 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25821 5206 25822 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25693 5206 25694 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25565 5206 25566 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25437 5206 25438 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25309 5206 25310 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25181 5206 25182 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25053 5206 25054 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24925 5206 24926 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24797 5206 24798 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24669 5206 24670 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24541 5206 24542 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24413 5206 24414 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24285 5206 24286 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24157 5206 24158 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24029 5206 24030 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23901 5206 23902 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23773 5206 23774 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23645 5206 23646 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23517 5206 23518 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23389 5206 23390 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23261 5206 23262 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23133 5206 23134 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23005 5206 23006 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22877 5206 22878 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22749 5206 22750 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22621 5206 22622 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22493 5206 22494 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22365 5206 22366 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22237 5206 22238 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22109 5206 22110 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21981 5206 21982 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21853 5206 21854 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21725 5206 21726 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21597 5206 21598 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21469 5206 21470 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21341 5206 21342 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21213 5206 21214 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21085 5206 21086 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20957 5206 20958 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20829 5206 20830 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20701 5206 20702 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20573 5206 20574 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20445 5206 20446 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20317 5206 20318 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 19231 5206 19232 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 19103 5206 19104 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18975 5206 18976 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18847 5206 18848 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18719 5206 18720 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18591 5206 18592 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18463 5206 18464 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18335 5206 18336 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18207 5206 18208 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18079 5206 18080 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17951 5206 17952 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17823 5206 17824 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17695 5206 17696 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17567 5206 17568 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17439 5206 17440 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17311 5206 17312 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17183 5206 17184 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17055 5206 17056 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16927 5206 16928 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16799 5206 16800 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16671 5206 16672 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16543 5206 16544 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16415 5206 16416 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16287 5206 16288 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16159 5206 16160 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16031 5206 16032 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 15903 5206 15904 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 15775 5206 15776 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 15647 5206 15648 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 15519 5206 15520 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 15391 5206 15392 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 15263 5206 15264 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 10025 5206 10026 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 9897 5206 9898 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 9769 5206 9770 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 9641 5206 9642 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 9513 5206 9514 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 9385 5206 9386 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 9257 5206 9258 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 9129 5206 9130 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 9001 5206 9002 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 8873 5206 8874 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 8745 5206 8746 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 8617 5206 8618 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 8489 5206 8490 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 8361 5206 8362 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 8233 5206 8234 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 8105 5206 8106 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 4436 5206 4437 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<3>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 4308 5206 4309 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 4180 5206 4181 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<3>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 4052 5206 4053 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3924 5206 3925 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<3>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3796 5206 3797 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3668 5206 3669 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<3>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3540 5206 3541 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 2305 5206 2306 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<2>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 2177 5206 2178 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<2>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 2049 5206 2050 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<2>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 1921 5206 1922 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<2>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 785 5206 786 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<1>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 657 5206 658 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<1>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -271 5206 -270 5207 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "db<0>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_2.x1.CBOT" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_lvt 28381 5422 28382 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 28253 5422 28254 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 28125 5422 28126 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27997 5422 27998 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27869 5422 27870 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27741 5422 27742 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27613 5422 27614 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27485 5422 27486 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27357 5422 27358 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27229 5422 27230 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27101 5422 27102 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26973 5422 26974 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26845 5422 26846 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26717 5422 26718 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26589 5422 26590 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26461 5422 26462 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26333 5422 26334 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26205 5422 26206 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26077 5422 26078 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25949 5422 25950 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25821 5422 25822 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25693 5422 25694 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25565 5422 25566 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25437 5422 25438 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25309 5422 25310 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25181 5422 25182 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25053 5422 25054 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24925 5422 24926 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24797 5422 24798 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24669 5422 24670 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24541 5422 24542 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24413 5422 24414 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24285 5422 24286 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24157 5422 24158 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24029 5422 24030 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23901 5422 23902 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23773 5422 23774 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23645 5422 23646 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23517 5422 23518 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23389 5422 23390 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23261 5422 23262 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23133 5422 23134 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23005 5422 23006 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22877 5422 22878 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22749 5422 22750 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22621 5422 22622 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22493 5422 22494 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22365 5422 22366 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22237 5422 22238 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22109 5422 22110 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21981 5422 21982 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21853 5422 21854 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21725 5422 21726 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21597 5422 21598 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21469 5422 21470 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21341 5422 21342 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21213 5422 21214 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21085 5422 21086 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20957 5422 20958 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20829 5422 20830 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20701 5422 20702 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20573 5422 20574 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20445 5422 20446 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20317 5422 20318 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 19231 5422 19232 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 19103 5422 19104 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18975 5422 18976 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18847 5422 18848 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18719 5422 18720 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18591 5422 18592 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18463 5422 18464 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18335 5422 18336 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18207 5422 18208 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18079 5422 18080 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17951 5422 17952 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17823 5422 17824 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17695 5422 17696 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17567 5422 17568 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17439 5422 17440 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17311 5422 17312 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17183 5422 17184 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17055 5422 17056 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16927 5422 16928 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16799 5422 16800 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16671 5422 16672 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16543 5422 16544 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16415 5422 16416 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16287 5422 16288 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16159 5422 16160 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16031 5422 16032 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 15903 5422 15904 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 15775 5422 15776 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 15647 5422 15648 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 15519 5422 15520 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 15391 5422 15392 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 15263 5422 15264 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 10025 5422 10026 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 9897 5422 9898 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 9769 5422 9770 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 9641 5422 9642 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 9513 5422 9514 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 9385 5422 9386 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 9257 5422 9258 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 9129 5422 9130 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 9001 5422 9002 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 8873 5422 8874 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 8745 5422 8746 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 8617 5422 8618 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 8489 5422 8490 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 8361 5422 8362 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 8233 5422 8234 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 8105 5422 8106 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 4436 5422 4437 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<3>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 4308 5422 4309 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 4180 5422 4181 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<3>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 4052 5422 4053 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3924 5422 3925 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<3>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3796 5422 3797 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3668 5422 3669 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<3>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3540 5422 3541 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 2305 5422 2306 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<2>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 2177 5422 2178 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<2>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 2049 5422 2050 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<2>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 1921 5422 1922 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<2>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 785 5422 786 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<1>" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 657 5422 658 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<1>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -271 5422 -270 5423 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "db<0>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_2.x1.CBOT" 168 9744,452
device msubckt sky130_fd_pr__nfet_01v8_lvt 28457 5894 28458 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 28329 5894 28330 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 28201 5894 28202 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 28073 5894 28074 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27945 5894 27946 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27817 5894 27818 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27689 5894 27690 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27561 5894 27562 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27433 5894 27434 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27305 5894 27306 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27177 5894 27178 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27049 5894 27050 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26921 5894 26922 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26793 5894 26794 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26665 5894 26666 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26537 5894 26538 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26409 5894 26410 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26281 5894 26282 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26153 5894 26154 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26025 5894 26026 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25897 5894 25898 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25769 5894 25770 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25641 5894 25642 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25513 5894 25514 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25385 5894 25386 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25257 5894 25258 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25129 5894 25130 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25001 5894 25002 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24873 5894 24874 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24745 5894 24746 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24617 5894 24618 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24489 5894 24490 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24361 5894 24362 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24233 5894 24234 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24105 5894 24106 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23977 5894 23978 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23849 5894 23850 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23721 5894 23722 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23593 5894 23594 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23465 5894 23466 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23337 5894 23338 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23209 5894 23210 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23081 5894 23082 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22953 5894 22954 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22825 5894 22826 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22697 5894 22698 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22569 5894 22570 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22441 5894 22442 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22313 5894 22314 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22185 5894 22186 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22057 5894 22058 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21929 5894 21930 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21801 5894 21802 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21673 5894 21674 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21545 5894 21546 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21417 5894 21418 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21289 5894 21290 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21161 5894 21162 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21033 5894 21034 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20905 5894 20906 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20777 5894 20778 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20649 5894 20650 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20521 5894 20522 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20393 5894 20394 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 14576 5894 14577 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 14448 5894 14449 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 14320 5894 14321 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 14192 5894 14193 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 14064 5894 14065 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13936 5894 13937 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13808 5894 13809 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13680 5894 13681 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13552 5894 13553 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13424 5894 13425 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13296 5894 13297 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13168 5894 13169 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13040 5894 13041 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12912 5894 12913 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12784 5894 12785 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12656 5894 12657 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12528 5894 12529 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12400 5894 12401 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12272 5894 12273 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12144 5894 12145 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12016 5894 12017 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11888 5894 11889 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11760 5894 11761 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11632 5894 11633 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11504 5894 11505 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11376 5894 11377 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11248 5894 11249 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11120 5894 11121 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 10992 5894 10993 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 10864 5894 10865 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 10736 5894 10737 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 10608 5894 10609 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 7441 5894 7442 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 7313 5894 7314 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 7185 5894 7186 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 7057 5894 7058 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6929 5894 6930 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6801 5894 6802 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6673 5894 6674 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6545 5894 6546 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6417 5894 6418 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6289 5894 6290 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6161 5894 6162 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6033 5894 6034 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 5905 5894 5906 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 5777 5894 5778 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 5649 5894 5650 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 5521 5894 5522 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3866 5894 3867 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<3>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 3738 5894 3739 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3610 5894 3611 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<3>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3482 5894 3483 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3354 5894 3355 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<3>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3226 5894 3227 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3098 5894 3099 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<3>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 2970 5894 2971 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 1821 5894 1822 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<2>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 1693 5894 1694 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<2>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 1565 5894 1566 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<2>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 1437 5894 1438 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<2>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 656 5894 657 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<1>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 528 5894 529 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<1>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -249 5894 -248 5895 l=70 w=84 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "d<0>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_3.x1.CBOT" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_lvt 28457 6110 28458 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 28329 6110 28330 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 28201 6110 28202 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 28073 6110 28074 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27945 6110 27946 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27817 6110 27818 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27689 6110 27690 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27561 6110 27562 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27433 6110 27434 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27305 6110 27306 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27177 6110 27178 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27049 6110 27050 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26921 6110 26922 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26793 6110 26794 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26665 6110 26666 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26537 6110 26538 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26409 6110 26410 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26281 6110 26282 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26153 6110 26154 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26025 6110 26026 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25897 6110 25898 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25769 6110 25770 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25641 6110 25642 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25513 6110 25514 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25385 6110 25386 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25257 6110 25258 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25129 6110 25130 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25001 6110 25002 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24873 6110 24874 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24745 6110 24746 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24617 6110 24618 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24489 6110 24490 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24361 6110 24362 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24233 6110 24234 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24105 6110 24106 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23977 6110 23978 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23849 6110 23850 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23721 6110 23722 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23593 6110 23594 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23465 6110 23466 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23337 6110 23338 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23209 6110 23210 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23081 6110 23082 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22953 6110 22954 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22825 6110 22826 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22697 6110 22698 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22569 6110 22570 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22441 6110 22442 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22313 6110 22314 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22185 6110 22186 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22057 6110 22058 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21929 6110 21930 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21801 6110 21802 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21673 6110 21674 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21545 6110 21546 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21417 6110 21418 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21289 6110 21290 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21161 6110 21162 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21033 6110 21034 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20905 6110 20906 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20777 6110 20778 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20649 6110 20650 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20521 6110 20522 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20393 6110 20394 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<6>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 14576 6110 14577 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 14448 6110 14449 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 14320 6110 14321 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 14192 6110 14193 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 14064 6110 14065 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13936 6110 13937 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13808 6110 13809 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13680 6110 13681 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13552 6110 13553 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13424 6110 13425 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13296 6110 13297 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13168 6110 13169 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13040 6110 13041 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12912 6110 12913 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12784 6110 12785 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12656 6110 12657 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12528 6110 12529 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12400 6110 12401 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12272 6110 12273 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12144 6110 12145 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12016 6110 12017 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11888 6110 11889 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11760 6110 11761 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11632 6110 11633 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11504 6110 11505 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11376 6110 11377 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11248 6110 11249 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11120 6110 11121 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 10992 6110 10993 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 10864 6110 10865 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 10736 6110 10737 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 10608 6110 10609 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<5>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 7441 6110 7442 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 7313 6110 7314 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 7185 6110 7186 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 7057 6110 7058 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6929 6110 6930 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6801 6110 6802 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6673 6110 6674 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6545 6110 6546 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6417 6110 6418 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6289 6110 6290 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6161 6110 6162 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6033 6110 6034 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 5905 6110 5906 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 5777 6110 5778 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 5649 6110 5650 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 5521 6110 5522 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<4>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3866 6110 3867 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<3>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 3738 6110 3739 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3610 6110 3611 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<3>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3482 6110 3483 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3354 6110 3355 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<3>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3226 6110 3227 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3098 6110 3099 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<3>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 2970 6110 2971 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<3>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 1821 6110 1822 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<2>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 1693 6110 1694 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<2>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 1565 6110 1566 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<2>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 1437 6110 1438 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<2>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 656 6110 657 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<1>" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 528 6110 529 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<1>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -249 6110 -248 6111 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "d<0>" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_3.x1.CBOT" 168 9744,452
