





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Protection, privilege</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-193225.html">
    <link rel="next" href="x86-195957.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-193225.html">Previous</a></li>


          

<li><a href="x86-190707.html">Up</a></li>


          

<li><a href="x86-195957.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngb">IOPL-sensitive instructions</span></span><br /><span class="line"></span><br /><span class="line">    Instructions that deal with I/O not only need to be restricted;</span><br /><span class="line">    they need to be exectued by procedures that execute at privilege</span><br /><span class="line">    levels other than zero. To allow this, the 80286+ uses two bits of</span><br /><span class="line">    the flags register to store the IOPL. The IOPL defines the</span><br /><span class="line">    privilege level needed to execute I/O related instructions. The</span><br /><span class="line">    following instructions can be executed only if CPL is less than</span><br /><span class="line">    or equal to IOPL. They are called IOPL-sensitive because they are</span><br /><span class="line">    sensitive to the value stored in IOPL.</span><br /><span class="line"></span><br /><span class="line">                                        Protected  Protected</span><br /><span class="line">                                           mode     V86 mode</span><br /><span class="line">        IN      Input from Port              +</span><br /><span class="line">        INS     Input String from Port       +</span><br /><span class="line">        OUT     Output to Port               +</span><br /><span class="line">        OUTS    Output String to Port        +</span><br /><span class="line">        CLI     Clear Interrupt Flag         +         +</span><br /><span class="line">        STI     Set Interrupt Flag           +         +</span><br /><span class="line">        PUSHF   Push Flags                             +</span><br /><span class="line">        POPF    Pop Flags                              +</span><br /><span class="line">        IRET    Interrupt Return                       +</span><br /><span class="line">        INT     Interrupt                              +</span><br /><span class="line">        INTO    Interrupt on Overflow                  +</span><br /><span class="line">        LOCK    Assert Bus Lock                        +</span><br /><span class="line">        <span class="ngb">Note</span>  + = IOPL-sensitive, CPL=3 in V86 mode</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    To use sensitive instructions, a procedure must execute at a</span><br /><span class="line">    privilege level at least as privileged as that stored in IOPL. Any</span><br /><span class="line">    attempt by a less privileged procedure to use one of the</span><br /><span class="line">    instructions listed produces a general protection <span class="ngb">exception</span>.</span><br /><span class="line">    This allows a V86 monitor to trap - and possibly modify the</span><br /><span class="line">    results of - IOPL-sensitive instructions in a program executing in</span><br /><span class="line">    V86 mode.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    Each <span class="ngu">task</span> in the system has its own unique copy of the flags</span><br /><span class="line">    register. Therefore each task can have a different IOPL. A task</span><br /><span class="line">    can change the IOPL <span class="ngb">only</span> with a POPF instruction. Such changes</span><br /><span class="line">    are privileged. No procedure may alter IOPL in the flags register</span><br /><span class="line">    unless the procedure is executing at privilege level 0 (CPL=0).</span><br /><span class="line">    Any attempt by a less privileged procedure to alter IOPL does not</span><br /><span class="line">    result in an exception, but IOPL remains unchanged.</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-191032.html">Privilege</a></li>
        
          <li><a href="x86-179453.html">Flags</a></li>
        
          <li><a href="x86-224627.html">Exceptions</a></li>
        
          <li><a href="x86-110035.html">POPF</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

