Altera SOPC Builder Version 10.10 Build 153
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2018.06.15 16:05:50 (*) mk_custom_sdk starting
# 2018.06.15 16:05:50 (*) Reading project C:/Users/xbs/Desktop/test/lab1_2_3/RamAndFlash_sopc.ptf.

# 2018.06.15 16:05:50 (*) Finding all CPUs
# 2018.06.15 16:05:50 (*) Finding all available components
# 2018.06.15 16:05:50 (*) Reading C:/Users/xbs/Desktop/test/lab1_2_3/.sopc_builder/install.ptf

# 2018.06.15 16:05:50 (*) Found 63 components

# 2018.06.15 16:05:51 (*) Finding all peripherals

# 2018.06.15 16:05:51 (*) Finding software components

# 2018.06.15 16:05:51 (*) (Legacy SDK Generation Skipped)
# 2018.06.15 16:05:51 (*) (All TCL Script Generation Skipped)
# 2018.06.15 16:05:51 (*) (No Libraries Built)
# 2018.06.15 16:05:51 (*) (Contents Generation Skipped)
# 2018.06.15 16:05:51 (*) mk_custom_sdk finishing

# 2018.06.15 16:05:51 (*) Starting generation for system: RamAndFlash_sopc.

.
.
.
.
.
.
.
....
.
..
..

# 2018.06.15 16:05:52 (*) Running Generator Program for cpu

# 2018.06.15 16:05:53 (*) Starting Nios II generation
# 2018.06.15 16:05:53 (*)   Checking for plaintext license.
# 2018.06.15 16:06:30 (*)   Plaintext license not found.
# 2018.06.15 16:06:30 (*)   Checking for encrypted license (non-evaluation).
# 2018.06.15 16:07:01 (*)   Encrypted license found.  SOF will not be time-limited.
# 2018.06.15 16:07:01 (*)   Getting CPU configuration settings
Warning: currently assigned JTAG instance ID 0 for cpu/jtag_debug_module is shared by DE0_base1_sopc.ptf/cpu/jtag_debug_module. Reassigned to 1.

# 2018.06.15 16:07:02 (*)   Elaborating CPU configuration settings
# 2018.06.15 16:07:02 (*)   Creating all objects for CPU
# 2018.06.15 16:07:02 (*)     Testbench
# 2018.06.15 16:07:02 (*)     Instruction decoding
# 2018.06.15 16:07:02 (*)       Instruction fields
# 2018.06.15 16:07:02 (*)       Instruction decodes
# 2018.06.15 16:07:02 (*)       Signals for RTL simulation waveforms
# 2018.06.15 16:07:02 (*)       Instruction controls
# 2018.06.15 16:07:03 (*)     Pipeline frontend
# 2018.06.15 16:07:03 (*)     Pipeline backend

# 2018.06.15 16:07:05 (*)   Generating HDL from CPU objects
# 2018.06.15 16:07:07 (*)   Creating encrypted HDL
# 2018.06.15 16:07:08 (*) Done Nios II generation

# 2018.06.15 16:07:08 (*) Running Generator Program for onchip_memory

# 2018.06.15 16:07:09 (*) Running Generator Program for jtag_uart

Warning: currently assigned JTAG instance ID 0 for jtag_uart/avalon_jtag_slave is shared by DE0_base1_sopc.ptf/jtag_uart/avalon_jtag_slave. Reassigned to 1.

# 2018.06.15 16:07:10 (*) Running Generator Program for sysid

# 2018.06.15 16:07:11 (*) Running Generator Program for sdram

# 2018.06.15 16:07:12 (*) Running Generator Program for cfi_flash

# 2018.06.15 16:07:12 (*) Running Generator Program for timer

# 2018.06.15 16:07:13 (*) Running Generator Program for pio_led

# 2018.06.15 16:07:14 (*) Running Generator Program for pio_seg7

# 2018.06.15 16:07:14 (*) Running Generator Program for pio_btn0

# 2018.06.15 16:07:15 (*) Running Generator Program for pio_sw

# 2018.06.15 16:07:16 (*) Running Generator Program for uart0

# 2018.06.15 16:07:17 (*) Running Generator Program for spi0

# 2018.06.15 16:07:18 (*) Running Generator Program for mmc_spi

# 2018.06.15 16:07:18 (*) Running Generator Program for RamAndFlash_sopc_clock_0

# 2018.06.15 16:07:19 (*) Running Generator Program for RamAndFlash_sopc_clock_1

.


# 2018.06.15 16:07:20 (*) Running Test Generator Program for sdram

# 2018.06.15 16:07:20 (*) Making arbitration and system (top) modules.

# 2018.06.15 16:07:27 (*) Generating Quartus symbol for top level: RamAndFlash_sopc

# 2018.06.15 16:07:27 (*) Symbol C:/Users/xbs/Desktop/test/lab1_2_3/RamAndFlash_sopc.bsf already exists, no need to regenerate
# 2018.06.15 16:07:27 (*) Creating command-line system-generation script: C:/Users/xbs/Desktop/test/lab1_2_3/RamAndFlash_sopc_generation_script

# 2018.06.15 16:07:27 (*) Running setup for HDL simulator: modelsim


# 2018.06.15 16:07:28 (*) Completed generation for system: RamAndFlash_sopc.
# 2018.06.15 16:07:28 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : C:/Users/xbs/Desktop/test/lab1_2_3/RamAndFlash_sopc.ptf 
  System HDL Model : C:/Users/xbs/Desktop/test/lab1_2_3/RamAndFlash_sopc.v 
  System Generation Script : C:/Users/xbs/Desktop/test/lab1_2_3/RamAndFlash_sopc_generation_script 

# 2018.06.15 16:07:28 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
