

================================================================
== Vitis HLS Report for 'forwardHidden_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Wed May 21 10:33:25 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2057|     2057|  20.570 us|  20.570 us|  2056|  2056|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |     2055|     2055|        72|         64|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 72


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 1
  Pipeline-0 : II = 64, D = 72, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../src/forward_fw.cpp:36]   --->   Operation 75 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln36_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln36"   --->   Operation 76 'read' 'sext_ln36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln41_62_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_62"   --->   Operation 77 'read' 'sext_ln41_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln41_61_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_61"   --->   Operation 78 'read' 'sext_ln41_61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln41_60_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_60"   --->   Operation 79 'read' 'sext_ln41_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln41_59_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_59"   --->   Operation 80 'read' 'sext_ln41_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln41_58_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_58"   --->   Operation 81 'read' 'sext_ln41_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln41_57_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_57"   --->   Operation 82 'read' 'sext_ln41_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln41_56_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_56"   --->   Operation 83 'read' 'sext_ln41_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln41_55_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_55"   --->   Operation 84 'read' 'sext_ln41_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln41_54_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_54"   --->   Operation 85 'read' 'sext_ln41_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln41_53_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_53"   --->   Operation 86 'read' 'sext_ln41_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln41_52_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_52"   --->   Operation 87 'read' 'sext_ln41_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln41_51_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_51"   --->   Operation 88 'read' 'sext_ln41_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln41_50_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_50"   --->   Operation 89 'read' 'sext_ln41_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln41_49_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_49"   --->   Operation 90 'read' 'sext_ln41_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln41_48_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_48"   --->   Operation 91 'read' 'sext_ln41_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln41_47_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_47"   --->   Operation 92 'read' 'sext_ln41_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln41_46_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_46"   --->   Operation 93 'read' 'sext_ln41_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln41_45_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_45"   --->   Operation 94 'read' 'sext_ln41_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln41_44_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_44"   --->   Operation 95 'read' 'sext_ln41_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln41_43_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_43"   --->   Operation 96 'read' 'sext_ln41_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln41_42_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_42"   --->   Operation 97 'read' 'sext_ln41_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln41_41_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_41"   --->   Operation 98 'read' 'sext_ln41_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln41_40_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_40"   --->   Operation 99 'read' 'sext_ln41_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln41_39_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_39"   --->   Operation 100 'read' 'sext_ln41_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln41_38_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_38"   --->   Operation 101 'read' 'sext_ln41_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln41_37_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_37"   --->   Operation 102 'read' 'sext_ln41_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln41_36_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_36"   --->   Operation 103 'read' 'sext_ln41_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln41_35_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_35"   --->   Operation 104 'read' 'sext_ln41_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln41_34_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_34"   --->   Operation 105 'read' 'sext_ln41_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln41_33_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_33"   --->   Operation 106 'read' 'sext_ln41_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln41_32_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_32"   --->   Operation 107 'read' 'sext_ln41_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln41_31_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_31"   --->   Operation 108 'read' 'sext_ln41_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln41_30_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_30"   --->   Operation 109 'read' 'sext_ln41_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln41_29_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_29"   --->   Operation 110 'read' 'sext_ln41_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln41_28_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_28"   --->   Operation 111 'read' 'sext_ln41_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln41_27_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_27"   --->   Operation 112 'read' 'sext_ln41_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln41_26_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_26"   --->   Operation 113 'read' 'sext_ln41_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln41_25_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_25"   --->   Operation 114 'read' 'sext_ln41_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln41_24_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_24"   --->   Operation 115 'read' 'sext_ln41_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln41_23_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_23"   --->   Operation 116 'read' 'sext_ln41_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln41_22_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_22"   --->   Operation 117 'read' 'sext_ln41_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln41_21_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_21"   --->   Operation 118 'read' 'sext_ln41_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln41_20_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_20"   --->   Operation 119 'read' 'sext_ln41_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln41_19_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_19"   --->   Operation 120 'read' 'sext_ln41_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln41_18_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_18"   --->   Operation 121 'read' 'sext_ln41_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln41_17_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_17"   --->   Operation 122 'read' 'sext_ln41_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln41_16_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_16"   --->   Operation 123 'read' 'sext_ln41_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln41_15_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_15"   --->   Operation 124 'read' 'sext_ln41_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln41_14_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_14"   --->   Operation 125 'read' 'sext_ln41_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln41_13_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_13"   --->   Operation 126 'read' 'sext_ln41_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln41_12_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_12"   --->   Operation 127 'read' 'sext_ln41_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln41_11_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_11"   --->   Operation 128 'read' 'sext_ln41_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln41_10_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_10"   --->   Operation 129 'read' 'sext_ln41_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln41_9_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_9"   --->   Operation 130 'read' 'sext_ln41_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln41_8_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_8"   --->   Operation 131 'read' 'sext_ln41_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln41_7_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_7"   --->   Operation 132 'read' 'sext_ln41_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln41_6_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_6"   --->   Operation 133 'read' 'sext_ln41_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln41_5_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_5"   --->   Operation 134 'read' 'sext_ln41_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln41_4_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_4"   --->   Operation 135 'read' 'sext_ln41_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln41_3_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_3"   --->   Operation 136 'read' 'sext_ln41_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln41_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_2"   --->   Operation 137 'read' 'sext_ln41_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln41_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41_1"   --->   Operation 138 'read' 'sext_ln41_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln41_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln41"   --->   Operation 139 'read' 'sext_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%W1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W1"   --->   Operation 140 'read' 'W1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln36_cast = sext i2 %sext_ln36_read"   --->   Operation 141 'sext' 'sext_ln36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln41_62_cast = sext i2 %sext_ln41_62_read"   --->   Operation 142 'sext' 'sext_ln41_62_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln41_61_cast = sext i2 %sext_ln41_61_read"   --->   Operation 143 'sext' 'sext_ln41_61_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln41_60_cast = sext i2 %sext_ln41_60_read"   --->   Operation 144 'sext' 'sext_ln41_60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln41_59_cast = sext i2 %sext_ln41_59_read"   --->   Operation 145 'sext' 'sext_ln41_59_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln41_58_cast = sext i2 %sext_ln41_58_read"   --->   Operation 146 'sext' 'sext_ln41_58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln41_57_cast = sext i2 %sext_ln41_57_read"   --->   Operation 147 'sext' 'sext_ln41_57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln41_56_cast = sext i2 %sext_ln41_56_read"   --->   Operation 148 'sext' 'sext_ln41_56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln41_55_cast = sext i2 %sext_ln41_55_read"   --->   Operation 149 'sext' 'sext_ln41_55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln41_54_cast = sext i2 %sext_ln41_54_read"   --->   Operation 150 'sext' 'sext_ln41_54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln41_53_cast = sext i2 %sext_ln41_53_read"   --->   Operation 151 'sext' 'sext_ln41_53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln41_52_cast = sext i2 %sext_ln41_52_read"   --->   Operation 152 'sext' 'sext_ln41_52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln41_51_cast = sext i2 %sext_ln41_51_read"   --->   Operation 153 'sext' 'sext_ln41_51_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln41_50_cast = sext i2 %sext_ln41_50_read"   --->   Operation 154 'sext' 'sext_ln41_50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln41_49_cast = sext i2 %sext_ln41_49_read"   --->   Operation 155 'sext' 'sext_ln41_49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln41_48_cast = sext i2 %sext_ln41_48_read"   --->   Operation 156 'sext' 'sext_ln41_48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln41_47_cast = sext i2 %sext_ln41_47_read"   --->   Operation 157 'sext' 'sext_ln41_47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln41_46_cast = sext i2 %sext_ln41_46_read"   --->   Operation 158 'sext' 'sext_ln41_46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln41_45_cast = sext i2 %sext_ln41_45_read"   --->   Operation 159 'sext' 'sext_ln41_45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln41_44_cast = sext i2 %sext_ln41_44_read"   --->   Operation 160 'sext' 'sext_ln41_44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln41_43_cast = sext i2 %sext_ln41_43_read"   --->   Operation 161 'sext' 'sext_ln41_43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln41_42_cast = sext i2 %sext_ln41_42_read"   --->   Operation 162 'sext' 'sext_ln41_42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln41_41_cast = sext i2 %sext_ln41_41_read"   --->   Operation 163 'sext' 'sext_ln41_41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln41_40_cast = sext i2 %sext_ln41_40_read"   --->   Operation 164 'sext' 'sext_ln41_40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln41_39_cast = sext i2 %sext_ln41_39_read"   --->   Operation 165 'sext' 'sext_ln41_39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln41_38_cast = sext i2 %sext_ln41_38_read"   --->   Operation 166 'sext' 'sext_ln41_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln41_37_cast = sext i2 %sext_ln41_37_read"   --->   Operation 167 'sext' 'sext_ln41_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln41_36_cast = sext i2 %sext_ln41_36_read"   --->   Operation 168 'sext' 'sext_ln41_36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln41_35_cast = sext i2 %sext_ln41_35_read"   --->   Operation 169 'sext' 'sext_ln41_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln41_34_cast = sext i2 %sext_ln41_34_read"   --->   Operation 170 'sext' 'sext_ln41_34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln41_33_cast = sext i2 %sext_ln41_33_read"   --->   Operation 171 'sext' 'sext_ln41_33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln41_32_cast = sext i2 %sext_ln41_32_read"   --->   Operation 172 'sext' 'sext_ln41_32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln41_31_cast = sext i2 %sext_ln41_31_read"   --->   Operation 173 'sext' 'sext_ln41_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln41_30_cast = sext i2 %sext_ln41_30_read"   --->   Operation 174 'sext' 'sext_ln41_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln41_29_cast = sext i2 %sext_ln41_29_read"   --->   Operation 175 'sext' 'sext_ln41_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln41_28_cast = sext i2 %sext_ln41_28_read"   --->   Operation 176 'sext' 'sext_ln41_28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln41_27_cast = sext i2 %sext_ln41_27_read"   --->   Operation 177 'sext' 'sext_ln41_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln41_26_cast = sext i2 %sext_ln41_26_read"   --->   Operation 178 'sext' 'sext_ln41_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln41_25_cast = sext i2 %sext_ln41_25_read"   --->   Operation 179 'sext' 'sext_ln41_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln41_24_cast = sext i2 %sext_ln41_24_read"   --->   Operation 180 'sext' 'sext_ln41_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln41_23_cast = sext i2 %sext_ln41_23_read"   --->   Operation 181 'sext' 'sext_ln41_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln41_22_cast = sext i2 %sext_ln41_22_read"   --->   Operation 182 'sext' 'sext_ln41_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln41_21_cast = sext i2 %sext_ln41_21_read"   --->   Operation 183 'sext' 'sext_ln41_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln41_20_cast = sext i2 %sext_ln41_20_read"   --->   Operation 184 'sext' 'sext_ln41_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln41_19_cast = sext i2 %sext_ln41_19_read"   --->   Operation 185 'sext' 'sext_ln41_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln41_18_cast = sext i2 %sext_ln41_18_read"   --->   Operation 186 'sext' 'sext_ln41_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln41_17_cast = sext i2 %sext_ln41_17_read"   --->   Operation 187 'sext' 'sext_ln41_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln41_16_cast = sext i2 %sext_ln41_16_read"   --->   Operation 188 'sext' 'sext_ln41_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln41_15_cast = sext i2 %sext_ln41_15_read"   --->   Operation 189 'sext' 'sext_ln41_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln41_14_cast = sext i2 %sext_ln41_14_read"   --->   Operation 190 'sext' 'sext_ln41_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln41_13_cast = sext i2 %sext_ln41_13_read"   --->   Operation 191 'sext' 'sext_ln41_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln41_12_cast = sext i2 %sext_ln41_12_read"   --->   Operation 192 'sext' 'sext_ln41_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln41_11_cast = sext i2 %sext_ln41_11_read"   --->   Operation 193 'sext' 'sext_ln41_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln41_10_cast = sext i2 %sext_ln41_10_read"   --->   Operation 194 'sext' 'sext_ln41_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln41_9_cast = sext i2 %sext_ln41_9_read"   --->   Operation 195 'sext' 'sext_ln41_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln41_8_cast = sext i2 %sext_ln41_8_read"   --->   Operation 196 'sext' 'sext_ln41_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln41_7_cast = sext i2 %sext_ln41_7_read"   --->   Operation 197 'sext' 'sext_ln41_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln41_6_cast = sext i2 %sext_ln41_6_read"   --->   Operation 198 'sext' 'sext_ln41_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln41_5_cast = sext i2 %sext_ln41_5_read"   --->   Operation 199 'sext' 'sext_ln41_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln41_4_cast = sext i2 %sext_ln41_4_read"   --->   Operation 200 'sext' 'sext_ln41_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln41_3_cast = sext i2 %sext_ln41_3_read"   --->   Operation 201 'sext' 'sext_ln41_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln41_2_cast = sext i2 %sext_ln41_2_read"   --->   Operation 202 'sext' 'sext_ln41_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln41_1_cast = sext i2 %sext_ln41_1_read"   --->   Operation 203 'sext' 'sext_ln41_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln41_cast = sext i2 %sext_ln41_read"   --->   Operation 204 'sext' 'sext_ln41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2048, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.61ns)   --->   "%store_ln36 = store i6 0, i6 %j" [../src/forward_fw.cpp:36]   --->   Operation 206 'store' 'store_ln36' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 207 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [../src/forward_fw.cpp:36]   --->   Operation 208 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (1.94ns)   --->   "%icmp_ln36 = icmp_eq  i6 %j_1, i6 32" [../src/forward_fw.cpp:36]   --->   Operation 209 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (1.94ns)   --->   "%add_ln36 = add i6 %j_1, i6 1" [../src/forward_fw.cpp:36]   --->   Operation 210 'add' 'add_ln36' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.body.split, void %for.end15.exitStub" [../src/forward_fw.cpp:36]   --->   Operation 211 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 %W1_read" [../src/forward_fw.cpp:36]   --->   Operation 212 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i6 %j_1" [../src/forward_fw.cpp:36]   --->   Operation 213 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (1.86ns)   --->   "%switch_ln44 = switch i5 %trunc_ln36, void %arrayidx12264.case.31, i5 0, void %arrayidx12264.case.0, i5 1, void %arrayidx12264.case.1, i5 2, void %arrayidx12264.case.2, i5 3, void %arrayidx12264.case.3, i5 4, void %arrayidx12264.case.4, i5 5, void %arrayidx12264.case.5, i5 6, void %arrayidx12264.case.6, i5 7, void %arrayidx12264.case.7, i5 8, void %arrayidx12264.case.8, i5 9, void %arrayidx12264.case.9, i5 10, void %arrayidx12264.case.10, i5 11, void %arrayidx12264.case.11, i5 12, void %arrayidx12264.case.12, i5 13, void %arrayidx12264.case.13, i5 14, void %arrayidx12264.case.14, i5 15, void %arrayidx12264.case.15, i5 16, void %arrayidx12264.case.16, i5 17, void %arrayidx12264.case.17, i5 18, void %arrayidx12264.case.18, i5 19, void %arrayidx12264.case.19, i5 20, void %arrayidx12264.case.20, i5 21, void %arrayidx12264.case.21, i5 22, void %arrayidx12264.case.22, i5 23, void %arrayidx12264.case.23, i5 24, void %arrayidx12264.case.24, i5 25, void %arrayidx12264.case.25, i5 26, void %arrayidx12264.case.26, i5 27, void %arrayidx12264.case.27, i5 28, void %arrayidx12264.case.28, i5 29, void %arrayidx12264.case.29, i5 30, void %arrayidx12264.case.30" [../src/forward_fw.cpp:44]   --->   Operation 214 'switch' 'switch_ln44' <Predicate = (!icmp_ln36)> <Delay = 1.86>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 215 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 30)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 216 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 29)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 217 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 28)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 218 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 27)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 219 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 26)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 220 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 25)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 221 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 24)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 222 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 23)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 223 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 22)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 224 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 21)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 225 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 20)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 226 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 19)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 227 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 18)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 228 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 17)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 229 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 16)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 230 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 15)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 231 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 14)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 232 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 13)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 233 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 12)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 234 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 11)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 235 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 10)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 236 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 9)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 237 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 8)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 238 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 7)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 239 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 6)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 240 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 5)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 241 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 4)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 242 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 3)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 243 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 2)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 244 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 1)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 245 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 0)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx12264.exit" [../src/forward_fw.cpp:44]   --->   Operation 246 'br' 'br_ln44' <Predicate = (!icmp_ln36 & trunc_ln36 == 31)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 247 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 247 'read' 'WEIGHTS_addr_read' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 248 [1/1] (1.61ns)   --->   "%store_ln36 = store i6 %add_ln36, i6 %j" [../src/forward_fw.cpp:36]   --->   Operation 248 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.61>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body" [../src/forward_fw.cpp:36]   --->   Operation 249 'br' 'br_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 250 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_63 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 250 'read' 'WEIGHTS_addr_read_63' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln41_63 = sext i8 %WEIGHTS_addr_read" [../src/forward_fw.cpp:41]   --->   Operation 251 'sext' 'sext_ln41_63' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 252 [3/3] (1.45ns) (grouped into DSP with root node add_ln41)   --->   "%sum = mul i10 %sext_ln41_63, i10 %sext_ln41_cast" [../src/forward_fw.cpp:41]   --->   Operation 252 'mul' 'sum' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 253 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_64 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 253 'read' 'WEIGHTS_addr_read_64' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 254 [2/3] (1.45ns) (grouped into DSP with root node add_ln41)   --->   "%sum = mul i10 %sext_ln41_63, i10 %sext_ln41_cast" [../src/forward_fw.cpp:41]   --->   Operation 254 'mul' 'sum' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln41_64 = sext i8 %WEIGHTS_addr_read_63" [../src/forward_fw.cpp:41]   --->   Operation 255 'sext' 'sext_ln41_64' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (4.37ns)   --->   "%mul_ln41 = mul i10 %sext_ln41_64, i10 %sext_ln41_1_cast" [../src/forward_fw.cpp:41]   --->   Operation 256 'mul' 'mul_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 257 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_65 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 257 'read' 'WEIGHTS_addr_read_65' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 258 [1/3] (0.00ns) (grouped into DSP with root node add_ln41)   --->   "%sum = mul i10 %sext_ln41_63, i10 %sext_ln41_cast" [../src/forward_fw.cpp:41]   --->   Operation 258 'mul' 'sum' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln41_65 = sext i8 %WEIGHTS_addr_read_64" [../src/forward_fw.cpp:41]   --->   Operation 259 'sext' 'sext_ln41_65' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (4.37ns)   --->   "%mul_ln41_1 = mul i10 %sext_ln41_65, i10 %sext_ln41_2_cast" [../src/forward_fw.cpp:41]   --->   Operation 260 'mul' 'mul_ln41_1' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41 = add i10 %mul_ln41, i10 %sum" [../src/forward_fw.cpp:41]   --->   Operation 261 'add' 'add_ln41' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 262 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_66 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 262 'read' 'WEIGHTS_addr_read_66' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln41_66 = sext i8 %WEIGHTS_addr_read_65" [../src/forward_fw.cpp:41]   --->   Operation 263 'sext' 'sext_ln41_66' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 264 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41_2 = mul i10 %sext_ln41_66, i10 %sext_ln41_3_cast" [../src/forward_fw.cpp:41]   --->   Operation 264 'mul' 'mul_ln41_2' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 265 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41 = add i10 %mul_ln41, i10 %sum" [../src/forward_fw.cpp:41]   --->   Operation 265 'add' 'add_ln41' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 266 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_67 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 266 'read' 'WEIGHTS_addr_read_67' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 267 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41_2 = mul i10 %sext_ln41_66, i10 %sext_ln41_3_cast" [../src/forward_fw.cpp:41]   --->   Operation 267 'mul' 'mul_ln41_2' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln41_67 = sext i8 %WEIGHTS_addr_read_66" [../src/forward_fw.cpp:41]   --->   Operation 268 'sext' 'sext_ln41_67' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (4.37ns)   --->   "%mul_ln41_3 = mul i10 %sext_ln41_67, i10 %sext_ln41_4_cast" [../src/forward_fw.cpp:41]   --->   Operation 269 'mul' 'mul_ln41_3' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 270 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_68 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 270 'read' 'WEIGHTS_addr_read_68' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 271 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41_2 = mul i10 %sext_ln41_66, i10 %sext_ln41_3_cast" [../src/forward_fw.cpp:41]   --->   Operation 271 'mul' 'mul_ln41_2' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln41_68 = sext i8 %WEIGHTS_addr_read_67" [../src/forward_fw.cpp:41]   --->   Operation 272 'sext' 'sext_ln41_68' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_8 : Operation 273 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_3)   --->   "%mul_ln41_4 = mul i10 %sext_ln41_68, i10 %sext_ln41_5_cast" [../src/forward_fw.cpp:41]   --->   Operation 273 'mul' 'mul_ln41_4' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 274 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_1 = add i10 %mul_ln41_1, i10 %mul_ln41_2" [../src/forward_fw.cpp:41]   --->   Operation 274 'add' 'add_ln41_1' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 685 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 685 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 1.61>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 275 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_69 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 275 'read' 'WEIGHTS_addr_read_69' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 276 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_3)   --->   "%mul_ln41_4 = mul i10 %sext_ln41_68, i10 %sext_ln41_5_cast" [../src/forward_fw.cpp:41]   --->   Operation 276 'mul' 'mul_ln41_4' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln41_69 = sext i8 %WEIGHTS_addr_read_68" [../src/forward_fw.cpp:41]   --->   Operation 277 'sext' 'sext_ln41_69' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (4.37ns)   --->   "%mul_ln41_5 = mul i10 %sext_ln41_69, i10 %sext_ln41_6_cast" [../src/forward_fw.cpp:41]   --->   Operation 278 'mul' 'mul_ln41_5' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln41_127 = sext i10 %add_ln41" [../src/forward_fw.cpp:41]   --->   Operation 279 'sext' 'sext_ln41_127' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 280 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_1 = add i10 %mul_ln41_1, i10 %mul_ln41_2" [../src/forward_fw.cpp:41]   --->   Operation 280 'add' 'add_ln41_1' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln41_128 = sext i10 %add_ln41_1" [../src/forward_fw.cpp:41]   --->   Operation 281 'sext' 'sext_ln41_128' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (2.12ns)   --->   "%add_ln41_2 = add i11 %sext_ln41_128, i11 %sext_ln41_127" [../src/forward_fw.cpp:41]   --->   Operation 282 'add' 'add_ln41_2' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 283 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_70 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 283 'read' 'WEIGHTS_addr_read_70' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 284 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_3)   --->   "%mul_ln41_4 = mul i10 %sext_ln41_68, i10 %sext_ln41_5_cast" [../src/forward_fw.cpp:41]   --->   Operation 284 'mul' 'mul_ln41_4' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln41_70 = sext i8 %WEIGHTS_addr_read_69" [../src/forward_fw.cpp:41]   --->   Operation 285 'sext' 'sext_ln41_70' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_10 : Operation 286 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_4)   --->   "%mul_ln41_6 = mul i10 %sext_ln41_70, i10 %sext_ln41_7_cast" [../src/forward_fw.cpp:41]   --->   Operation 286 'mul' 'mul_ln41_6' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 287 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_3 = add i10 %mul_ln41_3, i10 %mul_ln41_4" [../src/forward_fw.cpp:41]   --->   Operation 287 'add' 'add_ln41_3' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 288 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_71 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 288 'read' 'WEIGHTS_addr_read_71' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 289 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_4)   --->   "%mul_ln41_6 = mul i10 %sext_ln41_70, i10 %sext_ln41_7_cast" [../src/forward_fw.cpp:41]   --->   Operation 289 'mul' 'mul_ln41_6' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln41_71 = sext i8 %WEIGHTS_addr_read_70" [../src/forward_fw.cpp:41]   --->   Operation 290 'sext' 'sext_ln41_71' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (4.37ns)   --->   "%mul_ln41_7 = mul i10 %sext_ln41_71, i10 %sext_ln41_8_cast" [../src/forward_fw.cpp:41]   --->   Operation 291 'mul' 'mul_ln41_7' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_3 = add i10 %mul_ln41_3, i10 %mul_ln41_4" [../src/forward_fw.cpp:41]   --->   Operation 292 'add' 'add_ln41_3' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 293 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_72 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 293 'read' 'WEIGHTS_addr_read_72' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 294 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_4)   --->   "%mul_ln41_6 = mul i10 %sext_ln41_70, i10 %sext_ln41_7_cast" [../src/forward_fw.cpp:41]   --->   Operation 294 'mul' 'mul_ln41_6' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln41_72 = sext i8 %WEIGHTS_addr_read_71" [../src/forward_fw.cpp:41]   --->   Operation 295 'sext' 'sext_ln41_72' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_12 : Operation 296 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_7)   --->   "%mul_ln41_8 = mul i10 %sext_ln41_72, i10 %sext_ln41_9_cast" [../src/forward_fw.cpp:41]   --->   Operation 296 'mul' 'mul_ln41_8' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 297 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_4 = add i10 %mul_ln41_5, i10 %mul_ln41_6" [../src/forward_fw.cpp:41]   --->   Operation 297 'add' 'add_ln41_4' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 298 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_73 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 298 'read' 'WEIGHTS_addr_read_73' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 299 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_7)   --->   "%mul_ln41_8 = mul i10 %sext_ln41_72, i10 %sext_ln41_9_cast" [../src/forward_fw.cpp:41]   --->   Operation 299 'mul' 'mul_ln41_8' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln41_73 = sext i8 %WEIGHTS_addr_read_72" [../src/forward_fw.cpp:41]   --->   Operation 300 'sext' 'sext_ln41_73' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (4.37ns)   --->   "%mul_ln41_9 = mul i10 %sext_ln41_73, i10 %sext_ln41_10_cast" [../src/forward_fw.cpp:41]   --->   Operation 301 'mul' 'mul_ln41_9' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln41_130 = sext i10 %add_ln41_3" [../src/forward_fw.cpp:41]   --->   Operation 302 'sext' 'sext_ln41_130' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 303 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_4 = add i10 %mul_ln41_5, i10 %mul_ln41_6" [../src/forward_fw.cpp:41]   --->   Operation 303 'add' 'add_ln41_4' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln41_131 = sext i10 %add_ln41_4" [../src/forward_fw.cpp:41]   --->   Operation 304 'sext' 'sext_ln41_131' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 305 [1/1] (2.12ns)   --->   "%add_ln41_5 = add i11 %sext_ln41_131, i11 %sext_ln41_130" [../src/forward_fw.cpp:41]   --->   Operation 305 'add' 'add_ln41_5' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 306 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_74 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 306 'read' 'WEIGHTS_addr_read_74' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 307 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_7)   --->   "%mul_ln41_8 = mul i10 %sext_ln41_72, i10 %sext_ln41_9_cast" [../src/forward_fw.cpp:41]   --->   Operation 307 'mul' 'mul_ln41_8' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln41_74 = sext i8 %WEIGHTS_addr_read_73" [../src/forward_fw.cpp:41]   --->   Operation 308 'sext' 'sext_ln41_74' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 309 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_8)   --->   "%mul_ln41_10 = mul i10 %sext_ln41_74, i10 %sext_ln41_11_cast" [../src/forward_fw.cpp:41]   --->   Operation 309 'mul' 'mul_ln41_10' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 310 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_7 = add i10 %mul_ln41_7, i10 %mul_ln41_8" [../src/forward_fw.cpp:41]   --->   Operation 310 'add' 'add_ln41_7' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 311 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_75 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 311 'read' 'WEIGHTS_addr_read_75' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 312 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_8)   --->   "%mul_ln41_10 = mul i10 %sext_ln41_74, i10 %sext_ln41_11_cast" [../src/forward_fw.cpp:41]   --->   Operation 312 'mul' 'mul_ln41_10' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln41_75 = sext i8 %WEIGHTS_addr_read_74" [../src/forward_fw.cpp:41]   --->   Operation 313 'sext' 'sext_ln41_75' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 314 [1/1] (4.37ns)   --->   "%mul_ln41_11 = mul i10 %sext_ln41_75, i10 %sext_ln41_12_cast" [../src/forward_fw.cpp:41]   --->   Operation 314 'mul' 'mul_ln41_11' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_7 = add i10 %mul_ln41_7, i10 %mul_ln41_8" [../src/forward_fw.cpp:41]   --->   Operation 315 'add' 'add_ln41_7' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 316 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_76 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 316 'read' 'WEIGHTS_addr_read_76' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 317 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_8)   --->   "%mul_ln41_10 = mul i10 %sext_ln41_74, i10 %sext_ln41_11_cast" [../src/forward_fw.cpp:41]   --->   Operation 317 'mul' 'mul_ln41_10' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln41_76 = sext i8 %WEIGHTS_addr_read_75" [../src/forward_fw.cpp:41]   --->   Operation 318 'sext' 'sext_ln41_76' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 319 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_10)   --->   "%mul_ln41_12 = mul i10 %sext_ln41_76, i10 %sext_ln41_13_cast" [../src/forward_fw.cpp:41]   --->   Operation 319 'mul' 'mul_ln41_12' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 320 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_8 = add i10 %mul_ln41_9, i10 %mul_ln41_10" [../src/forward_fw.cpp:41]   --->   Operation 320 'add' 'add_ln41_8' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 321 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_77 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 321 'read' 'WEIGHTS_addr_read_77' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 322 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_10)   --->   "%mul_ln41_12 = mul i10 %sext_ln41_76, i10 %sext_ln41_13_cast" [../src/forward_fw.cpp:41]   --->   Operation 322 'mul' 'mul_ln41_12' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln41_77 = sext i8 %WEIGHTS_addr_read_76" [../src/forward_fw.cpp:41]   --->   Operation 323 'sext' 'sext_ln41_77' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 324 [1/1] (4.37ns)   --->   "%mul_ln41_13 = mul i10 %sext_ln41_77, i10 %sext_ln41_14_cast" [../src/forward_fw.cpp:41]   --->   Operation 324 'mul' 'mul_ln41_13' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln41_133 = sext i10 %add_ln41_7" [../src/forward_fw.cpp:41]   --->   Operation 325 'sext' 'sext_ln41_133' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 326 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_8 = add i10 %mul_ln41_9, i10 %mul_ln41_10" [../src/forward_fw.cpp:41]   --->   Operation 326 'add' 'add_ln41_8' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln41_134 = sext i10 %add_ln41_8" [../src/forward_fw.cpp:41]   --->   Operation 327 'sext' 'sext_ln41_134' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 328 [1/1] (2.12ns)   --->   "%add_ln41_9 = add i11 %sext_ln41_134, i11 %sext_ln41_133" [../src/forward_fw.cpp:41]   --->   Operation 328 'add' 'add_ln41_9' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 329 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_78 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 329 'read' 'WEIGHTS_addr_read_78' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 330 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_10)   --->   "%mul_ln41_12 = mul i10 %sext_ln41_76, i10 %sext_ln41_13_cast" [../src/forward_fw.cpp:41]   --->   Operation 330 'mul' 'mul_ln41_12' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln41_78 = sext i8 %WEIGHTS_addr_read_77" [../src/forward_fw.cpp:41]   --->   Operation 331 'sext' 'sext_ln41_78' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 332 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_11)   --->   "%mul_ln41_14 = mul i10 %sext_ln41_78, i10 %sext_ln41_15_cast" [../src/forward_fw.cpp:41]   --->   Operation 332 'mul' 'mul_ln41_14' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 333 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_10 = add i10 %mul_ln41_11, i10 %mul_ln41_12" [../src/forward_fw.cpp:41]   --->   Operation 333 'add' 'add_ln41_10' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 334 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_79 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 334 'read' 'WEIGHTS_addr_read_79' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 335 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_11)   --->   "%mul_ln41_14 = mul i10 %sext_ln41_78, i10 %sext_ln41_15_cast" [../src/forward_fw.cpp:41]   --->   Operation 335 'mul' 'mul_ln41_14' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln41_79 = sext i8 %WEIGHTS_addr_read_78" [../src/forward_fw.cpp:41]   --->   Operation 336 'sext' 'sext_ln41_79' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (4.37ns)   --->   "%mul_ln41_15 = mul i10 %sext_ln41_79, i10 %sext_ln41_16_cast" [../src/forward_fw.cpp:41]   --->   Operation 337 'mul' 'mul_ln41_15' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 338 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_10 = add i10 %mul_ln41_11, i10 %mul_ln41_12" [../src/forward_fw.cpp:41]   --->   Operation 338 'add' 'add_ln41_10' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 339 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_80 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 339 'read' 'WEIGHTS_addr_read_80' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 340 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_11)   --->   "%mul_ln41_14 = mul i10 %sext_ln41_78, i10 %sext_ln41_15_cast" [../src/forward_fw.cpp:41]   --->   Operation 340 'mul' 'mul_ln41_14' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln41_80 = sext i8 %WEIGHTS_addr_read_79" [../src/forward_fw.cpp:41]   --->   Operation 341 'sext' 'sext_ln41_80' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 342 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_15)   --->   "%mul_ln41_16 = mul i10 %sext_ln41_80, i10 %sext_ln41_17_cast" [../src/forward_fw.cpp:41]   --->   Operation 342 'mul' 'mul_ln41_16' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 343 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_11 = add i10 %mul_ln41_13, i10 %mul_ln41_14" [../src/forward_fw.cpp:41]   --->   Operation 343 'add' 'add_ln41_11' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 344 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_81 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 344 'read' 'WEIGHTS_addr_read_81' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 345 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_15)   --->   "%mul_ln41_16 = mul i10 %sext_ln41_80, i10 %sext_ln41_17_cast" [../src/forward_fw.cpp:41]   --->   Operation 345 'mul' 'mul_ln41_16' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln41_81 = sext i8 %WEIGHTS_addr_read_80" [../src/forward_fw.cpp:41]   --->   Operation 346 'sext' 'sext_ln41_81' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 347 [1/1] (4.37ns)   --->   "%mul_ln41_17 = mul i10 %sext_ln41_81, i10 %sext_ln41_18_cast" [../src/forward_fw.cpp:41]   --->   Operation 347 'mul' 'mul_ln41_17' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln41_135 = sext i11 %add_ln41_9" [../src/forward_fw.cpp:41]   --->   Operation 348 'sext' 'sext_ln41_135' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln41_136 = sext i10 %add_ln41_10" [../src/forward_fw.cpp:41]   --->   Operation 349 'sext' 'sext_ln41_136' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 350 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_11 = add i10 %mul_ln41_13, i10 %mul_ln41_14" [../src/forward_fw.cpp:41]   --->   Operation 350 'add' 'add_ln41_11' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln41_137 = sext i10 %add_ln41_11" [../src/forward_fw.cpp:41]   --->   Operation 351 'sext' 'sext_ln41_137' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 352 [1/1] (2.12ns)   --->   "%add_ln41_12 = add i11 %sext_ln41_137, i11 %sext_ln41_136" [../src/forward_fw.cpp:41]   --->   Operation 352 'add' 'add_ln41_12' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln41_138 = sext i11 %add_ln41_12" [../src/forward_fw.cpp:41]   --->   Operation 353 'sext' 'sext_ln41_138' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 354 [1/1] (2.12ns)   --->   "%add_ln41_13 = add i12 %sext_ln41_138, i12 %sext_ln41_135" [../src/forward_fw.cpp:41]   --->   Operation 354 'add' 'add_ln41_13' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 355 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_82 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 355 'read' 'WEIGHTS_addr_read_82' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 356 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_15)   --->   "%mul_ln41_16 = mul i10 %sext_ln41_80, i10 %sext_ln41_17_cast" [../src/forward_fw.cpp:41]   --->   Operation 356 'mul' 'mul_ln41_16' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln41_82 = sext i8 %WEIGHTS_addr_read_81" [../src/forward_fw.cpp:41]   --->   Operation 357 'sext' 'sext_ln41_82' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 358 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_16)   --->   "%mul_ln41_18 = mul i10 %sext_ln41_82, i10 %sext_ln41_19_cast" [../src/forward_fw.cpp:41]   --->   Operation 358 'mul' 'mul_ln41_18' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln41_129 = sext i11 %add_ln41_2" [../src/forward_fw.cpp:41]   --->   Operation 359 'sext' 'sext_ln41_129' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln41_132 = sext i11 %add_ln41_5" [../src/forward_fw.cpp:41]   --->   Operation 360 'sext' 'sext_ln41_132' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_6 = add i12 %sext_ln41_132, i12 %sext_ln41_129" [../src/forward_fw.cpp:41]   --->   Operation 361 'add' 'add_ln41_6' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 362 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln41_14 = add i12 %add_ln41_13, i12 %add_ln41_6" [../src/forward_fw.cpp:41]   --->   Operation 362 'add' 'add_ln41_14' <Predicate = (!icmp_ln36)> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 363 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_15 = add i10 %mul_ln41_15, i10 %mul_ln41_16" [../src/forward_fw.cpp:41]   --->   Operation 363 'add' 'add_ln41_15' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 364 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_83 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 364 'read' 'WEIGHTS_addr_read_83' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 365 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_16)   --->   "%mul_ln41_18 = mul i10 %sext_ln41_82, i10 %sext_ln41_19_cast" [../src/forward_fw.cpp:41]   --->   Operation 365 'mul' 'mul_ln41_18' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln41_83 = sext i8 %WEIGHTS_addr_read_82" [../src/forward_fw.cpp:41]   --->   Operation 366 'sext' 'sext_ln41_83' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 367 [1/1] (4.37ns)   --->   "%mul_ln41_19 = mul i10 %sext_ln41_83, i10 %sext_ln41_20_cast" [../src/forward_fw.cpp:41]   --->   Operation 367 'mul' 'mul_ln41_19' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 368 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_15 = add i10 %mul_ln41_15, i10 %mul_ln41_16" [../src/forward_fw.cpp:41]   --->   Operation 368 'add' 'add_ln41_15' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 369 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_84 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 369 'read' 'WEIGHTS_addr_read_84' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 370 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_16)   --->   "%mul_ln41_18 = mul i10 %sext_ln41_82, i10 %sext_ln41_19_cast" [../src/forward_fw.cpp:41]   --->   Operation 370 'mul' 'mul_ln41_18' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln41_84 = sext i8 %WEIGHTS_addr_read_83" [../src/forward_fw.cpp:41]   --->   Operation 371 'sext' 'sext_ln41_84' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 372 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_18)   --->   "%mul_ln41_20 = mul i10 %sext_ln41_84, i10 %sext_ln41_21_cast" [../src/forward_fw.cpp:41]   --->   Operation 372 'mul' 'mul_ln41_20' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 373 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_16 = add i10 %mul_ln41_17, i10 %mul_ln41_18" [../src/forward_fw.cpp:41]   --->   Operation 373 'add' 'add_ln41_16' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 374 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_85 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 374 'read' 'WEIGHTS_addr_read_85' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 375 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_18)   --->   "%mul_ln41_20 = mul i10 %sext_ln41_84, i10 %sext_ln41_21_cast" [../src/forward_fw.cpp:41]   --->   Operation 375 'mul' 'mul_ln41_20' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln41_85 = sext i8 %WEIGHTS_addr_read_84" [../src/forward_fw.cpp:41]   --->   Operation 376 'sext' 'sext_ln41_85' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 377 [1/1] (4.37ns)   --->   "%mul_ln41_21 = mul i10 %sext_ln41_85, i10 %sext_ln41_22_cast" [../src/forward_fw.cpp:41]   --->   Operation 377 'mul' 'mul_ln41_21' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln41_139 = sext i10 %add_ln41_15" [../src/forward_fw.cpp:41]   --->   Operation 378 'sext' 'sext_ln41_139' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 379 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_16 = add i10 %mul_ln41_17, i10 %mul_ln41_18" [../src/forward_fw.cpp:41]   --->   Operation 379 'add' 'add_ln41_16' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln41_140 = sext i10 %add_ln41_16" [../src/forward_fw.cpp:41]   --->   Operation 380 'sext' 'sext_ln41_140' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 381 [1/1] (2.12ns)   --->   "%add_ln41_17 = add i11 %sext_ln41_140, i11 %sext_ln41_139" [../src/forward_fw.cpp:41]   --->   Operation 381 'add' 'add_ln41_17' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 382 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_86 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 382 'read' 'WEIGHTS_addr_read_86' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 383 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_18)   --->   "%mul_ln41_20 = mul i10 %sext_ln41_84, i10 %sext_ln41_21_cast" [../src/forward_fw.cpp:41]   --->   Operation 383 'mul' 'mul_ln41_20' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln41_86 = sext i8 %WEIGHTS_addr_read_85" [../src/forward_fw.cpp:41]   --->   Operation 384 'sext' 'sext_ln41_86' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 385 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_19)   --->   "%mul_ln41_22 = mul i10 %sext_ln41_86, i10 %sext_ln41_23_cast" [../src/forward_fw.cpp:41]   --->   Operation 385 'mul' 'mul_ln41_22' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 386 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_18 = add i10 %mul_ln41_19, i10 %mul_ln41_20" [../src/forward_fw.cpp:41]   --->   Operation 386 'add' 'add_ln41_18' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 387 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_87 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 387 'read' 'WEIGHTS_addr_read_87' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 388 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_19)   --->   "%mul_ln41_22 = mul i10 %sext_ln41_86, i10 %sext_ln41_23_cast" [../src/forward_fw.cpp:41]   --->   Operation 388 'mul' 'mul_ln41_22' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln41_87 = sext i8 %WEIGHTS_addr_read_86" [../src/forward_fw.cpp:41]   --->   Operation 389 'sext' 'sext_ln41_87' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 390 [1/1] (4.37ns)   --->   "%mul_ln41_23 = mul i10 %sext_ln41_87, i10 %sext_ln41_24_cast" [../src/forward_fw.cpp:41]   --->   Operation 390 'mul' 'mul_ln41_23' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 391 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_18 = add i10 %mul_ln41_19, i10 %mul_ln41_20" [../src/forward_fw.cpp:41]   --->   Operation 391 'add' 'add_ln41_18' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 392 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_88 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 392 'read' 'WEIGHTS_addr_read_88' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 393 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_19)   --->   "%mul_ln41_22 = mul i10 %sext_ln41_86, i10 %sext_ln41_23_cast" [../src/forward_fw.cpp:41]   --->   Operation 393 'mul' 'mul_ln41_22' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln41_88 = sext i8 %WEIGHTS_addr_read_87" [../src/forward_fw.cpp:41]   --->   Operation 394 'sext' 'sext_ln41_88' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 395 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_22)   --->   "%mul_ln41_24 = mul i10 %sext_ln41_88, i10 %sext_ln41_25_cast" [../src/forward_fw.cpp:41]   --->   Operation 395 'mul' 'mul_ln41_24' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 396 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_19 = add i10 %mul_ln41_21, i10 %mul_ln41_22" [../src/forward_fw.cpp:41]   --->   Operation 396 'add' 'add_ln41_19' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 397 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_89 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 397 'read' 'WEIGHTS_addr_read_89' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 398 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_22)   --->   "%mul_ln41_24 = mul i10 %sext_ln41_88, i10 %sext_ln41_25_cast" [../src/forward_fw.cpp:41]   --->   Operation 398 'mul' 'mul_ln41_24' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln41_89 = sext i8 %WEIGHTS_addr_read_88" [../src/forward_fw.cpp:41]   --->   Operation 399 'sext' 'sext_ln41_89' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 400 [1/1] (4.37ns)   --->   "%mul_ln41_25 = mul i10 %sext_ln41_89, i10 %sext_ln41_26_cast" [../src/forward_fw.cpp:41]   --->   Operation 400 'mul' 'mul_ln41_25' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln41_142 = sext i10 %add_ln41_18" [../src/forward_fw.cpp:41]   --->   Operation 401 'sext' 'sext_ln41_142' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 402 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_19 = add i10 %mul_ln41_21, i10 %mul_ln41_22" [../src/forward_fw.cpp:41]   --->   Operation 402 'add' 'add_ln41_19' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln41_143 = sext i10 %add_ln41_19" [../src/forward_fw.cpp:41]   --->   Operation 403 'sext' 'sext_ln41_143' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 404 [1/1] (2.12ns)   --->   "%add_ln41_20 = add i11 %sext_ln41_143, i11 %sext_ln41_142" [../src/forward_fw.cpp:41]   --->   Operation 404 'add' 'add_ln41_20' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 405 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_90 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 405 'read' 'WEIGHTS_addr_read_90' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 406 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_22)   --->   "%mul_ln41_24 = mul i10 %sext_ln41_88, i10 %sext_ln41_25_cast" [../src/forward_fw.cpp:41]   --->   Operation 406 'mul' 'mul_ln41_24' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln41_90 = sext i8 %WEIGHTS_addr_read_89" [../src/forward_fw.cpp:41]   --->   Operation 407 'sext' 'sext_ln41_90' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 408 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_23)   --->   "%mul_ln41_26 = mul i10 %sext_ln41_90, i10 %sext_ln41_27_cast" [../src/forward_fw.cpp:41]   --->   Operation 408 'mul' 'mul_ln41_26' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 409 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_22 = add i10 %mul_ln41_23, i10 %mul_ln41_24" [../src/forward_fw.cpp:41]   --->   Operation 409 'add' 'add_ln41_22' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 410 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_91 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 410 'read' 'WEIGHTS_addr_read_91' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 411 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_23)   --->   "%mul_ln41_26 = mul i10 %sext_ln41_90, i10 %sext_ln41_27_cast" [../src/forward_fw.cpp:41]   --->   Operation 411 'mul' 'mul_ln41_26' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln41_91 = sext i8 %WEIGHTS_addr_read_90" [../src/forward_fw.cpp:41]   --->   Operation 412 'sext' 'sext_ln41_91' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 413 [1/1] (4.37ns)   --->   "%mul_ln41_27 = mul i10 %sext_ln41_91, i10 %sext_ln41_28_cast" [../src/forward_fw.cpp:41]   --->   Operation 413 'mul' 'mul_ln41_27' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 414 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_22 = add i10 %mul_ln41_23, i10 %mul_ln41_24" [../src/forward_fw.cpp:41]   --->   Operation 414 'add' 'add_ln41_22' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 415 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_92 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 415 'read' 'WEIGHTS_addr_read_92' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 416 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_23)   --->   "%mul_ln41_26 = mul i10 %sext_ln41_90, i10 %sext_ln41_27_cast" [../src/forward_fw.cpp:41]   --->   Operation 416 'mul' 'mul_ln41_26' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln41_92 = sext i8 %WEIGHTS_addr_read_91" [../src/forward_fw.cpp:41]   --->   Operation 417 'sext' 'sext_ln41_92' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 418 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_25)   --->   "%mul_ln41_28 = mul i10 %sext_ln41_92, i10 %sext_ln41_29_cast" [../src/forward_fw.cpp:41]   --->   Operation 418 'mul' 'mul_ln41_28' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 419 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_23 = add i10 %mul_ln41_25, i10 %mul_ln41_26" [../src/forward_fw.cpp:41]   --->   Operation 419 'add' 'add_ln41_23' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 420 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_93 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 420 'read' 'WEIGHTS_addr_read_93' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 421 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_25)   --->   "%mul_ln41_28 = mul i10 %sext_ln41_92, i10 %sext_ln41_29_cast" [../src/forward_fw.cpp:41]   --->   Operation 421 'mul' 'mul_ln41_28' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln41_93 = sext i8 %WEIGHTS_addr_read_92" [../src/forward_fw.cpp:41]   --->   Operation 422 'sext' 'sext_ln41_93' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 423 [1/1] (4.37ns)   --->   "%mul_ln41_29 = mul i10 %sext_ln41_93, i10 %sext_ln41_30_cast" [../src/forward_fw.cpp:41]   --->   Operation 423 'mul' 'mul_ln41_29' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln41_145 = sext i10 %add_ln41_22" [../src/forward_fw.cpp:41]   --->   Operation 424 'sext' 'sext_ln41_145' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 425 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_23 = add i10 %mul_ln41_25, i10 %mul_ln41_26" [../src/forward_fw.cpp:41]   --->   Operation 425 'add' 'add_ln41_23' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln41_146 = sext i10 %add_ln41_23" [../src/forward_fw.cpp:41]   --->   Operation 426 'sext' 'sext_ln41_146' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 427 [1/1] (2.12ns)   --->   "%add_ln41_24 = add i11 %sext_ln41_146, i11 %sext_ln41_145" [../src/forward_fw.cpp:41]   --->   Operation 427 'add' 'add_ln41_24' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 428 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_94 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 428 'read' 'WEIGHTS_addr_read_94' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 429 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_25)   --->   "%mul_ln41_28 = mul i10 %sext_ln41_92, i10 %sext_ln41_29_cast" [../src/forward_fw.cpp:41]   --->   Operation 429 'mul' 'mul_ln41_28' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln41_94 = sext i8 %WEIGHTS_addr_read_93" [../src/forward_fw.cpp:41]   --->   Operation 430 'sext' 'sext_ln41_94' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 431 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_26)   --->   "%mul_ln41_30 = mul i10 %sext_ln41_94, i10 %sext_ln41_31_cast" [../src/forward_fw.cpp:41]   --->   Operation 431 'mul' 'mul_ln41_30' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 432 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_25 = add i10 %mul_ln41_27, i10 %mul_ln41_28" [../src/forward_fw.cpp:41]   --->   Operation 432 'add' 'add_ln41_25' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 433 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_95 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 433 'read' 'WEIGHTS_addr_read_95' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 434 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_26)   --->   "%mul_ln41_30 = mul i10 %sext_ln41_94, i10 %sext_ln41_31_cast" [../src/forward_fw.cpp:41]   --->   Operation 434 'mul' 'mul_ln41_30' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln41_95 = sext i8 %WEIGHTS_addr_read_94" [../src/forward_fw.cpp:41]   --->   Operation 435 'sext' 'sext_ln41_95' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 436 [1/1] (4.37ns)   --->   "%mul_ln41_31 = mul i10 %sext_ln41_95, i10 %sext_ln41_32_cast" [../src/forward_fw.cpp:41]   --->   Operation 436 'mul' 'mul_ln41_31' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 437 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_25 = add i10 %mul_ln41_27, i10 %mul_ln41_28" [../src/forward_fw.cpp:41]   --->   Operation 437 'add' 'add_ln41_25' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 438 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_96 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 438 'read' 'WEIGHTS_addr_read_96' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 439 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_26)   --->   "%mul_ln41_30 = mul i10 %sext_ln41_94, i10 %sext_ln41_31_cast" [../src/forward_fw.cpp:41]   --->   Operation 439 'mul' 'mul_ln41_30' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln41_96 = sext i8 %WEIGHTS_addr_read_95" [../src/forward_fw.cpp:41]   --->   Operation 440 'sext' 'sext_ln41_96' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 441 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_31)   --->   "%mul_ln41_32 = mul i10 %sext_ln41_96, i10 %sext_ln41_33_cast" [../src/forward_fw.cpp:41]   --->   Operation 441 'mul' 'mul_ln41_32' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 442 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_26 = add i10 %mul_ln41_29, i10 %mul_ln41_30" [../src/forward_fw.cpp:41]   --->   Operation 442 'add' 'add_ln41_26' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 443 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_97 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 443 'read' 'WEIGHTS_addr_read_97' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 444 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_31)   --->   "%mul_ln41_32 = mul i10 %sext_ln41_96, i10 %sext_ln41_33_cast" [../src/forward_fw.cpp:41]   --->   Operation 444 'mul' 'mul_ln41_32' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln41_97 = sext i8 %WEIGHTS_addr_read_96" [../src/forward_fw.cpp:41]   --->   Operation 445 'sext' 'sext_ln41_97' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 446 [1/1] (4.37ns)   --->   "%mul_ln41_33 = mul i10 %sext_ln41_97, i10 %sext_ln41_34_cast" [../src/forward_fw.cpp:41]   --->   Operation 446 'mul' 'mul_ln41_33' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln41_147 = sext i11 %add_ln41_24" [../src/forward_fw.cpp:41]   --->   Operation 447 'sext' 'sext_ln41_147' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln41_148 = sext i10 %add_ln41_25" [../src/forward_fw.cpp:41]   --->   Operation 448 'sext' 'sext_ln41_148' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 449 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_26 = add i10 %mul_ln41_29, i10 %mul_ln41_30" [../src/forward_fw.cpp:41]   --->   Operation 449 'add' 'add_ln41_26' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln41_149 = sext i10 %add_ln41_26" [../src/forward_fw.cpp:41]   --->   Operation 450 'sext' 'sext_ln41_149' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 451 [1/1] (2.12ns)   --->   "%add_ln41_27 = add i11 %sext_ln41_149, i11 %sext_ln41_148" [../src/forward_fw.cpp:41]   --->   Operation 451 'add' 'add_ln41_27' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln41_150 = sext i11 %add_ln41_27" [../src/forward_fw.cpp:41]   --->   Operation 452 'sext' 'sext_ln41_150' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 453 [1/1] (2.12ns)   --->   "%add_ln41_28 = add i12 %sext_ln41_150, i12 %sext_ln41_147" [../src/forward_fw.cpp:41]   --->   Operation 453 'add' 'add_ln41_28' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 454 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_98 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 454 'read' 'WEIGHTS_addr_read_98' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 455 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_31)   --->   "%mul_ln41_32 = mul i10 %sext_ln41_96, i10 %sext_ln41_33_cast" [../src/forward_fw.cpp:41]   --->   Operation 455 'mul' 'mul_ln41_32' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln41_98 = sext i8 %WEIGHTS_addr_read_97" [../src/forward_fw.cpp:41]   --->   Operation 456 'sext' 'sext_ln41_98' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 457 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_32)   --->   "%mul_ln41_34 = mul i10 %sext_ln41_98, i10 %sext_ln41_35_cast" [../src/forward_fw.cpp:41]   --->   Operation 457 'mul' 'mul_ln41_34' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln41_141 = sext i11 %add_ln41_17" [../src/forward_fw.cpp:41]   --->   Operation 458 'sext' 'sext_ln41_141' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln41_144 = sext i11 %add_ln41_20" [../src/forward_fw.cpp:41]   --->   Operation 459 'sext' 'sext_ln41_144' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_21 = add i12 %sext_ln41_144, i12 %sext_ln41_141" [../src/forward_fw.cpp:41]   --->   Operation 460 'add' 'add_ln41_21' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 461 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln41_29 = add i12 %add_ln41_28, i12 %add_ln41_21" [../src/forward_fw.cpp:41]   --->   Operation 461 'add' 'add_ln41_29' <Predicate = (!icmp_ln36)> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 462 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_31 = add i10 %mul_ln41_31, i10 %mul_ln41_32" [../src/forward_fw.cpp:41]   --->   Operation 462 'add' 'add_ln41_31' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 463 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_99 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 463 'read' 'WEIGHTS_addr_read_99' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 464 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_32)   --->   "%mul_ln41_34 = mul i10 %sext_ln41_98, i10 %sext_ln41_35_cast" [../src/forward_fw.cpp:41]   --->   Operation 464 'mul' 'mul_ln41_34' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln41_99 = sext i8 %WEIGHTS_addr_read_98" [../src/forward_fw.cpp:41]   --->   Operation 465 'sext' 'sext_ln41_99' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 466 [1/1] (4.37ns)   --->   "%mul_ln41_35 = mul i10 %sext_ln41_99, i10 %sext_ln41_36_cast" [../src/forward_fw.cpp:41]   --->   Operation 466 'mul' 'mul_ln41_35' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 467 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_31 = add i10 %mul_ln41_31, i10 %mul_ln41_32" [../src/forward_fw.cpp:41]   --->   Operation 467 'add' 'add_ln41_31' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 468 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_100 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 468 'read' 'WEIGHTS_addr_read_100' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 469 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_32)   --->   "%mul_ln41_34 = mul i10 %sext_ln41_98, i10 %sext_ln41_35_cast" [../src/forward_fw.cpp:41]   --->   Operation 469 'mul' 'mul_ln41_34' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln41_100 = sext i8 %WEIGHTS_addr_read_99" [../src/forward_fw.cpp:41]   --->   Operation 470 'sext' 'sext_ln41_100' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 471 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_34)   --->   "%mul_ln41_36 = mul i10 %sext_ln41_100, i10 %sext_ln41_37_cast" [../src/forward_fw.cpp:41]   --->   Operation 471 'mul' 'mul_ln41_36' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 472 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_32 = add i10 %mul_ln41_33, i10 %mul_ln41_34" [../src/forward_fw.cpp:41]   --->   Operation 472 'add' 'add_ln41_32' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 473 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_101 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 473 'read' 'WEIGHTS_addr_read_101' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 474 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_34)   --->   "%mul_ln41_36 = mul i10 %sext_ln41_100, i10 %sext_ln41_37_cast" [../src/forward_fw.cpp:41]   --->   Operation 474 'mul' 'mul_ln41_36' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln41_101 = sext i8 %WEIGHTS_addr_read_100" [../src/forward_fw.cpp:41]   --->   Operation 475 'sext' 'sext_ln41_101' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 476 [1/1] (4.37ns)   --->   "%mul_ln41_37 = mul i10 %sext_ln41_101, i10 %sext_ln41_38_cast" [../src/forward_fw.cpp:41]   --->   Operation 476 'mul' 'mul_ln41_37' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln41_151 = sext i10 %add_ln41_31" [../src/forward_fw.cpp:41]   --->   Operation 477 'sext' 'sext_ln41_151' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 478 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_32 = add i10 %mul_ln41_33, i10 %mul_ln41_34" [../src/forward_fw.cpp:41]   --->   Operation 478 'add' 'add_ln41_32' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln41_152 = sext i10 %add_ln41_32" [../src/forward_fw.cpp:41]   --->   Operation 479 'sext' 'sext_ln41_152' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 480 [1/1] (2.12ns)   --->   "%add_ln41_33 = add i11 %sext_ln41_152, i11 %sext_ln41_151" [../src/forward_fw.cpp:41]   --->   Operation 480 'add' 'add_ln41_33' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 481 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_102 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 481 'read' 'WEIGHTS_addr_read_102' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 482 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_34)   --->   "%mul_ln41_36 = mul i10 %sext_ln41_100, i10 %sext_ln41_37_cast" [../src/forward_fw.cpp:41]   --->   Operation 482 'mul' 'mul_ln41_36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln41_102 = sext i8 %WEIGHTS_addr_read_101" [../src/forward_fw.cpp:41]   --->   Operation 483 'sext' 'sext_ln41_102' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 484 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_35)   --->   "%mul_ln41_38 = mul i10 %sext_ln41_102, i10 %sext_ln41_39_cast" [../src/forward_fw.cpp:41]   --->   Operation 484 'mul' 'mul_ln41_38' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 485 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_34 = add i10 %mul_ln41_35, i10 %mul_ln41_36" [../src/forward_fw.cpp:41]   --->   Operation 485 'add' 'add_ln41_34' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 486 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_103 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 486 'read' 'WEIGHTS_addr_read_103' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 487 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_35)   --->   "%mul_ln41_38 = mul i10 %sext_ln41_102, i10 %sext_ln41_39_cast" [../src/forward_fw.cpp:41]   --->   Operation 487 'mul' 'mul_ln41_38' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln41_103 = sext i8 %WEIGHTS_addr_read_102" [../src/forward_fw.cpp:41]   --->   Operation 488 'sext' 'sext_ln41_103' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 489 [1/1] (4.37ns)   --->   "%mul_ln41_39 = mul i10 %sext_ln41_103, i10 %sext_ln41_40_cast" [../src/forward_fw.cpp:41]   --->   Operation 489 'mul' 'mul_ln41_39' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 490 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_34 = add i10 %mul_ln41_35, i10 %mul_ln41_36" [../src/forward_fw.cpp:41]   --->   Operation 490 'add' 'add_ln41_34' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 491 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_104 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 491 'read' 'WEIGHTS_addr_read_104' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 492 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_35)   --->   "%mul_ln41_38 = mul i10 %sext_ln41_102, i10 %sext_ln41_39_cast" [../src/forward_fw.cpp:41]   --->   Operation 492 'mul' 'mul_ln41_38' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln41_104 = sext i8 %WEIGHTS_addr_read_103" [../src/forward_fw.cpp:41]   --->   Operation 493 'sext' 'sext_ln41_104' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 494 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_38)   --->   "%mul_ln41_40 = mul i10 %sext_ln41_104, i10 %sext_ln41_41_cast" [../src/forward_fw.cpp:41]   --->   Operation 494 'mul' 'mul_ln41_40' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 495 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_35 = add i10 %mul_ln41_37, i10 %mul_ln41_38" [../src/forward_fw.cpp:41]   --->   Operation 495 'add' 'add_ln41_35' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 496 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_105 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 496 'read' 'WEIGHTS_addr_read_105' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 497 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_38)   --->   "%mul_ln41_40 = mul i10 %sext_ln41_104, i10 %sext_ln41_41_cast" [../src/forward_fw.cpp:41]   --->   Operation 497 'mul' 'mul_ln41_40' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln41_105 = sext i8 %WEIGHTS_addr_read_104" [../src/forward_fw.cpp:41]   --->   Operation 498 'sext' 'sext_ln41_105' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 499 [1/1] (4.37ns)   --->   "%mul_ln41_41 = mul i10 %sext_ln41_105, i10 %sext_ln41_42_cast" [../src/forward_fw.cpp:41]   --->   Operation 499 'mul' 'mul_ln41_41' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln41_153 = sext i11 %add_ln41_33" [../src/forward_fw.cpp:41]   --->   Operation 500 'sext' 'sext_ln41_153' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln41_154 = sext i10 %add_ln41_34" [../src/forward_fw.cpp:41]   --->   Operation 501 'sext' 'sext_ln41_154' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 502 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_35 = add i10 %mul_ln41_37, i10 %mul_ln41_38" [../src/forward_fw.cpp:41]   --->   Operation 502 'add' 'add_ln41_35' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln41_155 = sext i10 %add_ln41_35" [../src/forward_fw.cpp:41]   --->   Operation 503 'sext' 'sext_ln41_155' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 504 [1/1] (2.12ns)   --->   "%add_ln41_36 = add i11 %sext_ln41_155, i11 %sext_ln41_154" [../src/forward_fw.cpp:41]   --->   Operation 504 'add' 'add_ln41_36' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln41_156 = sext i11 %add_ln41_36" [../src/forward_fw.cpp:41]   --->   Operation 505 'sext' 'sext_ln41_156' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 506 [1/1] (2.12ns)   --->   "%add_ln41_37 = add i12 %sext_ln41_156, i12 %sext_ln41_153" [../src/forward_fw.cpp:41]   --->   Operation 506 'add' 'add_ln41_37' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 507 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_106 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 507 'read' 'WEIGHTS_addr_read_106' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 508 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_38)   --->   "%mul_ln41_40 = mul i10 %sext_ln41_104, i10 %sext_ln41_41_cast" [../src/forward_fw.cpp:41]   --->   Operation 508 'mul' 'mul_ln41_40' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln41_106 = sext i8 %WEIGHTS_addr_read_105" [../src/forward_fw.cpp:41]   --->   Operation 509 'sext' 'sext_ln41_106' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 510 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_39)   --->   "%mul_ln41_42 = mul i10 %sext_ln41_106, i10 %sext_ln41_43_cast" [../src/forward_fw.cpp:41]   --->   Operation 510 'mul' 'mul_ln41_42' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 511 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_38 = add i10 %mul_ln41_39, i10 %mul_ln41_40" [../src/forward_fw.cpp:41]   --->   Operation 511 'add' 'add_ln41_38' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 512 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_107 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 512 'read' 'WEIGHTS_addr_read_107' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 513 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_39)   --->   "%mul_ln41_42 = mul i10 %sext_ln41_106, i10 %sext_ln41_43_cast" [../src/forward_fw.cpp:41]   --->   Operation 513 'mul' 'mul_ln41_42' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln41_107 = sext i8 %WEIGHTS_addr_read_106" [../src/forward_fw.cpp:41]   --->   Operation 514 'sext' 'sext_ln41_107' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 515 [1/1] (4.37ns)   --->   "%mul_ln41_43 = mul i10 %sext_ln41_107, i10 %sext_ln41_44_cast" [../src/forward_fw.cpp:41]   --->   Operation 515 'mul' 'mul_ln41_43' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 516 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_38 = add i10 %mul_ln41_39, i10 %mul_ln41_40" [../src/forward_fw.cpp:41]   --->   Operation 516 'add' 'add_ln41_38' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 517 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_108 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 517 'read' 'WEIGHTS_addr_read_108' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 518 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_39)   --->   "%mul_ln41_42 = mul i10 %sext_ln41_106, i10 %sext_ln41_43_cast" [../src/forward_fw.cpp:41]   --->   Operation 518 'mul' 'mul_ln41_42' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln41_108 = sext i8 %WEIGHTS_addr_read_107" [../src/forward_fw.cpp:41]   --->   Operation 519 'sext' 'sext_ln41_108' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 520 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_41)   --->   "%mul_ln41_44 = mul i10 %sext_ln41_108, i10 %sext_ln41_45_cast" [../src/forward_fw.cpp:41]   --->   Operation 520 'mul' 'mul_ln41_44' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 521 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_39 = add i10 %mul_ln41_41, i10 %mul_ln41_42" [../src/forward_fw.cpp:41]   --->   Operation 521 'add' 'add_ln41_39' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 522 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_109 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 522 'read' 'WEIGHTS_addr_read_109' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 523 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_41)   --->   "%mul_ln41_44 = mul i10 %sext_ln41_108, i10 %sext_ln41_45_cast" [../src/forward_fw.cpp:41]   --->   Operation 523 'mul' 'mul_ln41_44' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln41_109 = sext i8 %WEIGHTS_addr_read_108" [../src/forward_fw.cpp:41]   --->   Operation 524 'sext' 'sext_ln41_109' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 525 [1/1] (4.37ns)   --->   "%mul_ln41_45 = mul i10 %sext_ln41_109, i10 %sext_ln41_46_cast" [../src/forward_fw.cpp:41]   --->   Operation 525 'mul' 'mul_ln41_45' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln41_157 = sext i10 %add_ln41_38" [../src/forward_fw.cpp:41]   --->   Operation 526 'sext' 'sext_ln41_157' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 527 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_39 = add i10 %mul_ln41_41, i10 %mul_ln41_42" [../src/forward_fw.cpp:41]   --->   Operation 527 'add' 'add_ln41_39' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln41_158 = sext i10 %add_ln41_39" [../src/forward_fw.cpp:41]   --->   Operation 528 'sext' 'sext_ln41_158' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 529 [1/1] (2.12ns)   --->   "%add_ln41_40 = add i11 %sext_ln41_158, i11 %sext_ln41_157" [../src/forward_fw.cpp:41]   --->   Operation 529 'add' 'add_ln41_40' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 530 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_110 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 530 'read' 'WEIGHTS_addr_read_110' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 531 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_41)   --->   "%mul_ln41_44 = mul i10 %sext_ln41_108, i10 %sext_ln41_45_cast" [../src/forward_fw.cpp:41]   --->   Operation 531 'mul' 'mul_ln41_44' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln41_110 = sext i8 %WEIGHTS_addr_read_109" [../src/forward_fw.cpp:41]   --->   Operation 532 'sext' 'sext_ln41_110' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 533 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_42)   --->   "%mul_ln41_46 = mul i10 %sext_ln41_110, i10 %sext_ln41_47_cast" [../src/forward_fw.cpp:41]   --->   Operation 533 'mul' 'mul_ln41_46' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 534 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_41 = add i10 %mul_ln41_43, i10 %mul_ln41_44" [../src/forward_fw.cpp:41]   --->   Operation 534 'add' 'add_ln41_41' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 535 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_111 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 535 'read' 'WEIGHTS_addr_read_111' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 536 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_42)   --->   "%mul_ln41_46 = mul i10 %sext_ln41_110, i10 %sext_ln41_47_cast" [../src/forward_fw.cpp:41]   --->   Operation 536 'mul' 'mul_ln41_46' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln41_111 = sext i8 %WEIGHTS_addr_read_110" [../src/forward_fw.cpp:41]   --->   Operation 537 'sext' 'sext_ln41_111' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 538 [1/1] (4.37ns)   --->   "%mul_ln41_47 = mul i10 %sext_ln41_111, i10 %sext_ln41_48_cast" [../src/forward_fw.cpp:41]   --->   Operation 538 'mul' 'mul_ln41_47' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 539 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_41 = add i10 %mul_ln41_43, i10 %mul_ln41_44" [../src/forward_fw.cpp:41]   --->   Operation 539 'add' 'add_ln41_41' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 540 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_112 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 540 'read' 'WEIGHTS_addr_read_112' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 541 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_42)   --->   "%mul_ln41_46 = mul i10 %sext_ln41_110, i10 %sext_ln41_47_cast" [../src/forward_fw.cpp:41]   --->   Operation 541 'mul' 'mul_ln41_46' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln41_112 = sext i8 %WEIGHTS_addr_read_111" [../src/forward_fw.cpp:41]   --->   Operation 542 'sext' 'sext_ln41_112' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 543 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_46)   --->   "%mul_ln41_48 = mul i10 %sext_ln41_112, i10 %sext_ln41_49_cast" [../src/forward_fw.cpp:41]   --->   Operation 543 'mul' 'mul_ln41_48' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 544 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_42 = add i10 %mul_ln41_45, i10 %mul_ln41_46" [../src/forward_fw.cpp:41]   --->   Operation 544 'add' 'add_ln41_42' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 545 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_113 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 545 'read' 'WEIGHTS_addr_read_113' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 546 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_46)   --->   "%mul_ln41_48 = mul i10 %sext_ln41_112, i10 %sext_ln41_49_cast" [../src/forward_fw.cpp:41]   --->   Operation 546 'mul' 'mul_ln41_48' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln41_113 = sext i8 %WEIGHTS_addr_read_112" [../src/forward_fw.cpp:41]   --->   Operation 547 'sext' 'sext_ln41_113' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_53 : Operation 548 [1/1] (4.37ns)   --->   "%mul_ln41_49 = mul i10 %sext_ln41_113, i10 %sext_ln41_50_cast" [../src/forward_fw.cpp:41]   --->   Operation 548 'mul' 'mul_ln41_49' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln41_159 = sext i11 %add_ln41_40" [../src/forward_fw.cpp:41]   --->   Operation 549 'sext' 'sext_ln41_159' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_53 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln41_160 = sext i10 %add_ln41_41" [../src/forward_fw.cpp:41]   --->   Operation 550 'sext' 'sext_ln41_160' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_53 : Operation 551 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_42 = add i10 %mul_ln41_45, i10 %mul_ln41_46" [../src/forward_fw.cpp:41]   --->   Operation 551 'add' 'add_ln41_42' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln41_161 = sext i10 %add_ln41_42" [../src/forward_fw.cpp:41]   --->   Operation 552 'sext' 'sext_ln41_161' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_53 : Operation 553 [1/1] (2.12ns)   --->   "%add_ln41_43 = add i11 %sext_ln41_161, i11 %sext_ln41_160" [../src/forward_fw.cpp:41]   --->   Operation 553 'add' 'add_ln41_43' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln41_162 = sext i11 %add_ln41_43" [../src/forward_fw.cpp:41]   --->   Operation 554 'sext' 'sext_ln41_162' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_53 : Operation 555 [1/1] (2.12ns)   --->   "%add_ln41_44 = add i12 %sext_ln41_162, i12 %sext_ln41_159" [../src/forward_fw.cpp:41]   --->   Operation 555 'add' 'add_ln41_44' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 556 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_114 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 556 'read' 'WEIGHTS_addr_read_114' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 557 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_46)   --->   "%mul_ln41_48 = mul i10 %sext_ln41_112, i10 %sext_ln41_49_cast" [../src/forward_fw.cpp:41]   --->   Operation 557 'mul' 'mul_ln41_48' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln41_114 = sext i8 %WEIGHTS_addr_read_113" [../src/forward_fw.cpp:41]   --->   Operation 558 'sext' 'sext_ln41_114' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_54 : Operation 559 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_47)   --->   "%mul_ln41_50 = mul i10 %sext_ln41_114, i10 %sext_ln41_51_cast" [../src/forward_fw.cpp:41]   --->   Operation 559 'mul' 'mul_ln41_50' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 560 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_46 = add i10 %mul_ln41_47, i10 %mul_ln41_48" [../src/forward_fw.cpp:41]   --->   Operation 560 'add' 'add_ln41_46' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 561 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_115 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 561 'read' 'WEIGHTS_addr_read_115' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 562 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_47)   --->   "%mul_ln41_50 = mul i10 %sext_ln41_114, i10 %sext_ln41_51_cast" [../src/forward_fw.cpp:41]   --->   Operation 562 'mul' 'mul_ln41_50' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln41_115 = sext i8 %WEIGHTS_addr_read_114" [../src/forward_fw.cpp:41]   --->   Operation 563 'sext' 'sext_ln41_115' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_55 : Operation 564 [1/1] (4.37ns)   --->   "%mul_ln41_51 = mul i10 %sext_ln41_115, i10 %sext_ln41_52_cast" [../src/forward_fw.cpp:41]   --->   Operation 564 'mul' 'mul_ln41_51' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 565 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_46 = add i10 %mul_ln41_47, i10 %mul_ln41_48" [../src/forward_fw.cpp:41]   --->   Operation 565 'add' 'add_ln41_46' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 566 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_116 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 566 'read' 'WEIGHTS_addr_read_116' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 567 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_47)   --->   "%mul_ln41_50 = mul i10 %sext_ln41_114, i10 %sext_ln41_51_cast" [../src/forward_fw.cpp:41]   --->   Operation 567 'mul' 'mul_ln41_50' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln41_116 = sext i8 %WEIGHTS_addr_read_115" [../src/forward_fw.cpp:41]   --->   Operation 568 'sext' 'sext_ln41_116' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_56 : Operation 569 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_49)   --->   "%mul_ln41_52 = mul i10 %sext_ln41_116, i10 %sext_ln41_53_cast" [../src/forward_fw.cpp:41]   --->   Operation 569 'mul' 'mul_ln41_52' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 570 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_47 = add i10 %mul_ln41_49, i10 %mul_ln41_50" [../src/forward_fw.cpp:41]   --->   Operation 570 'add' 'add_ln41_47' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 571 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_117 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 571 'read' 'WEIGHTS_addr_read_117' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 572 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_49)   --->   "%mul_ln41_52 = mul i10 %sext_ln41_116, i10 %sext_ln41_53_cast" [../src/forward_fw.cpp:41]   --->   Operation 572 'mul' 'mul_ln41_52' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln41_117 = sext i8 %WEIGHTS_addr_read_116" [../src/forward_fw.cpp:41]   --->   Operation 573 'sext' 'sext_ln41_117' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_57 : Operation 574 [1/1] (4.37ns)   --->   "%mul_ln41_53 = mul i10 %sext_ln41_117, i10 %sext_ln41_54_cast" [../src/forward_fw.cpp:41]   --->   Operation 574 'mul' 'mul_ln41_53' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln41_163 = sext i10 %add_ln41_46" [../src/forward_fw.cpp:41]   --->   Operation 575 'sext' 'sext_ln41_163' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_57 : Operation 576 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_47 = add i10 %mul_ln41_49, i10 %mul_ln41_50" [../src/forward_fw.cpp:41]   --->   Operation 576 'add' 'add_ln41_47' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln41_164 = sext i10 %add_ln41_47" [../src/forward_fw.cpp:41]   --->   Operation 577 'sext' 'sext_ln41_164' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_57 : Operation 578 [1/1] (2.12ns)   --->   "%add_ln41_48 = add i11 %sext_ln41_164, i11 %sext_ln41_163" [../src/forward_fw.cpp:41]   --->   Operation 578 'add' 'add_ln41_48' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 579 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_118 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 579 'read' 'WEIGHTS_addr_read_118' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 580 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_49)   --->   "%mul_ln41_52 = mul i10 %sext_ln41_116, i10 %sext_ln41_53_cast" [../src/forward_fw.cpp:41]   --->   Operation 580 'mul' 'mul_ln41_52' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln41_118 = sext i8 %WEIGHTS_addr_read_117" [../src/forward_fw.cpp:41]   --->   Operation 581 'sext' 'sext_ln41_118' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_58 : Operation 582 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_50)   --->   "%mul_ln41_54 = mul i10 %sext_ln41_118, i10 %sext_ln41_55_cast" [../src/forward_fw.cpp:41]   --->   Operation 582 'mul' 'mul_ln41_54' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 583 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_49 = add i10 %mul_ln41_51, i10 %mul_ln41_52" [../src/forward_fw.cpp:41]   --->   Operation 583 'add' 'add_ln41_49' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 584 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_119 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 584 'read' 'WEIGHTS_addr_read_119' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 585 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_50)   --->   "%mul_ln41_54 = mul i10 %sext_ln41_118, i10 %sext_ln41_55_cast" [../src/forward_fw.cpp:41]   --->   Operation 585 'mul' 'mul_ln41_54' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln41_119 = sext i8 %WEIGHTS_addr_read_118" [../src/forward_fw.cpp:41]   --->   Operation 586 'sext' 'sext_ln41_119' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_59 : Operation 587 [1/1] (4.37ns)   --->   "%mul_ln41_55 = mul i10 %sext_ln41_119, i10 %sext_ln41_56_cast" [../src/forward_fw.cpp:41]   --->   Operation 587 'mul' 'mul_ln41_55' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 588 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_49 = add i10 %mul_ln41_51, i10 %mul_ln41_52" [../src/forward_fw.cpp:41]   --->   Operation 588 'add' 'add_ln41_49' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 589 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_120 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 589 'read' 'WEIGHTS_addr_read_120' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 590 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_50)   --->   "%mul_ln41_54 = mul i10 %sext_ln41_118, i10 %sext_ln41_55_cast" [../src/forward_fw.cpp:41]   --->   Operation 590 'mul' 'mul_ln41_54' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln41_120 = sext i8 %WEIGHTS_addr_read_119" [../src/forward_fw.cpp:41]   --->   Operation 591 'sext' 'sext_ln41_120' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_60 : Operation 592 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_53)   --->   "%mul_ln41_56 = mul i10 %sext_ln41_120, i10 %sext_ln41_57_cast" [../src/forward_fw.cpp:41]   --->   Operation 592 'mul' 'mul_ln41_56' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 593 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_50 = add i10 %mul_ln41_53, i10 %mul_ln41_54" [../src/forward_fw.cpp:41]   --->   Operation 593 'add' 'add_ln41_50' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 594 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_121 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 594 'read' 'WEIGHTS_addr_read_121' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 595 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_53)   --->   "%mul_ln41_56 = mul i10 %sext_ln41_120, i10 %sext_ln41_57_cast" [../src/forward_fw.cpp:41]   --->   Operation 595 'mul' 'mul_ln41_56' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln41_121 = sext i8 %WEIGHTS_addr_read_120" [../src/forward_fw.cpp:41]   --->   Operation 596 'sext' 'sext_ln41_121' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_61 : Operation 597 [1/1] (4.37ns)   --->   "%mul_ln41_57 = mul i10 %sext_ln41_121, i10 %sext_ln41_58_cast" [../src/forward_fw.cpp:41]   --->   Operation 597 'mul' 'mul_ln41_57' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln41_166 = sext i10 %add_ln41_49" [../src/forward_fw.cpp:41]   --->   Operation 598 'sext' 'sext_ln41_166' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_61 : Operation 599 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_50 = add i10 %mul_ln41_53, i10 %mul_ln41_54" [../src/forward_fw.cpp:41]   --->   Operation 599 'add' 'add_ln41_50' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln41_167 = sext i10 %add_ln41_50" [../src/forward_fw.cpp:41]   --->   Operation 600 'sext' 'sext_ln41_167' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_61 : Operation 601 [1/1] (2.12ns)   --->   "%add_ln41_51 = add i11 %sext_ln41_167, i11 %sext_ln41_166" [../src/forward_fw.cpp:41]   --->   Operation 601 'add' 'add_ln41_51' <Predicate = (!icmp_ln36)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 602 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_122 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 602 'read' 'WEIGHTS_addr_read_122' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 603 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_53)   --->   "%mul_ln41_56 = mul i10 %sext_ln41_120, i10 %sext_ln41_57_cast" [../src/forward_fw.cpp:41]   --->   Operation 603 'mul' 'mul_ln41_56' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln41_122 = sext i8 %WEIGHTS_addr_read_121" [../src/forward_fw.cpp:41]   --->   Operation 604 'sext' 'sext_ln41_122' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_62 : Operation 605 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_54)   --->   "%mul_ln41_58 = mul i10 %sext_ln41_122, i10 %sext_ln41_59_cast" [../src/forward_fw.cpp:41]   --->   Operation 605 'mul' 'mul_ln41_58' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 606 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_53 = add i10 %mul_ln41_55, i10 %mul_ln41_56" [../src/forward_fw.cpp:41]   --->   Operation 606 'add' 'add_ln41_53' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 607 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_123 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 607 'read' 'WEIGHTS_addr_read_123' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 608 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_54)   --->   "%mul_ln41_58 = mul i10 %sext_ln41_122, i10 %sext_ln41_59_cast" [../src/forward_fw.cpp:41]   --->   Operation 608 'mul' 'mul_ln41_58' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln41_123 = sext i8 %WEIGHTS_addr_read_122" [../src/forward_fw.cpp:41]   --->   Operation 609 'sext' 'sext_ln41_123' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_63 : Operation 610 [1/1] (4.37ns)   --->   "%mul_ln41_59 = mul i10 %sext_ln41_123, i10 %sext_ln41_60_cast" [../src/forward_fw.cpp:41]   --->   Operation 610 'mul' 'mul_ln41_59' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 611 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_53 = add i10 %mul_ln41_55, i10 %mul_ln41_56" [../src/forward_fw.cpp:41]   --->   Operation 611 'add' 'add_ln41_53' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 612 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_124 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 612 'read' 'WEIGHTS_addr_read_124' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 613 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_54)   --->   "%mul_ln41_58 = mul i10 %sext_ln41_122, i10 %sext_ln41_59_cast" [../src/forward_fw.cpp:41]   --->   Operation 613 'mul' 'mul_ln41_58' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln41_124 = sext i8 %WEIGHTS_addr_read_123" [../src/forward_fw.cpp:41]   --->   Operation 614 'sext' 'sext_ln41_124' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_64 : Operation 615 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_56)   --->   "%mul_ln41_60 = mul i10 %sext_ln41_124, i10 %sext_ln41_61_cast" [../src/forward_fw.cpp:41]   --->   Operation 615 'mul' 'mul_ln41_60' <Predicate = (!icmp_ln36)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 616 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_54 = add i10 %mul_ln41_57, i10 %mul_ln41_58" [../src/forward_fw.cpp:41]   --->   Operation 616 'add' 'add_ln41_54' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 617 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_125 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:41]   --->   Operation 617 'read' 'WEIGHTS_addr_read_125' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 618 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_56)   --->   "%mul_ln41_60 = mul i10 %sext_ln41_124, i10 %sext_ln41_61_cast" [../src/forward_fw.cpp:41]   --->   Operation 618 'mul' 'mul_ln41_60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln41_125 = sext i8 %WEIGHTS_addr_read_124" [../src/forward_fw.cpp:41]   --->   Operation 619 'sext' 'sext_ln41_125' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 620 [1/1] (4.37ns)   --->   "%mul_ln41_61 = mul i10 %sext_ln41_125, i10 %sext_ln41_62_cast" [../src/forward_fw.cpp:41]   --->   Operation 620 'mul' 'mul_ln41_61' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln41_169 = sext i10 %add_ln41_53" [../src/forward_fw.cpp:41]   --->   Operation 621 'sext' 'sext_ln41_169' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 622 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_54 = add i10 %mul_ln41_57, i10 %mul_ln41_58" [../src/forward_fw.cpp:41]   --->   Operation 622 'add' 'add_ln41_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln41_170 = sext i10 %add_ln41_54" [../src/forward_fw.cpp:41]   --->   Operation 623 'sext' 'sext_ln41_170' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 624 [1/1] (2.12ns)   --->   "%add_ln41_55 = add i11 %sext_ln41_170, i11 %sext_ln41_169" [../src/forward_fw.cpp:41]   --->   Operation 624 'add' 'add_ln41_55' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.10>
ST_66 : Operation 625 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_56)   --->   "%mul_ln41_60 = mul i10 %sext_ln41_124, i10 %sext_ln41_61_cast" [../src/forward_fw.cpp:41]   --->   Operation 625 'mul' 'mul_ln41_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln41_126 = sext i8 %WEIGHTS_addr_read_125" [../src/forward_fw.cpp:41]   --->   Operation 626 'sext' 'sext_ln41_126' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 627 [3/3] (1.45ns) (grouped into DSP with root node add_ln41_57)   --->   "%mul_ln41_62 = mul i10 %sext_ln41_126, i10 %sext_ln36_cast" [../src/forward_fw.cpp:41]   --->   Operation 627 'mul' 'mul_ln41_62' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 628 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_56 = add i10 %mul_ln41_59, i10 %mul_ln41_60" [../src/forward_fw.cpp:41]   --->   Operation 628 'add' 'add_ln41_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 67 <SV = 66> <Delay = 2.10>
ST_67 : Operation 629 [2/3] (1.45ns) (grouped into DSP with root node add_ln41_57)   --->   "%mul_ln41_62 = mul i10 %sext_ln41_126, i10 %sext_ln36_cast" [../src/forward_fw.cpp:41]   --->   Operation 629 'mul' 'mul_ln41_62' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 630 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_56 = add i10 %mul_ln41_59, i10 %mul_ln41_60" [../src/forward_fw.cpp:41]   --->   Operation 630 'add' 'add_ln41_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 68 <SV = 67> <Delay = 2.10>
ST_68 : Operation 631 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_57)   --->   "%mul_ln41_62 = mul i10 %sext_ln41_126, i10 %sext_ln36_cast" [../src/forward_fw.cpp:41]   --->   Operation 631 'mul' 'mul_ln41_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 632 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_57 = add i10 %mul_ln41_61, i10 %mul_ln41_62" [../src/forward_fw.cpp:41]   --->   Operation 632 'add' 'add_ln41_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 69 <SV = 68> <Delay = 6.34>
ST_69 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln41_171 = sext i11 %add_ln41_55" [../src/forward_fw.cpp:41]   --->   Operation 633 'sext' 'sext_ln41_171' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln41_172 = sext i10 %add_ln41_56" [../src/forward_fw.cpp:41]   --->   Operation 634 'sext' 'sext_ln41_172' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 635 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln41_57 = add i10 %mul_ln41_61, i10 %mul_ln41_62" [../src/forward_fw.cpp:41]   --->   Operation 635 'add' 'add_ln41_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln41_173 = sext i10 %add_ln41_57" [../src/forward_fw.cpp:41]   --->   Operation 636 'sext' 'sext_ln41_173' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 637 [1/1] (2.12ns)   --->   "%add_ln41_58 = add i11 %sext_ln41_173, i11 %sext_ln41_172" [../src/forward_fw.cpp:41]   --->   Operation 637 'add' 'add_ln41_58' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln41_174 = sext i11 %add_ln41_58" [../src/forward_fw.cpp:41]   --->   Operation 638 'sext' 'sext_ln41_174' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 639 [1/1] (2.12ns)   --->   "%add_ln41_59 = add i12 %sext_ln41_174, i12 %sext_ln41_171" [../src/forward_fw.cpp:41]   --->   Operation 639 'add' 'add_ln41_59' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.85>
ST_70 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln41_165 = sext i11 %add_ln41_48" [../src/forward_fw.cpp:41]   --->   Operation 640 'sext' 'sext_ln41_165' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln41_168 = sext i11 %add_ln41_51" [../src/forward_fw.cpp:41]   --->   Operation 641 'sext' 'sext_ln41_168' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_52 = add i12 %sext_ln41_168, i12 %sext_ln41_165" [../src/forward_fw.cpp:41]   --->   Operation 642 'add' 'add_ln41_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 643 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln41_60 = add i12 %add_ln41_59, i12 %add_ln41_52" [../src/forward_fw.cpp:41]   --->   Operation 643 'add' 'add_ln41_60' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 70> <Delay = 3.85>
ST_71 : Operation 644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_45 = add i12 %add_ln41_44, i12 %add_ln41_37" [../src/forward_fw.cpp:41]   --->   Operation 644 'add' 'add_ln41_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 645 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln41_61 = add i12 %add_ln41_60, i12 %add_ln41_45" [../src/forward_fw.cpp:41]   --->   Operation 645 'add' 'add_ln41_61' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 71> <Delay = 4.85>
ST_72 : Operation 646 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../src/forward_fw.cpp:36]   --->   Operation 646 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 647 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [../src/forward_fw.cpp:36]   --->   Operation 647 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 648 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/forward_fw.cpp:36]   --->   Operation 648 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_30 = add i12 %add_ln41_29, i12 %add_ln41_14" [../src/forward_fw.cpp:41]   --->   Operation 649 'add' 'add_ln41_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 650 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%x = add i12 %add_ln41_61, i12 %add_ln41_30" [../src/forward_fw.cpp:41]   --->   Operation 650 'add' 'x' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 651 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %x, i32 11" [../src/forward_fw.cpp:13->../src/forward_fw.cpp:44]   --->   Operation 651 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 652 [1/1] (0.99ns)   --->   "%select_ln13 = select i1 %tmp, i2 3, i2 1" [../src/forward_fw.cpp:13->../src/forward_fw.cpp:44]   --->   Operation 652 'select' 'select_ln13' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 653 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_30, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 653 'write' 'write_ln44' <Predicate = (trunc_ln36 == 30)> <Delay = 0.00>
ST_72 : Operation 654 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_29, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 654 'write' 'write_ln44' <Predicate = (trunc_ln36 == 29)> <Delay = 0.00>
ST_72 : Operation 655 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_28, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 655 'write' 'write_ln44' <Predicate = (trunc_ln36 == 28)> <Delay = 0.00>
ST_72 : Operation 656 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_27, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 656 'write' 'write_ln44' <Predicate = (trunc_ln36 == 27)> <Delay = 0.00>
ST_72 : Operation 657 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_26, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 657 'write' 'write_ln44' <Predicate = (trunc_ln36 == 26)> <Delay = 0.00>
ST_72 : Operation 658 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_25, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 658 'write' 'write_ln44' <Predicate = (trunc_ln36 == 25)> <Delay = 0.00>
ST_72 : Operation 659 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_24, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 659 'write' 'write_ln44' <Predicate = (trunc_ln36 == 24)> <Delay = 0.00>
ST_72 : Operation 660 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_23, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 660 'write' 'write_ln44' <Predicate = (trunc_ln36 == 23)> <Delay = 0.00>
ST_72 : Operation 661 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_22, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 661 'write' 'write_ln44' <Predicate = (trunc_ln36 == 22)> <Delay = 0.00>
ST_72 : Operation 662 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_21, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 662 'write' 'write_ln44' <Predicate = (trunc_ln36 == 21)> <Delay = 0.00>
ST_72 : Operation 663 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_20, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 663 'write' 'write_ln44' <Predicate = (trunc_ln36 == 20)> <Delay = 0.00>
ST_72 : Operation 664 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_19, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 664 'write' 'write_ln44' <Predicate = (trunc_ln36 == 19)> <Delay = 0.00>
ST_72 : Operation 665 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_18, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 665 'write' 'write_ln44' <Predicate = (trunc_ln36 == 18)> <Delay = 0.00>
ST_72 : Operation 666 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_17, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 666 'write' 'write_ln44' <Predicate = (trunc_ln36 == 17)> <Delay = 0.00>
ST_72 : Operation 667 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_16, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 667 'write' 'write_ln44' <Predicate = (trunc_ln36 == 16)> <Delay = 0.00>
ST_72 : Operation 668 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_15, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 668 'write' 'write_ln44' <Predicate = (trunc_ln36 == 15)> <Delay = 0.00>
ST_72 : Operation 669 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_14, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 669 'write' 'write_ln44' <Predicate = (trunc_ln36 == 14)> <Delay = 0.00>
ST_72 : Operation 670 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_13, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 670 'write' 'write_ln44' <Predicate = (trunc_ln36 == 13)> <Delay = 0.00>
ST_72 : Operation 671 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_12, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 671 'write' 'write_ln44' <Predicate = (trunc_ln36 == 12)> <Delay = 0.00>
ST_72 : Operation 672 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_11, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 672 'write' 'write_ln44' <Predicate = (trunc_ln36 == 11)> <Delay = 0.00>
ST_72 : Operation 673 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_10, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 673 'write' 'write_ln44' <Predicate = (trunc_ln36 == 10)> <Delay = 0.00>
ST_72 : Operation 674 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_9, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 674 'write' 'write_ln44' <Predicate = (trunc_ln36 == 9)> <Delay = 0.00>
ST_72 : Operation 675 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_8, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 675 'write' 'write_ln44' <Predicate = (trunc_ln36 == 8)> <Delay = 0.00>
ST_72 : Operation 676 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_7, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 676 'write' 'write_ln44' <Predicate = (trunc_ln36 == 7)> <Delay = 0.00>
ST_72 : Operation 677 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_6, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 677 'write' 'write_ln44' <Predicate = (trunc_ln36 == 6)> <Delay = 0.00>
ST_72 : Operation 678 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_5, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 678 'write' 'write_ln44' <Predicate = (trunc_ln36 == 5)> <Delay = 0.00>
ST_72 : Operation 679 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_4, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 679 'write' 'write_ln44' <Predicate = (trunc_ln36 == 4)> <Delay = 0.00>
ST_72 : Operation 680 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_3, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 680 'write' 'write_ln44' <Predicate = (trunc_ln36 == 3)> <Delay = 0.00>
ST_72 : Operation 681 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_2, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 681 'write' 'write_ln44' <Predicate = (trunc_ln36 == 2)> <Delay = 0.00>
ST_72 : Operation 682 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_1, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 682 'write' 'write_ln44' <Predicate = (trunc_ln36 == 1)> <Delay = 0.00>
ST_72 : Operation 683 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_0, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 683 'write' 'write_ln44' <Predicate = (trunc_ln36 == 0)> <Delay = 0.00>
ST_72 : Operation 684 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %hidden_31, i2 %select_ln13" [../src/forward_fw.cpp:44]   --->   Operation 684 'write' 'write_ln44' <Predicate = (trunc_ln36 == 31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.556ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln36', ../src/forward_fw.cpp:36) of constant 0 on local variable 'j', ../src/forward_fw.cpp:36 [230]  (1.610 ns)
	'load' operation 6 bit ('j', ../src/forward_fw.cpp:36) on local variable 'j', ../src/forward_fw.cpp:36 [233]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln36', ../src/forward_fw.cpp:36) [234]  (1.946 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [243]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_63', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [244]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_64', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [245]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_65', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [246]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_66', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [247]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_67', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [248]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_68', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [249]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_69', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [250]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_70', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [251]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_71', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [252]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_72', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [253]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_73', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [254]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_74', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [255]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_75', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [256]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_76', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [257]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_77', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [258]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_78', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [259]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_79', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [260]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_80', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [261]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_81', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [262]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_82', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [263]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_83', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [264]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_84', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [265]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_85', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [266]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_86', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [267]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_87', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [268]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_88', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [269]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_89', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [270]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_90', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [271]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_91', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [272]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_92', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [273]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_93', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [274]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_94', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [275]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_95', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [276]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_96', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [277]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_97', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [278]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_98', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [279]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_99', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [280]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_100', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [281]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_101', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [282]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_102', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [283]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_103', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [284]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_104', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [285]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_105', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [286]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_106', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [287]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_107', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [288]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_108', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [289]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_109', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [290]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_110', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [291]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_111', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [292]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_112', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [293]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_113', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [294]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_114', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [295]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_115', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [296]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_116', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [297]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_117', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [298]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_118', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [299]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_119', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [300]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_120', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [301]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_121', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [302]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_122', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [303]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_123', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [304]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_124', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [305]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_125', ../src/forward_fw.cpp:41) on port 'WEIGHTS' (../src/forward_fw.cpp:41) [306]  (7.300 ns)

 <State 66>: 2.100ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[536] ('mul_ln41_60', ../src/forward_fw.cpp:41) [430]  (0.000 ns)
	'add' operation 10 bit of DSP[536] ('add_ln41_56', ../src/forward_fw.cpp:41) [536]  (2.100 ns)

 <State 67>: 2.100ns
The critical path consists of the following:
	'add' operation 10 bit of DSP[536] ('add_ln41_56', ../src/forward_fw.cpp:41) [536]  (2.100 ns)

 <State 68>: 2.100ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[538] ('mul_ln41_62', ../src/forward_fw.cpp:41) [434]  (0.000 ns)
	'add' operation 10 bit of DSP[538] ('add_ln41_57', ../src/forward_fw.cpp:41) [538]  (2.100 ns)

 <State 69>: 6.349ns
The critical path consists of the following:
	'add' operation 10 bit of DSP[538] ('add_ln41_57', ../src/forward_fw.cpp:41) [538]  (2.100 ns)
	'add' operation 11 bit ('add_ln41_58', ../src/forward_fw.cpp:41) [540]  (2.123 ns)
	'add' operation 12 bit ('add_ln41_59', ../src/forward_fw.cpp:41) [542]  (2.127 ns)

 <State 70>: 3.857ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln41_52', ../src/forward_fw.cpp:41) [529]  (0.000 ns)
	'add' operation 12 bit ('add_ln41_60', ../src/forward_fw.cpp:41) [543]  (3.857 ns)

 <State 71>: 3.857ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln41_45', ../src/forward_fw.cpp:41) [516]  (0.000 ns)
	'add' operation 12 bit ('add_ln41_61', ../src/forward_fw.cpp:41) [544]  (3.857 ns)

 <State 72>: 4.851ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln41_30', ../src/forward_fw.cpp:41) [489]  (0.000 ns)
	'add' operation 12 bit ('x', ../src/forward_fw.cpp:41) [545]  (3.857 ns)
	'select' operation 2 bit ('select_ln13', ../src/forward_fw.cpp:13->../src/forward_fw.cpp:44) [547]  (0.993 ns)
	wire write operation ('write_ln44', ../src/forward_fw.cpp:44) on port 'hidden_30' (../src/forward_fw.cpp:44) [550]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
