SCHM0102

HEADER
{
 FREEID 1162
 VARIABLES
 {
  #ARCHITECTURE="B"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="B"
  #LANGUAGE="VHDL"
  AUTHOR="mario"
  COMPANY="UTM"
  CREATIONDATE="14/1/2025"
  TITLE="TipoB"
 }
 SYMBOL "#default" "ALU" "ALU"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734322787"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,340,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,320,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,125,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (146,30,315,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,110,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,110,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="alu_op(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (340,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="alu_resultado(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="op1(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="op2(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Banco_de_Registros" "Banco_de_Registros"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734322501"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,280)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,88,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (110,30,195,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,88,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (110,70,195,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,88,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,51,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,92,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,52,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="a1(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="do1(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="a2(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (220,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="do2(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ad(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="di(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="we"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "decoder" "decoder"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734322370"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,280)
    FREEID 16
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,115,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (141,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (141,70,235,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (129,110,235,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (177,150,235,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (167,190,235,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (167,230,235,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="dato(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="funct3(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (260,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="funct7(7:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="opcode(6:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (260,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (260,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs1(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (260,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs2(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Memoria_de_Datos" "Memoria_de_Datos"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734322998"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,240)
    FREEID 14
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,99,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (121,30,195,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,51,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,92,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,131,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,52,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ad(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="do(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="di(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="palabra(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="we"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "memoria_del_programa" "memoria_del_programa"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1736911668"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,80)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,88,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (101,30,175,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="a(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="do(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux_b_neg" "mux_b_neg"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1736911612"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,109,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (152,30,195,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,162,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,165,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="salto_inst"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="salto"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="salto_neg(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="salto_posi(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "MUX_EXTEND" "MUX_EXTEND"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734322793"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,90,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (112,30,215,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,131,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,103,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="alu_src"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="salida(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="banco(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ext(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux_rd" "mux_rd"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734322579"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,200)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,260,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,104,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (124,30,255,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,91,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,83,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,93,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="fun7(6:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="salida_rd(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="imm_rd"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs2(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux_reg" "mux_reg"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734322774"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,260,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,92,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (113,30,255,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,200,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,195,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="alu2reg"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="salida_reg(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="operacion_alu(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="registro_mem(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux_suma" "mux_suma"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1736911486"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,360,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,340,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,140,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (173,30,335,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,104,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="n_salto(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (360,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="salida_suma(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="salto_sel"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "ordenar_extSigno" "ordenar_extSigno"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1736916788"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,340,120)
    FREEID 9
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,320,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,104,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (118,30,315,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,83,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="fun7(6:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (340,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="salida_ordenada(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Sign_Extend" "Sign_Extend"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1734322805"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,80)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,162,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (187,30,275,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="dato_imm(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="imm(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "suma4" "suma4"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1736911470"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,114,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (134,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,51,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,48,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="a_in(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="a_out(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "unidad_de_control" "unidad_de_control"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1736911453"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,400)
    FREEID 26
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,400)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,119,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,119,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (135,70,235,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,131,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (170,110,235,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (172,150,235,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (173,190,235,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (169,230,235,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (129,270,235,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (192,310,235,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (202,350,235,374)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="funct3(2:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="alu2reg"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="funct7(6:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="alu_op(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="opcode(6:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (260,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="alu_src"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (260,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="br_neg"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (260,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="branch"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (260,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="imm_rd"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (260,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="palabra(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (260,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="wem"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (260,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="wer"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2787,1968)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  TEXT  57, 0, 0
  {
   TEXT "U2"
   RECT (300,924,339,959)
   ALIGN 8
   MARGINS (1,1)
  }
  INSTANCE  58, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="decoder"
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="decoder"
   }
   COORD (280,600)
   VERTEXES ( (2,279), (4,294), (6,290), (8,296), (10,280), (12,284), (14,286) )
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  66, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (280,564,319,599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 58
  }
  TEXT  67, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (280,880,387,915)
   MARGINS (1,1)
   PARENT 58
  }
  INSTANCE  84, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Banco_de_Registros"
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="Banco_de_Registros"
   }
   COORD (820,600)
   VERTEXES ( (2,285), (6,288), (10,282), (12,298), (14,302), (16,319), (4,316), (8,304) )
   PINPROP 16,"#PIN_STATE","0"
  }
  TEXT  93, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (820,564,859,599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 84
  }
  TEXT  94, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (820,880,1091,915)
   MARGINS (1,1)
   PARENT 84
  }
  TEXT  95, 0, 0
  {
   TEXT "U5"
   RECT (820,964,859,999)
   ALIGN 8
   MARGINS (1,1)
  }
  INSTANCE  96, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux_rd"
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="mux_rd"
   }
   COORD (540,280)
   ORIENTATION 2
   VERTEXES ( (4,300), (2,292), (8,283), (10,289), (6,702) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  102, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (501,244,540,279)
   ALIGN 10
   MARGINS (1,1)
   PARENT 96
   ORIENTATION 2
  }
  TEXT  103, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (441,480,540,515)
   ALIGN 2
   MARGINS (1,1)
   PARENT 96
   ORIENTATION 2
  }
  NET BUS  113, 0, 0
  NET BUS  119, 0, 0
  NET BUS  134, 0, 0
  NET BUS  137, 0, 0
  NET WIRE  143, 0, 0
  INSTANCE  149, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux_reg"
    #LIBRARY="#default"
    #REFERENCE="U7"
    #SYMBOL="mux_reg"
   }
   COORD (1080,360)
   ORIENTATION 2
   VERTEXES ( (4,303), (6,331), (8,333), (2,692) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  154, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1041,324,1080,359)
   ALIGN 10
   MARGINS (1,1)
   PARENT 149
   ORIENTATION 2
  }
  TEXT  155, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (965,520,1080,555)
   ALIGN 2
   MARGINS (1,1)
   PARENT 149
   ORIENTATION 2
  }
  INSTANCE  156, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ALU"
    #LIBRARY="#default"
    #REFERENCE="U8"
    #SYMBOL="ALU"
   }
   COORD (1640,820)
   ORIENTATION 3
   VERTEXES ( (8,315), (6,317), (4,328), (2,694) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  161, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1640,821,1679,856)
   MARGINS (1,1)
   PARENT 156
   ORIENTATION 3
  }
  TEXT  162, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1640,625,1698,660)
   ALIGN 8
   MARGINS (1,1)
   PARENT 156
   ORIENTATION 3
  }
  INSTANCE  163, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="MUX_EXTEND"
    #LIBRARY="#default"
    #REFERENCE="U9"
    #SYMBOL="MUX_EXTEND"
   }
   COORD (1220,660)
   VERTEXES ( (6,306), (8,309), (4,314), (2,696) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  168, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1220,624,1259,659)
   ALIGN 8
   MARGINS (1,1)
   PARENT 163
  }
  TEXT  169, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1220,820,1419,855)
   MARGINS (1,1)
   PARENT 163
  }
  INSTANCE  170, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Sign_Extend"
    #LIBRARY="#default"
    #REFERENCE="U10"
    #SYMBOL="Sign_Extend"
   }
   COORD (800,180)
   VERTEXES ( (2,301), (4,308) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  173, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (800,144,855,179)
   ALIGN 8
   MARGINS (1,1)
   PARENT 170
  }
  TEXT  174, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (800,260,965,295)
   MARGINS (1,1)
   PARENT 170
  }
  NET BUS  175, 0, 0
  NET BUS  179, 0, 0
  NET BUS  183, 0, 0
  NET BUS  195, 0, 0
  INSTANCE  199, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Memoria_de_Datos"
    #LIBRARY="#default"
    #REFERENCE="U11"
    #SYMBOL="Memoria_de_Datos"
   }
   COORD (1580,300)
   VERTEXES ( (2,330), (6,299), (8,307), (4,332), (10,704), (12,706) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  206, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1580,264,1635,299)
   ALIGN 8
   MARGINS (1,1)
   PARENT 199
  }
  TEXT  207, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1580,540,1834,575)
   MARGINS (1,1)
   PARENT 199
  }
  NET WIRE  213, 0, 0
  NET BUS  219, 0, 0
  NET BUS  221, 0, 0
  NET WIRE  227, 0, 0
  NET WIRE  230, 0, 0
  NET WIRE  233, 0, 0
  NET WIRE  240, 0, 0
  NET BUS  243, 0, 0
  NET BUS  249, 0, 0
  NET BUS  265, 0, 0
  NET BUS  277, 0, 0
  VTX  278, 0, 0
  {
   COORD (520,920)
  }
  VTX  279, 0, 0
  {
   COORD (280,640)
  }
  VTX  280, 0, 0
  {
   COORD (540,760)
  }
  VTX  281, 0, 0
  {
   COORD (680,720)
  }
  VTX  282, 0, 0
  {
   COORD (820,720)
  }
  VTX  283, 0, 0
  {
   COORD (540,400)
  }
  VTX  284, 0, 0
  {
   COORD (540,800)
  }
  VTX  285, 0, 0
  {
   COORD (820,640)
  }
  VTX  286, 0, 0
  {
   COORD (540,840)
  }
  VTX  287, 0, 0
  {
   COORD (720,680)
  }
  VTX  288, 0, 0
  {
   COORD (820,680)
  }
  VTX  289, 0, 0
  {
   COORD (540,440)
  }
  VTX  290, 0, 0
  {
   COORD (540,680)
  }
  VTX  291, 0, 0
  {
   COORD (600,680)
  }
  VTX  292, 0, 0
  {
   COORD (540,320)
  }
  VTX  293, 0, 0
  {
   COORD (660,680)
  }
  VTX  294, 0, 0
  {
   COORD (540,640)
  }
  VTX  295, 0, 0
  {
   COORD (580,640)
  }
  VTX  296, 0, 0
  {
   COORD (540,720)
  }
  VTX  298, 0, 0
  {
   COORD (820,760)
  }
  VTX  299, 0, 0
  {
   COORD (1580,380)
  }
  VTX  300, 0, 0
  {
   COORD (260,320)
  }
  VTX  301, 0, 0
  {
   COORD (800,220)
  }
  VTX  302, 0, 0
  {
   COORD (820,800)
  }
  VTX  303, 0, 0
  {
   COORD (800,400)
  }
  VTX  304, 0, 0
  {
   COORD (1040,680)
  }
  VTX  305, 0, 0
  {
   COORD (1080,680)
  }
  VTX  306, 0, 0
  {
   COORD (1220,740)
  }
  VTX  307, 0, 0
  {
   COORD (1580,420)
  }
  VTX  308, 0, 0
  {
   COORD (1100,220)
  }
  VTX  309, 0, 0
  {
   COORD (1220,780)
  }
  VTX  314, 0, 0
  {
   COORD (1460,700)
  }
  VTX  315, 0, 0
  {
   COORD (1640,700)
  }
  VTX  316, 0, 0
  {
   COORD (1040,640)
  }
  VTX  317, 0, 0
  {
   COORD (1640,740)
  }
  VTX  318, 0, 0
  {
   COORD (780,840)
  }
  VTX  319, 0, 0
  {
   COORD (820,840)
  }
  VTX  328, 0, 0
  {
   COORD (1980,780)
  }
  VTX  329, 0, 0
  {
   COORD (1480,340)
  }
  VTX  330, 0, 0
  {
   COORD (1580,340)
  }
  VTX  331, 0, 0
  {
   COORD (1080,440)
  }
  VTX  332, 0, 0
  {
   COORD (1800,340)
  }
  VTX  333, 0, 0
  {
   COORD (1080,480)
  }
  VTX  334, 0, 0
  {
   COORD (240,920)
  }
  BUS  335, 0, 0
  {
   NET 277
   VTX 278, 334
  }
  VTX  336, 0, 0
  {
   COORD (240,640)
  }
  BUS  337, 0, 0
  {
   NET 277
   VTX 334, 336
  }
  BUS  338, 0, 0
  {
   NET 277
   VTX 336, 279
  }
  VTX  339, 0, 0
  {
   COORD (680,760)
  }
  BUS  341, 0, 0
  {
   NET 525
   VTX 339, 281
  }
  BUS  342, 0, 0
  {
   NET 525
   VTX 281, 282
  }
  VTX  343, 0, 0
  {
   COORD (680,400)
  }
  BUS  344, 0, 0
  {
   NET 525
   VTX 281, 343
  }
  BUS  345, 0, 0
  {
   NET 525
   VTX 343, 283
  }
  VTX  346, 0, 0
  {
   COORD (700,800)
  }
  BUS  347, 0, 0
  {
   NET 113
   VTX 284, 346
  }
  VTX  348, 0, 0
  {
   COORD (700,640)
  }
  BUS  349, 0, 0
  {
   NET 113
   VTX 346, 348
  }
  BUS  350, 0, 0
  {
   NET 113
   VTX 348, 285
  }
  VTX  351, 0, 0
  {
   COORD (720,840)
  }
  BUS  352, 0, 0
  {
   NET 119
   VTX 286, 351
  }
  BUS  353, 0, 0
  {
   NET 119
   VTX 351, 287
  }
  BUS  354, 0, 0
  {
   NET 119
   VTX 287, 288
  }
  VTX  355, 0, 0
  {
   COORD (720,440)
  }
  BUS  356, 0, 0
  {
   NET 119
   VTX 287, 355
  }
  BUS  357, 0, 0
  {
   NET 119
   VTX 355, 289
  }
  BUS  358, 0, 0
  {
   NET 829
   VTX 290, 291
  }
  VTX  359, 0, 0
  {
   COORD (600,320)
  }
  BUS  360, 0, 0
  {
   NET 829
   VTX 291, 359
  }
  BUS  361, 0, 0
  {
   NET 829
   VTX 359, 292
  }
  BUS  362, 0, 0
  {
   NET 829
   VTX 291, 293
  }
  BUS  363, 0, 0
  {
   NET 134
   VTX 294, 295
  }
  VTX  365, 0, 0
  {
   COORD (740,760)
  }
  WIRE  366, 0, 0
  {
   NET 143
   VTX 298, 365
  }
  VTX  367, 0, 0
  {
   COORD (740,560)
  }
  WIRE  368, 0, 0
  {
   NET 143
   VTX 365, 367
  }
  VTX  369, 0, 0
  {
   COORD (1420,560)
  }
  WIRE  370, 0, 0
  {
   NET 143
   VTX 367, 369
  }
  VTX  371, 0, 0
  {
   COORD (1420,380)
  }
  WIRE  372, 0, 0
  {
   NET 143
   VTX 369, 371
  }
  WIRE  373, 0, 0
  {
   NET 143
   VTX 371, 299
  }
  VTX  374, 0, 0
  {
   COORD (200,320)
  }
  BUS  375, 0, 0
  {
   NET 175
   VTX 300, 374
  }
  VTX  376, 0, 0
  {
   COORD (200,220)
  }
  BUS  377, 0, 0
  {
   NET 175
   VTX 374, 376
  }
  BUS  378, 0, 0
  {
   NET 175
   VTX 376, 301
  }
  VTX  379, 0, 0
  {
   COORD (760,800)
  }
  BUS  380, 0, 0
  {
   NET 179
   VTX 302, 379
  }
  VTX  381, 0, 0
  {
   COORD (760,400)
  }
  BUS  382, 0, 0
  {
   NET 179
   VTX 379, 381
  }
  BUS  383, 0, 0
  {
   NET 179
   VTX 381, 303
  }
  BUS  384, 0, 0
  {
   NET 183
   VTX 304, 305
  }
  VTX  385, 0, 0
  {
   COORD (1080,740)
  }
  BUS  386, 0, 0
  {
   NET 183
   VTX 305, 385
  }
  BUS  387, 0, 0
  {
   NET 183
   VTX 385, 306
  }
  VTX  388, 0, 0
  {
   COORD (1080,580)
  }
  BUS  389, 0, 0
  {
   NET 183
   VTX 305, 388
  }
  VTX  390, 0, 0
  {
   COORD (1460,580)
  }
  BUS  391, 0, 0
  {
   NET 183
   VTX 388, 390
  }
  VTX  392, 0, 0
  {
   COORD (1460,420)
  }
  BUS  393, 0, 0
  {
   NET 183
   VTX 390, 392
  }
  BUS  394, 0, 0
  {
   NET 183
   VTX 392, 307
  }
  VTX  395, 0, 0
  {
   COORD (1200,220)
  }
  BUS  396, 0, 0
  {
   NET 195
   VTX 308, 395
  }
  VTX  397, 0, 0
  {
   COORD (1200,780)
  }
  BUS  398, 0, 0
  {
   NET 195
   VTX 395, 397
  }
  BUS  399, 0, 0
  {
   NET 195
   VTX 397, 309
  }
  BUS  402, 0, 0
  {
   NET 219
   VTX 314, 315
  }
  VTX  403, 0, 0
  {
   COORD (1540,640)
  }
  BUS  404, 0, 0
  {
   NET 221
   VTX 316, 403
  }
  VTX  405, 0, 0
  {
   COORD (1540,740)
  }
  BUS  406, 0, 0
  {
   NET 221
   VTX 403, 405
  }
  BUS  407, 0, 0
  {
   NET 221
   VTX 405, 317
  }
  WIRE  408, 0, 0
  {
   NET 227
   VTX 318, 319
  }
  VTX  417, 0, 0
  {
   COORD (2000,780)
  }
  BUS  418, 0, 0
  {
   NET 249
   VTX 328, 417
  }
  VTX  419, 0, 0
  {
   COORD (2000,600)
  }
  BUS  420, 0, 0
  {
   NET 249
   VTX 417, 419
  }
  VTX  421, 0, 0
  {
   COORD (1480,600)
  }
  BUS  422, 0, 0
  {
   NET 249
   VTX 419, 421
  }
  BUS  423, 0, 0
  {
   NET 249
   VTX 421, 329
  }
  BUS  424, 0, 0
  {
   NET 249
   VTX 329, 330
  }
  VTX  425, 0, 0
  {
   COORD (1260,340)
  }
  BUS  426, 0, 0
  {
   NET 249
   VTX 329, 425
  }
  VTX  427, 0, 0
  {
   COORD (1260,440)
  }
  BUS  428, 0, 0
  {
   NET 249
   VTX 425, 427
  }
  BUS  429, 0, 0
  {
   NET 249
   VTX 427, 331
  }
  VTX  430, 0, 0
  {
   COORD (1840,340)
  }
  BUS  431, 0, 0
  {
   NET 265
   VTX 332, 430
  }
  VTX  432, 0, 0
  {
   COORD (1840,220)
  }
  BUS  433, 0, 0
  {
   NET 265
   VTX 430, 432
  }
  VTX  434, 0, 0
  {
   COORD (1340,220)
  }
  BUS  435, 0, 0
  {
   NET 265
   VTX 432, 434
  }
  VTX  436, 0, 0
  {
   COORD (1340,480)
  }
  BUS  437, 0, 0
  {
   NET 265
   VTX 434, 436
  }
  BUS  438, 0, 0
  {
   NET 265
   VTX 436, 333
  }
  INSTANCE  439, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="unidad_de_control"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="unidad_de_control"
   }
   COORD (1360,1140)
   VERTEXES ( (4,693), (8,695), (12,697), (14,699), (16,701), (18,703), (20,705), (22,707), (24,800), (10,812), (6,820), (2,830) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  440, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1360,1104,1399,1139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 439
  }
  TEXT  444, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1360,1540,1599,1575)
   MARGINS (1,1)
   PARENT 439
  }
  INSTANCE  448, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="suma4"
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="suma4"
   }
   COORD (280,1300)
   VERTEXES ( (4,489), (2,501), (6,929), (8,935) )
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  449, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (280,1264,319,1299)
   ALIGN 8
   MARGINS (1,1)
   PARENT 448
  }
  TEXT  453, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (280,1460,369,1495)
   MARGINS (1,1)
   PARENT 448
  }
  INSTANCE  457, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux_suma"
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="mux_suma"
   }
   COORD (600,1740)
   ORIENTATION 4
   VERTEXES ( (4,500), (2,531), (6,557) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  458, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (561,1741,600,1776)
   ALIGN 2
   MARGINS (1,1)
   PARENT 457
   ORIENTATION 4
  }
  TEXT  462, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (456,1585,600,1620)
   ALIGN 10
   MARGINS (1,1)
   PARENT 457
   ORIENTATION 4
  }
  INSTANCE  466, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux_b_neg"
    #LIBRARY="#default"
    #REFERENCE="U12"
    #SYMBOL="mux_b_neg"
   }
   COORD (980,1240)
   ORIENTATION 4
   VERTEXES ( (4,565), (8,586), (6,605), (2,698) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  467, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (925,1241,980,1276)
   ALIGN 2
   MARGINS (1,1)
   PARENT 466
   ORIENTATION 4
  }
  TEXT  471, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (827,1045,980,1080)
   ALIGN 10
   MARGINS (1,1)
   PARENT 466
   ORIENTATION 4
  }
  INSTANCE  475, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="memoria_del_programa"
    #LIBRARY="#default"
    #REFERENCE="U13"
    #SYMBOL="memoria_del_programa"
   }
   COORD (300,1020)
   VERTEXES ( (4,484), (2,488) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  476, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (300,984,355,1019)
   ALIGN 8
   MARGINS (1,1)
   PARENT 475
  }
  TEXT  480, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (300,1100,608,1135)
   MARGINS (1,1)
   PARENT 475
  }
  VTX  484, 0, 0
  {
   COORD (500,1060)
  }
  VTX  485, 0, 0
  {
   COORD (520,1060)
  }
  BUS  486, 0, 0
  {
   NET 277
   VTX 484, 485
  }
  BUS  487, 0, 0
  {
   NET 277
   VTX 485, 278
  }
  VTX  488, 0, 0
  {
   COORD (300,1060)
  }
  VTX  489, 0, 0
  {
   COORD (540,1340)
  }
  NET BUS  490, 0, 0
  VTX  491, 0, 0
  {
   COORD (240,1060)
  }
  BUS  492, 0, 0
  {
   NET 490
   VTX 488, 491
  }
  VTX  493, 0, 0
  {
   COORD (240,1220)
  }
  BUS  494, 0, 0
  {
   NET 490
   VTX 491, 493
  }
  VTX  495, 0, 0
  {
   COORD (580,1220)
  }
  BUS  496, 0, 0
  {
   NET 490
   VTX 493, 495
  }
  VTX  497, 0, 0
  {
   COORD (580,1340)
  }
  BUS  498, 0, 0
  {
   NET 490
   VTX 495, 497
  }
  BUS  499, 0, 0
  {
   NET 490
   VTX 497, 489
  }
  VTX  500, 0, 0
  {
   COORD (240,1700)
  }
  VTX  501, 0, 0
  {
   COORD (280,1340)
  }
  NET BUS  502, 0, 0
  VTX  503, 0, 0
  {
   COORD (220,1700)
  }
  BUS  504, 0, 0
  {
   NET 502
   VTX 500, 503
  }
  VTX  505, 0, 0
  {
   COORD (220,1340)
  }
  BUS  506, 0, 0
  {
   NET 502
   VTX 503, 505
  }
  BUS  507, 0, 0
  {
   NET 502
   VTX 505, 501
  }
  INSTANCE  508, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ordenar_extSigno"
    #LIBRARY="#default"
    #REFERENCE="U14"
    #SYMBOL="ordenar_extSigno"
   }
   COORD (720,1380)
   VERTEXES ( (2,526), (4,530), (6,517) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  509, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (720,1344,775,1379)
   ALIGN 8
   MARGINS (1,1)
   PARENT 508
  }
  TEXT  513, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (720,1500,950,1535)
   MARGINS (1,1)
   PARENT 508
  }
  VTX  517, 0, 0
  {
   COORD (720,1460)
  }
  VTX  518, 0, 0
  {
   COORD (620,760)
  }
  BUS  519, 0, 0
  {
   NET 525
   VTX 280, 518
  }
  BUS  520, 0, 0
  {
   NET 525
   VTX 518, 339
  }
  VTX  522, 0, 0
  {
   COORD (620,1460)
  }
  BUS  523, 0, 0
  {
   NET 525
   VTX 517, 522
  }
  BUS  524, 0, 0
  {
   NET 525
   VTX 522, 518
  }
  NET BUS  525, 0, 0
  VTX  526, 0, 0
  {
   COORD (720,1420)
  }
  VTX  527, 0, 0
  {
   COORD (660,1420)
  }
  BUS  528, 0, 0
  {
   NET 829
   VTX 526, 527
  }
  VTX  530, 0, 0
  {
   COORD (1060,1420)
  }
  VTX  531, 0, 0
  {
   COORD (600,1700)
  }
  NET BUS  532, 0, 0
  VTX  533, 0, 0
  {
   COORD (1080,1420)
  }
  BUS  534, 0, 0
  {
   NET 532
   VTX 530, 533
  }
  VTX  535, 0, 0
  {
   COORD (1080,1700)
  }
  BUS  536, 0, 0
  {
   NET 532
   VTX 533, 535
  }
  BUS  537, 0, 0
  {
   NET 532
   VTX 535, 531
  }
  NET BUS  540, 0, 0
  INSTANCE  550, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U15"
    #SYMBOL="and2"
   }
   COORD (920,1640)
   ORIENTATION 4
   VERTEXES ( (4,558), (2,566), (6,700) )
  }
  VTX  557, 0, 0
  {
   COORD (600,1660)
  }
  VTX  558, 0, 0
  {
   COORD (760,1600)
  }
  NET WIRE  559, 0, 0
  VTX  560, 0, 0
  {
   COORD (680,1660)
  }
  WIRE  561, 0, 0
  {
   NET 559
   VTX 557, 560
  }
  VTX  562, 0, 0
  {
   COORD (680,1600)
  }
  WIRE  563, 0, 0
  {
   NET 559
   VTX 560, 562
  }
  WIRE  564, 0, 0
  {
   NET 559
   VTX 562, 558
  }
  VTX  565, 0, 0
  {
   COORD (760,1200)
  }
  VTX  566, 0, 0
  {
   COORD (920,1580)
  }
  NET WIRE  567, 0, 0
  VTX  568, 0, 0
  {
   COORD (720,1200)
  }
  WIRE  569, 0, 0
  {
   NET 567
   VTX 565, 568
  }
  VTX  570, 0, 0
  {
   COORD (720,1300)
  }
  WIRE  571, 0, 0
  {
   NET 567
   VTX 568, 570
  }
  VTX  572, 0, 0
  {
   COORD (1120,1300)
  }
  WIRE  573, 0, 0
  {
   NET 567
   VTX 570, 572
  }
  VTX  574, 0, 0
  {
   COORD (1120,1580)
  }
  WIRE  575, 0, 0
  {
   NET 567
   VTX 572, 574
  }
  WIRE  576, 0, 0
  {
   NET 567
   VTX 574, 566
  }
  NET WIRE  579, 0, 0
  INSTANCE  585, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U16"
    #SYMBOL="inv"
   }
   COORD (1140,1180)
   ORIENTATION 4
   VERTEXES ( (2,598), (4,604) )
  }
  VTX  586, 0, 0
  {
   COORD (980,1120)
  }
  VTX  587, 0, 0
  {
   COORD (1480,1000)
  }
  BUS  588, 0, 0
  {
   NET 249
   VTX 421, 587
  }
  VTX  589, 0, 0
  {
   COORD (1080,1000)
  }
  BUS  590, 0, 0
  {
   NET 249
   VTX 587, 589
  }
  VTX  591, 0, 0
  {
   COORD (1080,1080)
  }
  BUS  592, 0, 0
  {
   NET 249
   VTX 589, 591
  }
  VTX  593, 0, 0
  {
   COORD (1040,1080)
  }
  BUS  594, 0, 0
  {
   NET 249
   VTX 591, 593
  }
  VTX  595, 0, 0
  {
   COORD (1040,1120)
  }
  BUS  596, 0, 0
  {
   NET 249
   VTX 593, 595
  }
  BUS  597, 0, 0
  {
   NET 249
   VTX 595, 586
  }
  VTX  598, 0, 0
  {
   COORD (1140,1160)
  }
  VTX  599, 0, 0
  {
   COORD (1160,1080)
  }
  BUS  600, 0, 0
  {
   NET 249
   VTX 591, 599
  }
  VTX  601, 0, 0
  {
   COORD (1160,1160)
  }
  BUS  602, 0, 0
  {
   NET 249
   VTX 599, 601
  }
  BUS  603, 0, 0
  {
   NET 249
   VTX 601, 598
  }
  VTX  604, 0, 0
  {
   COORD (1020,1160)
  }
  VTX  605, 0, 0
  {
   COORD (980,1160)
  }
  NET BUS  606, 0, 0
  BUS  607, 0, 0
  {
   NET 606
   VTX 604, 605
  }
  NET WIRE  610, 0, 0
  VTX  692, 0, 0
  {
   COORD (1080,400)
  }
  VTX  693, 0, 0
  {
   COORD (1620,1180)
  }
  VTX  694, 0, 0
  {
   COORD (1640,780)
  }
  VTX  695, 0, 0
  {
   COORD (1620,1220)
  }
  VTX  696, 0, 0
  {
   COORD (1220,700)
  }
  VTX  697, 0, 0
  {
   COORD (1620,1260)
  }
  VTX  698, 0, 0
  {
   COORD (980,1200)
  }
  VTX  699, 0, 0
  {
   COORD (1620,1300)
  }
  VTX  700, 0, 0
  {
   COORD (920,1620)
  }
  VTX  701, 0, 0
  {
   COORD (1620,1340)
  }
  VTX  702, 0, 0
  {
   COORD (540,360)
  }
  VTX  703, 0, 0
  {
   COORD (1620,1380)
  }
  VTX  704, 0, 0
  {
   COORD (1580,460)
  }
  VTX  705, 0, 0
  {
   COORD (1620,1420)
  }
  VTX  706, 0, 0
  {
   COORD (1580,500)
  }
  VTX  707, 0, 0
  {
   COORD (1620,1460)
  }
  VTX  708, 0, 0
  {
   COORD (1120,400)
  }
  WIRE  709, 0, 0
  {
   NET 240
   VTX 692, 708
  }
  VTX  710, 0, 0
  {
   COORD (1120,940)
  }
  WIRE  711, 0, 0
  {
   NET 240
   VTX 708, 710
  }
  VTX  712, 0, 0
  {
   COORD (1720,940)
  }
  WIRE  713, 0, 0
  {
   NET 240
   VTX 710, 712
  }
  VTX  714, 0, 0
  {
   COORD (1720,1120)
  }
  WIRE  715, 0, 0
  {
   NET 240
   VTX 712, 714
  }
  VTX  716, 0, 0
  {
   COORD (1640,1120)
  }
  WIRE  717, 0, 0
  {
   NET 240
   VTX 714, 716
  }
  VTX  718, 0, 0
  {
   COORD (1640,1180)
  }
  WIRE  719, 0, 0
  {
   NET 240
   VTX 716, 718
  }
  WIRE  720, 0, 0
  {
   NET 240
   VTX 718, 693
  }
  VTX  721, 0, 0
  {
   COORD (1560,780)
  }
  BUS  722, 0, 0
  {
   NET 540
   VTX 694, 721
  }
  VTX  723, 0, 0
  {
   COORD (1560,860)
  }
  BUS  724, 0, 0
  {
   NET 540
   VTX 721, 723
  }
  VTX  725, 0, 0
  {
   COORD (1660,860)
  }
  BUS  726, 0, 0
  {
   NET 540
   VTX 723, 725
  }
  VTX  727, 0, 0
  {
   COORD (1660,1220)
  }
  BUS  728, 0, 0
  {
   NET 540
   VTX 725, 727
  }
  BUS  729, 0, 0
  {
   NET 540
   VTX 727, 695
  }
  VTX  730, 0, 0
  {
   COORD (1160,700)
  }
  WIRE  731, 0, 0
  {
   NET 213
   VTX 696, 730
  }
  VTX  732, 0, 0
  {
   COORD (1160,900)
  }
  WIRE  733, 0, 0
  {
   NET 213
   VTX 730, 732
  }
  VTX  734, 0, 0
  {
   COORD (1780,900)
  }
  WIRE  735, 0, 0
  {
   NET 213
   VTX 732, 734
  }
  VTX  736, 0, 0
  {
   COORD (1780,1200)
  }
  WIRE  737, 0, 0
  {
   NET 213
   VTX 734, 736
  }
  VTX  738, 0, 0
  {
   COORD (1680,1200)
  }
  WIRE  739, 0, 0
  {
   NET 213
   VTX 736, 738
  }
  VTX  740, 0, 0
  {
   COORD (1680,1260)
  }
  WIRE  741, 0, 0
  {
   NET 213
   VTX 738, 740
  }
  WIRE  742, 0, 0
  {
   NET 213
   VTX 740, 697
  }
  VTX  743, 0, 0
  {
   COORD (1340,1200)
  }
  WIRE  744, 0, 0
  {
   NET 610
   VTX 698, 743
  }
  VTX  745, 0, 0
  {
   COORD (1340,1100)
  }
  WIRE  746, 0, 0
  {
   NET 610
   VTX 743, 745
  }
  VTX  747, 0, 0
  {
   COORD (1700,1100)
  }
  WIRE  748, 0, 0
  {
   NET 610
   VTX 745, 747
  }
  VTX  749, 0, 0
  {
   COORD (1700,1300)
  }
  WIRE  750, 0, 0
  {
   NET 610
   VTX 747, 749
  }
  WIRE  751, 0, 0
  {
   NET 610
   VTX 749, 699
  }
  VTX  752, 0, 0
  {
   COORD (1860,1620)
  }
  WIRE  753, 0, 0
  {
   NET 579
   VTX 700, 752
  }
  VTX  754, 0, 0
  {
   COORD (1860,1340)
  }
  WIRE  755, 0, 0
  {
   NET 579
   VTX 752, 754
  }
  WIRE  756, 0, 0
  {
   NET 579
   VTX 754, 701
  }
  VTX  757, 0, 0
  {
   COORD (580,360)
  }
  WIRE  758, 0, 0
  {
   NET 233
   VTX 702, 757
  }
  VTX  759, 0, 0
  {
   COORD (580,540)
  }
  WIRE  760, 0, 0
  {
   NET 233
   VTX 757, 759
  }
  VTX  761, 0, 0
  {
   COORD (120,540)
  }
  WIRE  762, 0, 0
  {
   NET 233
   VTX 759, 761
  }
  VTX  763, 0, 0
  {
   COORD (120,1880)
  }
  WIRE  764, 0, 0
  {
   NET 233
   VTX 761, 763
  }
  VTX  765, 0, 0
  {
   COORD (1840,1880)
  }
  WIRE  766, 0, 0
  {
   NET 233
   VTX 763, 765
  }
  VTX  767, 0, 0
  {
   COORD (1840,1380)
  }
  WIRE  768, 0, 0
  {
   NET 233
   VTX 765, 767
  }
  WIRE  769, 0, 0
  {
   NET 233
   VTX 767, 703
  }
  VTX  770, 0, 0
  {
   COORD (1520,460)
  }
  BUS  771, 0, 0
  {
   NET 243
   VTX 704, 770
  }
  VTX  772, 0, 0
  {
   COORD (1520,1000)
  }
  BUS  773, 0, 0
  {
   NET 243
   VTX 770, 772
  }
  VTX  774, 0, 0
  {
   COORD (1900,1000)
  }
  BUS  775, 0, 0
  {
   NET 243
   VTX 772, 774
  }
  VTX  776, 0, 0
  {
   COORD (1900,1360)
  }
  BUS  777, 0, 0
  {
   NET 243
   VTX 774, 776
  }
  VTX  778, 0, 0
  {
   COORD (1640,1360)
  }
  BUS  779, 0, 0
  {
   NET 243
   VTX 776, 778
  }
  VTX  780, 0, 0
  {
   COORD (1640,1420)
  }
  BUS  781, 0, 0
  {
   NET 243
   VTX 778, 780
  }
  BUS  782, 0, 0
  {
   NET 243
   VTX 780, 705
  }
  VTX  783, 0, 0
  {
   COORD (1560,500)
  }
  WIRE  784, 0, 0
  {
   NET 230
   VTX 706, 783
  }
  VTX  785, 0, 0
  {
   COORD (1560,760)
  }
  WIRE  786, 0, 0
  {
   NET 230
   VTX 783, 785
  }
  VTX  787, 0, 0
  {
   COORD (1620,760)
  }
  WIRE  788, 0, 0
  {
   NET 230
   VTX 785, 787
  }
  VTX  789, 0, 0
  {
   COORD (1620,840)
  }
  WIRE  790, 0, 0
  {
   NET 230
   VTX 787, 789
  }
  VTX  791, 0, 0
  {
   COORD (1680,840)
  }
  WIRE  792, 0, 0
  {
   NET 230
   VTX 789, 791
  }
  VTX  793, 0, 0
  {
   COORD (1680,1180)
  }
  WIRE  794, 0, 0
  {
   NET 230
   VTX 791, 793
  }
  VTX  795, 0, 0
  {
   COORD (1720,1180)
  }
  WIRE  796, 0, 0
  {
   NET 230
   VTX 793, 795
  }
  VTX  797, 0, 0
  {
   COORD (1720,1460)
  }
  WIRE  798, 0, 0
  {
   NET 230
   VTX 795, 797
  }
  WIRE  799, 0, 0
  {
   NET 230
   VTX 797, 707
  }
  VTX  800, 0, 0
  {
   COORD (1620,1500)
  }
  VTX  801, 0, 0
  {
   COORD (1640,1500)
  }
  WIRE  802, 0, 0
  {
   NET 227
   VTX 800, 801
  }
  VTX  803, 0, 0
  {
   COORD (1640,1700)
  }
  WIRE  804, 0, 0
  {
   NET 227
   VTX 801, 803
  }
  VTX  805, 0, 0
  {
   COORD (1220,1700)
  }
  WIRE  806, 0, 0
  {
   NET 227
   VTX 803, 805
  }
  VTX  807, 0, 0
  {
   COORD (1220,960)
  }
  WIRE  808, 0, 0
  {
   NET 227
   VTX 805, 807
  }
  VTX  809, 0, 0
  {
   COORD (780,960)
  }
  WIRE  810, 0, 0
  {
   NET 227
   VTX 807, 809
  }
  WIRE  811, 0, 0
  {
   NET 227
   VTX 809, 318
  }
  VTX  812, 0, 0
  {
   COORD (1360,1260)
  }
  VTX  813, 0, 0
  {
   COORD (680,720)
  }
  VTX  815, 0, 0
  {
   COORD (680,1260)
  }
  BUS  816, 0, 0
  {
   NET 137
   VTX 813, 815
  }
  BUS  817, 0, 0
  {
   NET 137
   VTX 815, 812
  }
  BUS  818, 0, 0
  {
   NET 137
   VTX 296, 813
  }
  VTX  819, 0, 0
  {
   COORD (660,1340)
  }
  VTX  820, 0, 0
  {
   COORD (1360,1220)
  }
  BUS  821, 0, 0
  {
   NET 829
   VTX 527, 819
  }
  BUS  822, 0, 0
  {
   NET 829
   VTX 819, 293
  }
  VTX  824, 0, 0
  {
   COORD (1300,1340)
  }
  BUS  825, 0, 0
  {
   NET 829
   VTX 819, 824
  }
  VTX  826, 0, 0
  {
   COORD (1300,1220)
  }
  BUS  827, 0, 0
  {
   NET 829
   VTX 824, 826
  }
  BUS  828, 0, 0
  {
   NET 829
   VTX 826, 820
  }
  NET BUS  829, 0, 0
  VTX  830, 0, 0
  {
   COORD (1360,1180)
  }
  VTX  831, 0, 0
  {
   COORD (580,1020)
  }
  BUS  832, 0, 0
  {
   NET 134
   VTX 295, 831
  }
  VTX  833, 0, 0
  {
   COORD (1280,1020)
  }
  BUS  834, 0, 0
  {
   NET 134
   VTX 831, 833
  }
  VTX  835, 0, 0
  {
   COORD (1280,1180)
  }
  BUS  836, 0, 0
  {
   NET 134
   VTX 833, 835
  }
  BUS  837, 0, 0
  {
   NET 134
   VTX 835, 830
  }
  INSTANCE  911, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CLK"
    #SYMBOL="Input"
   }
   COORD (240,1380)
   VERTEXES ( (2,930) )
  }
  TEXT  912, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (131,1363,189,1398)
   ALIGN 6
   MARGINS (1,1)
   PARENT 911
  }
  NET WIRE  916, 0, 0
  INSTANCE  920, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RST"
    #SYMBOL="Input"
   }
   COORD (240,1420)
   VERTEXES ( (2,936) )
  }
  TEXT  921, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (129,1403,189,1438)
   ALIGN 6
   MARGINS (1,1)
   PARENT 920
  }
  NET WIRE  925, 0, 0
  VTX  929, 0, 0
  {
   COORD (280,1380)
  }
  VTX  930, 0, 0
  {
   COORD (240,1380)
  }
  WIRE  931, 0, 0
  {
   NET 916
   VTX 929, 930
  }
  VTX  935, 0, 0
  {
   COORD (280,1420)
  }
  VTX  936, 0, 0
  {
   COORD (240,1420)
  }
  WIRE  937, 0, 0
  {
   NET 925
   VTX 935, 936
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2787,1968)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1069946976"
  }
 }
 
 BODY
 {
  TEXT  1134, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (1727,1654,1843,1707)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1135, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1897,1648,2567,1708)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   UPDATE 0
  }
  TEXT  1136, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (1728,1712,1797,1765)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1137, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1897,1708,2567,1768)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   UPDATE 0
  }
  LINE  1138, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1717,1648), (2587,1648) )
   FILL (1,(0,0,0),0)
  }
  LINE  1139, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1717,1708), (2587,1708) )
   FILL (1,(0,0,0),0)
  }
  LINE  1140, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1887,1648), (1887,1768) )
  }
  LINE  1141, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2587,1768), (2587,1508), (1717,1508), (1717,1768), (2587,1768) )
   FILL (1,(0,0,0),0)
  }
  TEXT  1142, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (1727,1528,2022,1629)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  1143, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2027,1508), (2027,1648) )
  }
  LINE  1144, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (2203,1572), (2269,1572) )
   FILL (0,(0,4,255),0)
  }
  LINE  1145, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2172,1568), (2172,1568) )
   FILL (0,(0,4,255),0)
  }
  LINE  1146, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   POINTS ( (2221,1572), (2237,1532) )
   FILL (0,(0,4,255),0)
  }
  TEXT  1147, -4, 0
  {
   PAGEALIGN 10
   OUTLINE 5,0, (49,101,255)
   TEXT "ALDEC"
   RECT (2250,1514,2552,1616)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (36,0,0,700,0,0,0,"Arial")
  }
  LINE  1148, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   POINTS ( (2163,1532), (2138,1595) )
   FILL (0,(0,4,255),0)
  }
  BEZIER  1149, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   FILL (0,(0,4,255),0)
   ORIGINS ( (2170,1558), (2203,1572), (2170,1583), (2170,1558) )
   CONTROLS (( (2194,1558), (2202,1557)),( (2200,1583), (2197,1583)),( (2170,1575), (2170,1570)) )
  }
  LINE  1150, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (2082,1579), (2170,1579) )
   FILL (0,(0,4,255),0)
  }
  LINE  1151, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (2089,1562), (2170,1562) )
   FILL (0,(0,4,255),0)
  }
  LINE  1152, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2275,1539), (2098,1539) )
   FILL (0,(0,4,255),0)
  }
  LINE  1153, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2273,1546), (2095,1546) )
   FILL (0,(0,4,255),0)
  }
  LINE  1154, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2287,1554), (2093,1554) )
   FILL (0,(0,4,255),0)
  }
  LINE  1155, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2289,1562), (2097,1562) )
   FILL (0,(0,4,255),0)
  }
  LINE  1156, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2202,1570), (2086,1570) )
   FILL (0,(0,4,255),0)
  }
  LINE  1157, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2267,1579), (2082,1579) )
   FILL (0,(0,4,255),0)
  }
  LINE  1158, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2260,1587), (2079,1587) )
   FILL (0,(0,4,255),0)
  }
  TEXT  1159, 0, 0
  {
   PAGEALIGN 10
   TEXT "The Design Verification Company"
   RECT (2069,1604,2521,1638)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (12,0,0,700,1,0,0,"Arial")
  }
  LINE  1160, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2254,1595), (2076,1595) )
   FILL (0,(0,4,255),0)
  }
  LINE  1161, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (2277,1532), (2101,1532) )
   FILL (0,(0,4,255),0)
  }
 }
 
}

