{
  "Basic Gates": {
    "0": "AND Gate",
    "1": "OR Gate",
    "2": "NOT Gate",
    "3": "Functional Completeness 1",
    "4": "Functional Completeness 2",
    "5": "Functional Completeness 3"
  },
  "Further Gates": {
    "6": "Multiplexer",
    "7": "8-bit Collector and bigger MUX",
    "8": "Decoder"
  },
  "Persistence": {
    "9": "RS-Flipflop",
    "10": "D-Latch"
  },
  "Adders": {
    "11": "Half Adder",
    "12": "Full Adder",
    "13": "Subtraction with a Full Adder"
  },
  "Arithmetic-logical-unit": {
    "14": "1-bit ALU",
    "15": "Adding Subtraction",
    "16": "Adding NOR",
    "17": "Zero flag logic",
    "18": "SLT (Set-on-Less-Than)"
  },
  "Registers": {
    "19": "Register Block",
    "20": "Adding the write option to Register Block"
  },
  "Full Processor": {
    "21": "Loading Commands"
  }
}