if (TX_EN && !TX_BUSY) begin // on enable signal and while a stream isn't happening
		case (i)
			0: begin	
				data_in <= 0;
				i = 1;
				end
			1: begin
				i <= 2;
				end
			2: begin
				TX_START <= 1'b1;
				data_in = delay_ram_data_out[12:8];
				i = 3;
				end
			3: begin
				i = 4;
				end
			4: begin
				TX_START <= 1'b1;
				data_in = delay_ram_data_out[7:0];
				i <= 5;
				end
			5: begin
				TX_START <= 1'b0;
				delay_read_addr = delay_read_addr + 1;
				i = 0;
				end
		endcase
	end else begin
		TX_START <= 1'b0;
	end
	
	if(delay_read_addr == 6143) begin
		delay_read_addr <= 0;
		j <= 9;
		TX_EN <= 0;
//		state <= done_s;
	end
