--- |
  ; ModuleID = 'dummy.ll'
...
---
name:            parms_set
alignment:       1
exposesReturnsTwice: false
hasInlineAsm:    false
isSSA:           true
tracksRegLiveness: true
tracksSubRegLiveness: false
registers:       
  - { id: 0, class: rgpr }
  - { id: 1, class: rgpr }
  - { id: 2, class: rgpr }
  - { id: 3, class: gpr }
  - { id: 4, class: gpr }
  - { id: 5, class: gpr }
  - { id: 6, class: gprnopc }
  - { id: 7, class: rgpr }
  - { id: 8, class: rgpr }
  - { id: 9, class: rgpr }
  - { id: 10, class: gprnopc }
  - { id: 11, class: gprnopc }
liveins:         
  - { reg: '%r0', virtual-reg: '%3' }
  - { reg: '%r2', virtual-reg: '%5' }
frameInfo:       
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        false
  maxCallFrameSize: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
body:             |
  bb.0 (%ir-block.0, freq 51):
    successors: %bb.1(50), %bb.4(50)
    liveins: %r0, %r2
  
    %5 = COPY %r2
    %3 = COPY %r0
    %6 = t2LDRHi12 %3, 0, 14, _, <0x1ea18a0> = !{!"unison-memory-partition", i32 0} :: (load 2 from %ir.1, align 4)
    t2CMPri killed %6, 61, 14, _, implicit-def %cpsr
    t2Bcc %bb.4, 1, %cpsr
    t2B %bb.1, 14, _
  
  bb.1 (%ir-block.5, freq 25):
    successors: %bb.2(50), %bb.4(50)
  
    %0 = t2LDRi12 %3, 4, 14, _, <0x1ea18a0> = !{!"unison-memory-partition", i32 0} :: (load 4 from %ir.6)
    t2CMPri %0, 52, 14, _, implicit-def %cpsr
    t2Bcc %bb.4, 8, %cpsr
    t2B %bb.2, 14, _
  
  bb.2 (%ir-block.9, freq 12):
    successors: %bb.4(37), %bb.3(62)
  
    %7 = t2MOVi 1, 14, _, _
    %8 = t2LSLrr killed %7, %0, 14, _, _
    %1 = t2LDRi12 %5, 4, 14, _, <0x1ea18a0> = !{!"unison-memory-partition", i32 0} :: (load 4 from %ir.11)
    t2TSTrr %1, %8, 14, _, implicit-def %cpsr
    t2Bcc %bb.4, 0, %cpsr
    t2B %bb.3, 14, _
  
  bb.3 (%ir-block.16, freq 8):
    successors: %bb.4(100)
  
    %9 = t2BICrr %1, %8, 14, _, _
    t2STRi12 killed %9, %5, 4, 14, _, <0x1ea18a0> = !{!"unison-memory-partition", i32 0} :: (store 4 into %ir.sunkaddr2)
    %10 = t2LDRi12 %5, 0, 14, _, <0x1ea18a0> = !{!"unison-memory-partition", i32 0} :: (load 4 from %ir.19)
    %11 = t2SUBri killed %10, 1, 14, _, _
    t2STRi12 killed %11, %5, 0, 14, _, <0x1ea18a0> = !{!"unison-memory-partition", i32 0} :: (store 4 into %ir.19)
  
  bb.4 (%ir-block.22, freq 51):
    liveouts:
  
    tBX_RET 14, _

...
---
unison-test-mir-version: null
unison-test-target: ARM
unison-test-goal:
- size
unison-test-expected-cost:
- 20
unison-test-function: null
unison-test-expected-proven: true
unison-test-strictly-better: null
unison-test-expected-has-solution: true
...
