// Seed: 67630437
module module_0 #(
    parameter id_3 = 32'd90
) (
    input supply0 id_0,
    input uwire   id_1
);
  always
    if (-1) begin : LABEL_0
      $signed(76);
      ;
    end
  always $clog2(45);
  ;
  wire _id_3;
  supply1 [id_3 : id_3] id_4, id_5, id_6;
  wire id_7;
  ;
  assign id_4 = id_6 | -1;
endmodule
module module_1 #(
    parameter id_9 = 32'd3
) (
    input uwire id_0,
    input supply1 id_1,
    input wire id_2#(
        .id_6 (1),
        .id_7 (1),
        .id_8 (1'd0),
        ._id_9(-1)
    )
    , id_10,
    output wor id_3,
    input tri1 id_4
);
  wire [-1 : id_9] id_11;
  assign id_10 = 1;
  wire id_12;
  module_0 modCall_1 (
      id_0,
      id_4
  );
  assign modCall_1.id_6 = 0;
endmodule
