<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="efb_inst" module="EFB" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2021 01 13 20:48:16.405" version="1.2" type="Module" synthesis="lse" source_format="Verilog">
  <Package>
		<File name="efb_inst.lpc" type="lpc" modified="2021 01 13 20:48:14.076"/>
		<File name="efb_inst.v" type="top_level_verilog" modified="2021 01 13 20:48:14.144"/>
		<File name="efb_inst_tmpl.v" type="template_verilog" modified="2021 01 13 20:48:14.148"/>
  </Package>
</DiamondModule>
