// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2014 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


`timescale 1ps/1ps

// DESCRIPTION
// 4:1 MUX of 1 bit words.  Latency 0.  Select latency 1.
// Generated by one of Gregg's toys.   Share And Enjoy.

module alt_ehipc3_fm_mux4w1t0s1 #(
    parameter SIM_EMULATE = 1'b0
) (
    input clk,
    input [3:0] din,
    input [1:0] sel,
    output dout
);

reg [1:0] sel_r = 2'b0 /* synthesis preserve */;
always @(posedge clk) sel_r <= sel;

alt_ehipc3_fm_mux4w1t0s0 mx0 (
    .din(din),
    .sel(sel_r),
    .dout(dout)
);
defparam mx0 .SIM_EMULATE = SIM_EMULATE;

endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "iNcmQeM5R+2wXyQcrIvK9Aed2O3DNv4QGFTpmcaGURS3nf96+gCegtWg50e6rleWE64VT4+790Ghs95mog/VHoEYybDIGn5EoWfqpEPzBOW06ogVsMbRm79acU6L09a0INNw7swJhWgHQdzl07TrCbOuFN5j/YV4soVomm30RbpyPicKqaC/jMGdl00awWTRKYI/LlUWB2031x5qz4fwVbhj6DvZKYVLlQLmylj6M7vKHyTEzPATK/DYt3qwZRzbXrjqLePUaz8tFnL2645obYZb709l13xGrlB7qJ5/gMnNysS9d+5CMaCN2xXGDHsBrO49W7PcLJT+H9LlTr6lN4dNw3g8Y9z5TOUQrWRX62yb1jLXkjfHhcWfy2FZ8udw2/+fh2DX1ycC2isJyfUnzpmt8/Q7T91L+T4EmxR5X9yrl/IF/NNeVVa1dXH25cAcstLXttFq678hwVak6+aPuE2/nHZ/3/HkNAh/ardp7A1qS+A1rBHp02KOm0BS8ZJdxt+NgcS+Tw3loSu4kzoYYOC1ZiGwjPi1BiAEFbUqQaGpXp4nqhB8P3VL616qNYUAciFx9CISWzQTzOIhBPOPPih0FkqkWJPpuguXEdLRhj0EdGv13pJXiwj1mxtP0I3qNrX2pBW1TcBuSpTOrP8hdv/eoZ6FnKRjznK6DVWP4g3ykeEAvmTiJu9R6EW/nHEnnti5ygdtq+1Cn471nWT9Mu9E5bt+2jd1ze7SmpZVzNen8srQ5VYiYRdgZ4ZpirKD4B41DQybLjTqfZXQ8p+PcDwdGS0OwH6EqKTOwBvzVDFD7vZIgLWGOYcLUT0y4c4SceSHGlo6Ub0xaudIpypRGtYY5J+AMGrFYcBngIQ4uL3ZdJdeh69g/0F7PAWbylJwWJ17Ps+QdDJaoz8+m6ru7FZ2639CY0gaxrQe4UldMVCkTATLEb1MDO1hyvZ0Nlp/V1hJlb+U5DPA1DWQPDiNNn9M+b2qpqDLjp55Q67M820N9ej200xJabItsnaKTRMn"
`endif