

================================================================
== Vitis HLS Report for 'yolo_upsamp_top'
================================================================
* Date:           Mon Nov 18 23:59:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_upsamp_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5416|     5416|  54.160 us|  54.160 us|  5417|  5417|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5  |     5414|     5414|         8|          1|          1|  5408|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_ch_idx = alloca i32 1"   --->   Operation 11 'alloca' 'input_ch_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%col_stride = alloca i32 1"   --->   Operation 12 'alloca' 'col_stride' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%col_idx = alloca i32 1"   --->   Operation 14 'alloca' 'col_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten33 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%row_stride = alloca i32 1"   --->   Operation 16 'alloca' 'row_stride' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten84 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_idx = alloca i32 1"   --->   Operation 18 'alloca' 'row_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten154 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%curr_input_dest_V = alloca i32 1"   --->   Operation 20 'alloca' 'curr_input_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%curr_input_id_V = alloca i32 1"   --->   Operation 21 'alloca' 'curr_input_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%curr_input_user_V = alloca i32 1"   --->   Operation 22 'alloca' 'curr_input_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%curr_input_strb_V = alloca i32 1"   --->   Operation 23 'alloca' 'curr_input_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%curr_input_keep_V = alloca i32 1"   --->   Operation 24 'alloca' 'curr_input_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [src/yolo_upsamp.cpp:3]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %inStream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i112 %inStream"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %outStream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i112 %outStream"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V = alloca i64 1" [src/yolo_upsamp.cpp:9]   --->   Operation 31 'alloca' 'line_buff_group_0_val_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 32 'getelementptr' 'line_buff_group_0_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_1 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 26" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 33 'getelementptr' 'line_buff_group_0_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_2 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 39" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 34 'getelementptr' 'line_buff_group_0_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_3 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 52" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 35 'getelementptr' 'line_buff_group_0_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_4 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 65" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 36 'getelementptr' 'line_buff_group_0_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_5 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 78" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 37 'getelementptr' 'line_buff_group_0_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_6 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 91" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 38 'getelementptr' 'line_buff_group_0_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V = alloca i64 1" [src/yolo_upsamp.cpp:10]   --->   Operation 39 'alloca' 'line_buff_group_1_val_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 40 'getelementptr' 'line_buff_group_1_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_1 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 26" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 41 'getelementptr' 'line_buff_group_1_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_2 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 39" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 42 'getelementptr' 'line_buff_group_1_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_3 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 52" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 43 'getelementptr' 'line_buff_group_1_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_4 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 65" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 44 'getelementptr' 'line_buff_group_1_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_5 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 78" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 45 'getelementptr' 'line_buff_group_1_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_6 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 91" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 46 'getelementptr' 'line_buff_group_1_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V = alloca i64 1" [src/yolo_upsamp.cpp:11]   --->   Operation 47 'alloca' 'line_buff_group_2_val_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 48 'getelementptr' 'line_buff_group_2_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_1 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 26" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 49 'getelementptr' 'line_buff_group_2_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_2 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 39" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 50 'getelementptr' 'line_buff_group_2_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_3 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 52" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 51 'getelementptr' 'line_buff_group_2_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_4 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 65" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 52 'getelementptr' 'line_buff_group_2_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_5 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 78" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 53 'getelementptr' 'line_buff_group_2_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_6 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 91" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 54 'getelementptr' 'line_buff_group_2_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V = alloca i64 1" [src/yolo_upsamp.cpp:12]   --->   Operation 55 'alloca' 'line_buff_group_3_val_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 56 'getelementptr' 'line_buff_group_3_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_1 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 26" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 57 'getelementptr' 'line_buff_group_3_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_2 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 39" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 58 'getelementptr' 'line_buff_group_3_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_3 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 52" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 59 'getelementptr' 'line_buff_group_3_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_4 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 65" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 60 'getelementptr' 'line_buff_group_3_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_5 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 78" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 61 'getelementptr' 'line_buff_group_3_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_6 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 91" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 62 'getelementptr' 'line_buff_group_3_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 63 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 64 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 65 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 66 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 67 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 68 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 69 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 70 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 71 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 72 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 73 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 74 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 75 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 76 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 77 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 78 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 79 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 80 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 81 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 82 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 83 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 84 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 85 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 86 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 87 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 88 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 89 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 90 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 91 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 92 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 93 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 94 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln15 = store i13 0, i13 %indvar_flatten154" [src/yolo_upsamp.cpp:15]   --->   Operation 95 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln15 = store i4 0, i4 %row_idx" [src/yolo_upsamp.cpp:15]   --->   Operation 96 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln15 = store i10 0, i10 %indvar_flatten84" [src/yolo_upsamp.cpp:15]   --->   Operation 97 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln15 = store i2 0, i2 %row_stride" [src/yolo_upsamp.cpp:15]   --->   Operation 98 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln15 = store i9 0, i9 %indvar_flatten33" [src/yolo_upsamp.cpp:15]   --->   Operation 99 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln15 = store i4 0, i4 %col_idx" [src/yolo_upsamp.cpp:15]   --->   Operation 100 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln15 = store i6 0, i6 %indvar_flatten" [src/yolo_upsamp.cpp:15]   --->   Operation 101 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln15 = store i2 0, i2 %col_stride" [src/yolo_upsamp.cpp:15]   --->   Operation 102 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln15 = store i4 0, i4 %input_ch_idx" [src/yolo_upsamp.cpp:15]   --->   Operation 103 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body39" [src/yolo_upsamp.cpp:15]   --->   Operation 104 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten33_load = load i9 %indvar_flatten33" [src/yolo_upsamp.cpp:19]   --->   Operation 105 'load' 'indvar_flatten33_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten84_load = load i10 %indvar_flatten84" [src/yolo_upsamp.cpp:17]   --->   Operation 106 'load' 'indvar_flatten84_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%indvar_flatten154_load = load i13 %indvar_flatten154" [src/yolo_upsamp.cpp:15]   --->   Operation 107 'load' 'indvar_flatten154_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (2.09ns)   --->   "%icmp_ln15 = icmp_eq  i13 %indvar_flatten154_load, i13 5408" [src/yolo_upsamp.cpp:15]   --->   Operation 108 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (1.67ns)   --->   "%add_ln15 = add i13 %indvar_flatten154_load, i13 1" [src/yolo_upsamp.cpp:15]   --->   Operation 109 'add' 'add_ln15' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc118, void %for.end120" [src/yolo_upsamp.cpp:15]   --->   Operation 110 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.77ns)   --->   "%icmp_ln17 = icmp_eq  i10 %indvar_flatten84_load, i10 416" [src/yolo_upsamp.cpp:17]   --->   Operation 111 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln15)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.97ns)   --->   "%xor_ln14 = xor i1 %icmp_ln17, i1 1" [src/yolo_upsamp.cpp:14]   --->   Operation 112 'xor' 'xor_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.66ns)   --->   "%icmp_ln19 = icmp_eq  i9 %indvar_flatten33_load, i9 208" [src/yolo_upsamp.cpp:19]   --->   Operation 113 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln15)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.97ns)   --->   "%and_ln14_4 = and i1 %icmp_ln19, i1 %xor_ln14" [src/yolo_upsamp.cpp:14]   --->   Operation 114 'and' 'and_ln14_4' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln17 = or i1 %and_ln14_4, i1 %icmp_ln17" [src/yolo_upsamp.cpp:17]   --->   Operation 115 'or' 'or_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (1.82ns)   --->   "%add_ln19_1 = add i9 %indvar_flatten33_load, i9 1" [src/yolo_upsamp.cpp:19]   --->   Operation 116 'add' 'add_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.96ns)   --->   "%select_ln19_4 = select i1 %or_ln17, i9 1, i9 %add_ln19_1" [src/yolo_upsamp.cpp:19]   --->   Operation 117 'select' 'select_ln19_4' <Predicate = (!icmp_ln15)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (1.73ns)   --->   "%add_ln17_1 = add i10 %indvar_flatten84_load, i10 1" [src/yolo_upsamp.cpp:17]   --->   Operation 118 'add' 'add_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.68ns)   --->   "%select_ln17_5 = select i1 %icmp_ln17, i10 1, i10 %add_ln17_1" [src/yolo_upsamp.cpp:17]   --->   Operation 119 'select' 'select_ln17_5' <Predicate = (!icmp_ln15)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln23 = store i13 %add_ln15, i13 %indvar_flatten154" [src/yolo_upsamp.cpp:23]   --->   Operation 120 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_1 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln23 = store i10 %select_ln17_5, i10 %indvar_flatten84" [src/yolo_upsamp.cpp:23]   --->   Operation 121 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_1 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln23 = store i9 %select_ln19_4, i9 %indvar_flatten33" [src/yolo_upsamp.cpp:23]   --->   Operation 122 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.15>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/yolo_upsamp.cpp:21]   --->   Operation 123 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%col_idx_1 = load i4 %col_idx" [src/yolo_upsamp.cpp:17]   --->   Operation 124 'load' 'col_idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.30ns)   --->   "%cmp96_not = icmp_ne  i4 %col_idx_1, i4 12" [src/yolo_upsamp.cpp:17]   --->   Operation 125 'icmp' 'cmp96_not' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (1.42ns)   --->   "%icmp_ln21 = icmp_eq  i6 %indvar_flatten_load, i6 16" [src/yolo_upsamp.cpp:21]   --->   Operation 126 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln15)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (1.02ns)   --->   "%select_ln17 = select i1 %or_ln17, i4 0, i4 %col_idx_1" [src/yolo_upsamp.cpp:17]   --->   Operation 127 'select' 'select_ln17' <Predicate = (!icmp_ln15)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln17_3)   --->   "%xor_ln17 = xor i1 %icmp_ln19, i1 1" [src/yolo_upsamp.cpp:17]   --->   Operation 128 'xor' 'xor_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln17_3 = or i1 %icmp_ln17, i1 %xor_ln17" [src/yolo_upsamp.cpp:17]   --->   Operation 129 'or' 'or_ln17_3' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln17_1)   --->   "%and_ln14_3 = and i1 %xor_ln14, i1 %icmp_ln21" [src/yolo_upsamp.cpp:14]   --->   Operation 130 'and' 'and_ln14_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln17_1 = and i1 %and_ln14_3, i1 %or_ln17_3" [src/yolo_upsamp.cpp:17]   --->   Operation 131 'and' 'and_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (1.73ns)   --->   "%add_ln19 = add i4 %select_ln17, i4 1" [src/yolo_upsamp.cpp:19]   --->   Operation 132 'add' 'add_ln19' <Predicate = (!icmp_ln15)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%or_ln19 = or i1 %and_ln17_1, i1 %and_ln14_4" [src/yolo_upsamp.cpp:19]   --->   Operation 133 'or' 'or_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_2 = or i1 %or_ln19, i1 %icmp_ln17" [src/yolo_upsamp.cpp:19]   --->   Operation 134 'or' 'or_ln19_2' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (1.02ns)   --->   "%select_ln19_1 = select i1 %and_ln17_1, i4 %add_ln19, i4 %select_ln17" [src/yolo_upsamp.cpp:19]   --->   Operation 135 'select' 'select_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (1.82ns)   --->   "%add_ln21_1 = add i6 %indvar_flatten_load, i6 1" [src/yolo_upsamp.cpp:21]   --->   Operation 136 'add' 'add_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (1.18ns)   --->   "%select_ln21_4 = select i1 %or_ln19_2, i6 1, i6 %add_ln21_1" [src/yolo_upsamp.cpp:21]   --->   Operation 137 'select' 'select_ln21_4' <Predicate = (!icmp_ln15)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %select_ln19_1, i4 %col_idx" [src/yolo_upsamp.cpp:23]   --->   Operation 138 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_2 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln23 = store i6 %select_ln21_4, i6 %indvar_flatten" [src/yolo_upsamp.cpp:23]   --->   Operation 139 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.99>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%col_stride_1 = load i2 %col_stride" [src/yolo_upsamp.cpp:21]   --->   Operation 140 'load' 'col_stride_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%row_stride_1 = load i2 %row_stride" [src/yolo_upsamp.cpp:17]   --->   Operation 141 'load' 'row_stride_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%row_idx_1 = load i4 %row_idx" [src/yolo_upsamp.cpp:15]   --->   Operation 142 'load' 'row_idx_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.30ns)   --->   "%cmp92_not = icmp_ne  i4 %row_idx_1, i4 12" [src/yolo_upsamp.cpp:15]   --->   Operation 143 'icmp' 'cmp92_not' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i2 %row_stride_1" [src/yolo_upsamp.cpp:17]   --->   Operation 144 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.95ns)   --->   "%cmp94_not = icmp_ne  i2 %row_stride_1, i2 1" [src/yolo_upsamp.cpp:17]   --->   Operation 145 'icmp' 'cmp94_not' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.97ns)   --->   "%tmp1 = or i1 %cmp92_not, i1 %cmp94_not" [src/yolo_upsamp.cpp:15]   --->   Operation 146 'or' 'tmp1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i2 %col_stride_1" [src/yolo_upsamp.cpp:21]   --->   Operation 147 'trunc' 'trunc_ln21' <Predicate = (!and_ln14_4 & !and_ln17_1)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.97ns)   --->   "%empty = or i1 %trunc_ln21, i1 %trunc_ln17" [src/yolo_upsamp.cpp:21]   --->   Operation 148 'or' 'empty' <Predicate = (!and_ln14_4 & !and_ln17_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.95ns)   --->   "%cmp98_not = icmp_ne  i2 %col_stride_1, i2 1" [src/yolo_upsamp.cpp:21]   --->   Operation 149 'icmp' 'cmp98_not' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node brmerge456)   --->   "%tmp2 = or i1 %cmp96_not, i1 %cmp98_not" [src/yolo_upsamp.cpp:17]   --->   Operation 150 'or' 'tmp2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.97ns) (out node of the LUT)   --->   "%brmerge456 = or i1 %tmp2, i1 %tmp1" [src/yolo_upsamp.cpp:17]   --->   Operation 151 'or' 'brmerge456' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%input_ch_idx_load = load i4 %input_ch_idx" [src/yolo_upsamp.cpp:21]   --->   Operation 152 'load' 'input_ch_idx_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (1.73ns)   --->   "%row_idx_3 = add i4 %row_idx_1, i4 1" [src/yolo_upsamp.cpp:15]   --->   Operation 153 'add' 'row_idx_3' <Predicate = (!icmp_ln15)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.99ns)   --->   "%select_ln14 = select i1 %icmp_ln17, i2 0, i2 %row_stride_1" [src/yolo_upsamp.cpp:14]   --->   Operation 154 'select' 'select_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (1.30ns)   --->   "%cmp92_not_mid1 = icmp_ne  i4 %row_idx_3, i4 12" [src/yolo_upsamp.cpp:15]   --->   Operation 155 'icmp' 'cmp92_not_mid1' <Predicate = (!icmp_ln15 & icmp_ln17 & and_ln14_4)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp1_mid1)   --->   "%select_ln14_1 = select i1 %icmp_ln17, i1 %cmp92_not_mid1, i1 %cmp92_not" [src/yolo_upsamp.cpp:14]   --->   Operation 156 'select' 'select_ln14_1' <Predicate = (!icmp_ln15 & and_ln14_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_1)   --->   "%and_ln14 = and i1 %trunc_ln17, i1 %xor_ln14" [src/yolo_upsamp.cpp:14]   --->   Operation 157 'and' 'and_ln14' <Predicate = (!icmp_ln15 & !and_ln14_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node brmerge456_mid1)   --->   "%or_ln14 = or i1 %icmp_ln17, i1 %tmp1" [src/yolo_upsamp.cpp:14]   --->   Operation 158 'or' 'or_ln14' <Predicate = (!icmp_ln15 & !and_ln14_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%or_ln14_1 = or i1 %icmp_ln17, i1 %cmp96_not" [src/yolo_upsamp.cpp:14]   --->   Operation 159 'or' 'or_ln14_1' <Predicate = (!icmp_ln15 & !and_ln17_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_3)   --->   "%and_ln14_1 = and i1 %empty, i1 %xor_ln14" [src/yolo_upsamp.cpp:14]   --->   Operation 160 'and' 'and_ln14_1' <Predicate = (!icmp_ln15 & !and_ln14_4 & !and_ln17_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%or_ln14_2 = or i1 %icmp_ln17, i1 %brmerge456" [src/yolo_upsamp.cpp:14]   --->   Operation 161 'or' 'or_ln14_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp_eq  i4 %input_ch_idx_load, i4 8" [src/yolo_upsamp.cpp:23]   --->   Operation 162 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%and_ln14_2 = and i1 %icmp_ln23, i1 %xor_ln14" [src/yolo_upsamp.cpp:14]   --->   Operation 163 'and' 'and_ln14_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (1.02ns)   --->   "%select_ln15 = select i1 %icmp_ln17, i4 %row_idx_3, i4 %row_idx_1" [src/yolo_upsamp.cpp:15]   --->   Operation 164 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (1.56ns)   --->   "%row_stride_3 = add i2 %select_ln14, i2 1" [src/yolo_upsamp.cpp:17]   --->   Operation 165 'add' 'row_stride_3' <Predicate = (!icmp_ln15)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i2 %row_stride_3" [src/yolo_upsamp.cpp:17]   --->   Operation 166 'trunc' 'trunc_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln17_1 = select i1 %and_ln14_4, i1 %trunc_ln17_1, i1 %and_ln14" [src/yolo_upsamp.cpp:17]   --->   Operation 167 'select' 'select_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.95ns)   --->   "%cmp94_not_mid1 = icmp_ne  i2 %select_ln14, i2 0" [src/yolo_upsamp.cpp:14]   --->   Operation 168 'icmp' 'cmp94_not_mid1' <Predicate = (!icmp_ln15 & and_ln14_4)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp1_mid1 = or i1 %select_ln14_1, i1 %cmp94_not_mid1" [src/yolo_upsamp.cpp:14]   --->   Operation 169 'or' 'tmp1_mid1' <Predicate = (!icmp_ln15 & and_ln14_4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node brmerge456_mid1)   --->   "%select_ln17_2 = select i1 %and_ln14_4, i1 %tmp1_mid1, i1 %or_ln14" [src/yolo_upsamp.cpp:17]   --->   Operation 170 'select' 'select_ln17_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%or_ln17_1 = or i1 %and_ln14_4, i1 %or_ln14_1" [src/yolo_upsamp.cpp:17]   --->   Operation 171 'or' 'or_ln17_1' <Predicate = (!icmp_ln15 & !and_ln17_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_3)   --->   "%select_ln17_3 = select i1 %and_ln14_4, i1 %trunc_ln17_1, i1 %and_ln14_1" [src/yolo_upsamp.cpp:17]   --->   Operation 172 'select' 'select_ln17_3' <Predicate = (!icmp_ln15 & !and_ln17_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%or_ln17_2 = or i1 %and_ln14_4, i1 %or_ln14_2" [src/yolo_upsamp.cpp:17]   --->   Operation 173 'or' 'or_ln17_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%and_ln17 = and i1 %and_ln14_2, i1 %or_ln17_3" [src/yolo_upsamp.cpp:17]   --->   Operation 174 'and' 'and_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.99ns)   --->   "%select_ln17_4 = select i1 %and_ln14_4, i2 %row_stride_3, i2 %select_ln14" [src/yolo_upsamp.cpp:17]   --->   Operation 175 'select' 'select_ln17_4' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.99ns)   --->   "%select_ln19 = select i1 %or_ln19_2, i2 0, i2 %col_stride_1" [src/yolo_upsamp.cpp:19]   --->   Operation 176 'select' 'select_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (1.30ns)   --->   "%cmp96_not_mid1 = icmp_ne  i4 %add_ln19, i4 12" [src/yolo_upsamp.cpp:19]   --->   Operation 177 'icmp' 'cmp96_not_mid1' <Predicate = (!icmp_ln15 & and_ln17_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%select_ln19_2 = select i1 %and_ln17_1, i1 %cmp96_not_mid1, i1 %or_ln17_1" [src/yolo_upsamp.cpp:19]   --->   Operation 178 'select' 'select_ln19_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln19_3 = select i1 %and_ln17_1, i1 %select_ln17_1, i1 %select_ln17_3" [src/yolo_upsamp.cpp:19]   --->   Operation 179 'select' 'select_ln19_3' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_1 = or i1 %and_ln17_1, i1 %or_ln17_2" [src/yolo_upsamp.cpp:19]   --->   Operation 180 'or' 'or_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%xor_ln19 = xor i1 %and_ln17_1, i1 1" [src/yolo_upsamp.cpp:19]   --->   Operation 181 'xor' 'xor_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln19 = and i1 %and_ln17, i1 %xor_ln19" [src/yolo_upsamp.cpp:19]   --->   Operation 182 'and' 'and_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (1.56ns)   --->   "%col_stride_3 = add i2 %select_ln19, i2 1" [src/yolo_upsamp.cpp:21]   --->   Operation 183 'add' 'col_stride_3' <Predicate = (!icmp_ln15)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21 = or i1 %and_ln19, i1 %and_ln17_1" [src/yolo_upsamp.cpp:21]   --->   Operation 184 'or' 'or_ln21' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21_1 = or i1 %or_ln21, i1 %or_ln17" [src/yolo_upsamp.cpp:21]   --->   Operation 185 'or' 'or_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %or_ln21_1, i4 0, i4 %input_ch_idx_load" [src/yolo_upsamp.cpp:21]   --->   Operation 186 'select' 'select_ln21' <Predicate = (!icmp_ln15)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%trunc_ln21_1 = trunc i2 %col_stride_3" [src/yolo_upsamp.cpp:21]   --->   Operation 187 'trunc' 'trunc_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%p_mid1 = or i1 %trunc_ln21_1, i1 %select_ln17_1" [src/yolo_upsamp.cpp:21]   --->   Operation 188 'or' 'p_mid1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln21_1 = select i1 %and_ln19, i1 %p_mid1, i1 %select_ln19_3" [src/yolo_upsamp.cpp:21]   --->   Operation 189 'select' 'select_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.95ns)   --->   "%cmp98_not_mid1 = icmp_ne  i2 %select_ln19, i2 0" [src/yolo_upsamp.cpp:19]   --->   Operation 190 'icmp' 'cmp98_not_mid1' <Predicate = (!icmp_ln15)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp2_mid1 = or i1 %select_ln19_2, i1 %cmp98_not_mid1" [src/yolo_upsamp.cpp:19]   --->   Operation 191 'or' 'tmp2_mid1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge456_mid1 = or i1 %tmp2_mid1, i1 %select_ln17_2" [src/yolo_upsamp.cpp:19]   --->   Operation 192 'or' 'brmerge456_mid1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln21)   --->   "%select_ln21_2 = select i1 %and_ln19, i1 %brmerge456_mid1, i1 %or_ln19_1" [src/yolo_upsamp.cpp:21]   --->   Operation 193 'select' 'select_ln21_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln21 = xor i1 %select_ln21_2, i1 1" [src/yolo_upsamp.cpp:21]   --->   Operation 194 'xor' 'xor_ln21' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.99ns)   --->   "%select_ln21_3 = select i1 %and_ln19, i2 %col_stride_3, i2 %select_ln19" [src/yolo_upsamp.cpp:21]   --->   Operation 195 'select' 'select_ln21_3' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln908 = zext i4 %select_ln21" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 196 'zext' 'zext_ln908' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 197 [3/3] (1.05ns) (grouped into DSP with root node add_ln908)   --->   "%mul_ln908 = mul i7 %zext_ln908, i7 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 197 'mul' 'mul_ln908' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %select_ln21_1, void %if.then, void %if.else" [src/yolo_upsamp.cpp:26]   --->   Operation 198 'br' 'br_ln26' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.30ns)   --->   "%icmp_ln52 = icmp_eq  i4 %select_ln21, i4 7" [src/yolo_upsamp.cpp:52]   --->   Operation 199 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln15)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.97ns)   --->   "%curr_output_last_V = and i1 %icmp_ln52, i1 %xor_ln21" [src/yolo_upsamp.cpp:52]   --->   Operation 200 'and' 'curr_output_last_V' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %select_ln21, i4 1" [src/yolo_upsamp.cpp:23]   --->   Operation 201 'add' 'add_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %select_ln15, i4 %row_idx" [src/yolo_upsamp.cpp:23]   --->   Operation 202 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_3 : Operation 203 [1/1] (1.58ns)   --->   "%store_ln23 = store i2 %select_ln17_4, i2 %row_stride" [src/yolo_upsamp.cpp:23]   --->   Operation 203 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_3 : Operation 204 [1/1] (1.58ns)   --->   "%store_ln23 = store i2 %select_ln21_3, i2 %col_stride" [src/yolo_upsamp.cpp:23]   --->   Operation 204 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_3 : Operation 205 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %input_ch_idx" [src/yolo_upsamp.cpp:23]   --->   Operation 205 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 206 [2/3] (1.05ns) (grouped into DSP with root node add_ln908)   --->   "%mul_ln908 = mul i7 %zext_ln908, i7 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 206 'mul' 'mul_ln908' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%select_ln19_1_cast = zext i4 %select_ln19_1" [src/yolo_upsamp.cpp:19]   --->   Operation 207 'zext' 'select_ln19_1_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 208 [1/3] (0.00ns) (grouped into DSP with root node add_ln908)   --->   "%mul_ln908 = mul i7 %zext_ln908, i7 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 208 'mul' 'mul_ln908' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 209 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln908 = add i7 %mul_ln908, i7 %select_ln19_1_cast" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 209 'add' 'add_ln908' <Predicate = (!icmp_ln15)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.35>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"   --->   Operation 210 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5408, i64 5408, i64 5408"   --->   Operation 211 'speclooptripcount' 'empty_11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_2_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"   --->   Operation 212 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"   --->   Operation 213 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"   --->   Operation 214 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 215 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln908 = add i7 %mul_ln908, i7 %select_ln19_1_cast" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 215 'add' 'add_ln908' <Predicate = (!icmp_ln15)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln908_1 = zext i7 %add_ln908" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 216 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_7 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 %zext_ln908_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 217 'getelementptr' 'line_buff_group_0_val_V_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_7 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 %zext_ln908_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 218 'getelementptr' 'line_buff_group_1_val_V_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_7 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 %zext_ln908_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 219 'getelementptr' 'line_buff_group_2_val_V_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_7 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 %zext_ln908_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 220 'getelementptr' 'line_buff_group_3_val_V_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/yolo_upsamp.cpp:25]   --->   Operation 221 'specpipeline' 'specpipeline_ln25' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/yolo_upsamp.cpp:14]   --->   Operation 222 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%inStream_read = read i112 @_ssdm_op_Read.axis.volatile.i112P128A, i112 %inStream" [src/yolo_upsamp.cpp:29]   --->   Operation 223 'read' 'inStream_read' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_0_V = trunc i112 %inStream_read" [src/yolo_upsamp.cpp:29]   --->   Operation 224 'trunc' 'curr_input_data_sub_data_0_V' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_1_V = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %inStream_read, i32 16, i32 31" [src/yolo_upsamp.cpp:29]   --->   Operation 225 'partselect' 'curr_input_data_sub_data_1_V' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_2_V = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %inStream_read, i32 32, i32 47" [src/yolo_upsamp.cpp:29]   --->   Operation 226 'partselect' 'curr_input_data_sub_data_2_V' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_3_V = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %inStream_read, i32 48, i32 63" [src/yolo_upsamp.cpp:29]   --->   Operation 227 'partselect' 'curr_input_data_sub_data_3_V' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%curr_input_keep_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i112.i32.i32, i112 %inStream_read, i32 64, i32 71" [src/yolo_upsamp.cpp:29]   --->   Operation 228 'partselect' 'curr_input_keep_V_2' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%curr_input_strb_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i112.i32.i32, i112 %inStream_read, i32 72, i32 79" [src/yolo_upsamp.cpp:29]   --->   Operation 229 'partselect' 'curr_input_strb_V_2' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%curr_input_user_V_2 = partselect i2 @_ssdm_op_PartSelect.i2.i112.i32.i32, i112 %inStream_read, i32 80, i32 81" [src/yolo_upsamp.cpp:29]   --->   Operation 230 'partselect' 'curr_input_user_V_2' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%curr_input_id_V_2 = partselect i5 @_ssdm_op_PartSelect.i5.i112.i32.i32, i112 %inStream_read, i32 96, i32 100" [src/yolo_upsamp.cpp:29]   --->   Operation 231 'partselect' 'curr_input_id_V_2' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%curr_input_dest_V_2 = partselect i6 @_ssdm_op_PartSelect.i6.i112.i32.i32, i112 %inStream_read, i32 104, i32 109" [src/yolo_upsamp.cpp:29]   --->   Operation 232 'partselect' 'curr_input_dest_V_2' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %curr_input_data_sub_data_0_V, i7 %line_buff_group_0_val_V_addr_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 233 'store' 'store_ln908' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 234 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %curr_input_data_sub_data_1_V, i7 %line_buff_group_1_val_V_addr_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 234 'store' 'store_ln908' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 235 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %curr_input_data_sub_data_2_V, i7 %line_buff_group_2_val_V_addr_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 235 'store' 'store_ln908' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 236 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %curr_input_data_sub_data_3_V, i7 %line_buff_group_3_val_V_addr_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 236 'store' 'store_ln908' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln41 = store i8 %curr_input_keep_V_2, i8 %curr_input_keep_V" [src/yolo_upsamp.cpp:41]   --->   Operation 237 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%store_ln41 = store i8 %curr_input_strb_V_2, i8 %curr_input_strb_V" [src/yolo_upsamp.cpp:41]   --->   Operation 238 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln41 = store i2 %curr_input_user_V_2, i2 %curr_input_user_V" [src/yolo_upsamp.cpp:41]   --->   Operation 239 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln41 = store i5 %curr_input_id_V_2, i5 %curr_input_id_V" [src/yolo_upsamp.cpp:41]   --->   Operation 240 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln41 = store i6 %curr_input_dest_V_2, i6 %curr_input_dest_V" [src/yolo_upsamp.cpp:41]   --->   Operation 241 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (1.58ns)   --->   "%br_ln41 = br void %if.end" [src/yolo_upsamp.cpp:41]   --->   Operation 242 'br' 'br_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 1.58>
ST_6 : Operation 243 [2/2] (3.25ns)   --->   "%curr_output_data_sub_data_0_V = load i7 %line_buff_group_0_val_V_addr_7" [src/yolo_upsamp.cpp:44]   --->   Operation 243 'load' 'curr_output_data_sub_data_0_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 244 [2/2] (3.25ns)   --->   "%curr_output_data_sub_data_1_V = load i7 %line_buff_group_1_val_V_addr_7" [src/yolo_upsamp.cpp:45]   --->   Operation 244 'load' 'curr_output_data_sub_data_1_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 245 [2/2] (3.25ns)   --->   "%curr_output_data_sub_data_2_V = load i7 %line_buff_group_2_val_V_addr_7" [src/yolo_upsamp.cpp:46]   --->   Operation 245 'load' 'curr_output_data_sub_data_2_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 246 [2/2] (3.25ns)   --->   "%curr_output_data_sub_data_3_V = load i7 %line_buff_group_3_val_V_addr_7" [src/yolo_upsamp.cpp:47]   --->   Operation 246 'load' 'curr_output_data_sub_data_3_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>

State 7 <SV = 6> <Delay = 4.84>
ST_7 : Operation 247 [1/2] (3.25ns)   --->   "%curr_output_data_sub_data_0_V = load i7 %line_buff_group_0_val_V_addr_7" [src/yolo_upsamp.cpp:44]   --->   Operation 247 'load' 'curr_output_data_sub_data_0_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_7 : Operation 248 [1/2] (3.25ns)   --->   "%curr_output_data_sub_data_1_V = load i7 %line_buff_group_1_val_V_addr_7" [src/yolo_upsamp.cpp:45]   --->   Operation 248 'load' 'curr_output_data_sub_data_1_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_7 : Operation 249 [1/2] (3.25ns)   --->   "%curr_output_data_sub_data_2_V = load i7 %line_buff_group_2_val_V_addr_7" [src/yolo_upsamp.cpp:46]   --->   Operation 249 'load' 'curr_output_data_sub_data_2_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_7 : Operation 250 [1/2] (3.25ns)   --->   "%curr_output_data_sub_data_3_V = load i7 %line_buff_group_3_val_V_addr_7" [src/yolo_upsamp.cpp:47]   --->   Operation 250 'load' 'curr_output_data_sub_data_3_V' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_7 : Operation 251 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 251 'br' 'br_ln0' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 1.58>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_0_V_2 = phi i16 %curr_input_data_sub_data_0_V, void %if.then, i16 %curr_output_data_sub_data_0_V, void %if.else"   --->   Operation 252 'phi' 'curr_output_data_sub_data_0_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_1_V_2 = phi i16 %curr_input_data_sub_data_1_V, void %if.then, i16 %curr_output_data_sub_data_1_V, void %if.else"   --->   Operation 253 'phi' 'curr_output_data_sub_data_1_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_2_V_2 = phi i16 %curr_input_data_sub_data_2_V, void %if.then, i16 %curr_output_data_sub_data_2_V, void %if.else"   --->   Operation 254 'phi' 'curr_output_data_sub_data_2_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V_2 = phi i16 %curr_input_data_sub_data_3_V, void %if.then, i16 %curr_output_data_sub_data_3_V, void %if.else"   --->   Operation 255 'phi' 'curr_output_data_sub_data_3_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%curr_input_dest_V_3 = load i6 %curr_input_dest_V" [src/yolo_upsamp.cpp:59]   --->   Operation 256 'load' 'curr_input_dest_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%curr_input_id_V_3 = load i5 %curr_input_id_V" [src/yolo_upsamp.cpp:59]   --->   Operation 257 'load' 'curr_input_id_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%curr_input_user_V_3 = load i2 %curr_input_user_V" [src/yolo_upsamp.cpp:59]   --->   Operation 258 'load' 'curr_input_user_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%curr_input_strb_V_3 = load i8 %curr_input_strb_V" [src/yolo_upsamp.cpp:59]   --->   Operation 259 'load' 'curr_input_strb_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%curr_input_keep_V_3 = load i8 %curr_input_keep_V" [src/yolo_upsamp.cpp:59]   --->   Operation 260 'load' 'curr_input_keep_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i6.i3.i5.i7.i1.i6.i2.i8.i8.i16.i16.i16.i16, i6 %curr_input_dest_V_3, i3 0, i5 %curr_input_id_V_3, i7 0, i1 %curr_output_last_V, i6 0, i2 %curr_input_user_V_3, i8 %curr_input_strb_V_3, i8 %curr_input_keep_V_3, i16 %curr_output_data_sub_data_3_V_2, i16 %curr_output_data_sub_data_2_V_2, i16 %curr_output_data_sub_data_1_V_2, i16 %curr_output_data_sub_data_0_V_2" [src/yolo_upsamp.cpp:59]   --->   Operation 261 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i110 %tmp_2" [src/yolo_upsamp.cpp:59]   --->   Operation 262 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [2/2] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.axis.volatile.i112P128A, i112 %outStream, i112 %zext_ln59" [src/yolo_upsamp.cpp:59]   --->   Operation 263 'write' 'write_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [src/yolo_upsamp.cpp:67]   --->   Operation 266 'ret' 'ret_ln67' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 264 [1/2] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.axis.volatile.i112P128A, i112 %outStream, i112 %zext_ln59" [src/yolo_upsamp.cpp:59]   --->   Operation 264 'write' 'write_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body39" [src/yolo_upsamp.cpp:23]   --->   Operation 265 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.26ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten84') [9]  (0 ns)
	'load' operation ('indvar_flatten84_load', src/yolo_upsamp.cpp:17) on local variable 'indvar_flatten84' [103]  (0 ns)
	'icmp' operation ('icmp_ln17', src/yolo_upsamp.cpp:17) [124]  (1.77 ns)
	'xor' operation ('xor_ln14', src/yolo_upsamp.cpp:14) [128]  (0.978 ns)
	'and' operation ('and_ln14_4', src/yolo_upsamp.cpp:14) [138]  (0.978 ns)
	'or' operation ('or_ln17', src/yolo_upsamp.cpp:17) [142]  (0.978 ns)
	'select' operation ('select_ln19_4', src/yolo_upsamp.cpp:19) [242]  (0.968 ns)
	'store' operation ('store_ln23', src/yolo_upsamp.cpp:23) of variable 'select_ln19_4', src/yolo_upsamp.cpp:19 on local variable 'indvar_flatten33' [249]  (1.59 ns)

 <State 2>: 6.16ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', src/yolo_upsamp.cpp:21) on local variable 'indvar_flatten' [99]  (0 ns)
	'icmp' operation ('icmp_ln21', src/yolo_upsamp.cpp:21) [136]  (1.43 ns)
	'and' operation ('and_ln14_3', src/yolo_upsamp.cpp:14) [155]  (0 ns)
	'and' operation ('and_ln17_1', src/yolo_upsamp.cpp:17) [156]  (0.978 ns)
	'or' operation ('or_ln19', src/yolo_upsamp.cpp:19) [160]  (0 ns)
	'or' operation ('or_ln19_2', src/yolo_upsamp.cpp:19) [161]  (0.978 ns)
	'select' operation ('select_ln21_4', src/yolo_upsamp.cpp:21) [240]  (1.19 ns)
	'store' operation ('store_ln23', src/yolo_upsamp.cpp:23) of variable 'select_ln21_4', src/yolo_upsamp.cpp:21 on local variable 'indvar_flatten' [251]  (1.59 ns)

 <State 3>: 6.99ns
The critical path consists of the following:
	'load' operation ('row_idx', src/yolo_upsamp.cpp:15) on local variable 'row_idx' [104]  (0 ns)
	'add' operation ('row_idx', src/yolo_upsamp.cpp:15) [121]  (1.74 ns)
	'icmp' operation ('cmp92_not_mid1', src/yolo_upsamp.cpp:15) [126]  (1.3 ns)
	'select' operation ('select_ln14_1', src/yolo_upsamp.cpp:14) [127]  (0 ns)
	'or' operation ('tmp1_mid1', src/yolo_upsamp.cpp:14) [147]  (0.993 ns)
	'select' operation ('select_ln17_2', src/yolo_upsamp.cpp:17) [148]  (0 ns)
	'or' operation ('brmerge456_mid1', src/yolo_upsamp.cpp:19) [181]  (0.993 ns)
	'select' operation ('select_ln21_2', src/yolo_upsamp.cpp:21) [182]  (0 ns)
	'xor' operation ('xor_ln21', src/yolo_upsamp.cpp:21) [183]  (0.993 ns)
	'and' operation ('curr_output.last.V', src/yolo_upsamp.cpp:52) [234]  (0.978 ns)

 <State 4>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[187] ('mul_ln908', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908) [186]  (1.05 ns)

 <State 5>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[187] ('add_ln908', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908) [187]  (2.1 ns)

 <State 6>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[187] ('add_ln908', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908) [187]  (2.1 ns)
	'getelementptr' operation ('line_buff_group_0_val_V_addr_7', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908) [189]  (0 ns)
	'load' operation ('curr_output.data.sub_data_0.V', src/yolo_upsamp.cpp:44) on array 'line_buff_group_0.val.V', src/yolo_upsamp.cpp:9 [218]  (3.25 ns)

 <State 7>: 4.84ns
The critical path consists of the following:
	'load' operation ('curr_output.data.sub_data_0.V', src/yolo_upsamp.cpp:44) on array 'line_buff_group_0.val.V', src/yolo_upsamp.cpp:9 [218]  (3.25 ns)
	multiplexor before 'phi' operation ('curr_output.data.sub_data_0.V') with incoming values : ('curr_input.data.sub_data_0.V', src/yolo_upsamp.cpp:29) ('curr_output.data.sub_data_0.V', src/yolo_upsamp.cpp:44) [224]  (1.59 ns)
	'phi' operation ('curr_output.data.sub_data_0.V') with incoming values : ('curr_input.data.sub_data_0.V', src/yolo_upsamp.cpp:29) ('curr_output.data.sub_data_0.V', src/yolo_upsamp.cpp:44) [224]  (0 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
