cell1 = importDesign('./import_cell.chdl')

class ImportSimple extends Module
  u0_cell1: new cell1()

  constructor: ->
    super()
    Port(
      bindBundle: bind('up_signal')
      clock: input().asClock()
      rstn: input().asReset()
    )

    Reg(
      data_latch: reg(16)
    )

    Wire(
      data_wire: wire(16)
    )

    Channel(
      up_signal: channel()
      )

    @u0_cell1.bind(
      bundle: @up_signal
    )

  build: ->
    assign(@data_wire) => $ @up_signal.getWire('layer.din')+1

    always =>
      assign(@data_latch) => $ @data_wire*2

module.exports=ImportSimple

