
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002867                       # Number of seconds simulated
sim_ticks                                  2867340000                       # Number of ticks simulated
final_tick                                 2867340000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 252842                       # Simulator instruction rate (inst/s)
host_op_rate                                   298738                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               72498403                       # Simulator tick rate (ticks/s)
host_mem_usage                                 655584                       # Number of bytes of host memory used
host_seconds                                    39.55                       # Real time elapsed on the host
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      11815191                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           69312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           38528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             107840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        69312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        16768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           16768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           262                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                262                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           24172927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           13436844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37609771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      24172927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24172927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5847929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5847929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5847929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          24172927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          13436844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             43457699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1685                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        262                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1685                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      262                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 100352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   11008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  107840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                16768                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    117                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    61                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               49                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2852237000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1685                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  262                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.970711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.654793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.989538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          264     55.23%     55.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           70     14.64%     69.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48     10.04%     79.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      3.77%     83.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           22      4.60%     88.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      2.30%     90.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.46%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.26%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           32      6.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          478                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     155.400000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.744400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    197.120493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              4     40.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             1     10.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1     10.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1     10.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1     10.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1     10.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            10                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.200000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.171629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     40.00%     40.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6     60.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            10                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     17849500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                47249500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7840000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11383.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30133.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        35.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     146                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.64                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1464939.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2759400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1505625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6840600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 784080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            187150080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            502566435                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1278504000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1980110220                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            690.996553                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2123553250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      95680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     646366750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   854280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   466125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5389800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 330480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            187150080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            104507505                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1627678500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1926376770                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            672.245259                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   2707583750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      95680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      62336250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2554488                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1807654                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             76977                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1083433                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1079728                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.658031                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  414889                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              14192                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   21                       # Number of system calls
system.cpu.numCycles                          5734681                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2224616                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14082703                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2554488                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1494617                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3375951                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  154086                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  163                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           658                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2159298                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 33706                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5678489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.930074                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.238010                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2398483     42.24%     42.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   453027      7.98%     50.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   369049      6.50%     56.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   406319      7.16%     63.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   230613      4.06%     67.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   163285      2.88%     70.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   210691      3.71%     74.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   350886      6.18%     80.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1096136     19.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5678489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.445446                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.455708                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1608211                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1190595                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2406824                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                396140                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  76719                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               551468                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   336                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               15952923                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1175                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  76719                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1789904                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  410807                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6204                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2620763                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                774092                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               15681265                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 706980                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      7                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   2809                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21470359                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              75177776                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         23064458                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                48                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16214243                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  5256027                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                110                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            110                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1670247                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               944001                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1164145                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             43834                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           657682                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   15224083                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 162                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  13065570                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1533                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3408994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     11979134                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             22                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5678489                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.300888                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.861520                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              969480     17.07%     17.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1297750     22.85%     39.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1306339     23.01%     62.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              591270     10.41%     73.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              797641     14.05%     87.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              304600      5.36%     92.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              270220      4.76%     97.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               83064      1.46%     98.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               58125      1.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5678489                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  126842     82.74%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  11046      7.21%     89.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 15409     10.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11073796     84.76%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               125672      0.96%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               903590      6.92%     92.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              962512      7.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13065570                       # Type of FU issued
system.cpu.iq.rate                           2.278343                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      153297                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011733                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           31964386                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          18633235                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12839950                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  72                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 80                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           32                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               13218827                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      40                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1249                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       235622                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       256586                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        72925                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  76719                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  382094                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    74                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            15224325                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1511                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                944001                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1164145                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                102                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     21                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    54                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             85                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          41473                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        35361                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                76834                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12988158                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                888404                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             77411                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            80                       # number of nop insts executed
system.cpu.iew.exec_refs                      1835016                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2029457                       # Number of branches executed
system.cpu.iew.exec_stores                     946612                       # Number of stores executed
system.cpu.iew.exec_rate                     2.264844                       # Inst execution rate
system.cpu.iew.wb_sent                       12872974                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12839982                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8934365                       # num instructions producing a value
system.cpu.iew.wb_consumers                  27041161                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.239005                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.330399                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         3409084                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             76653                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5219892                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.263493                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.233113                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       925782     17.74%     17.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1756122     33.64%     51.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       802193     15.37%     66.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       658412     12.61%     79.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       287352      5.50%     84.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       212554      4.07%     88.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       150859      2.89%     91.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        50829      0.97%     92.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       375789      7.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5219892                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10000004                       # Number of instructions committed
system.cpu.commit.committedOps               11815191                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1615930                       # Number of memory references committed
system.cpu.commit.loads                        708375                       # Number of loads committed
system.cpu.commit.membars                          60                       # Number of memory barriers committed
system.cpu.commit.branches                    1869008                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10732648                       # Number of committed integer instructions.
system.cpu.commit.function_calls               412030                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         10084975     85.36%     85.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          114286      0.97%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          708375      6.00%     92.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         907555      7.68%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11815191                       # Class of committed instruction
system.cpu.commit.bw_lim_events                375789                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     20068105                       # The number of ROB reads
system.cpu.rob.rob_writes                    30907229                       # The number of ROB writes
system.cpu.timesIdled                             804                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           56192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      11815191                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.573468                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.573468                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.743777                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.743777                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 16425789                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9988991                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        32                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  41260450                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7330094                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1606090                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    119                       # number of misc regfile writes
system.cpu.dcache.tags.replacements               538                       # number of replacements
system.cpu.dcache.tags.tagsinuse            63.887984                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1726407                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               602                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2867.785714                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         143671000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    63.887984                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998250                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998250                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3455824                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3455824                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       819501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          819501                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       906796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         906796                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           51                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           59                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           59                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1726297                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1726297                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1726297                       # number of overall hits
system.cpu.dcache.overall_hits::total         1726297                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          607                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           607                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          580                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           17                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1187                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1187                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1187                       # number of overall misses
system.cpu.dcache.overall_misses::total          1187                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     28930250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28930250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     29329749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     29329749                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       452250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       452250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     58259999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     58259999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     58259999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     58259999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       820108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       820108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       907376                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       907376                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           59                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           59                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1727484                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1727484                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1727484                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1727484                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000740                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000639                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000639                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000687                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000687                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000687                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000687                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47661.037891                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47661.037891                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 50568.532759                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50568.532759                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 26602.941176                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26602.941176                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49081.717776                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49081.717776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49081.717776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49081.717776                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          736                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    81.777778                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          262                       # number of writebacks
system.cpu.dcache.writebacks::total               262                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          252                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          333                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          333                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           17                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          585                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          585                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          247                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          247                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          602                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          602                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     17186500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17186500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     13840500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13840500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     31027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     31027000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31027000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000348                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000348                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000348                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000348                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48412.676056                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48412.676056                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 56034.412955                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56034.412955                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51539.867110                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51539.867110                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51539.867110                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51539.867110                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              1019                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.953464                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2157941                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1083                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1992.558633                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           6282250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.953464                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4319675                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4319675                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      2157941                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2157941                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2157941                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2157941                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2157941                       # number of overall hits
system.cpu.icache.overall_hits::total         2157941                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1355                       # number of overall misses
system.cpu.icache.overall_misses::total          1355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     68652996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68652996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     68652996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68652996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     68652996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68652996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2159296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2159296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2159296                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2159296                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2159296                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2159296                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000628                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000628                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000628                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000628                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000628                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000628                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50666.417712                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50666.417712                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50666.417712                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50666.417712                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50666.417712                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50666.417712                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1361                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.173913                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          272                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          272                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          272                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          272                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1083                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1083                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1083                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1083                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1083                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1083                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     56361247                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56361247                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     56361247                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56361247                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     56361247                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56361247                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000502                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000502                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000502                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000502                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52041.779317                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52041.779317                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52041.779317                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52041.779317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52041.779317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52041.779317                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1438                       # Transaction distribution
system.membus.trans_dist::ReadResp               1438                       # Transaction distribution
system.membus.trans_dist::Writeback               262                       # Transaction distribution
system.membus.trans_dist::ReadExReq               247                       # Transaction distribution
system.membus.trans_dist::ReadExResp              247                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        69312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        55296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  124608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              1947                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    1947    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1947                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1497500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2954500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1579000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
