
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.684298                       # Number of seconds simulated
sim_ticks                                1684297663500                       # Number of ticks simulated
final_tick                               1684297663500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 494316                       # Simulator instruction rate (inst/s)
host_op_rate                                   866352                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1665150974                       # Simulator tick rate (ticks/s)
host_mem_usage                                 825112                       # Number of bytes of host memory used
host_seconds                                  1011.50                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       447286656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          447329856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     76255936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76255936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6988854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6989529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1191499                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1191499                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              25649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          265562712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             265588361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         25649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        45274620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45274620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        45274620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             25649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         265562712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            310862981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6989529                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1191499                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6989529                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1191499                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              446859776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  470080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76254144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               447329856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76255936                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7345                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5789138                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            447238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            437871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            433133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            434737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            426640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            428734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            428384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            427240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            434719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            430173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           432974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           438716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           442361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           447455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           447315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           444494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             76766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             76462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             76204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             71275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             72213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             71058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            71403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76651                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1684282430500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6989529                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1191499                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6982184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5930590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.206050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.558572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   118.070275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5305505     89.46%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       438195      7.39%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50772      0.86%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22098      0.37%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14932      0.25%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15591      0.26%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16611      0.28%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7868      0.13%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        59018      1.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5930590                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.582529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.973493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    187.072343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         67019     94.63%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3445      4.86%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          342      0.48%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           17      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70824                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.822984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.793339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.007503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            41982     59.28%     59.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              711      1.00%     60.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26843     37.90%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1263      1.78%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70824                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 156626185250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            287542135250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                34910920000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22432.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41182.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       265.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    265.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1527897                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  715168                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.02                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     205876.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    27.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22220896320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12124497000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             27019020600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3856785840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         110009664960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         873962809875                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         243940377000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1293134051595                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            767.761795                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 400659895500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   56242160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1227388659500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22614364080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12339186750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             27442014600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3863946240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         110009664960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         873479185965                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         244364608500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1294112971095                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            768.343000                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 401116892000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   56242160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1226931663000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3368595327                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3368595327                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements          12425425                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.845608                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           281351280                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12426449                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.641326                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         666057500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.845608                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          682                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2362648281                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2362648281                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    209264788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       209264788                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72086492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72086492                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     281351280                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        281351280                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    281351280                       # number of overall hits
system.cpu.dcache.overall_hits::total       281351280                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12034383                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12034383                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       392066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       392066                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     12426449                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12426449                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12426449                       # number of overall misses
system.cpu.dcache.overall_misses::total      12426449                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 705148523000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 705148523000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  20433558000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20433558000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 725582081000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 725582081000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 725582081000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 725582081000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.054381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054381                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005409                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.042299                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042299                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.042299                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042299                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58594.489057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58594.489057                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52117.648559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52117.648559                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 58390.138727                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58390.138727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58390.138727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58390.138727                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2395318                       # number of writebacks
system.cpu.dcache.writebacks::total           2395318                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12034383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12034383                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       392066                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       392066                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     12426449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12426449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     12426449                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12426449                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 693114140000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 693114140000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  20041492000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20041492000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 713155632000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 713155632000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 713155632000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 713155632000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.054381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.042299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.042299                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042299                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042299                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57594.489057                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57594.489057                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51117.648559                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51117.648559                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57390.138727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57390.138727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57390.138727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57390.138727                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                31                       # number of replacements
system.cpu.icache.tags.tagsinuse           613.536861                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317269                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1000468.639586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   613.536861                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.599157                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.599157                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          646                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          646                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2709272461                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2709272461                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317269                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317269                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317269                       # number of overall hits
system.cpu.icache.overall_hits::total       677317269                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           677                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          677                       # number of overall misses
system.cpu.icache.overall_misses::total           677                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54100000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54100000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54100000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54100000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54100000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54100000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79911.373708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79911.373708                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79911.373708                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79911.373708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79911.373708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79911.373708                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           31                       # number of writebacks
system.cpu.icache.writebacks::total                31                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53423000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53423000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53423000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53423000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53423000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53423000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78911.373708                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78911.373708                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78911.373708                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78911.373708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78911.373708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78911.373708                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6986251                       # number of replacements
system.l2.tags.tagsinuse                  8179.376647                       # Cycle average of tags in use
system.l2.tags.total_refs                    17465728                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6994437                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.497088                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                4699056500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1337.275253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.623731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6840.477663                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.163242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.835019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998459                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          422                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3601                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999268                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses              101803558279                       # Number of tag accesses
system.l2.tags.data_accesses             101803558279                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2395318                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2395318                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           31                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               31                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             169380                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                169380                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5268215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5268215                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               5437595                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5437597                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data              5437595                       # number of overall hits
system.l2.overall_hits::total                 5437597                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           222686                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              222686                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6766168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6766168                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 675                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6988854                       # number of demand (read+write) misses
system.l2.demand_misses::total                6989529                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                675                       # number of overall misses
system.l2.overall_misses::cpu.data            6988854                       # number of overall misses
system.l2.overall_misses::total               6989529                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  17674902500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17674902500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52383000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52383000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 619746308000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 619746308000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52383000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  637421210500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     637473593500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52383000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 637421210500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    637473593500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2395318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2395318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           31                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           31                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         392066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            392066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12034383                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12034383                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               677                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          12426449                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12427126                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              677                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         12426449                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12427126                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.567981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.567981                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997046                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.562236                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.562236                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997046                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.562418                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.562441                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997046                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.562418                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.562441                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79371.413111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79371.413111                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77604.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77604.444444                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91594.874381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91594.874381                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77604.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91205.397981                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91204.084496                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77604.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91205.397981                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91204.084496                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1191499                       # number of writebacks
system.l2.writebacks::total                   1191499                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          344                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           344                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       222686                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         222686                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6766168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6766168                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6988854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6989529                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6988854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6989529                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15448042500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15448042500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45633000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45633000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 552084628000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 552084628000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45633000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 567532670500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 567578303500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45633000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 567532670500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 567578303500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.567981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.567981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.562236                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.562236                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.562418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.562441                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.562418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.562441                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69371.413111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69371.413111                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67604.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67604.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81594.874381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81594.874381                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67604.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81205.397981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81204.084496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67604.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81205.397981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81204.084496                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6766843                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1191499                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5789138                       # Transaction distribution
system.membus.trans_dist::ReadExReq            222686                       # Transaction distribution
system.membus.trans_dist::ReadExResp           222686                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6766843                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20959695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20959695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20959695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    523585792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    523585792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               523585792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13970166                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13970166    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13970166                       # Request fanout histogram
system.membus.reqLayer2.occupancy         18743227500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        38955278750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     24852582                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     12425456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5958                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5958                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          12035060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3586817                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           31                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15824858                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           392066                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          392066                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12034383                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37278322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37279707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    948593088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              948638400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6986251                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         19413377                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000307                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017517                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19407418     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5959      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19413377                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14821640000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1015500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18639673500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
