Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Mon Oct 31 13:05:32 2016
| Host              : IFI-WORMBRIDGE running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file pos_seg7_ctrl_clock_utilization_routed.rpt
| Design            : pos_seg7_ctrl
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    4 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        16 |         0 |
| MMCM  |    0 |         4 |         0 |
| PLL   |    0 |         4 |         0 |
| BUFR  |    0 |        16 |         0 |
| BUFMR |    0 |         8 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+---------------------+--------------------------------------+--------------+-------+
|       |                     |                                      |   Num Loads  |       |
+-------+---------------------+--------------------------------------+------+-------+-------+
| Index | BUFG Cell           | Net Name                             | BELs | Sites | Fixed |
+-------+---------------------+--------------------------------------+------+-------+-------+
|     1 | CRU_instance/bufg_2 | CRU_instance/PRESENT_STATE_reg[0][0] |    2 |     1 |    no |
|     2 | CRU_instance/bufg_3 | CRU_instance/mclk_div                |   21 |     9 |    no |
|     3 | CRU_instance/bufg_1 | CRU_instance/AR[0]                   |   40 |    14 |    no |
|     4 | CRU_instance/bufg_0 | CRU_instance/clk                     |   49 |    18 |    no |
+-------+---------------------+--------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------------------------------------+------------------------------------------------------------+--------------+-------+
|       |                                                        |                                                            |   Num Loads  |       |
+-------+--------------------------------------------------------+------------------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                          | Net Name                                                   | BELs | Sites | Fixed |
+-------+--------------------------------------------------------+------------------------------------------------------------+------+-------+-------+
|     1 | pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2 | pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0 |    3 |     2 |    no |
|     2 | pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0] | pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]         |   10 |     3 |    no |
+-------+--------------------------------------------------------+------------------------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   69 | 20000 |    0 |  4000 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   11 | 25600 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name    |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| BUFG        | BUFHCE_X0Y9 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  19 |     0 |        0 | CRU_instance/mclk_div |
| BUFG        | BUFHCE_X0Y8 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  40 |     0 |        0 | CRU_instance/clk      |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name    |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| BUFG        | BUFHCE_X1Y9 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 | CRU_instance/mclk_div |
| BUFG        | BUFHCE_X1Y8 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   9 |     0 |        0 | CRU_instance/clk      |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells CRU_instance/bufg_1]
set_property LOC BUFGCTRL_X0Y3 [get_cells CRU_instance/bufg_2]
set_property LOC BUFGCTRL_X0Y0 [get_cells CRU_instance/bufg_0]
set_property LOC BUFGCTRL_X0Y2 [get_cells CRU_instance/bufg_3]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y26 [get_ports refclk]

# Clock net "CRU_instance/AR[0]" driven by instance "CRU_instance/bufg_1" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_CRU_instance/AR[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_CRU_instance/AR[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CRU_instance/AR[0]"}]]]
resize_pblock [get_pblocks {CLKAG_CRU_instance/AR[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "CRU_instance/PRESENT_STATE_reg[0][0]" driven by instance "CRU_instance/bufg_2" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_CRU_instance/PRESENT_STATE_reg[0][0]}
add_cells_to_pblock [get_pblocks  {CLKAG_CRU_instance/PRESENT_STATE_reg[0][0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CRU_instance/PRESENT_STATE_reg[0][0]"}]]]
resize_pblock [get_pblocks {CLKAG_CRU_instance/PRESENT_STATE_reg[0][0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "CRU_instance/clk" driven by instance "CRU_instance/bufg_0" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_CRU_instance/clk}
add_cells_to_pblock [get_pblocks  {CLKAG_CRU_instance/clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CRU_instance/clk"}]]]
resize_pblock [get_pblocks {CLKAG_CRU_instance/clk}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "CRU_instance/mclk_div" driven by instance "CRU_instance/bufg_3" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_CRU_instance/mclk_div}
add_cells_to_pblock [get_pblocks  {CLKAG_CRU_instance/mclk_div}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CRU_instance/mclk_div"}]]]
resize_pblock [get_pblocks {CLKAG_CRU_instance/mclk_div}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]" driven by instance "pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE_reg[0]" located at site "SLICE_X12Y46"
#startgroup
create_pblock {CLKAG_pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]"}]]]
resize_pblock [get_pblocks {CLKAG_pos_ctrl_instance/p_ctrl_instance/PRESENT_STATE[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0" driven by instance "pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2" located at site "SLICE_X12Y46"
#startgroup
create_pblock {CLKAG_pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_pos_ctrl_instance/p_ctrl_instance/motor_set_reg[1]_i_2_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup
