Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 19 13:37:46 2024
| Host         : lojsnve running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pipeline_CPU_control_sets_placed.rpt
| Design       : pipeline_CPU
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    47 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      5 |            2 |
|      7 |           10 |
|      8 |            1 |
|     10 |            1 |
|     11 |            3 |
|    16+ |           29 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             973 |          632 |
| No           | No                    | Yes                    |              57 |           17 |
| No           | Yes                   | No                     |              66 |           35 |
| Yes          | No                    | No                     |            1357 |         1083 |
| Yes          | No                    | Yes                    |              28 |            7 |
| Yes          | Yes                   | No                     |              70 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------+------------------------------+------------------+----------------+
|        Clock Signal       |      Enable Signal      |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------------+-------------------------+------------------------------+------------------+----------------+
|  u_seg7x16/seg7_clk       |                         | u_seg7x16/rstn               |                2 |              3 |
|  Clk_CPU_BUFG             |                         | readdata_MEM_WB[7]_i_1_n_0   |                5 |              5 |
|  Clk_CPU_BUFG             |                         | U_rf/SR[0]                   |                2 |              5 |
| ~Clk_CPU_BUFG             | U_rf/rf[28][31]_i_1_n_0 |                              |                4 |              7 |
| ~Clk_CPU_BUFG             | U_rf/rf[25][31]_i_1_n_0 |                              |                5 |              7 |
| ~Clk_CPU_BUFG             | U_rf/rf[13][31]_i_1_n_0 |                              |                4 |              7 |
| ~Clk_CPU_BUFG             | U_rf/rf[26][31]_i_1_n_0 |                              |                5 |              7 |
| ~Clk_CPU_BUFG             | U_rf/rf[29][31]_i_1_n_0 |                              |                6 |              7 |
| ~Clk_CPU_BUFG             | U_rf/rf[15][31]_i_1_n_0 |                              |                3 |              7 |
| ~Clk_CPU_BUFG             | U_rf/rf[30][31]_i_1_n_0 |                              |                4 |              7 |
|  reg_addr_reg[4]_i_1_n_0  |                         |                              |                3 |              7 |
| ~Clk_CPU_BUFG             | U_rf/rf[24][31]_i_1_n_0 |                              |                6 |              7 |
| ~Clk_CPU_BUFG             | U_rf/rf[31][31]_i_1_n_0 |                              |                6 |              7 |
|  Clk_CPU_BUFG             |                         | U_dmem/lwhb_EX_MEM_reg[0]_14 |                5 |              8 |
| ~Clk_CPU_BUFG             | U_rf/rf[9][31]_i_1_n_0  |                              |               10 |             10 |
| ~Clk_CPU_BUFG             | U_rf/rf[10][31]_i_1_n_0 |                              |                5 |             11 |
| ~Clk_CPU_BUFG             | U_rf/rf[12][31]_i_1_n_0 |                              |                8 |             11 |
| ~Clk_CPU_BUFG             | U_rf/rf[14][31]_i_1_n_0 |                              |                4 |             11 |
|  Clk_CPU_BUFG             |                         | lunsigned_EX_MEM             |                9 |             16 |
|  dmem_addr_reg[6]_i_1_n_0 |                         |                              |               15 |             25 |
|  clk_IBUF_BUFG            | sel                     | u_seg7x16/rstn               |                7 |             28 |
| ~Clk_CPU_BUFG             | U_rf/rf[7][31]_i_1_n_0  |                              |               23 |             31 |
|  Clk_CPU_BUFG             |                         | EXT/immout_ID_EX[31]_i_3_0   |               14 |             32 |
|  Clk_CPU_BUFG             | instr_IF_ID[31]_i_2_n_0 |                              |               14 |             32 |
|  Clk_CPU_BUFG             | pc[31]_i_2_n_0          | pc0                          |               12 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[11][31]_i_1_n_0 |                              |               18 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[22][31]_i_1_n_0 |                              |               25 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[23][31]_i_1_n_0 |                              |               23 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[19][31]_i_1_n_0 |                              |               13 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[1][31]_i_1_n_0  |                              |               21 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[8][31]_i_1_n_0  |                              |               25 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[27][31]_i_1_n_0 |                              |               27 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[17][31]_i_1_n_0 |                              |               16 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[2][31]_i_1_n_0  |                              |               18 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[21][31]_i_1_n_0 |                              |               22 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[5][31]_i_1_n_0  |                              |               22 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[16][31]_i_1_n_0 |                              |               17 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[4][31]_i_1_n_0  |                              |               20 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[18][31]_i_1_n_0 |                              |               13 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[6][31]_i_1_n_0  |                              |               23 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[3][31]_i_1_n_0  |                              |               16 |             32 |
| ~Clk_CPU_BUFG             | U_rf/rf[20][31]_i_1_n_0 |                              |               17 |             32 |
|  Clk_CPU_BUFG             | instr_IF_ID[31]_i_2_n_0 | U_rf/memtoreg_EX_MEM_reg     |               17 |             38 |
|  clk_IBUF_BUFG            |                         | u_seg7x16/rstn               |               15 |             54 |
| ~Clk_CPU_BUFG             |                         |                              |              112 |            343 |
|  Clk_CPU_BUFG             |                         |                              |              502 |            598 |
|  Clk_CPU_BUFG             | memwrite_EX_MEM         |                              |              640 |            644 |
+---------------------------+-------------------------+------------------------------+------------------+----------------+


