/* Generated by Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os) */

module fabric_dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2(\$auto$rs_design_edit.cc:885:execute$3590 , \$auto$rs_design_edit.cc:885:execute$3591 , \$auto$rs_design_edit.cc:885:execute$3592 , \$auto$rs_design_edit.cc:885:execute$3593 , \$auto$rs_design_edit.cc:885:execute$3594 , \$auto$rs_design_edit.cc:885:execute$3595 , \$auto$rs_design_edit.cc:885:execute$3596 , \$auto$rs_design_edit.cc:885:execute$3597 , \$auto$rs_design_edit.cc:885:execute$3598 , \$auto$rs_design_edit.cc:885:execute$3599 , \$auto$rs_design_edit.cc:885:execute$3600 , \$auto$rs_design_edit.cc:885:execute$3601 , \$auto$rs_design_edit.cc:885:execute$3602 , \$auto$rs_design_edit.cc:885:execute$3603 , \$auto$rs_design_edit.cc:885:execute$3604 , \$auto$rs_design_edit.cc:885:execute$3605 , \$auto$rs_design_edit.cc:885:execute$3606 , \$auto$rs_design_edit.cc:885:execute$3607 , \$auto$rs_design_edit.cc:885:execute$3608 , \$auto$rs_design_edit.cc:885:execute$3609 , \$auto$rs_design_edit.cc:885:execute$3610 
, \$auto$rs_design_edit.cc:885:execute$3611 , \$auto$rs_design_edit.cc:885:execute$3612 , \$auto$rs_design_edit.cc:885:execute$3613 , \$auto$rs_design_edit.cc:885:execute$3614 , \$auto$rs_design_edit.cc:885:execute$3615 , \$auto$rs_design_edit.cc:885:execute$3616 , \$auto$rs_design_edit.cc:885:execute$3617 , \$auto$rs_design_edit.cc:885:execute$3618 , \$auto$rs_design_edit.cc:885:execute$3619 , \$auto$rs_design_edit.cc:885:execute$3620 , \$auto$rs_design_edit.cc:885:execute$3621 , \$auto$rs_design_edit.cc:885:execute$3622 , \$auto$rs_design_edit.cc:885:execute$3623 , \$auto$rs_design_edit.cc:885:execute$3624 , \$auto$rs_design_edit.cc:885:execute$3625 , \$auto$rs_design_edit.cc:885:execute$3626 , \$auto$rs_design_edit.cc:885:execute$3627 , \$auto$rs_design_edit.cc:885:execute$3628 , \$auto$rs_design_edit.cc:885:execute$3629 , \$auto$rs_design_edit.cc:885:execute$3630 , \$clk_buf_$ibuf_clk 
, \$ibuf_A1[0] , \$ibuf_A1[1] , \$ibuf_A1[2] , \$ibuf_A1[3] , \$ibuf_A1[4] , \$ibuf_A1[5] , \$ibuf_A1[6] , \$ibuf_A1[7] , \$ibuf_A1[8] , \$ibuf_A1[9] , \$ibuf_A2[0] , \$ibuf_A2[1] , \$ibuf_A2[2] , \$ibuf_A2[3] , \$ibuf_A2[4] , \$ibuf_A2[5] , \$ibuf_A2[6] , \$ibuf_A2[7] , \$ibuf_A2[8] , \$ibuf_A2[9] , \$ibuf_B1[0] 
, \$ibuf_B1[1] , \$ibuf_B1[2] , \$ibuf_B1[3] , \$ibuf_B1[4] , \$ibuf_B1[5] , \$ibuf_B1[6] , \$ibuf_B1[7] , \$ibuf_B1[8] , \$ibuf_B2[0] , \$ibuf_B2[1] , \$ibuf_B2[2] , \$ibuf_B2[3] , \$ibuf_B2[4] , \$ibuf_B2[5] , \$ibuf_B2[6] , \$ibuf_B2[7] , \$ibuf_B2[8] , \$ibuf_reset , \$ibuf_subtract , \$obuf_P[0] , \$obuf_P[1] 
, \$obuf_P[2] , \$obuf_P[3] , \$obuf_P[4] , \$obuf_P[5] , \$obuf_P[6] , \$obuf_P[7] , \$obuf_P[8] , \$obuf_P[9] , \$obuf_P[10] , \$obuf_P[11] , \$obuf_P[12] , \$obuf_P[13] , \$obuf_P[14] , \$obuf_P[15] , \$obuf_P[16] , \$obuf_P[17] , \$obuf_P[18] , \$obuf_P[19] , \$obuf_P[20] , \$obuf_P[21] , \$obuf_P[22] 
, \$obuf_P[23] , \$obuf_P[24] , \$obuf_P[25] , \$obuf_P[26] , \$obuf_P[27] , \$obuf_P[28] , \$obuf_P[29] , \$obuf_P[30] , \$obuf_P[31] , \$obuf_P[32] , \$obuf_P[33] , \$obuf_P[34] , \$obuf_P[35] , \$obuf_P[36] , \$obuf_P[37] );
  output \$auto$rs_design_edit.cc:885:execute$3590 ;
  output \$auto$rs_design_edit.cc:885:execute$3591 ;
  output \$auto$rs_design_edit.cc:885:execute$3592 ;
  output \$auto$rs_design_edit.cc:885:execute$3593 ;
  output \$auto$rs_design_edit.cc:885:execute$3594 ;
  output \$auto$rs_design_edit.cc:885:execute$3595 ;
  output \$auto$rs_design_edit.cc:885:execute$3596 ;
  output \$auto$rs_design_edit.cc:885:execute$3597 ;
  output \$auto$rs_design_edit.cc:885:execute$3598 ;
  output \$auto$rs_design_edit.cc:885:execute$3599 ;
  output \$auto$rs_design_edit.cc:885:execute$3600 ;
  output \$auto$rs_design_edit.cc:885:execute$3601 ;
  output \$auto$rs_design_edit.cc:885:execute$3602 ;
  output \$auto$rs_design_edit.cc:885:execute$3603 ;
  output \$auto$rs_design_edit.cc:885:execute$3604 ;
  output \$auto$rs_design_edit.cc:885:execute$3605 ;
  output \$auto$rs_design_edit.cc:885:execute$3606 ;
  output \$auto$rs_design_edit.cc:885:execute$3607 ;
  output \$auto$rs_design_edit.cc:885:execute$3608 ;
  output \$auto$rs_design_edit.cc:885:execute$3609 ;
  output \$auto$rs_design_edit.cc:885:execute$3610 ;
  output \$auto$rs_design_edit.cc:885:execute$3611 ;
  output \$auto$rs_design_edit.cc:885:execute$3612 ;
  output \$auto$rs_design_edit.cc:885:execute$3613 ;
  output \$auto$rs_design_edit.cc:885:execute$3614 ;
  output \$auto$rs_design_edit.cc:885:execute$3615 ;
  output \$auto$rs_design_edit.cc:885:execute$3616 ;
  output \$auto$rs_design_edit.cc:885:execute$3617 ;
  output \$auto$rs_design_edit.cc:885:execute$3618 ;
  output \$auto$rs_design_edit.cc:885:execute$3619 ;
  output \$auto$rs_design_edit.cc:885:execute$3620 ;
  output \$auto$rs_design_edit.cc:885:execute$3621 ;
  output \$auto$rs_design_edit.cc:885:execute$3622 ;
  output \$auto$rs_design_edit.cc:885:execute$3623 ;
  output \$auto$rs_design_edit.cc:885:execute$3624 ;
  output \$auto$rs_design_edit.cc:885:execute$3625 ;
  output \$auto$rs_design_edit.cc:885:execute$3626 ;
  output \$auto$rs_design_edit.cc:885:execute$3627 ;
  output \$auto$rs_design_edit.cc:885:execute$3628 ;
  output \$auto$rs_design_edit.cc:885:execute$3629 ;
  output \$auto$rs_design_edit.cc:885:execute$3630 ;
  input \$clk_buf_$ibuf_clk ;
  input \$ibuf_A1[0] ;
  input \$ibuf_A1[1] ;
  input \$ibuf_A1[2] ;
  input \$ibuf_A1[3] ;
  input \$ibuf_A1[4] ;
  input \$ibuf_A1[5] ;
  input \$ibuf_A1[6] ;
  input \$ibuf_A1[7] ;
  input \$ibuf_A1[8] ;
  input \$ibuf_A1[9] ;
  input \$ibuf_A2[0] ;
  input \$ibuf_A2[1] ;
  input \$ibuf_A2[2] ;
  input \$ibuf_A2[3] ;
  input \$ibuf_A2[4] ;
  input \$ibuf_A2[5] ;
  input \$ibuf_A2[6] ;
  input \$ibuf_A2[7] ;
  input \$ibuf_A2[8] ;
  input \$ibuf_A2[9] ;
  input \$ibuf_B1[0] ;
  input \$ibuf_B1[1] ;
  input \$ibuf_B1[2] ;
  input \$ibuf_B1[3] ;
  input \$ibuf_B1[4] ;
  input \$ibuf_B1[5] ;
  input \$ibuf_B1[6] ;
  input \$ibuf_B1[7] ;
  input \$ibuf_B1[8] ;
  input \$ibuf_B2[0] ;
  input \$ibuf_B2[1] ;
  input \$ibuf_B2[2] ;
  input \$ibuf_B2[3] ;
  input \$ibuf_B2[4] ;
  input \$ibuf_B2[5] ;
  input \$ibuf_B2[6] ;
  input \$ibuf_B2[7] ;
  input \$ibuf_B2[8] ;
  input \$ibuf_reset ;
  input \$ibuf_subtract ;
  output \$obuf_P[0] ;
  output \$obuf_P[10] ;
  output \$obuf_P[11] ;
  output \$obuf_P[12] ;
  output \$obuf_P[13] ;
  output \$obuf_P[14] ;
  output \$obuf_P[15] ;
  output \$obuf_P[16] ;
  output \$obuf_P[17] ;
  output \$obuf_P[18] ;
  output \$obuf_P[19] ;
  output \$obuf_P[1] ;
  output \$obuf_P[20] ;
  output \$obuf_P[21] ;
  output \$obuf_P[22] ;
  output \$obuf_P[23] ;
  output \$obuf_P[24] ;
  output \$obuf_P[25] ;
  output \$obuf_P[26] ;
  output \$obuf_P[27] ;
  output \$obuf_P[28] ;
  output \$obuf_P[29] ;
  output \$obuf_P[2] ;
  output \$obuf_P[30] ;
  output \$obuf_P[31] ;
  output \$obuf_P[32] ;
  output \$obuf_P[33] ;
  output \$obuf_P[34] ;
  output \$obuf_P[35] ;
  output \$obuf_P[36] ;
  output \$obuf_P[37] ;
  output \$obuf_P[3] ;
  output \$obuf_P[4] ;
  output \$obuf_P[5] ;
  output \$obuf_P[6] ;
  output \$obuf_P[7] ;
  output \$obuf_P[8] ;
  output \$obuf_P[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[10] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[11] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[12] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[13] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[14] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[15] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[16] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[17] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[18] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.BB[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[10] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[11] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[12] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[13] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[14] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[15] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[16] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[17] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[18] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.C[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[10] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[11] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[12] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[13] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[14] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[15] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[16] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[17] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[18] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$42.Y[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[10] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[11] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[12] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[13] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[14] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[15] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[16] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[17] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[18] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:40.21-40.23" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.BB[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[10] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[11] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[12] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[13] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[14] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[15] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[16] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[17] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[18] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.C[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[10] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[11] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[12] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[13] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[14] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[15] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[16] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[17] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[18] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$45.Y[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.C[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.S[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$48.Y[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.C[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.S[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto$alumacc.cc:491:replace_alu$51.Y[9] ;
  wire \$auto$rs_design_edit.cc:885:execute$3590 ;
  wire \$auto$rs_design_edit.cc:885:execute$3591 ;
  wire \$auto$rs_design_edit.cc:885:execute$3592 ;
  wire \$auto$rs_design_edit.cc:885:execute$3593 ;
  wire \$auto$rs_design_edit.cc:885:execute$3594 ;
  wire \$auto$rs_design_edit.cc:885:execute$3595 ;
  wire \$auto$rs_design_edit.cc:885:execute$3596 ;
  wire \$auto$rs_design_edit.cc:885:execute$3597 ;
  wire \$auto$rs_design_edit.cc:885:execute$3598 ;
  wire \$auto$rs_design_edit.cc:885:execute$3599 ;
  wire \$auto$rs_design_edit.cc:885:execute$3600 ;
  wire \$auto$rs_design_edit.cc:885:execute$3601 ;
  wire \$auto$rs_design_edit.cc:885:execute$3602 ;
  wire \$auto$rs_design_edit.cc:885:execute$3603 ;
  wire \$auto$rs_design_edit.cc:885:execute$3604 ;
  wire \$auto$rs_design_edit.cc:885:execute$3605 ;
  wire \$auto$rs_design_edit.cc:885:execute$3606 ;
  wire \$auto$rs_design_edit.cc:885:execute$3607 ;
  wire \$auto$rs_design_edit.cc:885:execute$3608 ;
  wire \$auto$rs_design_edit.cc:885:execute$3609 ;
  wire \$auto$rs_design_edit.cc:885:execute$3610 ;
  wire \$auto$rs_design_edit.cc:885:execute$3611 ;
  wire \$auto$rs_design_edit.cc:885:execute$3612 ;
  wire \$auto$rs_design_edit.cc:885:execute$3613 ;
  wire \$auto$rs_design_edit.cc:885:execute$3614 ;
  wire \$auto$rs_design_edit.cc:885:execute$3615 ;
  wire \$auto$rs_design_edit.cc:885:execute$3616 ;
  wire \$auto$rs_design_edit.cc:885:execute$3617 ;
  wire \$auto$rs_design_edit.cc:885:execute$3618 ;
  wire \$auto$rs_design_edit.cc:885:execute$3619 ;
  wire \$auto$rs_design_edit.cc:885:execute$3620 ;
  wire \$auto$rs_design_edit.cc:885:execute$3621 ;
  wire \$auto$rs_design_edit.cc:885:execute$3622 ;
  wire \$auto$rs_design_edit.cc:885:execute$3623 ;
  wire \$auto$rs_design_edit.cc:885:execute$3624 ;
  wire \$auto$rs_design_edit.cc:885:execute$3625 ;
  wire \$auto$rs_design_edit.cc:885:execute$3626 ;
  wire \$auto$rs_design_edit.cc:885:execute$3627 ;
  wire \$auto$rs_design_edit.cc:885:execute$3628 ;
  wire \$auto$rs_design_edit.cc:885:execute$3629 ;
  wire \$auto$rs_design_edit.cc:885:execute$3630 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.8-2.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.8-2.11" *)
  wire \$clk_buf_$ibuf_clk ;
  (* unused_bits = "0" *)
  wire \$delete_wire$3586 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$3587 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$3588 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$3589 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:3.15-3.17" *)
  wire \$ibuf_A1[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:4.15-4.17" *)
  wire \$ibuf_A2[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:5.15-5.17" *)
  wire \$ibuf_B1[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:6.15-6.17" *)
  wire \$ibuf_B2[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.13-2.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.13-2.18" *)
  wire \$ibuf_reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.20-2.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:2.20-2.28" *)
  wire \$ibuf_subtract ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[0] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[10] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[11] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[12] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[13] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[14] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[15] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[16] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[17] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[18] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[19] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[1] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[20] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[21] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[22] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[23] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[24] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[25] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[26] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[27] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[28] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[29] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[2] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[30] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[31] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[32] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[33] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[34] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[35] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[36] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[37] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[3] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[4] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[5] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[6] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[7] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[8] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:7.21-7.22" *)
  wire \$obuf_P[9] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[0] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[10] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[11] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[12] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[13] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[14] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[15] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[16] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[17] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[18] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[1] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[2] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[32] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[33] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[34] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[35] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[36] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[37] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[38] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[39] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[3] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[40] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[41] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[42] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[43] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[44] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[45] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[46] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[47] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[48] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[49] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[4] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[50] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[5] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[6] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[7] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[8] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:9.16-9.26" *)
  wire \add_or_sub[9] ;
  wire \mult1[0] ;
  wire \mult1[10] ;
  wire \mult1[11] ;
  wire \mult1[12] ;
  wire \mult1[13] ;
  wire \mult1[14] ;
  wire \mult1[15] ;
  wire \mult1[16] ;
  wire \mult1[17] ;
  wire \mult1[18] ;
  wire \mult1[1] ;
  wire \mult1[2] ;
  wire \mult1[3] ;
  wire \mult1[4] ;
  wire \mult1[5] ;
  wire \mult1[6] ;
  wire \mult1[7] ;
  wire \mult1[8] ;
  wire \mult1[9] ;
  wire \mult2[0] ;
  wire \mult2[10] ;
  wire \mult2[11] ;
  wire \mult2[12] ;
  wire \mult2[13] ;
  wire \mult2[14] ;
  wire \mult2[15] ;
  wire \mult2[16] ;
  wire \mult2[17] ;
  wire \mult2[18] ;
  wire \mult2[1] ;
  wire \mult2[2] ;
  wire \mult2[3] ;
  wire \mult2[4] ;
  wire \mult2[5] ;
  wire \mult2[6] ;
  wire \mult2[7] ;
  wire \mult2[8] ;
  wire \mult2[9] ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1163  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[0] ),
    .E(1'h1),
    .Q(\add_or_sub[0] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1164  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[0] ),
    .E(1'h1),
    .Q(\$obuf_P[0] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1165  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[1] ),
    .E(1'h1),
    .Q(\add_or_sub[1] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1166  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[1] ),
    .E(1'h1),
    .Q(\$obuf_P[1] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1167  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[2] ),
    .E(1'h1),
    .Q(\add_or_sub[2] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1168  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[2] ),
    .E(1'h1),
    .Q(\$obuf_P[2] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1169  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[3] ),
    .E(1'h1),
    .Q(\add_or_sub[3] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1170  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[3] ),
    .E(1'h1),
    .Q(\$obuf_P[3] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1171  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[4] ),
    .E(1'h1),
    .Q(\add_or_sub[4] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1172  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[4] ),
    .E(1'h1),
    .Q(\$obuf_P[4] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1173  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[5] ),
    .E(1'h1),
    .Q(\add_or_sub[5] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1174  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[5] ),
    .E(1'h1),
    .Q(\$obuf_P[5] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1175  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[6] ),
    .E(1'h1),
    .Q(\add_or_sub[6] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1176  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[6] ),
    .E(1'h1),
    .Q(\$obuf_P[6] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1177  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[7] ),
    .E(1'h1),
    .Q(\add_or_sub[7] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1178  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[7] ),
    .E(1'h1),
    .Q(\$obuf_P[7] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1179  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[8] ),
    .E(1'h1),
    .Q(\add_or_sub[8] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1180  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[8] ),
    .E(1'h1),
    .Q(\$obuf_P[8] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1181  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[9] ),
    .E(1'h1),
    .Q(\add_or_sub[9] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1182  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[9] ),
    .E(1'h1),
    .Q(\$obuf_P[9] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1183  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[10] ),
    .E(1'h1),
    .Q(\add_or_sub[10] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1184  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[10] ),
    .E(1'h1),
    .Q(\$obuf_P[10] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1185  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[11] ),
    .E(1'h1),
    .Q(\add_or_sub[11] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1186  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[11] ),
    .E(1'h1),
    .Q(\$obuf_P[11] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1187  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[12] ),
    .E(1'h1),
    .Q(\add_or_sub[12] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1188  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[12] ),
    .E(1'h1),
    .Q(\$obuf_P[12] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1189  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[13] ),
    .E(1'h1),
    .Q(\add_or_sub[13] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1190  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[13] ),
    .E(1'h1),
    .Q(\$obuf_P[13] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1191  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[14] ),
    .E(1'h1),
    .Q(\add_or_sub[14] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1192  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[14] ),
    .E(1'h1),
    .Q(\$obuf_P[14] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1193  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[15] ),
    .E(1'h1),
    .Q(\add_or_sub[15] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1194  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[15] ),
    .E(1'h1),
    .Q(\$obuf_P[15] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1195  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[16] ),
    .E(1'h1),
    .Q(\add_or_sub[16] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1196  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[16] ),
    .E(1'h1),
    .Q(\$obuf_P[16] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1197  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[17] ),
    .E(1'h1),
    .Q(\add_or_sub[17] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1198  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[17] ),
    .E(1'h1),
    .Q(\$obuf_P[17] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1199  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$48.Y[18] ),
    .E(1'h1),
    .Q(\add_or_sub[18] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1200  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[18] ),
    .E(1'h1),
    .Q(\$obuf_P[18] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1201  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[0] ),
    .E(1'h1),
    .Q(\add_or_sub[32] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1202  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[32] ),
    .E(1'h1),
    .Q(\$obuf_P[19] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1203  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[1] ),
    .E(1'h1),
    .Q(\add_or_sub[33] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1204  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[33] ),
    .E(1'h1),
    .Q(\$obuf_P[20] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1205  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[2] ),
    .E(1'h1),
    .Q(\add_or_sub[34] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1206  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[34] ),
    .E(1'h1),
    .Q(\$obuf_P[21] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1207  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[3] ),
    .E(1'h1),
    .Q(\add_or_sub[35] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1208  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[35] ),
    .E(1'h1),
    .Q(\$obuf_P[22] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1209  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[4] ),
    .E(1'h1),
    .Q(\add_or_sub[36] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1210  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[36] ),
    .E(1'h1),
    .Q(\$obuf_P[23] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1211  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[5] ),
    .E(1'h1),
    .Q(\add_or_sub[37] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1212  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[37] ),
    .E(1'h1),
    .Q(\$obuf_P[24] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1213  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[6] ),
    .E(1'h1),
    .Q(\add_or_sub[38] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1214  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[38] ),
    .E(1'h1),
    .Q(\$obuf_P[25] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1215  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[7] ),
    .E(1'h1),
    .Q(\add_or_sub[39] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1216  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[39] ),
    .E(1'h1),
    .Q(\$obuf_P[26] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1217  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[8] ),
    .E(1'h1),
    .Q(\add_or_sub[40] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1218  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[40] ),
    .E(1'h1),
    .Q(\$obuf_P[27] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1219  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[9] ),
    .E(1'h1),
    .Q(\add_or_sub[41] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1220  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[41] ),
    .E(1'h1),
    .Q(\$obuf_P[28] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1221  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[10] ),
    .E(1'h1),
    .Q(\add_or_sub[42] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1222  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[42] ),
    .E(1'h1),
    .Q(\$obuf_P[29] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1223  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[11] ),
    .E(1'h1),
    .Q(\add_or_sub[43] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1224  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[43] ),
    .E(1'h1),
    .Q(\$obuf_P[30] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1225  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[12] ),
    .E(1'h1),
    .Q(\add_or_sub[44] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1226  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[44] ),
    .E(1'h1),
    .Q(\$obuf_P[31] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1227  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[13] ),
    .E(1'h1),
    .Q(\add_or_sub[45] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1228  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[45] ),
    .E(1'h1),
    .Q(\$obuf_P[32] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1229  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[14] ),
    .E(1'h1),
    .Q(\add_or_sub[46] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1230  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[46] ),
    .E(1'h1),
    .Q(\$obuf_P[33] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1231  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[15] ),
    .E(1'h1),
    .Q(\add_or_sub[47] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1232  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[47] ),
    .E(1'h1),
    .Q(\$obuf_P[34] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1233  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[16] ),
    .E(1'h1),
    .Q(\add_or_sub[48] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1234  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[48] ),
    .E(1'h1),
    .Q(\$obuf_P[35] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1235  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[17] ),
    .E(1'h1),
    .Q(\add_or_sub[49] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1236  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[49] ),
    .E(1'h1),
    .Q(\$obuf_P[36] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1237  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$auto$alumacc.cc:491:replace_alu$51.Y[18] ),
    .E(1'h1),
    .Q(\add_or_sub[50] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1162$auto$blifparse.cc:377:parse_blif$1238  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\add_or_sub[50] ),
    .E(1'h1),
    .Q(\$obuf_P[37] ),
    .R(\$ibuf_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3355  (
    .A({ \add_or_sub[0] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[0] , \mult1[0]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3356  (
    .A({ \add_or_sub[1] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[1] , \mult1[1]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3357  (
    .A({ \add_or_sub[2] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[2] , \mult1[2]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3358  (
    .A({ \add_or_sub[3] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[3] , \mult1[3]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3359  (
    .A({ \add_or_sub[4] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[4] , \mult1[4]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3360  (
    .A({ \add_or_sub[5] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[5] , \mult1[5]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3361  (
    .A({ \add_or_sub[6] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[6] , \mult1[6]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3362  (
    .A({ \add_or_sub[7] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[7] , \mult1[7]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3363  (
    .A({ \add_or_sub[8] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[8] , \mult1[8]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3364  (
    .A({ \add_or_sub[9] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[9] , \mult1[9]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[9] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3365  (
    .A({ \add_or_sub[10] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[10] , \mult1[10]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[10] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3366  (
    .A({ \add_or_sub[11] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[11] , \mult1[11]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[11] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3367  (
    .A({ \add_or_sub[12] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[12] , \mult1[12]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[12] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3368  (
    .A({ \add_or_sub[13] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[13] , \mult1[13]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[13] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3369  (
    .A({ \add_or_sub[14] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[14] , \mult1[14]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[14] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3370  (
    .A({ \add_or_sub[15] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[15] , \mult1[15]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3371  (
    .A({ \add_or_sub[16] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[16] , \mult1[16]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[16] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3372  (
    .A({ \add_or_sub[17] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[17] , \mult1[17]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[17] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3373  (
    .A({ \add_or_sub[18] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$45.Y[18] , \mult1[18]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$48.S[18] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3374  (
    .A({ \add_or_sub[32] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[0] , \mult2[0]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3375  (
    .A({ \add_or_sub[33] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[1] , \mult2[1]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3376  (
    .A({ \add_or_sub[34] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[2] , \mult2[2]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3377  (
    .A({ \add_or_sub[35] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[3] , \mult2[3]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3378  (
    .A({ \add_or_sub[36] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[4] , \mult2[4]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3379  (
    .A({ \add_or_sub[37] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[5] , \mult2[5]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3380  (
    .A({ \add_or_sub[38] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[6] , \mult2[6]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3381  (
    .A({ \add_or_sub[39] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[7] , \mult2[7]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3382  (
    .A({ \add_or_sub[40] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[8] , \mult2[8]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3383  (
    .A({ \add_or_sub[41] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[9] , \mult2[9]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[9] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3384  (
    .A({ \add_or_sub[42] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[10] , \mult2[10]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[10] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3385  (
    .A({ \add_or_sub[43] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[11] , \mult2[11]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[11] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3386  (
    .A({ \add_or_sub[44] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[12] , \mult2[12]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[12] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3387  (
    .A({ \add_or_sub[45] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[13] , \mult2[13]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[13] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3388  (
    .A({ \add_or_sub[46] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[14] , \mult2[14]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[14] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3389  (
    .A({ \add_or_sub[47] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[15] , \mult2[15]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3390  (
    .A({ \add_or_sub[48] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[16] , \mult2[16]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[16] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3391  (
    .A({ \add_or_sub[49] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[17] , \mult2[17]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[17] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3392  (
    .A({ \add_or_sub[50] , \$ibuf_subtract , \$auto$alumacc.cc:491:replace_alu$42.Y[18] , \mult2[18]  }),
    .Y(\$auto$alumacc.cc:491:replace_alu$51.S[18] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3393  (
    .A(\mult1[0] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3394  (
    .A(\mult1[1] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3395  (
    .A(\mult1[2] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3396  (
    .A(\mult1[3] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3397  (
    .A(\mult1[4] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3398  (
    .A(\mult1[5] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3399  (
    .A(\mult1[6] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3400  (
    .A(\mult1[7] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3401  (
    .A(\mult1[8] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3402  (
    .A(\mult1[9] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[9] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3403  (
    .A(\mult1[10] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[10] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3404  (
    .A(\mult1[11] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[11] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3405  (
    .A(\mult1[12] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[12] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3406  (
    .A(\mult1[13] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[13] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3407  (
    .A(\mult1[14] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[14] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3408  (
    .A(\mult1[15] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3409  (
    .A(\mult1[16] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[16] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3410  (
    .A(\mult1[17] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[17] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3411  (
    .A(\mult1[18] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$45.BB[18] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3412  (
    .A(\mult2[0] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3413  (
    .A(\mult2[1] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3414  (
    .A(\mult2[2] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3415  (
    .A(\mult2[3] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3416  (
    .A(\mult2[4] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3417  (
    .A(\mult2[5] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3418  (
    .A(\mult2[6] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3419  (
    .A(\mult2[7] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3420  (
    .A(\mult2[8] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3421  (
    .A(\mult2[9] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[9] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3422  (
    .A(\mult2[10] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[10] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3423  (
    .A(\mult2[11] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[11] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3424  (
    .A(\mult2[12] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[12] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3425  (
    .A(\mult2[13] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[13] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3426  (
    .A(\mult2[14] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[14] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3427  (
    .A(\mult2[15] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3428  (
    .A(\mult2[16] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[16] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3429  (
    .A(\mult2[17] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[17] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3354$auto$blifparse.cc:535:parse_blif$3430  (
    .A(\mult2[18] ),
    .Y(\$auto$alumacc.cc:491:replace_alu$42.BB[18] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[0] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[1] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[0] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[10] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[11] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[10] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[10] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[11] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[12] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[11] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[11] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[12] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[13] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[12] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[12] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[13] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[14] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[13] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[13] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[14] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[15] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[14] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[14] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[15].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[15] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[16] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[15] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[16].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[16] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[17] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[16] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[16] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[17].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[17] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[18] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[17] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[17] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[18].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[18] ),
    .COUT(\$delete_wire$3586 ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[18] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[18] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[1] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[2] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[1] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[2] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[3] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[2] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[3] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[4] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[3] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[4] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[5] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[4] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[5] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[6] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[5] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[6] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[7] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[6] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[7] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[8] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[7] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[8] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[9] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[8] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$42.C[9] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[10] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$42.Y[9] ),
    .P(\$auto$alumacc.cc:491:replace_alu$42.BB[9] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$42.intermediate_adder  (
    .COUT(\$auto$alumacc.cc:491:replace_alu$42.C[0] ),
    .G(1'h1),
    .P(1'h0)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[0] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[1] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[0] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[10] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[11] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[10] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[10] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[11] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[12] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[11] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[11] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[12] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[13] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[12] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[12] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[13] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[14] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[13] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[13] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[14] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[15] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[14] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[14] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[15].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[15] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[16] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[15] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[16].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[16] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[17] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[16] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[16] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[17].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[17] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[18] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[17] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[17] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[18].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[18] ),
    .COUT(\$delete_wire$3587 ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[18] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[18] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[1] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[2] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[1] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[2] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[3] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[2] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[3] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[4] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[3] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[4] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[5] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[4] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[5] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[6] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[5] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[6] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[7] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[6] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[7] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[8] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[7] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[8] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[9] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[8] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$45.C[9] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[10] ),
    .G(1'h0),
    .O(\$auto$alumacc.cc:491:replace_alu$45.Y[9] ),
    .P(\$auto$alumacc.cc:491:replace_alu$45.BB[9] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$45.intermediate_adder  (
    .COUT(\$auto$alumacc.cc:491:replace_alu$45.C[0] ),
    .G(1'h1),
    .P(1'h0)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[0] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[1] ),
    .G(\add_or_sub[0] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[0] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[10] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[11] ),
    .G(\add_or_sub[10] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[10] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[10] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[11] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[12] ),
    .G(\add_or_sub[11] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[11] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[11] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[12] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[13] ),
    .G(\add_or_sub[12] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[12] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[12] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[13] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[14] ),
    .G(\add_or_sub[13] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[13] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[13] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[14] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[15] ),
    .G(\add_or_sub[14] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[14] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[14] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[15].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[15] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[16] ),
    .G(\add_or_sub[15] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[15] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[16].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[16] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[17] ),
    .G(\add_or_sub[16] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[16] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[16] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[17].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[17] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[18] ),
    .G(\add_or_sub[17] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[17] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[17] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[18].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[18] ),
    .COUT(\$delete_wire$3588 ),
    .G(\add_or_sub[18] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[18] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[18] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[1] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[2] ),
    .G(\add_or_sub[1] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[1] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[2] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[3] ),
    .G(\add_or_sub[2] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[2] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[3] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[4] ),
    .G(\add_or_sub[3] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[3] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[4] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[5] ),
    .G(\add_or_sub[4] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[4] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[5] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[6] ),
    .G(\add_or_sub[5] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[5] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[6] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[7] ),
    .G(\add_or_sub[6] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[6] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[7] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[8] ),
    .G(\add_or_sub[7] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[7] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[8] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[9] ),
    .G(\add_or_sub[8] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[8] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$48.C[9] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[10] ),
    .G(\add_or_sub[9] ),
    .O(\$auto$alumacc.cc:491:replace_alu$48.Y[9] ),
    .P(\$auto$alumacc.cc:491:replace_alu$48.S[9] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.49-27.73|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$48.intermediate_adder  (
    .COUT(\$auto$alumacc.cc:491:replace_alu$48.C[0] ),
    .G(1'h1),
    .P(1'h0)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[0] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[1] ),
    .G(\add_or_sub[32] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[0] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[10] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[11] ),
    .G(\add_or_sub[42] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[10] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[10] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[11] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[12] ),
    .G(\add_or_sub[43] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[11] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[11] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[12] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[13] ),
    .G(\add_or_sub[44] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[12] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[12] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[13] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[14] ),
    .G(\add_or_sub[45] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[13] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[13] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[14] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[15] ),
    .G(\add_or_sub[46] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[14] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[14] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[15].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[15] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[16] ),
    .G(\add_or_sub[47] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[15] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[16].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[16] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[17] ),
    .G(\add_or_sub[48] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[16] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[16] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[17].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[17] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[18] ),
    .G(\add_or_sub[49] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[17] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[17] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[18].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[18] ),
    .COUT(\$delete_wire$3589 ),
    .G(\add_or_sub[50] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[18] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[18] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[1] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[2] ),
    .G(\add_or_sub[33] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[1] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[2] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[3] ),
    .G(\add_or_sub[34] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[2] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[3] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[4] ),
    .G(\add_or_sub[35] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[3] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[4] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[5] ),
    .G(\add_or_sub[36] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[4] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[5] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[6] ),
    .G(\add_or_sub[37] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[5] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[6] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[7] ),
    .G(\add_or_sub[38] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[6] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[7] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[8] ),
    .G(\add_or_sub[39] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[7] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[8] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[9] ),
    .G(\add_or_sub[40] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[8] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto$alumacc.cc:491:replace_alu$51.C[9] ),
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[10] ),
    .G(\add_or_sub[41] ),
    .O(\$auto$alumacc.cc:491:replace_alu$51.Y[9] ),
    .P(\$auto$alumacc.cc:491:replace_alu$51.S[9] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:27.21-27.46|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto$alumacc.cc:491:replace_alu$51.intermediate_adder  (
    .COUT(\$auto$alumacc.cc:491:replace_alu$51.C[0] ),
    .G(1'h1),
    .P(1'h0)
  );
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1043.7-1064.6|/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:138.1-159.2" *)
  DSP19X2 #(
    .COEFF1_0(10'h000),
    .COEFF1_1(10'h000),
    .COEFF1_2(10'h000),
    .COEFF1_3(10'h000),
    .COEFF2_0(10'h000),
    .COEFF2_1(10'h000),
    .COEFF2_2(10'h000),
    .COEFF2_3(10'h000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("FALSE"),
    .OUTPUT_REG_EN("FALSE")
  ) \simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:17$3_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/DSP_inference19x2/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2/results_dir/.././rtl/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2.v:18$4  (
    .A1({ \$ibuf_A1[9] , \$ibuf_A1[8] , \$ibuf_A1[7] , \$ibuf_A1[6] , \$ibuf_A1[5] , \$ibuf_A1[4] , \$ibuf_A1[3] , \$ibuf_A1[2] , \$ibuf_A1[1] , \$ibuf_A1[0]  }),
    .A2({ \$ibuf_A2[9] , \$ibuf_A2[8] , \$ibuf_A2[7] , \$ibuf_A2[6] , \$ibuf_A2[5] , \$ibuf_A2[4] , \$ibuf_A2[3] , \$ibuf_A2[2] , \$ibuf_A2[1] , \$ibuf_A2[0]  }),
    .B1({ \$ibuf_B1[8] , \$ibuf_B1[7] , \$ibuf_B1[6] , \$ibuf_B1[5] , \$ibuf_B1[4] , \$ibuf_B1[3] , \$ibuf_B1[2] , \$ibuf_B1[1] , \$ibuf_B1[0]  }),
    .B2({ \$ibuf_B2[8] , \$ibuf_B2[7] , \$ibuf_B2[6] , \$ibuf_B2[5] , \$ibuf_B2[4] , \$ibuf_B2[3] , \$ibuf_B2[2] , \$ibuf_B2[1] , \$ibuf_B2[0]  }),
    .FEEDBACK(3'h0),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z1({ \mult1[18] , \mult1[17] , \mult1[16] , \mult1[15] , \mult1[14] , \mult1[13] , \mult1[12] , \mult1[11] , \mult1[10] , \mult1[9] , \mult1[8] , \mult1[7] , \mult1[6] , \mult1[5] , \mult1[4] , \mult1[3] , \mult1[2] , \mult1[1] , \mult1[0]  }),
    .Z2({ \mult2[18] , \mult2[17] , \mult2[16] , \mult2[15] , \mult2[14] , \mult2[13] , \mult2[12] , \mult2[11] , \mult2[10] , \mult2[9] , \mult2[8] , \mult2[7] , \mult2[6] , \mult2[5] , \mult2[4] , \mult2[3] , \mult2[2] , \mult2[1] , \mult2[0]  })
  );
  assign \$auto$rs_design_edit.cc:885:execute$3621  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3620  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3619  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3618  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3617  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3616  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3615  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3614  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3613  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3612  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3611  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3610  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3609  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3608  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3607  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3606  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3605  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3604  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3603  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3602  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3601  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3600  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3599  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3598  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3597  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3596  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3595  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3594  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3593  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3592  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3591  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3590  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3630  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3623  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3624  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3625  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3626  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3622  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3629  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3627  = 1'h1;
  assign \$auto$rs_design_edit.cc:885:execute$3628  = 1'h1;
endmodule
