# Reading pref.tcl
# do Contador_I_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:06:11 on Nov 03,2022
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/20.1/projects/Contador_I/Contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Contador
# -- Compiling architecture contar of Contador
# End time: 11:06:11 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/20.1/projects/Contador_I/JK.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:06:11 on Nov 03,2022
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/20.1/projects/Contador_I/JK.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity JK
# -- Compiling architecture ciclo of JK
# End time: 11:06:11 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.contador
# vsim rtl_work.contador 
# Start time: 11:06:18 on Nov 03,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.contador(contar)
# Loading rtl_work.jk(ciclo)
add wave -position insertpoint  \
sim:/contador/sig_ctrl
add wave -position insertpoint  \
sim:/contador/clk
add wave -position insertpoint  \
sim:/contador/sig_cont
add wave -position insertpoint  \
sim:/contador/v
add wave -position insertpoint  \
sim:/contador/clk_temp
force -freeze sim:/contador/sig_ctrl 111 0
force -freeze sim:/contador/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
force -freeze sim:/contador/sig_ctrl 111 0
force -freeze sim:/contador/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
restart
force -freeze sim:/contador/sig_ctrl 111 0
force -freeze sim:/contador/clk 1 0, 0 {50 ps} -r 100
run
# End time: 11:12:53 on Nov 03,2022, Elapsed time: 0:06:35
# Errors: 0, Warnings: 0
