library IEEE;

use IEEE.std_logic_1164.all;
use WORK.all;

entity tb_dlx is
end tb_dlx;

architecture TEST of tb_dlx is

    signal Clock: std_logic := '0';
    signal Reset: std_logic := '0';

    component DLX
       port (
       Clk : in std_logic;
       Rst : in std_logic);                -- Active Low
    end component;
begin
  U1: DLX  Port Map (Clock, Reset);
  PCLOCK : process(Clock)
  begin
    Clock <= not(Clock) after 0.5 ns;
  end process;
  Reset <= '0';
end TEST;

-------------------------------

configuration CFG_TB of tb_dlx  is
  for TEST
  end for;
end CFG_TB;

