$date
	Thu Oct 25 16:07:57 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tg41out $end
$var wire 1 ! e $end
$var reg 1 " abit $end
$var reg 1 # bbit $end
$var reg 1 $ cbit $end
$var reg 1 % dbit $end
$var reg 1 & s1bit $end
$var reg 1 ' s2bit $end
$scope module t4 $end
$var wire 1 ( f0 $end
$var wire 1 ) f1 $end
$var wire 1 * f2 $end
$var wire 1 + f3 $end
$var wire 1 ! out $end
$var wire 1 , s1 $end
$var wire 1 - s2 $end
$var wire 1 . w1 $end
$var wire 1 / w2 $end
$scope module g1 $end
$var wire 1 ( d0 $end
$var wire 1 ) d1 $end
$var wire 1 . o $end
$var wire 1 , s $end
$scope module t1 $end
$var wire 1 ( a $end
$var wire 1 0 en $end
$var wire 1 . y $end
$upscope $end
$scope module t2 $end
$var wire 1 ) a $end
$var wire 1 , en $end
$var wire 1 . y $end
$upscope $end
$upscope $end
$scope module g2 $end
$var wire 1 * d0 $end
$var wire 1 + d1 $end
$var wire 1 / o $end
$var wire 1 , s $end
$scope module t1 $end
$var wire 1 * a $end
$var wire 1 1 en $end
$var wire 1 / y $end
$upscope $end
$scope module t2 $end
$var wire 1 + a $end
$var wire 1 , en $end
$var wire 1 / y $end
$upscope $end
$upscope $end
$scope module g3 $end
$var wire 1 . d0 $end
$var wire 1 / d1 $end
$var wire 1 ! o $end
$var wire 1 - s $end
$scope module t1 $end
$var wire 1 . a $end
$var wire 1 2 en $end
$var wire 1 ! y $end
$upscope $end
$scope module t2 $end
$var wire 1 / a $end
$var wire 1 - en $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
12
11
10
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1"
1(
1.
1!
#2
0"
0(
0.
0!
1#
1)
#3
1"
1(
1.
1!
#4
0"
0(
0.
0!
0#
0)
1$
1*
1/
#5
1"
1(
1.
1!
#6
0"
0(
0.
0!
1#
1)
#7
1"
1(
1.
1!
#8
0"
0(
0.
0!
0#
0)
0$
0*
0/
1%
1+
#9
1"
1(
1.
1!
#10
0"
0(
0.
0!
1#
1)
#11
1"
1(
1.
1!
#12
0"
0(
0.
0!
0#
0)
1$
1*
1/
#13
1"
1(
1.
1!
#14
0"
0(
0.
0!
1#
1)
#15
1"
1(
1.
1!
#16
00
01
0"
0(
0#
0)
0.
0!
0$
0*
0%
0+
0/
1&
1,
#17
1"
1(
#18
0"
0(
1#
1)
1.
1!
#19
1"
1(
#20
0"
0(
0#
0)
0.
0!
1$
1*
#21
1"
1(
#22
0"
0(
1#
1)
1.
1!
#23
1"
1(
#24
0"
0(
0#
0)
0.
0!
0$
0*
1%
1+
1/
#25
1"
1(
#26
0"
0(
1#
1)
1.
1!
#27
1"
1(
#28
0"
0(
0#
0)
0.
0!
1$
1*
#29
1"
1(
#30
0"
0(
1#
1)
1.
1!
#31
1"
1(
#32
10
11
02
0"
0(
0#
0)
0.
0$
0*
0%
0+
0/
0!
0&
0,
1'
1-
#33
1"
1(
1.
#34
0"
0(
0.
1#
1)
#35
1"
1(
1.
#36
0"
0(
0.
0#
0)
1$
1*
1/
1!
#37
1"
1(
1.
#38
0"
0(
0.
1#
1)
#39
1"
1(
1.
#40
0"
0(
0.
0#
0)
0$
0*
0/
0!
1%
1+
#41
1"
1(
1.
#42
0"
0(
0.
1#
1)
#43
1"
1(
1.
#44
0"
0(
0.
0#
0)
1$
1*
1/
1!
#45
1"
1(
1.
#46
0"
0(
0.
1#
1)
#47
1"
1(
1.
#48
00
01
0"
0(
0#
0)
0.
0$
0*
0%
0+
0/
0!
1&
1,
#49
1"
1(
#50
0"
0(
1#
1)
1.
#51
1"
1(
#52
0"
0(
0#
0)
0.
1$
1*
#53
1"
1(
#54
0"
0(
1#
1)
1.
#55
1"
1(
#56
0"
0(
0#
0)
0.
0$
0*
1%
1+
1/
1!
#57
1"
1(
#58
0"
0(
1#
1)
1.
#59
1"
1(
#60
0"
0(
0#
0)
0.
1$
1*
#61
1"
1(
#62
0"
0(
1#
1)
1.
#63
1"
1(
#64
10
11
12
0"
0(
0#
0)
0.
0$
0*
0%
0+
0/
0!
0&
0,
0'
0-
