memory-map:
  bus: wb-32-be
  name: orclr
  description: a single register
  children:
    - reg:
        name: breg
        width: 32
        access: rw
        x-hdl:
          type: or-clr
