
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
   0:	2000ee38 	.word	0x2000ee38
   4:	00004681 	.word	0x00004681
   8:	000126cd 	.word	0x000126cd
   c:	00004639 	.word	0x00004639
  10:	00004639 	.word	0x00004639
  14:	00004639 	.word	0x00004639
  18:	00004639 	.word	0x00004639
  1c:	00004639 	.word	0x00004639
	...
  2c:	00004339 	.word	0x00004339
  30:	00004639 	.word	0x00004639
  34:	00000000 	.word	0x00000000
  38:	000042dd 	.word	0x000042dd
  3c:	00012f3d 	.word	0x00012f3d

00000040 <_irq_vector_table>:
  40:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
  50:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
  60:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
  70:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
  80:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
  90:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
  a0:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
  b0:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
  c0:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
  d0:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
  e0:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
  f0:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
 100:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
 110:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
 120:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
 130:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
 140:	000043c5 000043c5 000043c5 000043c5     .C...C...C...C..
 150:	000043c5                                .C..

Disassembly of section text:

00000158 <__aeabi_drsub>:
     158:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     15c:	e002      	b.n	164 <__adddf3>
     15e:	bf00      	nop

00000160 <__aeabi_dsub>:
     160:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00000164 <__adddf3>:
     164:	b530      	push	{r4, r5, lr}
     166:	ea4f 0441 	mov.w	r4, r1, lsl #1
     16a:	ea4f 0543 	mov.w	r5, r3, lsl #1
     16e:	ea94 0f05 	teq	r4, r5
     172:	bf08      	it	eq
     174:	ea90 0f02 	teqeq	r0, r2
     178:	bf1f      	itttt	ne
     17a:	ea54 0c00 	orrsne.w	ip, r4, r0
     17e:	ea55 0c02 	orrsne.w	ip, r5, r2
     182:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     186:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     18a:	f000 80e2 	beq.w	352 <__data_size+0xb5>
     18e:	ea4f 5454 	mov.w	r4, r4, lsr #21
     192:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     196:	bfb8      	it	lt
     198:	426d      	neglt	r5, r5
     19a:	dd0c      	ble.n	1b6 <__adddf3+0x52>
     19c:	442c      	add	r4, r5
     19e:	ea80 0202 	eor.w	r2, r0, r2
     1a2:	ea81 0303 	eor.w	r3, r1, r3
     1a6:	ea82 0000 	eor.w	r0, r2, r0
     1aa:	ea83 0101 	eor.w	r1, r3, r1
     1ae:	ea80 0202 	eor.w	r2, r0, r2
     1b2:	ea81 0303 	eor.w	r3, r1, r3
     1b6:	2d36      	cmp	r5, #54	; 0x36
     1b8:	bf88      	it	hi
     1ba:	bd30      	pophi	{r4, r5, pc}
     1bc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     1c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
     1c4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     1c8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     1cc:	d002      	beq.n	1d4 <CONFIG_SRAM_SIZE+0x14>
     1ce:	4240      	negs	r0, r0
     1d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     1d4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     1d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
     1dc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     1e0:	d002      	beq.n	1e8 <CONFIG_SRAM_SIZE+0x28>
     1e2:	4252      	negs	r2, r2
     1e4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     1e8:	ea94 0f05 	teq	r4, r5
     1ec:	f000 80a7 	beq.w	33e <__data_size+0xa1>
     1f0:	f1a4 0401 	sub.w	r4, r4, #1
     1f4:	f1d5 0e20 	rsbs	lr, r5, #32
     1f8:	db0d      	blt.n	216 <CONFIG_SRAM_SIZE+0x56>
     1fa:	fa02 fc0e 	lsl.w	ip, r2, lr
     1fe:	fa22 f205 	lsr.w	r2, r2, r5
     202:	1880      	adds	r0, r0, r2
     204:	f141 0100 	adc.w	r1, r1, #0
     208:	fa03 f20e 	lsl.w	r2, r3, lr
     20c:	1880      	adds	r0, r0, r2
     20e:	fa43 f305 	asr.w	r3, r3, r5
     212:	4159      	adcs	r1, r3
     214:	e00e      	b.n	234 <CONFIG_SRAM_SIZE+0x74>
     216:	f1a5 0520 	sub.w	r5, r5, #32
     21a:	f10e 0e20 	add.w	lr, lr, #32
     21e:	2a01      	cmp	r2, #1
     220:	fa03 fc0e 	lsl.w	ip, r3, lr
     224:	bf28      	it	cs
     226:	f04c 0c02 	orrcs.w	ip, ip, #2
     22a:	fa43 f305 	asr.w	r3, r3, r5
     22e:	18c0      	adds	r0, r0, r3
     230:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     234:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     238:	d507      	bpl.n	24a <CONFIG_SRAM_SIZE+0x8a>
     23a:	f04f 0e00 	mov.w	lr, #0
     23e:	f1dc 0c00 	rsbs	ip, ip, #0
     242:	eb7e 0000 	sbcs.w	r0, lr, r0
     246:	eb6e 0101 	sbc.w	r1, lr, r1
     24a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     24e:	d31b      	bcc.n	288 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x8>
     250:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     254:	d30c      	bcc.n	270 <CONFIG_SRAM_SIZE+0xb0>
     256:	0849      	lsrs	r1, r1, #1
     258:	ea5f 0030 	movs.w	r0, r0, rrx
     25c:	ea4f 0c3c 	mov.w	ip, ip, rrx
     260:	f104 0401 	add.w	r4, r4, #1
     264:	ea4f 5244 	mov.w	r2, r4, lsl #21
     268:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     26c:	f080 809a 	bcs.w	3a4 <__data_size+0x107>
     270:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     274:	bf08      	it	eq
     276:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     27a:	f150 0000 	adcs.w	r0, r0, #0
     27e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     282:	ea41 0105 	orr.w	r1, r1, r5
     286:	bd30      	pop	{r4, r5, pc}
     288:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     28c:	4140      	adcs	r0, r0
     28e:	eb41 0101 	adc.w	r1, r1, r1
     292:	3c01      	subs	r4, #1
     294:	bf28      	it	cs
     296:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     29a:	d2e9      	bcs.n	270 <CONFIG_SRAM_SIZE+0xb0>
     29c:	f091 0f00 	teq	r1, #0
     2a0:	bf04      	itt	eq
     2a2:	4601      	moveq	r1, r0
     2a4:	2000      	moveq	r0, #0
     2a6:	fab1 f381 	clz	r3, r1
     2aa:	bf08      	it	eq
     2ac:	3320      	addeq	r3, #32
     2ae:	f1a3 030b 	sub.w	r3, r3, #11
     2b2:	f1b3 0220 	subs.w	r2, r3, #32
     2b6:	da0c      	bge.n	2d2 <__data_size+0x35>
     2b8:	320c      	adds	r2, #12
     2ba:	dd08      	ble.n	2ce <__data_size+0x31>
     2bc:	f102 0c14 	add.w	ip, r2, #20
     2c0:	f1c2 020c 	rsb	r2, r2, #12
     2c4:	fa01 f00c 	lsl.w	r0, r1, ip
     2c8:	fa21 f102 	lsr.w	r1, r1, r2
     2cc:	e00c      	b.n	2e8 <__data_size+0x4b>
     2ce:	f102 0214 	add.w	r2, r2, #20
     2d2:	bfd8      	it	le
     2d4:	f1c2 0c20 	rsble	ip, r2, #32
     2d8:	fa01 f102 	lsl.w	r1, r1, r2
     2dc:	fa20 fc0c 	lsr.w	ip, r0, ip
     2e0:	bfdc      	itt	le
     2e2:	ea41 010c 	orrle.w	r1, r1, ip
     2e6:	4090      	lslle	r0, r2
     2e8:	1ae4      	subs	r4, r4, r3
     2ea:	bfa2      	ittt	ge
     2ec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     2f0:	4329      	orrge	r1, r5
     2f2:	bd30      	popge	{r4, r5, pc}
     2f4:	ea6f 0404 	mvn.w	r4, r4
     2f8:	3c1f      	subs	r4, #31
     2fa:	da1c      	bge.n	336 <__data_size+0x99>
     2fc:	340c      	adds	r4, #12
     2fe:	dc0e      	bgt.n	31e <__data_size+0x81>
     300:	f104 0414 	add.w	r4, r4, #20
     304:	f1c4 0220 	rsb	r2, r4, #32
     308:	fa20 f004 	lsr.w	r0, r0, r4
     30c:	fa01 f302 	lsl.w	r3, r1, r2
     310:	ea40 0003 	orr.w	r0, r0, r3
     314:	fa21 f304 	lsr.w	r3, r1, r4
     318:	ea45 0103 	orr.w	r1, r5, r3
     31c:	bd30      	pop	{r4, r5, pc}
     31e:	f1c4 040c 	rsb	r4, r4, #12
     322:	f1c4 0220 	rsb	r2, r4, #32
     326:	fa20 f002 	lsr.w	r0, r0, r2
     32a:	fa01 f304 	lsl.w	r3, r1, r4
     32e:	ea40 0003 	orr.w	r0, r0, r3
     332:	4629      	mov	r1, r5
     334:	bd30      	pop	{r4, r5, pc}
     336:	fa21 f004 	lsr.w	r0, r1, r4
     33a:	4629      	mov	r1, r5
     33c:	bd30      	pop	{r4, r5, pc}
     33e:	f094 0f00 	teq	r4, #0
     342:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     346:	bf06      	itte	eq
     348:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     34c:	3401      	addeq	r4, #1
     34e:	3d01      	subne	r5, #1
     350:	e74e      	b.n	1f0 <CONFIG_SRAM_SIZE+0x30>
     352:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     356:	bf18      	it	ne
     358:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     35c:	d029      	beq.n	3b2 <__data_size+0x115>
     35e:	ea94 0f05 	teq	r4, r5
     362:	bf08      	it	eq
     364:	ea90 0f02 	teqeq	r0, r2
     368:	d005      	beq.n	376 <__data_size+0xd9>
     36a:	ea54 0c00 	orrs.w	ip, r4, r0
     36e:	bf04      	itt	eq
     370:	4619      	moveq	r1, r3
     372:	4610      	moveq	r0, r2
     374:	bd30      	pop	{r4, r5, pc}
     376:	ea91 0f03 	teq	r1, r3
     37a:	bf1e      	ittt	ne
     37c:	2100      	movne	r1, #0
     37e:	2000      	movne	r0, #0
     380:	bd30      	popne	{r4, r5, pc}
     382:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     386:	d105      	bne.n	394 <__data_size+0xf7>
     388:	0040      	lsls	r0, r0, #1
     38a:	4149      	adcs	r1, r1
     38c:	bf28      	it	cs
     38e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     392:	bd30      	pop	{r4, r5, pc}
     394:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     398:	bf3c      	itt	cc
     39a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     39e:	bd30      	popcc	{r4, r5, pc}
     3a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     3a4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     3a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     3ac:	f04f 0000 	mov.w	r0, #0
     3b0:	bd30      	pop	{r4, r5, pc}
     3b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     3b6:	bf1a      	itte	ne
     3b8:	4619      	movne	r1, r3
     3ba:	4610      	movne	r0, r2
     3bc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     3c0:	bf1c      	itt	ne
     3c2:	460b      	movne	r3, r1
     3c4:	4602      	movne	r2, r0
     3c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     3ca:	bf06      	itte	eq
     3cc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     3d0:	ea91 0f03 	teqeq	r1, r3
     3d4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     3d8:	bd30      	pop	{r4, r5, pc}
     3da:	bf00      	nop

000003dc <__aeabi_ui2d>:
     3dc:	f090 0f00 	teq	r0, #0
     3e0:	bf04      	itt	eq
     3e2:	2100      	moveq	r1, #0
     3e4:	4770      	bxeq	lr
     3e6:	b530      	push	{r4, r5, lr}
     3e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
     3ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
     3f0:	f04f 0500 	mov.w	r5, #0
     3f4:	f04f 0100 	mov.w	r1, #0
     3f8:	e750      	b.n	29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     3fa:	bf00      	nop

000003fc <__aeabi_i2d>:
     3fc:	f090 0f00 	teq	r0, #0
     400:	bf04      	itt	eq
     402:	2100      	moveq	r1, #0
     404:	4770      	bxeq	lr
     406:	b530      	push	{r4, r5, lr}
     408:	f44f 6480 	mov.w	r4, #1024	; 0x400
     40c:	f104 0432 	add.w	r4, r4, #50	; 0x32
     410:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     414:	bf48      	it	mi
     416:	4240      	negmi	r0, r0
     418:	f04f 0100 	mov.w	r1, #0
     41c:	e73e      	b.n	29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     41e:	bf00      	nop

00000420 <__aeabi_f2d>:
     420:	0042      	lsls	r2, r0, #1
     422:	ea4f 01e2 	mov.w	r1, r2, asr #3
     426:	ea4f 0131 	mov.w	r1, r1, rrx
     42a:	ea4f 7002 	mov.w	r0, r2, lsl #28
     42e:	bf1f      	itttt	ne
     430:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     434:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     438:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     43c:	4770      	bxne	lr
     43e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     442:	bf08      	it	eq
     444:	4770      	bxeq	lr
     446:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     44a:	bf04      	itt	eq
     44c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     450:	4770      	bxeq	lr
     452:	b530      	push	{r4, r5, lr}
     454:	f44f 7460 	mov.w	r4, #896	; 0x380
     458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     45c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     460:	e71c      	b.n	29c <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1c>
     462:	bf00      	nop

00000464 <__aeabi_ul2d>:
     464:	ea50 0201 	orrs.w	r2, r0, r1
     468:	bf08      	it	eq
     46a:	4770      	bxeq	lr
     46c:	b530      	push	{r4, r5, lr}
     46e:	f04f 0500 	mov.w	r5, #0
     472:	e00a      	b.n	48a <__aeabi_l2d+0x16>

00000474 <__aeabi_l2d>:
     474:	ea50 0201 	orrs.w	r2, r0, r1
     478:	bf08      	it	eq
     47a:	4770      	bxeq	lr
     47c:	b530      	push	{r4, r5, lr}
     47e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     482:	d502      	bpl.n	48a <__aeabi_l2d+0x16>
     484:	4240      	negs	r0, r0
     486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     48a:	f44f 6480 	mov.w	r4, #1024	; 0x400
     48e:	f104 0432 	add.w	r4, r4, #50	; 0x32
     492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     496:	f43f aed8 	beq.w	24a <CONFIG_SRAM_SIZE+0x8a>
     49a:	f04f 0203 	mov.w	r2, #3
     49e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4a2:	bf18      	it	ne
     4a4:	3203      	addne	r2, #3
     4a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4aa:	bf18      	it	ne
     4ac:	3203      	addne	r2, #3
     4ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     4b2:	f1c2 0320 	rsb	r3, r2, #32
     4b6:	fa00 fc03 	lsl.w	ip, r0, r3
     4ba:	fa20 f002 	lsr.w	r0, r0, r2
     4be:	fa01 fe03 	lsl.w	lr, r1, r3
     4c2:	ea40 000e 	orr.w	r0, r0, lr
     4c6:	fa21 f102 	lsr.w	r1, r1, r2
     4ca:	4414      	add	r4, r2
     4cc:	e6bd      	b.n	24a <CONFIG_SRAM_SIZE+0x8a>
     4ce:	bf00      	nop

000004d0 <__aeabi_dmul>:
     4d0:	b570      	push	{r4, r5, r6, lr}
     4d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
     4d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     4da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     4de:	bf1d      	ittte	ne
     4e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     4e4:	ea94 0f0c 	teqne	r4, ip
     4e8:	ea95 0f0c 	teqne	r5, ip
     4ec:	f000 f8de 	bleq	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     4f0:	442c      	add	r4, r5
     4f2:	ea81 0603 	eor.w	r6, r1, r3
     4f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     4fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     4fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     502:	bf18      	it	ne
     504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     50c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     510:	d038      	beq.n	584 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9c>
     512:	fba0 ce02 	umull	ip, lr, r0, r2
     516:	f04f 0500 	mov.w	r5, #0
     51a:	fbe1 e502 	umlal	lr, r5, r1, r2
     51e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     522:	fbe0 e503 	umlal	lr, r5, r0, r3
     526:	f04f 0600 	mov.w	r6, #0
     52a:	fbe1 5603 	umlal	r5, r6, r1, r3
     52e:	f09c 0f00 	teq	ip, #0
     532:	bf18      	it	ne
     534:	f04e 0e01 	orrne.w	lr, lr, #1
     538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     53c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     544:	d204      	bcs.n	550 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x68>
     546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     54a:	416d      	adcs	r5, r5
     54c:	eb46 0606 	adc.w	r6, r6, r6
     550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     55c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     568:	bf88      	it	hi
     56a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     56e:	d81e      	bhi.n	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     574:	bf08      	it	eq
     576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     57a:	f150 0000 	adcs.w	r0, r0, #0
     57e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     582:	bd70      	pop	{r4, r5, r6, pc}
     584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     588:	ea46 0101 	orr.w	r1, r6, r1
     58c:	ea40 0002 	orr.w	r0, r0, r2
     590:	ea81 0103 	eor.w	r1, r1, r3
     594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     598:	bfc2      	ittt	gt
     59a:	ebd4 050c 	rsbsgt	r5, r4, ip
     59e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     5a2:	bd70      	popgt	{r4, r5, r6, pc}
     5a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     5a8:	f04f 0e00 	mov.w	lr, #0
     5ac:	3c01      	subs	r4, #1
     5ae:	f300 80ab 	bgt.w	708 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x220>
     5b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
     5b6:	bfde      	ittt	le
     5b8:	2000      	movle	r0, #0
     5ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     5be:	bd70      	pople	{r4, r5, r6, pc}
     5c0:	f1c4 0400 	rsb	r4, r4, #0
     5c4:	3c20      	subs	r4, #32
     5c6:	da35      	bge.n	634 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x14c>
     5c8:	340c      	adds	r4, #12
     5ca:	dc1b      	bgt.n	604 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x11c>
     5cc:	f104 0414 	add.w	r4, r4, #20
     5d0:	f1c4 0520 	rsb	r5, r4, #32
     5d4:	fa00 f305 	lsl.w	r3, r0, r5
     5d8:	fa20 f004 	lsr.w	r0, r0, r4
     5dc:	fa01 f205 	lsl.w	r2, r1, r5
     5e0:	ea40 0002 	orr.w	r0, r0, r2
     5e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     5e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     5ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     5f0:	fa21 f604 	lsr.w	r6, r1, r4
     5f4:	eb42 0106 	adc.w	r1, r2, r6
     5f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5fc:	bf08      	it	eq
     5fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     602:	bd70      	pop	{r4, r5, r6, pc}
     604:	f1c4 040c 	rsb	r4, r4, #12
     608:	f1c4 0520 	rsb	r5, r4, #32
     60c:	fa00 f304 	lsl.w	r3, r0, r4
     610:	fa20 f005 	lsr.w	r0, r0, r5
     614:	fa01 f204 	lsl.w	r2, r1, r4
     618:	ea40 0002 	orr.w	r0, r0, r2
     61c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     624:	f141 0100 	adc.w	r1, r1, #0
     628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     62c:	bf08      	it	eq
     62e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     632:	bd70      	pop	{r4, r5, r6, pc}
     634:	f1c4 0520 	rsb	r5, r4, #32
     638:	fa00 f205 	lsl.w	r2, r0, r5
     63c:	ea4e 0e02 	orr.w	lr, lr, r2
     640:	fa20 f304 	lsr.w	r3, r0, r4
     644:	fa01 f205 	lsl.w	r2, r1, r5
     648:	ea43 0302 	orr.w	r3, r3, r2
     64c:	fa21 f004 	lsr.w	r0, r1, r4
     650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     654:	fa21 f204 	lsr.w	r2, r1, r4
     658:	ea20 0002 	bic.w	r0, r0, r2
     65c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     664:	bf08      	it	eq
     666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     66a:	bd70      	pop	{r4, r5, r6, pc}
     66c:	f094 0f00 	teq	r4, #0
     670:	d10f      	bne.n	692 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1aa>
     672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     676:	0040      	lsls	r0, r0, #1
     678:	eb41 0101 	adc.w	r1, r1, r1
     67c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     680:	bf08      	it	eq
     682:	3c01      	subeq	r4, #1
     684:	d0f7      	beq.n	676 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x18e>
     686:	ea41 0106 	orr.w	r1, r1, r6
     68a:	f095 0f00 	teq	r5, #0
     68e:	bf18      	it	ne
     690:	4770      	bxne	lr
     692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     696:	0052      	lsls	r2, r2, #1
     698:	eb43 0303 	adc.w	r3, r3, r3
     69c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     6a0:	bf08      	it	eq
     6a2:	3d01      	subeq	r5, #1
     6a4:	d0f7      	beq.n	696 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1ae>
     6a6:	ea43 0306 	orr.w	r3, r3, r6
     6aa:	4770      	bx	lr
     6ac:	ea94 0f0c 	teq	r4, ip
     6b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     6b4:	bf18      	it	ne
     6b6:	ea95 0f0c 	teqne	r5, ip
     6ba:	d00c      	beq.n	6d6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1ee>
     6bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     6c0:	bf18      	it	ne
     6c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     6c6:	d1d1      	bne.n	66c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x184>
     6c8:	ea81 0103 	eor.w	r1, r1, r3
     6cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     6d0:	f04f 0000 	mov.w	r0, #0
     6d4:	bd70      	pop	{r4, r5, r6, pc}
     6d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     6da:	bf06      	itte	eq
     6dc:	4610      	moveq	r0, r2
     6de:	4619      	moveq	r1, r3
     6e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     6e4:	d019      	beq.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     6e6:	ea94 0f0c 	teq	r4, ip
     6ea:	d102      	bne.n	6f2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x20a>
     6ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     6f0:	d113      	bne.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     6f2:	ea95 0f0c 	teq	r5, ip
     6f6:	d105      	bne.n	704 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x21c>
     6f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     6fc:	bf1c      	itt	ne
     6fe:	4610      	movne	r0, r2
     700:	4619      	movne	r1, r3
     702:	d10a      	bne.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     704:	ea81 0103 	eor.w	r1, r1, r3
     708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     70c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     714:	f04f 0000 	mov.w	r0, #0
     718:	bd70      	pop	{r4, r5, r6, pc}
     71a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     71e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     722:	bd70      	pop	{r4, r5, r6, pc}

00000724 <__aeabi_ddiv>:
     724:	b570      	push	{r4, r5, r6, lr}
     726:	f04f 0cff 	mov.w	ip, #255	; 0xff
     72a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     72e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     732:	bf1d      	ittte	ne
     734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     738:	ea94 0f0c 	teqne	r4, ip
     73c:	ea95 0f0c 	teqne	r5, ip
     740:	f000 f8a7 	bleq	892 <CONFIG_ISR_STACK_SIZE+0x92>
     744:	eba4 0405 	sub.w	r4, r4, r5
     748:	ea81 0e03 	eor.w	lr, r1, r3
     74c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     750:	ea4f 3101 	mov.w	r1, r1, lsl #12
     754:	f000 8088 	beq.w	868 <CONFIG_ISR_STACK_SIZE+0x68>
     758:	ea4f 3303 	mov.w	r3, r3, lsl #12
     75c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     768:	ea4f 2202 	mov.w	r2, r2, lsl #8
     76c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     774:	ea4f 2600 	mov.w	r6, r0, lsl #8
     778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     77c:	429d      	cmp	r5, r3
     77e:	bf08      	it	eq
     780:	4296      	cmpeq	r6, r2
     782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     786:	f504 7440 	add.w	r4, r4, #768	; 0x300
     78a:	d202      	bcs.n	792 <__aeabi_ddiv+0x6e>
     78c:	085b      	lsrs	r3, r3, #1
     78e:	ea4f 0232 	mov.w	r2, r2, rrx
     792:	1ab6      	subs	r6, r6, r2
     794:	eb65 0503 	sbc.w	r5, r5, r3
     798:	085b      	lsrs	r3, r3, #1
     79a:	ea4f 0232 	mov.w	r2, r2, rrx
     79e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     7a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     7a6:	ebb6 0e02 	subs.w	lr, r6, r2
     7aa:	eb75 0e03 	sbcs.w	lr, r5, r3
     7ae:	bf22      	ittt	cs
     7b0:	1ab6      	subcs	r6, r6, r2
     7b2:	4675      	movcs	r5, lr
     7b4:	ea40 000c 	orrcs.w	r0, r0, ip
     7b8:	085b      	lsrs	r3, r3, #1
     7ba:	ea4f 0232 	mov.w	r2, r2, rrx
     7be:	ebb6 0e02 	subs.w	lr, r6, r2
     7c2:	eb75 0e03 	sbcs.w	lr, r5, r3
     7c6:	bf22      	ittt	cs
     7c8:	1ab6      	subcs	r6, r6, r2
     7ca:	4675      	movcs	r5, lr
     7cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     7d0:	085b      	lsrs	r3, r3, #1
     7d2:	ea4f 0232 	mov.w	r2, r2, rrx
     7d6:	ebb6 0e02 	subs.w	lr, r6, r2
     7da:	eb75 0e03 	sbcs.w	lr, r5, r3
     7de:	bf22      	ittt	cs
     7e0:	1ab6      	subcs	r6, r6, r2
     7e2:	4675      	movcs	r5, lr
     7e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     7e8:	085b      	lsrs	r3, r3, #1
     7ea:	ea4f 0232 	mov.w	r2, r2, rrx
     7ee:	ebb6 0e02 	subs.w	lr, r6, r2
     7f2:	eb75 0e03 	sbcs.w	lr, r5, r3
     7f6:	bf22      	ittt	cs
     7f8:	1ab6      	subcs	r6, r6, r2
     7fa:	4675      	movcs	r5, lr
     7fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     800:	ea55 0e06 	orrs.w	lr, r5, r6
     804:	d018      	beq.n	838 <CONFIG_ISR_STACK_SIZE+0x38>
     806:	ea4f 1505 	mov.w	r5, r5, lsl #4
     80a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     80e:	ea4f 1606 	mov.w	r6, r6, lsl #4
     812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     81a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     81e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     822:	d1c0      	bne.n	7a6 <__aeabi_ddiv+0x82>
     824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     828:	d10b      	bne.n	842 <CONFIG_ISR_STACK_SIZE+0x42>
     82a:	ea41 0100 	orr.w	r1, r1, r0
     82e:	f04f 0000 	mov.w	r0, #0
     832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     836:	e7b6      	b.n	7a6 <__aeabi_ddiv+0x82>
     838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     83c:	bf04      	itt	eq
     83e:	4301      	orreq	r1, r0
     840:	2000      	moveq	r0, #0
     842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     846:	bf88      	it	hi
     848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     84c:	f63f aeaf 	bhi.w	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     850:	ebb5 0c03 	subs.w	ip, r5, r3
     854:	bf04      	itt	eq
     856:	ebb6 0c02 	subseq.w	ip, r6, r2
     85a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     85e:	f150 0000 	adcs.w	r0, r0, #0
     862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     866:	bd70      	pop	{r4, r5, r6, pc}
     868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     86c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     874:	bfc2      	ittt	gt
     876:	ebd4 050c 	rsbsgt	r5, r4, ip
     87a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     87e:	bd70      	popgt	{r4, r5, r6, pc}
     880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     884:	f04f 0e00 	mov.w	lr, #0
     888:	3c01      	subs	r4, #1
     88a:	e690      	b.n	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     88c:	ea45 0e06 	orr.w	lr, r5, r6
     890:	e68d      	b.n	5ae <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc6>
     892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     896:	ea94 0f0c 	teq	r4, ip
     89a:	bf08      	it	eq
     89c:	ea95 0f0c 	teqeq	r5, ip
     8a0:	f43f af3b 	beq.w	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8a4:	ea94 0f0c 	teq	r4, ip
     8a8:	d10a      	bne.n	8c0 <CONFIG_ISR_STACK_SIZE+0xc0>
     8aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     8ae:	f47f af34 	bne.w	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8b2:	ea95 0f0c 	teq	r5, ip
     8b6:	f47f af25 	bne.w	704 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x21c>
     8ba:	4610      	mov	r0, r2
     8bc:	4619      	mov	r1, r3
     8be:	e72c      	b.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8c0:	ea95 0f0c 	teq	r5, ip
     8c4:	d106      	bne.n	8d4 <CONFIG_ISR_STACK_SIZE+0xd4>
     8c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     8ca:	f43f aefd 	beq.w	6c8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e0>
     8ce:	4610      	mov	r0, r2
     8d0:	4619      	mov	r1, r3
     8d2:	e722      	b.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
     8d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     8d8:	bf18      	it	ne
     8da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     8de:	f47f aec5 	bne.w	66c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x184>
     8e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     8e6:	f47f af0d 	bne.w	704 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x21c>
     8ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     8ee:	f47f aeeb 	bne.w	6c8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e0>
     8f2:	e712      	b.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>

000008f4 <__gedf2>:
     8f4:	f04f 3cff 	mov.w	ip, #4294967295
     8f8:	e006      	b.n	908 <__cmpdf2+0x4>
     8fa:	bf00      	nop

000008fc <__ledf2>:
     8fc:	f04f 0c01 	mov.w	ip, #1
     900:	e002      	b.n	908 <__cmpdf2+0x4>
     902:	bf00      	nop

00000904 <__cmpdf2>:
     904:	f04f 0c01 	mov.w	ip, #1
     908:	f84d cd04 	str.w	ip, [sp, #-4]!
     90c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     918:	bf18      	it	ne
     91a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
     91e:	d01b      	beq.n	958 <__cmpdf2+0x54>
     920:	b001      	add	sp, #4
     922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
     926:	bf0c      	ite	eq
     928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
     92c:	ea91 0f03 	teqne	r1, r3
     930:	bf02      	ittt	eq
     932:	ea90 0f02 	teqeq	r0, r2
     936:	2000      	moveq	r0, #0
     938:	4770      	bxeq	lr
     93a:	f110 0f00 	cmn.w	r0, #0
     93e:	ea91 0f03 	teq	r1, r3
     942:	bf58      	it	pl
     944:	4299      	cmppl	r1, r3
     946:	bf08      	it	eq
     948:	4290      	cmpeq	r0, r2
     94a:	bf2c      	ite	cs
     94c:	17d8      	asrcs	r0, r3, #31
     94e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
     952:	f040 0001 	orr.w	r0, r0, #1
     956:	4770      	bx	lr
     958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     95c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     960:	d102      	bne.n	968 <__cmpdf2+0x64>
     962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
     966:	d107      	bne.n	978 <__cmpdf2+0x74>
     968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     96c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     970:	d1d6      	bne.n	920 <__cmpdf2+0x1c>
     972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
     976:	d0d3      	beq.n	920 <__cmpdf2+0x1c>
     978:	f85d 0b04 	ldr.w	r0, [sp], #4
     97c:	4770      	bx	lr
     97e:	bf00      	nop

00000980 <__aeabi_cdrcmple>:
     980:	4684      	mov	ip, r0
     982:	4610      	mov	r0, r2
     984:	4662      	mov	r2, ip
     986:	468c      	mov	ip, r1
     988:	4619      	mov	r1, r3
     98a:	4663      	mov	r3, ip
     98c:	e000      	b.n	990 <__aeabi_cdcmpeq>
     98e:	bf00      	nop

00000990 <__aeabi_cdcmpeq>:
     990:	b501      	push	{r0, lr}
     992:	f7ff ffb7 	bl	904 <__cmpdf2>
     996:	2800      	cmp	r0, #0
     998:	bf48      	it	mi
     99a:	f110 0f00 	cmnmi.w	r0, #0
     99e:	bd01      	pop	{r0, pc}

000009a0 <__aeabi_dcmpeq>:
     9a0:	f84d ed08 	str.w	lr, [sp, #-8]!
     9a4:	f7ff fff4 	bl	990 <__aeabi_cdcmpeq>
     9a8:	bf0c      	ite	eq
     9aa:	2001      	moveq	r0, #1
     9ac:	2000      	movne	r0, #0
     9ae:	f85d fb08 	ldr.w	pc, [sp], #8
     9b2:	bf00      	nop

000009b4 <__aeabi_dcmplt>:
     9b4:	f84d ed08 	str.w	lr, [sp, #-8]!
     9b8:	f7ff ffea 	bl	990 <__aeabi_cdcmpeq>
     9bc:	bf34      	ite	cc
     9be:	2001      	movcc	r0, #1
     9c0:	2000      	movcs	r0, #0
     9c2:	f85d fb08 	ldr.w	pc, [sp], #8
     9c6:	bf00      	nop

000009c8 <__aeabi_dcmple>:
     9c8:	f84d ed08 	str.w	lr, [sp, #-8]!
     9cc:	f7ff ffe0 	bl	990 <__aeabi_cdcmpeq>
     9d0:	bf94      	ite	ls
     9d2:	2001      	movls	r0, #1
     9d4:	2000      	movhi	r0, #0
     9d6:	f85d fb08 	ldr.w	pc, [sp], #8
     9da:	bf00      	nop

000009dc <__aeabi_dcmpge>:
     9dc:	f84d ed08 	str.w	lr, [sp, #-8]!
     9e0:	f7ff ffce 	bl	980 <__aeabi_cdrcmple>
     9e4:	bf94      	ite	ls
     9e6:	2001      	movls	r0, #1
     9e8:	2000      	movhi	r0, #0
     9ea:	f85d fb08 	ldr.w	pc, [sp], #8
     9ee:	bf00      	nop

000009f0 <__aeabi_dcmpgt>:
     9f0:	f84d ed08 	str.w	lr, [sp, #-8]!
     9f4:	f7ff ffc4 	bl	980 <__aeabi_cdrcmple>
     9f8:	bf34      	ite	cc
     9fa:	2001      	movcc	r0, #1
     9fc:	2000      	movcs	r0, #0
     9fe:	f85d fb08 	ldr.w	pc, [sp], #8
     a02:	bf00      	nop

00000a04 <__aeabi_d2iz>:
     a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
     a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     a0c:	d215      	bcs.n	a3a <__aeabi_d2iz+0x36>
     a0e:	d511      	bpl.n	a34 <__aeabi_d2iz+0x30>
     a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     a18:	d912      	bls.n	a40 <__aeabi_d2iz+0x3c>
     a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     a26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     a2a:	fa23 f002 	lsr.w	r0, r3, r2
     a2e:	bf18      	it	ne
     a30:	4240      	negne	r0, r0
     a32:	4770      	bx	lr
     a34:	f04f 0000 	mov.w	r0, #0
     a38:	4770      	bx	lr
     a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     a3e:	d105      	bne.n	a4c <__aeabi_d2iz+0x48>
     a40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
     a44:	bf08      	it	eq
     a46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
     a4a:	4770      	bx	lr
     a4c:	f04f 0000 	mov.w	r0, #0
     a50:	4770      	bx	lr
     a52:	bf00      	nop

00000a54 <__aeabi_d2f>:
     a54:	ea4f 0241 	mov.w	r2, r1, lsl #1
     a58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
     a5c:	bf24      	itt	cs
     a5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
     a62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
     a66:	d90d      	bls.n	a84 <__aeabi_d2f+0x30>
     a68:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     a6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
     a70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
     a74:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
     a78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
     a7c:	bf08      	it	eq
     a7e:	f020 0001 	biceq.w	r0, r0, #1
     a82:	4770      	bx	lr
     a84:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
     a88:	d121      	bne.n	ace <__aeabi_d2f+0x7a>
     a8a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
     a8e:	bfbc      	itt	lt
     a90:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
     a94:	4770      	bxlt	lr
     a96:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     a9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
     a9e:	f1c2 0218 	rsb	r2, r2, #24
     aa2:	f1c2 0c20 	rsb	ip, r2, #32
     aa6:	fa10 f30c 	lsls.w	r3, r0, ip
     aaa:	fa20 f002 	lsr.w	r0, r0, r2
     aae:	bf18      	it	ne
     ab0:	f040 0001 	orrne.w	r0, r0, #1
     ab4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     ab8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
     abc:	fa03 fc0c 	lsl.w	ip, r3, ip
     ac0:	ea40 000c 	orr.w	r0, r0, ip
     ac4:	fa23 f302 	lsr.w	r3, r3, r2
     ac8:	ea4f 0343 	mov.w	r3, r3, lsl #1
     acc:	e7cc      	b.n	a68 <__aeabi_d2f+0x14>
     ace:	ea7f 5362 	mvns.w	r3, r2, asr #21
     ad2:	d107      	bne.n	ae4 <__aeabi_d2f+0x90>
     ad4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
     ad8:	bf1e      	ittt	ne
     ada:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
     ade:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
     ae2:	4770      	bxne	lr
     ae4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
     ae8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     aec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     af0:	4770      	bx	lr
     af2:	bf00      	nop

00000af4 <__aeabi_frsub>:
     af4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
     af8:	e002      	b.n	b00 <__addsf3>
     afa:	bf00      	nop

00000afc <__aeabi_fsub>:
     afc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00000b00 <__addsf3>:
     b00:	0042      	lsls	r2, r0, #1
     b02:	bf1f      	itttt	ne
     b04:	ea5f 0341 	movsne.w	r3, r1, lsl #1
     b08:	ea92 0f03 	teqne	r2, r3
     b0c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
     b10:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     b14:	d06a      	beq.n	bec <__addsf3+0xec>
     b16:	ea4f 6212 	mov.w	r2, r2, lsr #24
     b1a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
     b1e:	bfc1      	itttt	gt
     b20:	18d2      	addgt	r2, r2, r3
     b22:	4041      	eorgt	r1, r0
     b24:	4048      	eorgt	r0, r1
     b26:	4041      	eorgt	r1, r0
     b28:	bfb8      	it	lt
     b2a:	425b      	neglt	r3, r3
     b2c:	2b19      	cmp	r3, #25
     b2e:	bf88      	it	hi
     b30:	4770      	bxhi	lr
     b32:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
     b36:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     b3a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
     b3e:	bf18      	it	ne
     b40:	4240      	negne	r0, r0
     b42:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     b46:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
     b4a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
     b4e:	bf18      	it	ne
     b50:	4249      	negne	r1, r1
     b52:	ea92 0f03 	teq	r2, r3
     b56:	d03f      	beq.n	bd8 <__addsf3+0xd8>
     b58:	f1a2 0201 	sub.w	r2, r2, #1
     b5c:	fa41 fc03 	asr.w	ip, r1, r3
     b60:	eb10 000c 	adds.w	r0, r0, ip
     b64:	f1c3 0320 	rsb	r3, r3, #32
     b68:	fa01 f103 	lsl.w	r1, r1, r3
     b6c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     b70:	d502      	bpl.n	b78 <__addsf3+0x78>
     b72:	4249      	negs	r1, r1
     b74:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
     b78:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
     b7c:	d313      	bcc.n	ba6 <__addsf3+0xa6>
     b7e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
     b82:	d306      	bcc.n	b92 <__addsf3+0x92>
     b84:	0840      	lsrs	r0, r0, #1
     b86:	ea4f 0131 	mov.w	r1, r1, rrx
     b8a:	f102 0201 	add.w	r2, r2, #1
     b8e:	2afe      	cmp	r2, #254	; 0xfe
     b90:	d251      	bcs.n	c36 <__addsf3+0x136>
     b92:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
     b96:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     b9a:	bf08      	it	eq
     b9c:	f020 0001 	biceq.w	r0, r0, #1
     ba0:	ea40 0003 	orr.w	r0, r0, r3
     ba4:	4770      	bx	lr
     ba6:	0049      	lsls	r1, r1, #1
     ba8:	eb40 0000 	adc.w	r0, r0, r0
     bac:	3a01      	subs	r2, #1
     bae:	bf28      	it	cs
     bb0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
     bb4:	d2ed      	bcs.n	b92 <__addsf3+0x92>
     bb6:	fab0 fc80 	clz	ip, r0
     bba:	f1ac 0c08 	sub.w	ip, ip, #8
     bbe:	ebb2 020c 	subs.w	r2, r2, ip
     bc2:	fa00 f00c 	lsl.w	r0, r0, ip
     bc6:	bfaa      	itet	ge
     bc8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
     bcc:	4252      	neglt	r2, r2
     bce:	4318      	orrge	r0, r3
     bd0:	bfbc      	itt	lt
     bd2:	40d0      	lsrlt	r0, r2
     bd4:	4318      	orrlt	r0, r3
     bd6:	4770      	bx	lr
     bd8:	f092 0f00 	teq	r2, #0
     bdc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
     be0:	bf06      	itte	eq
     be2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
     be6:	3201      	addeq	r2, #1
     be8:	3b01      	subne	r3, #1
     bea:	e7b5      	b.n	b58 <__addsf3+0x58>
     bec:	ea4f 0341 	mov.w	r3, r1, lsl #1
     bf0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     bf4:	bf18      	it	ne
     bf6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     bfa:	d021      	beq.n	c40 <__addsf3+0x140>
     bfc:	ea92 0f03 	teq	r2, r3
     c00:	d004      	beq.n	c0c <__addsf3+0x10c>
     c02:	f092 0f00 	teq	r2, #0
     c06:	bf08      	it	eq
     c08:	4608      	moveq	r0, r1
     c0a:	4770      	bx	lr
     c0c:	ea90 0f01 	teq	r0, r1
     c10:	bf1c      	itt	ne
     c12:	2000      	movne	r0, #0
     c14:	4770      	bxne	lr
     c16:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
     c1a:	d104      	bne.n	c26 <__addsf3+0x126>
     c1c:	0040      	lsls	r0, r0, #1
     c1e:	bf28      	it	cs
     c20:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
     c24:	4770      	bx	lr
     c26:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
     c2a:	bf3c      	itt	cc
     c2c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
     c30:	4770      	bxcc	lr
     c32:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     c36:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
     c3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     c3e:	4770      	bx	lr
     c40:	ea7f 6222 	mvns.w	r2, r2, asr #24
     c44:	bf16      	itet	ne
     c46:	4608      	movne	r0, r1
     c48:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
     c4c:	4601      	movne	r1, r0
     c4e:	0242      	lsls	r2, r0, #9
     c50:	bf06      	itte	eq
     c52:	ea5f 2341 	movseq.w	r3, r1, lsl #9
     c56:	ea90 0f01 	teqeq	r0, r1
     c5a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
     c5e:	4770      	bx	lr

00000c60 <__aeabi_ui2f>:
     c60:	f04f 0300 	mov.w	r3, #0
     c64:	e004      	b.n	c70 <__aeabi_i2f+0x8>
     c66:	bf00      	nop

00000c68 <__aeabi_i2f>:
     c68:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
     c6c:	bf48      	it	mi
     c6e:	4240      	negmi	r0, r0
     c70:	ea5f 0c00 	movs.w	ip, r0
     c74:	bf08      	it	eq
     c76:	4770      	bxeq	lr
     c78:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
     c7c:	4601      	mov	r1, r0
     c7e:	f04f 0000 	mov.w	r0, #0
     c82:	e01c      	b.n	cbe <__aeabi_l2f+0x2a>

00000c84 <__aeabi_ul2f>:
     c84:	ea50 0201 	orrs.w	r2, r0, r1
     c88:	bf08      	it	eq
     c8a:	4770      	bxeq	lr
     c8c:	f04f 0300 	mov.w	r3, #0
     c90:	e00a      	b.n	ca8 <__aeabi_l2f+0x14>
     c92:	bf00      	nop

00000c94 <__aeabi_l2f>:
     c94:	ea50 0201 	orrs.w	r2, r0, r1
     c98:	bf08      	it	eq
     c9a:	4770      	bxeq	lr
     c9c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
     ca0:	d502      	bpl.n	ca8 <__aeabi_l2f+0x14>
     ca2:	4240      	negs	r0, r0
     ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     ca8:	ea5f 0c01 	movs.w	ip, r1
     cac:	bf02      	ittt	eq
     cae:	4684      	moveq	ip, r0
     cb0:	4601      	moveq	r1, r0
     cb2:	2000      	moveq	r0, #0
     cb4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
     cb8:	bf08      	it	eq
     cba:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
     cbe:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
     cc2:	fabc f28c 	clz	r2, ip
     cc6:	3a08      	subs	r2, #8
     cc8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
     ccc:	db10      	blt.n	cf0 <__aeabi_l2f+0x5c>
     cce:	fa01 fc02 	lsl.w	ip, r1, r2
     cd2:	4463      	add	r3, ip
     cd4:	fa00 fc02 	lsl.w	ip, r0, r2
     cd8:	f1c2 0220 	rsb	r2, r2, #32
     cdc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     ce0:	fa20 f202 	lsr.w	r2, r0, r2
     ce4:	eb43 0002 	adc.w	r0, r3, r2
     ce8:	bf08      	it	eq
     cea:	f020 0001 	biceq.w	r0, r0, #1
     cee:	4770      	bx	lr
     cf0:	f102 0220 	add.w	r2, r2, #32
     cf4:	fa01 fc02 	lsl.w	ip, r1, r2
     cf8:	f1c2 0220 	rsb	r2, r2, #32
     cfc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
     d00:	fa21 f202 	lsr.w	r2, r1, r2
     d04:	eb43 0002 	adc.w	r0, r3, r2
     d08:	bf08      	it	eq
     d0a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     d0e:	4770      	bx	lr

00000d10 <__aeabi_fmul>:
     d10:	f04f 0cff 	mov.w	ip, #255	; 0xff
     d14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     d18:	bf1e      	ittt	ne
     d1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     d1e:	ea92 0f0c 	teqne	r2, ip
     d22:	ea93 0f0c 	teqne	r3, ip
     d26:	d06f      	beq.n	e08 <__aeabi_fmul+0xf8>
     d28:	441a      	add	r2, r3
     d2a:	ea80 0c01 	eor.w	ip, r0, r1
     d2e:	0240      	lsls	r0, r0, #9
     d30:	bf18      	it	ne
     d32:	ea5f 2141 	movsne.w	r1, r1, lsl #9
     d36:	d01e      	beq.n	d76 <__aeabi_fmul+0x66>
     d38:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
     d3c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
     d40:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
     d44:	fba0 3101 	umull	r3, r1, r0, r1
     d48:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     d4c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
     d50:	bf3e      	ittt	cc
     d52:	0049      	lslcc	r1, r1, #1
     d54:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
     d58:	005b      	lslcc	r3, r3, #1
     d5a:	ea40 0001 	orr.w	r0, r0, r1
     d5e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
     d62:	2afd      	cmp	r2, #253	; 0xfd
     d64:	d81d      	bhi.n	da2 <__aeabi_fmul+0x92>
     d66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
     d6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     d6e:	bf08      	it	eq
     d70:	f020 0001 	biceq.w	r0, r0, #1
     d74:	4770      	bx	lr
     d76:	f090 0f00 	teq	r0, #0
     d7a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     d7e:	bf08      	it	eq
     d80:	0249      	lsleq	r1, r1, #9
     d82:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     d86:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
     d8a:	3a7f      	subs	r2, #127	; 0x7f
     d8c:	bfc2      	ittt	gt
     d8e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     d92:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     d96:	4770      	bxgt	lr
     d98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     d9c:	f04f 0300 	mov.w	r3, #0
     da0:	3a01      	subs	r2, #1
     da2:	dc5d      	bgt.n	e60 <__aeabi_fmul+0x150>
     da4:	f112 0f19 	cmn.w	r2, #25
     da8:	bfdc      	itt	le
     daa:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
     dae:	4770      	bxle	lr
     db0:	f1c2 0200 	rsb	r2, r2, #0
     db4:	0041      	lsls	r1, r0, #1
     db6:	fa21 f102 	lsr.w	r1, r1, r2
     dba:	f1c2 0220 	rsb	r2, r2, #32
     dbe:	fa00 fc02 	lsl.w	ip, r0, r2
     dc2:	ea5f 0031 	movs.w	r0, r1, rrx
     dc6:	f140 0000 	adc.w	r0, r0, #0
     dca:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
     dce:	bf08      	it	eq
     dd0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     dd4:	4770      	bx	lr
     dd6:	f092 0f00 	teq	r2, #0
     dda:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     dde:	bf02      	ittt	eq
     de0:	0040      	lsleq	r0, r0, #1
     de2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     de6:	3a01      	subeq	r2, #1
     de8:	d0f9      	beq.n	dde <__aeabi_fmul+0xce>
     dea:	ea40 000c 	orr.w	r0, r0, ip
     dee:	f093 0f00 	teq	r3, #0
     df2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     df6:	bf02      	ittt	eq
     df8:	0049      	lsleq	r1, r1, #1
     dfa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     dfe:	3b01      	subeq	r3, #1
     e00:	d0f9      	beq.n	df6 <__aeabi_fmul+0xe6>
     e02:	ea41 010c 	orr.w	r1, r1, ip
     e06:	e78f      	b.n	d28 <__aeabi_fmul+0x18>
     e08:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     e0c:	ea92 0f0c 	teq	r2, ip
     e10:	bf18      	it	ne
     e12:	ea93 0f0c 	teqne	r3, ip
     e16:	d00a      	beq.n	e2e <__aeabi_fmul+0x11e>
     e18:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     e1c:	bf18      	it	ne
     e1e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     e22:	d1d8      	bne.n	dd6 <__aeabi_fmul+0xc6>
     e24:	ea80 0001 	eor.w	r0, r0, r1
     e28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     e2c:	4770      	bx	lr
     e2e:	f090 0f00 	teq	r0, #0
     e32:	bf17      	itett	ne
     e34:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
     e38:	4608      	moveq	r0, r1
     e3a:	f091 0f00 	teqne	r1, #0
     e3e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
     e42:	d014      	beq.n	e6e <__aeabi_fmul+0x15e>
     e44:	ea92 0f0c 	teq	r2, ip
     e48:	d101      	bne.n	e4e <__aeabi_fmul+0x13e>
     e4a:	0242      	lsls	r2, r0, #9
     e4c:	d10f      	bne.n	e6e <__aeabi_fmul+0x15e>
     e4e:	ea93 0f0c 	teq	r3, ip
     e52:	d103      	bne.n	e5c <__aeabi_fmul+0x14c>
     e54:	024b      	lsls	r3, r1, #9
     e56:	bf18      	it	ne
     e58:	4608      	movne	r0, r1
     e5a:	d108      	bne.n	e6e <__aeabi_fmul+0x15e>
     e5c:	ea80 0001 	eor.w	r0, r0, r1
     e60:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     e64:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     e68:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     e6c:	4770      	bx	lr
     e6e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     e72:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
     e76:	4770      	bx	lr

00000e78 <__aeabi_fdiv>:
     e78:	f04f 0cff 	mov.w	ip, #255	; 0xff
     e7c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     e80:	bf1e      	ittt	ne
     e82:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     e86:	ea92 0f0c 	teqne	r2, ip
     e8a:	ea93 0f0c 	teqne	r3, ip
     e8e:	d069      	beq.n	f64 <__aeabi_fdiv+0xec>
     e90:	eba2 0203 	sub.w	r2, r2, r3
     e94:	ea80 0c01 	eor.w	ip, r0, r1
     e98:	0249      	lsls	r1, r1, #9
     e9a:	ea4f 2040 	mov.w	r0, r0, lsl #9
     e9e:	d037      	beq.n	f10 <__aeabi_fdiv+0x98>
     ea0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
     ea4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
     ea8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
     eac:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     eb0:	428b      	cmp	r3, r1
     eb2:	bf38      	it	cc
     eb4:	005b      	lslcc	r3, r3, #1
     eb6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
     eba:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
     ebe:	428b      	cmp	r3, r1
     ec0:	bf24      	itt	cs
     ec2:	1a5b      	subcs	r3, r3, r1
     ec4:	ea40 000c 	orrcs.w	r0, r0, ip
     ec8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
     ecc:	bf24      	itt	cs
     ece:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
     ed2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     ed6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
     eda:	bf24      	itt	cs
     edc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
     ee0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     ee4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
     ee8:	bf24      	itt	cs
     eea:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
     eee:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     ef2:	011b      	lsls	r3, r3, #4
     ef4:	bf18      	it	ne
     ef6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
     efa:	d1e0      	bne.n	ebe <__aeabi_fdiv+0x46>
     efc:	2afd      	cmp	r2, #253	; 0xfd
     efe:	f63f af50 	bhi.w	da2 <__aeabi_fmul+0x92>
     f02:	428b      	cmp	r3, r1
     f04:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     f08:	bf08      	it	eq
     f0a:	f020 0001 	biceq.w	r0, r0, #1
     f0e:	4770      	bx	lr
     f10:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     f14:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     f18:	327f      	adds	r2, #127	; 0x7f
     f1a:	bfc2      	ittt	gt
     f1c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     f20:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     f24:	4770      	bxgt	lr
     f26:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     f2a:	f04f 0300 	mov.w	r3, #0
     f2e:	3a01      	subs	r2, #1
     f30:	e737      	b.n	da2 <__aeabi_fmul+0x92>
     f32:	f092 0f00 	teq	r2, #0
     f36:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     f3a:	bf02      	ittt	eq
     f3c:	0040      	lsleq	r0, r0, #1
     f3e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     f42:	3a01      	subeq	r2, #1
     f44:	d0f9      	beq.n	f3a <__aeabi_fdiv+0xc2>
     f46:	ea40 000c 	orr.w	r0, r0, ip
     f4a:	f093 0f00 	teq	r3, #0
     f4e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     f52:	bf02      	ittt	eq
     f54:	0049      	lsleq	r1, r1, #1
     f56:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     f5a:	3b01      	subeq	r3, #1
     f5c:	d0f9      	beq.n	f52 <__aeabi_fdiv+0xda>
     f5e:	ea41 010c 	orr.w	r1, r1, ip
     f62:	e795      	b.n	e90 <__aeabi_fdiv+0x18>
     f64:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     f68:	ea92 0f0c 	teq	r2, ip
     f6c:	d108      	bne.n	f80 <__aeabi_fdiv+0x108>
     f6e:	0242      	lsls	r2, r0, #9
     f70:	f47f af7d 	bne.w	e6e <__aeabi_fmul+0x15e>
     f74:	ea93 0f0c 	teq	r3, ip
     f78:	f47f af70 	bne.w	e5c <__aeabi_fmul+0x14c>
     f7c:	4608      	mov	r0, r1
     f7e:	e776      	b.n	e6e <__aeabi_fmul+0x15e>
     f80:	ea93 0f0c 	teq	r3, ip
     f84:	d104      	bne.n	f90 <__aeabi_fdiv+0x118>
     f86:	024b      	lsls	r3, r1, #9
     f88:	f43f af4c 	beq.w	e24 <__aeabi_fmul+0x114>
     f8c:	4608      	mov	r0, r1
     f8e:	e76e      	b.n	e6e <__aeabi_fmul+0x15e>
     f90:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     f94:	bf18      	it	ne
     f96:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     f9a:	d1ca      	bne.n	f32 <__aeabi_fdiv+0xba>
     f9c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
     fa0:	f47f af5c 	bne.w	e5c <__aeabi_fmul+0x14c>
     fa4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
     fa8:	f47f af3c 	bne.w	e24 <__aeabi_fmul+0x114>
     fac:	e75f      	b.n	e6e <__aeabi_fmul+0x15e>
     fae:	bf00      	nop

00000fb0 <__gesf2>:
     fb0:	f04f 3cff 	mov.w	ip, #4294967295
     fb4:	e006      	b.n	fc4 <__cmpsf2+0x4>
     fb6:	bf00      	nop

00000fb8 <__lesf2>:
     fb8:	f04f 0c01 	mov.w	ip, #1
     fbc:	e002      	b.n	fc4 <__cmpsf2+0x4>
     fbe:	bf00      	nop

00000fc0 <__cmpsf2>:
     fc0:	f04f 0c01 	mov.w	ip, #1
     fc4:	f84d cd04 	str.w	ip, [sp, #-4]!
     fc8:	ea4f 0240 	mov.w	r2, r0, lsl #1
     fcc:	ea4f 0341 	mov.w	r3, r1, lsl #1
     fd0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     fd4:	bf18      	it	ne
     fd6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     fda:	d011      	beq.n	1000 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE>
     fdc:	b001      	add	sp, #4
     fde:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
     fe2:	bf18      	it	ne
     fe4:	ea90 0f01 	teqne	r0, r1
     fe8:	bf58      	it	pl
     fea:	ebb2 0003 	subspl.w	r0, r2, r3
     fee:	bf88      	it	hi
     ff0:	17c8      	asrhi	r0, r1, #31
     ff2:	bf38      	it	cc
     ff4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
     ff8:	bf18      	it	ne
     ffa:	f040 0001 	orrne.w	r0, r0, #1
     ffe:	4770      	bx	lr
    1000:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    1004:	d102      	bne.n	100c <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0xc>
    1006:	ea5f 2c40 	movs.w	ip, r0, lsl #9
    100a:	d105      	bne.n	1018 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x18>
    100c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
    1010:	d1e4      	bne.n	fdc <__cmpsf2+0x1c>
    1012:	ea5f 2c41 	movs.w	ip, r1, lsl #9
    1016:	d0e1      	beq.n	fdc <__cmpsf2+0x1c>
    1018:	f85d 0b04 	ldr.w	r0, [sp], #4
    101c:	4770      	bx	lr
    101e:	bf00      	nop

00001020 <__aeabi_cfrcmple>:
    1020:	4684      	mov	ip, r0
    1022:	4608      	mov	r0, r1
    1024:	4661      	mov	r1, ip
    1026:	e7ff      	b.n	1028 <__aeabi_cfcmpeq>

00001028 <__aeabi_cfcmpeq>:
    1028:	b50f      	push	{r0, r1, r2, r3, lr}
    102a:	f7ff ffc9 	bl	fc0 <__cmpsf2>
    102e:	2800      	cmp	r0, #0
    1030:	bf48      	it	mi
    1032:	f110 0f00 	cmnmi.w	r0, #0
    1036:	bd0f      	pop	{r0, r1, r2, r3, pc}

00001038 <__aeabi_fcmpeq>:
    1038:	f84d ed08 	str.w	lr, [sp, #-8]!
    103c:	f7ff fff4 	bl	1028 <__aeabi_cfcmpeq>
    1040:	bf0c      	ite	eq
    1042:	2001      	moveq	r0, #1
    1044:	2000      	movne	r0, #0
    1046:	f85d fb08 	ldr.w	pc, [sp], #8
    104a:	bf00      	nop

0000104c <__aeabi_fcmplt>:
    104c:	f84d ed08 	str.w	lr, [sp, #-8]!
    1050:	f7ff ffea 	bl	1028 <__aeabi_cfcmpeq>
    1054:	bf34      	ite	cc
    1056:	2001      	movcc	r0, #1
    1058:	2000      	movcs	r0, #0
    105a:	f85d fb08 	ldr.w	pc, [sp], #8
    105e:	bf00      	nop

00001060 <__aeabi_fcmple>:
    1060:	f84d ed08 	str.w	lr, [sp, #-8]!
    1064:	f7ff ffe0 	bl	1028 <__aeabi_cfcmpeq>
    1068:	bf94      	ite	ls
    106a:	2001      	movls	r0, #1
    106c:	2000      	movhi	r0, #0
    106e:	f85d fb08 	ldr.w	pc, [sp], #8
    1072:	bf00      	nop

00001074 <__aeabi_fcmpge>:
    1074:	f84d ed08 	str.w	lr, [sp, #-8]!
    1078:	f7ff ffd2 	bl	1020 <__aeabi_cfrcmple>
    107c:	bf94      	ite	ls
    107e:	2001      	movls	r0, #1
    1080:	2000      	movhi	r0, #0
    1082:	f85d fb08 	ldr.w	pc, [sp], #8
    1086:	bf00      	nop

00001088 <__aeabi_fcmpgt>:
    1088:	f84d ed08 	str.w	lr, [sp, #-8]!
    108c:	f7ff ffc8 	bl	1020 <__aeabi_cfrcmple>
    1090:	bf34      	ite	cc
    1092:	2001      	movcc	r0, #1
    1094:	2000      	movcs	r0, #0
    1096:	f85d fb08 	ldr.w	pc, [sp], #8
    109a:	bf00      	nop

0000109c <__aeabi_f2iz>:
    109c:	ea4f 0240 	mov.w	r2, r0, lsl #1
    10a0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    10a4:	d30f      	bcc.n	10c6 <__aeabi_f2iz+0x2a>
    10a6:	f04f 039e 	mov.w	r3, #158	; 0x9e
    10aa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    10ae:	d90d      	bls.n	10cc <__aeabi_f2iz+0x30>
    10b0:	ea4f 2300 	mov.w	r3, r0, lsl #8
    10b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    10b8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    10bc:	fa23 f002 	lsr.w	r0, r3, r2
    10c0:	bf18      	it	ne
    10c2:	4240      	negne	r0, r0
    10c4:	4770      	bx	lr
    10c6:	f04f 0000 	mov.w	r0, #0
    10ca:	4770      	bx	lr
    10cc:	f112 0f61 	cmn.w	r2, #97	; 0x61
    10d0:	d101      	bne.n	10d6 <__aeabi_f2iz+0x3a>
    10d2:	0242      	lsls	r2, r0, #9
    10d4:	d105      	bne.n	10e2 <__aeabi_f2iz+0x46>
    10d6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
    10da:	bf08      	it	eq
    10dc:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    10e0:	4770      	bx	lr
    10e2:	f04f 0000 	mov.w	r0, #0
    10e6:	4770      	bx	lr

000010e8 <__aeabi_uldivmod>:
    10e8:	b953      	cbnz	r3, 1100 <__aeabi_uldivmod+0x18>
    10ea:	b94a      	cbnz	r2, 1100 <__aeabi_uldivmod+0x18>
    10ec:	2900      	cmp	r1, #0
    10ee:	bf08      	it	eq
    10f0:	2800      	cmpeq	r0, #0
    10f2:	bf1c      	itt	ne
    10f4:	f04f 31ff 	movne.w	r1, #4294967295
    10f8:	f04f 30ff 	movne.w	r0, #4294967295
    10fc:	f000 b9a8 	b.w	1450 <__aeabi_idiv0>
    1100:	f1ad 0c08 	sub.w	ip, sp, #8
    1104:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    1108:	f000 f83e 	bl	1188 <__udivmoddi4>
    110c:	f8dd e004 	ldr.w	lr, [sp, #4]
    1110:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    1114:	b004      	add	sp, #16
    1116:	4770      	bx	lr

00001118 <__aeabi_d2lz>:
    1118:	b538      	push	{r3, r4, r5, lr}
    111a:	4605      	mov	r5, r0
    111c:	460c      	mov	r4, r1
    111e:	2200      	movs	r2, #0
    1120:	2300      	movs	r3, #0
    1122:	4628      	mov	r0, r5
    1124:	4621      	mov	r1, r4
    1126:	f7ff fc45 	bl	9b4 <__aeabi_dcmplt>
    112a:	b928      	cbnz	r0, 1138 <__aeabi_d2lz+0x20>
    112c:	4628      	mov	r0, r5
    112e:	4621      	mov	r1, r4
    1130:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    1134:	f000 b80a 	b.w	114c <__aeabi_d2ulz>
    1138:	4628      	mov	r0, r5
    113a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
    113e:	f000 f805 	bl	114c <__aeabi_d2ulz>
    1142:	4240      	negs	r0, r0
    1144:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    1148:	bd38      	pop	{r3, r4, r5, pc}
    114a:	bf00      	nop

0000114c <__aeabi_d2ulz>:
    114c:	b5d0      	push	{r4, r6, r7, lr}
    114e:	2200      	movs	r2, #0
    1150:	4b0b      	ldr	r3, [pc, #44]	; (1180 <__aeabi_d2ulz+0x34>)
    1152:	4606      	mov	r6, r0
    1154:	460f      	mov	r7, r1
    1156:	f7ff f9bb 	bl	4d0 <__aeabi_dmul>
    115a:	f000 f97b 	bl	1454 <__aeabi_d2uiz>
    115e:	4604      	mov	r4, r0
    1160:	f7ff f93c 	bl	3dc <__aeabi_ui2d>
    1164:	2200      	movs	r2, #0
    1166:	4b07      	ldr	r3, [pc, #28]	; (1184 <__aeabi_d2ulz+0x38>)
    1168:	f7ff f9b2 	bl	4d0 <__aeabi_dmul>
    116c:	4602      	mov	r2, r0
    116e:	460b      	mov	r3, r1
    1170:	4630      	mov	r0, r6
    1172:	4639      	mov	r1, r7
    1174:	f7fe fff4 	bl	160 <__aeabi_dsub>
    1178:	f000 f96c 	bl	1454 <__aeabi_d2uiz>
    117c:	4621      	mov	r1, r4
    117e:	bdd0      	pop	{r4, r6, r7, pc}
    1180:	3df00000 	.word	0x3df00000
    1184:	41f00000 	.word	0x41f00000

00001188 <__udivmoddi4>:
    1188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    118c:	9e08      	ldr	r6, [sp, #32]
    118e:	460d      	mov	r5, r1
    1190:	4604      	mov	r4, r0
    1192:	468a      	mov	sl, r1
    1194:	2b00      	cmp	r3, #0
    1196:	d17f      	bne.n	1298 <__udivmoddi4+0x110>
    1198:	428a      	cmp	r2, r1
    119a:	4617      	mov	r7, r2
    119c:	d941      	bls.n	1222 <__udivmoddi4+0x9a>
    119e:	fab2 f282 	clz	r2, r2
    11a2:	b14a      	cbz	r2, 11b8 <__udivmoddi4+0x30>
    11a4:	f1c2 0120 	rsb	r1, r2, #32
    11a8:	fa05 f302 	lsl.w	r3, r5, r2
    11ac:	4097      	lsls	r7, r2
    11ae:	4094      	lsls	r4, r2
    11b0:	fa20 f101 	lsr.w	r1, r0, r1
    11b4:	ea41 0a03 	orr.w	sl, r1, r3
    11b8:	ea4f 4817 	mov.w	r8, r7, lsr #16
    11bc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    11c0:	fa1f f987 	uxth.w	r9, r7
    11c4:	fbba fef8 	udiv	lr, sl, r8
    11c8:	fb08 a31e 	mls	r3, r8, lr, sl
    11cc:	fb0e f109 	mul.w	r1, lr, r9
    11d0:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
    11d4:	4299      	cmp	r1, r3
    11d6:	d906      	bls.n	11e6 <__udivmoddi4+0x5e>
    11d8:	18fb      	adds	r3, r7, r3
    11da:	d202      	bcs.n	11e2 <__udivmoddi4+0x5a>
    11dc:	4299      	cmp	r1, r3
    11de:	f200 8124 	bhi.w	142a <__udivmoddi4+0x2a2>
    11e2:	f10e 3eff 	add.w	lr, lr, #4294967295
    11e6:	1a59      	subs	r1, r3, r1
    11e8:	b2a3      	uxth	r3, r4
    11ea:	fbb1 f0f8 	udiv	r0, r1, r8
    11ee:	fb08 1110 	mls	r1, r8, r0, r1
    11f2:	fb00 f909 	mul.w	r9, r0, r9
    11f6:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
    11fa:	45a1      	cmp	r9, r4
    11fc:	d905      	bls.n	120a <__udivmoddi4+0x82>
    11fe:	193c      	adds	r4, r7, r4
    1200:	d202      	bcs.n	1208 <__udivmoddi4+0x80>
    1202:	45a1      	cmp	r9, r4
    1204:	f200 810e 	bhi.w	1424 <__udivmoddi4+0x29c>
    1208:	3801      	subs	r0, #1
    120a:	eba4 0409 	sub.w	r4, r4, r9
    120e:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
    1212:	2100      	movs	r1, #0
    1214:	b11e      	cbz	r6, 121e <__udivmoddi4+0x96>
    1216:	40d4      	lsrs	r4, r2
    1218:	2300      	movs	r3, #0
    121a:	e9c6 4300 	strd	r4, r3, [r6]
    121e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1222:	b902      	cbnz	r2, 1226 <__udivmoddi4+0x9e>
    1224:	deff      	udf	#255	; 0xff
    1226:	fab2 f282 	clz	r2, r2
    122a:	2a00      	cmp	r2, #0
    122c:	d14f      	bne.n	12ce <__udivmoddi4+0x146>
    122e:	1bcb      	subs	r3, r1, r7
    1230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    1234:	fa1f f887 	uxth.w	r8, r7
    1238:	2101      	movs	r1, #1
    123a:	0c25      	lsrs	r5, r4, #16
    123c:	fbb3 fcfe 	udiv	ip, r3, lr
    1240:	fb0e 301c 	mls	r0, lr, ip, r3
    1244:	462b      	mov	r3, r5
    1246:	fb08 f90c 	mul.w	r9, r8, ip
    124a:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
    124e:	45a9      	cmp	r9, r5
    1250:	d90a      	bls.n	1268 <__udivmoddi4+0xe0>
    1252:	197d      	adds	r5, r7, r5
    1254:	bf2c      	ite	cs
    1256:	2301      	movcs	r3, #1
    1258:	2300      	movcc	r3, #0
    125a:	45a9      	cmp	r9, r5
    125c:	d902      	bls.n	1264 <__udivmoddi4+0xdc>
    125e:	2b00      	cmp	r3, #0
    1260:	f000 80d9 	beq.w	1416 <__udivmoddi4+0x28e>
    1264:	f10c 3cff 	add.w	ip, ip, #4294967295
    1268:	eba5 0509 	sub.w	r5, r5, r9
    126c:	b2a3      	uxth	r3, r4
    126e:	fbb5 f0fe 	udiv	r0, r5, lr
    1272:	fb0e 5510 	mls	r5, lr, r0, r5
    1276:	fb08 f800 	mul.w	r8, r8, r0
    127a:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
    127e:	45a0      	cmp	r8, r4
    1280:	d905      	bls.n	128e <__udivmoddi4+0x106>
    1282:	193c      	adds	r4, r7, r4
    1284:	d202      	bcs.n	128c <__udivmoddi4+0x104>
    1286:	45a0      	cmp	r8, r4
    1288:	f200 80c9 	bhi.w	141e <__udivmoddi4+0x296>
    128c:	3801      	subs	r0, #1
    128e:	eba4 0408 	sub.w	r4, r4, r8
    1292:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    1296:	e7bd      	b.n	1214 <__udivmoddi4+0x8c>
    1298:	428b      	cmp	r3, r1
    129a:	d908      	bls.n	12ae <__udivmoddi4+0x126>
    129c:	2e00      	cmp	r6, #0
    129e:	f000 80b1 	beq.w	1404 <__udivmoddi4+0x27c>
    12a2:	2100      	movs	r1, #0
    12a4:	e9c6 0500 	strd	r0, r5, [r6]
    12a8:	4608      	mov	r0, r1
    12aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    12ae:	fab3 f183 	clz	r1, r3
    12b2:	2900      	cmp	r1, #0
    12b4:	d146      	bne.n	1344 <__udivmoddi4+0x1bc>
    12b6:	42ab      	cmp	r3, r5
    12b8:	f0c0 80a7 	bcc.w	140a <__udivmoddi4+0x282>
    12bc:	4282      	cmp	r2, r0
    12be:	f240 80a4 	bls.w	140a <__udivmoddi4+0x282>
    12c2:	4608      	mov	r0, r1
    12c4:	2e00      	cmp	r6, #0
    12c6:	d0aa      	beq.n	121e <__udivmoddi4+0x96>
    12c8:	e9c6 4a00 	strd	r4, sl, [r6]
    12cc:	e7a7      	b.n	121e <__udivmoddi4+0x96>
    12ce:	f1c2 0020 	rsb	r0, r2, #32
    12d2:	4097      	lsls	r7, r2
    12d4:	fa01 f302 	lsl.w	r3, r1, r2
    12d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    12dc:	40c1      	lsrs	r1, r0
    12de:	fa24 f500 	lsr.w	r5, r4, r0
    12e2:	fa1f f887 	uxth.w	r8, r7
    12e6:	4094      	lsls	r4, r2
    12e8:	431d      	orrs	r5, r3
    12ea:	fbb1 f0fe 	udiv	r0, r1, lr
    12ee:	0c2b      	lsrs	r3, r5, #16
    12f0:	fb0e 1110 	mls	r1, lr, r0, r1
    12f4:	fb00 fc08 	mul.w	ip, r0, r8
    12f8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    12fc:	459c      	cmp	ip, r3
    12fe:	d909      	bls.n	1314 <__udivmoddi4+0x18c>
    1300:	18fb      	adds	r3, r7, r3
    1302:	bf2c      	ite	cs
    1304:	2101      	movcs	r1, #1
    1306:	2100      	movcc	r1, #0
    1308:	459c      	cmp	ip, r3
    130a:	d902      	bls.n	1312 <__udivmoddi4+0x18a>
    130c:	2900      	cmp	r1, #0
    130e:	f000 8095 	beq.w	143c <__udivmoddi4+0x2b4>
    1312:	3801      	subs	r0, #1
    1314:	eba3 030c 	sub.w	r3, r3, ip
    1318:	b2ad      	uxth	r5, r5
    131a:	fbb3 f1fe 	udiv	r1, r3, lr
    131e:	fb0e 3311 	mls	r3, lr, r1, r3
    1322:	fb01 fc08 	mul.w	ip, r1, r8
    1326:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    132a:	45ac      	cmp	ip, r5
    132c:	d905      	bls.n	133a <__udivmoddi4+0x1b2>
    132e:	197d      	adds	r5, r7, r5
    1330:	d202      	bcs.n	1338 <__udivmoddi4+0x1b0>
    1332:	45ac      	cmp	ip, r5
    1334:	f200 8089 	bhi.w	144a <__udivmoddi4+0x2c2>
    1338:	3901      	subs	r1, #1
    133a:	eba5 030c 	sub.w	r3, r5, ip
    133e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    1342:	e77a      	b.n	123a <__udivmoddi4+0xb2>
    1344:	f1c1 0420 	rsb	r4, r1, #32
    1348:	408b      	lsls	r3, r1
    134a:	fa02 f701 	lsl.w	r7, r2, r1
    134e:	fa05 fc01 	lsl.w	ip, r5, r1
    1352:	40e2      	lsrs	r2, r4
    1354:	fa20 f804 	lsr.w	r8, r0, r4
    1358:	40e5      	lsrs	r5, r4
    135a:	fa00 fe01 	lsl.w	lr, r0, r1
    135e:	4313      	orrs	r3, r2
    1360:	ea48 020c 	orr.w	r2, r8, ip
    1364:	ea4f 4813 	mov.w	r8, r3, lsr #16
    1368:	ea4f 4c12 	mov.w	ip, r2, lsr #16
    136c:	fa1f f983 	uxth.w	r9, r3
    1370:	fbb5 faf8 	udiv	sl, r5, r8
    1374:	fb08 551a 	mls	r5, r8, sl, r5
    1378:	fb0a f009 	mul.w	r0, sl, r9
    137c:	ea4c 4c05 	orr.w	ip, ip, r5, lsl #16
    1380:	4560      	cmp	r0, ip
    1382:	d90a      	bls.n	139a <__udivmoddi4+0x212>
    1384:	eb13 0c0c 	adds.w	ip, r3, ip
    1388:	bf2c      	ite	cs
    138a:	2501      	movcs	r5, #1
    138c:	2500      	movcc	r5, #0
    138e:	4560      	cmp	r0, ip
    1390:	d901      	bls.n	1396 <__udivmoddi4+0x20e>
    1392:	2d00      	cmp	r5, #0
    1394:	d055      	beq.n	1442 <__udivmoddi4+0x2ba>
    1396:	f10a 3aff 	add.w	sl, sl, #4294967295
    139a:	ebac 0c00 	sub.w	ip, ip, r0
    139e:	b292      	uxth	r2, r2
    13a0:	fbbc f0f8 	udiv	r0, ip, r8
    13a4:	fb08 cc10 	mls	ip, r8, r0, ip
    13a8:	fb00 f909 	mul.w	r9, r0, r9
    13ac:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
    13b0:	45e1      	cmp	r9, ip
    13b2:	d905      	bls.n	13c0 <__udivmoddi4+0x238>
    13b4:	eb13 0c0c 	adds.w	ip, r3, ip
    13b8:	d201      	bcs.n	13be <__udivmoddi4+0x236>
    13ba:	45e1      	cmp	r9, ip
    13bc:	d83b      	bhi.n	1436 <__udivmoddi4+0x2ae>
    13be:	3801      	subs	r0, #1
    13c0:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
    13c4:	ebac 0c09 	sub.w	ip, ip, r9
    13c8:	fba0 8907 	umull	r8, r9, r0, r7
    13cc:	45cc      	cmp	ip, r9
    13ce:	4645      	mov	r5, r8
    13d0:	464a      	mov	r2, r9
    13d2:	d302      	bcc.n	13da <__udivmoddi4+0x252>
    13d4:	d106      	bne.n	13e4 <__udivmoddi4+0x25c>
    13d6:	45c6      	cmp	lr, r8
    13d8:	d204      	bcs.n	13e4 <__udivmoddi4+0x25c>
    13da:	3801      	subs	r0, #1
    13dc:	ebb8 0507 	subs.w	r5, r8, r7
    13e0:	eb69 0203 	sbc.w	r2, r9, r3
    13e4:	b32e      	cbz	r6, 1432 <__udivmoddi4+0x2aa>
    13e6:	ebbe 0305 	subs.w	r3, lr, r5
    13ea:	eb6c 0c02 	sbc.w	ip, ip, r2
    13ee:	fa23 f201 	lsr.w	r2, r3, r1
    13f2:	fa0c f404 	lsl.w	r4, ip, r4
    13f6:	fa2c f301 	lsr.w	r3, ip, r1
    13fa:	2100      	movs	r1, #0
    13fc:	4314      	orrs	r4, r2
    13fe:	e9c6 4300 	strd	r4, r3, [r6]
    1402:	e70c      	b.n	121e <__udivmoddi4+0x96>
    1404:	4631      	mov	r1, r6
    1406:	4630      	mov	r0, r6
    1408:	e709      	b.n	121e <__udivmoddi4+0x96>
    140a:	1a84      	subs	r4, r0, r2
    140c:	eb65 0303 	sbc.w	r3, r5, r3
    1410:	2001      	movs	r0, #1
    1412:	469a      	mov	sl, r3
    1414:	e756      	b.n	12c4 <__udivmoddi4+0x13c>
    1416:	f1ac 0c02 	sub.w	ip, ip, #2
    141a:	443d      	add	r5, r7
    141c:	e724      	b.n	1268 <__udivmoddi4+0xe0>
    141e:	3802      	subs	r0, #2
    1420:	443c      	add	r4, r7
    1422:	e734      	b.n	128e <__udivmoddi4+0x106>
    1424:	3802      	subs	r0, #2
    1426:	443c      	add	r4, r7
    1428:	e6ef      	b.n	120a <__udivmoddi4+0x82>
    142a:	f1ae 0e02 	sub.w	lr, lr, #2
    142e:	443b      	add	r3, r7
    1430:	e6d9      	b.n	11e6 <__udivmoddi4+0x5e>
    1432:	4631      	mov	r1, r6
    1434:	e6f3      	b.n	121e <__udivmoddi4+0x96>
    1436:	3802      	subs	r0, #2
    1438:	449c      	add	ip, r3
    143a:	e7c1      	b.n	13c0 <__udivmoddi4+0x238>
    143c:	3802      	subs	r0, #2
    143e:	443b      	add	r3, r7
    1440:	e768      	b.n	1314 <__udivmoddi4+0x18c>
    1442:	f1aa 0a02 	sub.w	sl, sl, #2
    1446:	449c      	add	ip, r3
    1448:	e7a7      	b.n	139a <__udivmoddi4+0x212>
    144a:	3902      	subs	r1, #2
    144c:	443d      	add	r5, r7
    144e:	e774      	b.n	133a <__udivmoddi4+0x1b2>

00001450 <__aeabi_idiv0>:
    1450:	4770      	bx	lr
    1452:	bf00      	nop

00001454 <__aeabi_d2uiz>:
    1454:	004a      	lsls	r2, r1, #1
    1456:	d211      	bcs.n	147c <__aeabi_d2uiz+0x28>
    1458:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    145c:	d211      	bcs.n	1482 <__aeabi_d2uiz+0x2e>
    145e:	d50d      	bpl.n	147c <__aeabi_d2uiz+0x28>
    1460:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    1464:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    1468:	d40e      	bmi.n	1488 <__aeabi_d2uiz+0x34>
    146a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    146e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    1472:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    1476:	fa23 f002 	lsr.w	r0, r3, r2
    147a:	4770      	bx	lr
    147c:	f04f 0000 	mov.w	r0, #0
    1480:	4770      	bx	lr
    1482:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    1486:	d102      	bne.n	148e <__aeabi_d2uiz+0x3a>
    1488:	f04f 30ff 	mov.w	r0, #4294967295
    148c:	4770      	bx	lr
    148e:	f04f 0000 	mov.w	r0, #0
    1492:	4770      	bx	lr

00001494 <__aeabi_dcmpun>:
    1494:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    1498:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    149c:	d102      	bne.n	14a4 <__aeabi_dcmpun+0x10>
    149e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    14a2:	d10a      	bne.n	14ba <__aeabi_dcmpun+0x26>
    14a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    14a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    14ac:	d102      	bne.n	14b4 <__aeabi_dcmpun+0x20>
    14ae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    14b2:	d102      	bne.n	14ba <__aeabi_dcmpun+0x26>
    14b4:	f04f 0000 	mov.w	r0, #0
    14b8:	4770      	bx	lr
    14ba:	f04f 0001 	mov.w	r0, #1
    14be:	4770      	bx	lr

000014c0 <strcmp>:
    14c0:	f810 2b01 	ldrb.w	r2, [r0], #1
    14c4:	f811 3b01 	ldrb.w	r3, [r1], #1
    14c8:	2a01      	cmp	r2, #1
    14ca:	bf28      	it	cs
    14cc:	429a      	cmpcs	r2, r3
    14ce:	d0f7      	beq.n	14c0 <strcmp>
    14d0:	1ad0      	subs	r0, r2, r3
    14d2:	4770      	bx	lr

000014d4 <strlen>:
    14d4:	4603      	mov	r3, r0
    14d6:	f813 2b01 	ldrb.w	r2, [r3], #1
    14da:	2a00      	cmp	r2, #0
    14dc:	d1fb      	bne.n	14d6 <strlen+0x2>
    14de:	1a18      	subs	r0, r3, r0
    14e0:	3801      	subs	r0, #1
    14e2:	4770      	bx	lr
    14e4:	0000      	movs	r0, r0
	...

000014e8 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_>:
  }
}

void PreprocessSoftmaxScaling(double beta, double input_scale,
                              int input_integer_bits,
                              int32_t* quantized_multiplier, int* left_shift) {
    14e8:	b530      	push	{r4, r5, lr}
    14ea:	b085      	sub	sp, #20
  if (IntegerDoubleCompare(input_beta_real_multiplier, (1ll << 31) - 1.0) > 0) {
    input_beta_real_multiplier = (1ll << 31) - 1.0;
  }
#else   // TFLITE_EMULATE_FLOAT
  const double input_beta_real_multiplier = std::min<double>(
      beta * input_scale * (1 << (31 - input_integer_bits)), (1ll << 31) - 1.0);
    14ec:	f7fe fff0 	bl	4d0 <__aeabi_dmul>
    14f0:	4604      	mov	r4, r0
    14f2:	460d      	mov	r5, r1
    14f4:	9b08      	ldr	r3, [sp, #32]
    14f6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    14fa:	40d8      	lsrs	r0, r3
    14fc:	f7fe ff7e 	bl	3fc <__aeabi_i2d>
    1500:	4622      	mov	r2, r4
    1502:	462b      	mov	r3, r5
    1504:	f7fe ffe4 	bl	4d0 <__aeabi_dmul>
    1508:	4602      	mov	r2, r0
    150a:	460b      	mov	r3, r1
    150c:	e9cd 2300 	strd	r2, r3, [sp]
    1510:	a309      	add	r3, pc, #36	; (adr r3, 1538 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_+0x50>)
    1512:	e9d3 2300 	ldrd	r2, r3, [r3]
    1516:	e9cd 2302 	strd	r2, r3, [sp, #8]
    min(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
    151a:	f7ff fa69 	bl	9f0 <__aeabi_dcmpgt>
    151e:	b940      	cbnz	r0, 1532 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_+0x4a>
	return __b;
      return __a;
    1520:	4669      	mov	r1, sp
#endif  // TFLITE_EMULATE_FLOAT

  QuantizeMultiplierGreaterThanOne(input_beta_real_multiplier,
    1522:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1524:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1526:	e9d1 0100 	ldrd	r0, r1, [r1]
    152a:	f007 ff37 	bl	939c <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_>
                                   quantized_multiplier, left_shift);
}
    152e:	b005      	add	sp, #20
    1530:	bd30      	pop	{r4, r5, pc}
	return __b;
    1532:	a902      	add	r1, sp, #8
    1534:	e7f5      	b.n	1522 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_+0x3a>
    1536:	bf00      	nop
    1538:	ffc00000 	.word	0xffc00000
    153c:	41dfffff 	.word	0x41dfffff

00001540 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>:
TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              const TfLiteTensor* bias,
                                              TfLiteTensor* output,
                                              double* multiplier) {
    1540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1544:	b082      	sub	sp, #8
    1546:	4607      	mov	r7, r0
    1548:	460d      	mov	r5, r1
    154a:	4616      	mov	r6, r2
    154c:	461c      	mov	r4, r3
    154e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  const double input_product_scale = static_cast<double>(input->params.scale) *
    1552:	68c8      	ldr	r0, [r1, #12]
    1554:	f7fe ff64 	bl	420 <__aeabi_f2d>
    1558:	4680      	mov	r8, r0
    155a:	4689      	mov	r9, r1
                                     static_cast<double>(filter->params.scale);
    155c:	68f0      	ldr	r0, [r6, #12]
    155e:	f7fe ff5f 	bl	420 <__aeabi_f2d>
    1562:	4602      	mov	r2, r0
    1564:	460b      	mov	r3, r1
  const double input_product_scale = static_cast<double>(input->params.scale) *
    1566:	4640      	mov	r0, r8
    1568:	4649      	mov	r1, r9
    156a:	f7fe ffb1 	bl	4d0 <__aeabi_dmul>
  // The following conditions must be guaranteed by the training pipeline.
  if (bias) {
    156e:	b1ec      	cbz	r4, 15ac <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x6c>
    1570:	4680      	mov	r8, r0
    1572:	4689      	mov	r9, r1
    const double bias_scale = static_cast<double>(bias->params.scale);
    1574:	68e0      	ldr	r0, [r4, #12]
    1576:	f7fe ff53 	bl	420 <__aeabi_f2d>
    157a:	4602      	mov	r2, r0
    157c:	460b      	mov	r3, r1
    // bias * (bias_scale - input_product_scale) / output_scale should be
    // a small number for an integer.
    // Since normally bias should be within a small range.
    // We should expect (bias_scale - input_product_scale) / output_scale to
    // be a small number like 0.02.
    const double scale_diff = std::abs(input_product_scale - bias_scale);
    157e:	4640      	mov	r0, r8
    1580:	4649      	mov	r1, r9
    1582:	f7fe fded 	bl	160 <__aeabi_dsub>
    1586:	4680      	mov	r8, r0
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
    1588:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
    const double output_scale = static_cast<double>(output->params.scale);
    158c:	f8da 000c 	ldr.w	r0, [sl, #12]
    1590:	f7fe ff46 	bl	420 <__aeabi_f2d>
    1594:	4602      	mov	r2, r0
    1596:	460b      	mov	r3, r1

    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
    1598:	4640      	mov	r0, r8
    159a:	4621      	mov	r1, r4
    159c:	f7ff f8c2 	bl	724 <__aeabi_ddiv>
    15a0:	a30d      	add	r3, pc, #52	; (adr r3, 15d8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x98>)
    15a2:	e9d3 2300 	ldrd	r2, r3, [r3]
    15a6:	f7ff fa0f 	bl	9c8 <__aeabi_dcmple>
    15aa:	b150      	cbz	r0, 15c2 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x82>
  }
  return GetQuantizedConvolutionMultipler(context, input, filter, output,
    15ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    15ae:	9300      	str	r3, [sp, #0]
    15b0:	4653      	mov	r3, sl
    15b2:	4632      	mov	r2, r6
    15b4:	4629      	mov	r1, r5
    15b6:	4638      	mov	r0, r7
    15b8:	f008 f834 	bl	9624 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>
                                          multiplier);
}
    15bc:	b002      	add	sp, #8
    15be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
    15c2:	697c      	ldr	r4, [r7, #20]
    15c4:	4b06      	ldr	r3, [pc, #24]	; (15e0 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa0>)
    15c6:	9300      	str	r3, [sp, #0]
    15c8:	f44f 739f 	mov.w	r3, #318	; 0x13e
    15cc:	4a05      	ldr	r2, [pc, #20]	; (15e4 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa4>)
    15ce:	4906      	ldr	r1, [pc, #24]	; (15e8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa8>)
    15d0:	4638      	mov	r0, r7
    15d2:	47a0      	blx	r4
    15d4:	2001      	movs	r0, #1
    15d6:	e7f1      	b.n	15bc <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x7c>
    15d8:	47ae147b 	.word	0x47ae147b
    15dc:	3f947ae1 	.word	0x3f947ae1
    15e0:	00026980 	.word	0x00026980
    15e4:	000268f0 	.word	0x000268f0
    15e8:	000266ec 	.word	0x000266ec
    15ec:	00000000 	.word	0x00000000

000015f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE>:

TfLiteStatus CalculateSoftmaxParams(TfLiteContext* context,
                                    const TfLiteTensor* input,
                                    TfLiteTensor* output,
                                    const TfLiteSoftmaxParams* params,
                                    SoftmaxParams* op_data) {
    15f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    15f4:	b088      	sub	sp, #32
    15f6:	4605      	mov	r5, r0
    15f8:	460e      	mov	r6, r1
    15fa:	461f      	mov	r7, r3
  if (input->type == kTfLiteInt8 || input->type == kTfLiteInt16) {
    15fc:	780c      	ldrb	r4, [r1, #0]
    15fe:	2c09      	cmp	r4, #9
    1600:	d013      	beq.n	162a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3a>
    1602:	2c07      	cmp	r4, #7
    1604:	d011      	beq.n	162a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3a>
      op_data->diff_min =
          -1.0 * tflite::CalculateInputRadius(kScaledDiffIntegerBits,
                                              op_data->input_left_shift);
    }
  } else {
    TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteFloat32);
    1606:	2c01      	cmp	r4, #1
    1608:	f040 8133 	bne.w	1872 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x282>
    TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteFloat32);
    160c:	7810      	ldrb	r0, [r2, #0]
    160e:	2801      	cmp	r0, #1
    1610:	f040 8144 	bne.w	189c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ac>
    op_data->beta = static_cast<double>(params->beta);
    1614:	6818      	ldr	r0, [r3, #0]
    1616:	f7fe ff03 	bl	420 <__aeabi_f2d>
    161a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    161c:	e9c3 0100 	strd	r0, r1, [r3]
  }
  return kTfLiteOk;
    1620:	2400      	movs	r4, #0
}
    1622:	4620      	mov	r0, r4
    1624:	b008      	add	sp, #32
    1626:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (input->type == kTfLiteInt16) {
    162a:	2c07      	cmp	r4, #7
    162c:	d01e      	beq.n	166c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x7c>
      TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteInt8);
    162e:	2c09      	cmp	r4, #9
    1630:	f040 8086 	bne.w	1740 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x150>
      if (output->type == kTfLiteInt16) {
    1634:	7810      	ldrb	r0, [r2, #0]
    1636:	2807      	cmp	r0, #7
    1638:	f000 8097 	beq.w	176a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x17a>
        TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteInt8);
    163c:	2809      	cmp	r0, #9
    163e:	f040 80d5 	bne.w	17ec <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1fc>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -128);
    1642:	6913      	ldr	r3, [r2, #16]
    1644:	f113 0f80 	cmn.w	r3, #128	; 0x80
    1648:	f000 80e4 	beq.w	1814 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x224>
    164c:	696c      	ldr	r4, [r5, #20]
    164e:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    1652:	9203      	str	r2, [sp, #12]
    1654:	9302      	str	r3, [sp, #8]
    1656:	4b9e      	ldr	r3, [pc, #632]	; (18d0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e0>)
    1658:	9301      	str	r3, [sp, #4]
    165a:	4b9e      	ldr	r3, [pc, #632]	; (18d4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e4>)
    165c:	9300      	str	r3, [sp, #0]
    165e:	2330      	movs	r3, #48	; 0x30
    1660:	4a9d      	ldr	r2, [pc, #628]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    1662:	499e      	ldr	r1, [pc, #632]	; (18dc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>)
    1664:	4628      	mov	r0, r5
    1666:	47a0      	blx	r4
    1668:	2401      	movs	r4, #1
    166a:	e7da      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
      TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
    166c:	6913      	ldr	r3, [r2, #16]
    166e:	2b00      	cmp	r3, #0
    1670:	d13b      	bne.n	16ea <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0xfa>
      TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 32768,
    1672:	f8d2 800c 	ldr.w	r8, [r2, #12]
    1676:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
    167a:	4640      	mov	r0, r8
    167c:	f7ff fd04 	bl	1088 <__aeabi_fcmpgt>
    1680:	2800      	cmp	r0, #0
    1682:	d041      	beq.n	1708 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x118>
    1684:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
    1688:	4640      	mov	r0, r8
    168a:	f7ff fa37 	bl	afc <__aeabi_fsub>
    168e:	4994      	ldr	r1, [pc, #592]	; (18e0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f0>)
    1690:	f7ff fcfa 	bl	1088 <__aeabi_fcmpgt>
    1694:	2800      	cmp	r0, #0
    1696:	d13d      	bne.n	1714 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x124>
    if (input->type == kTfLiteInt16) {
    1698:	2c07      	cmp	r4, #7
    169a:	f000 80cd 	beq.w	1838 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x248>
          static_cast<double>(params->beta),
    169e:	683f      	ldr	r7, [r7, #0]
      tflite::PreprocessSoftmaxScaling(
    16a0:	68f0      	ldr	r0, [r6, #12]
    16a2:	f7fe febd 	bl	420 <__aeabi_f2d>
    16a6:	4604      	mov	r4, r0
    16a8:	460d      	mov	r5, r1
    16aa:	4638      	mov	r0, r7
    16ac:	f7fe feb8 	bl	420 <__aeabi_f2d>
    16b0:	ab07      	add	r3, sp, #28
    16b2:	9302      	str	r3, [sp, #8]
    16b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    16b6:	3308      	adds	r3, #8
    16b8:	9301      	str	r3, [sp, #4]
    16ba:	2605      	movs	r6, #5
    16bc:	9600      	str	r6, [sp, #0]
    16be:	4622      	mov	r2, r4
    16c0:	462b      	mov	r3, r5
    16c2:	f7ff ff11 	bl	14e8 <_ZN6tflite24PreprocessSoftmaxScalingEddiPiS0_>
      op_data->input_left_shift = input_left_shift;
    16c6:	9907      	ldr	r1, [sp, #28]
    16c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    16ca:	60d9      	str	r1, [r3, #12]
          -1.0 * tflite::CalculateInputRadius(kScaledDiffIntegerBits,
    16cc:	221f      	movs	r2, #31
    16ce:	4630      	mov	r0, r6
    16d0:	f012 fa39 	bl	13b46 <_ZN6tflite20CalculateInputRadiusEiii>
    16d4:	f7fe fe92 	bl	3fc <__aeabi_i2d>
      op_data->diff_min =
    16d8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    16dc:	4619      	mov	r1, r3
    16de:	f7ff f991 	bl	a04 <__aeabi_d2iz>
    16e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    16e4:	6198      	str	r0, [r3, #24]
  return kTfLiteOk;
    16e6:	2400      	movs	r4, #0
    16e8:	e79b      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
      TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
    16ea:	696c      	ldr	r4, [r5, #20]
    16ec:	2200      	movs	r2, #0
    16ee:	9203      	str	r2, [sp, #12]
    16f0:	9302      	str	r3, [sp, #8]
    16f2:	4b7c      	ldr	r3, [pc, #496]	; (18e4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f4>)
    16f4:	9301      	str	r3, [sp, #4]
    16f6:	4b77      	ldr	r3, [pc, #476]	; (18d4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e4>)
    16f8:	9300      	str	r3, [sp, #0]
    16fa:	2325      	movs	r3, #37	; 0x25
    16fc:	4a76      	ldr	r2, [pc, #472]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    16fe:	4977      	ldr	r1, [pc, #476]	; (18dc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>)
    1700:	4628      	mov	r0, r5
    1702:	47a0      	blx	r4
    1704:	2401      	movs	r4, #1
    1706:	e78c      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
      TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 32768,
    1708:	4641      	mov	r1, r8
    170a:	f04f 5060 	mov.w	r0, #939524096	; 0x38000000
    170e:	f7ff f9f5 	bl	afc <__aeabi_fsub>
    1712:	e7bc      	b.n	168e <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x9e>
    1714:	696c      	ldr	r4, [r5, #20]
    1716:	2200      	movs	r2, #0
    1718:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
    171c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1720:	4640      	mov	r0, r8
    1722:	f7fe fe7d 	bl	420 <__aeabi_f2d>
    1726:	e9cd 0102 	strd	r0, r1, [sp, #8]
    172a:	4b6f      	ldr	r3, [pc, #444]	; (18e8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f8>)
    172c:	9301      	str	r3, [sp, #4]
    172e:	4b6f      	ldr	r3, [pc, #444]	; (18ec <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2fc>)
    1730:	9300      	str	r3, [sp, #0]
    1732:	2326      	movs	r3, #38	; 0x26
    1734:	4a68      	ldr	r2, [pc, #416]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    1736:	496e      	ldr	r1, [pc, #440]	; (18f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x300>)
    1738:	4628      	mov	r0, r5
    173a:	47a0      	blx	r4
    173c:	2401      	movs	r4, #1
    173e:	e770      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
      TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteInt8);
    1740:	696e      	ldr	r6, [r5, #20]
    1742:	4620      	mov	r0, r4
    1744:	f007 fd86 	bl	9254 <TfLiteTypeGetName>
    1748:	4604      	mov	r4, r0
    174a:	2009      	movs	r0, #9
    174c:	f007 fd82 	bl	9254 <TfLiteTypeGetName>
    1750:	9003      	str	r0, [sp, #12]
    1752:	9402      	str	r4, [sp, #8]
    1754:	4b67      	ldr	r3, [pc, #412]	; (18f4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x304>)
    1756:	9301      	str	r3, [sp, #4]
    1758:	4b67      	ldr	r3, [pc, #412]	; (18f8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x308>)
    175a:	9300      	str	r3, [sp, #0]
    175c:	2329      	movs	r3, #41	; 0x29
    175e:	4a5e      	ldr	r2, [pc, #376]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    1760:	4966      	ldr	r1, [pc, #408]	; (18fc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
    1762:	4628      	mov	r0, r5
    1764:	47b0      	blx	r6
    1766:	2401      	movs	r4, #1
    1768:	e75b      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -32768);
    176a:	6913      	ldr	r3, [r2, #16]
    176c:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
    1770:	d00e      	beq.n	1790 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1a0>
    1772:	696c      	ldr	r4, [r5, #20]
    1774:	4a62      	ldr	r2, [pc, #392]	; (1900 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x310>)
    1776:	9203      	str	r2, [sp, #12]
    1778:	9302      	str	r3, [sp, #8]
    177a:	4b62      	ldr	r3, [pc, #392]	; (1904 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x314>)
    177c:	9301      	str	r3, [sp, #4]
    177e:	4b55      	ldr	r3, [pc, #340]	; (18d4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e4>)
    1780:	9300      	str	r3, [sp, #0]
    1782:	232b      	movs	r3, #43	; 0x2b
    1784:	4a54      	ldr	r2, [pc, #336]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    1786:	4955      	ldr	r1, [pc, #340]	; (18dc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>)
    1788:	4628      	mov	r0, r5
    178a:	47a0      	blx	r4
    178c:	2401      	movs	r4, #1
    178e:	e748      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
        TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 65536,
    1790:	f8d2 800c 	ldr.w	r8, [r2, #12]
    1794:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
    1798:	4640      	mov	r0, r8
    179a:	f7ff fc75 	bl	1088 <__aeabi_fcmpgt>
    179e:	b1f8      	cbz	r0, 17e0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1f0>
    17a0:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
    17a4:	4640      	mov	r0, r8
    17a6:	f7ff f9a9 	bl	afc <__aeabi_fsub>
    17aa:	4957      	ldr	r1, [pc, #348]	; (1908 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x318>)
    17ac:	f7ff fc6c 	bl	1088 <__aeabi_fcmpgt>
    17b0:	2800      	cmp	r0, #0
    17b2:	f43f af71 	beq.w	1698 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0xa8>
    17b6:	696c      	ldr	r4, [r5, #20]
    17b8:	2200      	movs	r2, #0
    17ba:	4b54      	ldr	r3, [pc, #336]	; (190c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x31c>)
    17bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    17c0:	4640      	mov	r0, r8
    17c2:	f7fe fe2d 	bl	420 <__aeabi_f2d>
    17c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
    17ca:	4b51      	ldr	r3, [pc, #324]	; (1910 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x320>)
    17cc:	9301      	str	r3, [sp, #4]
    17ce:	4b47      	ldr	r3, [pc, #284]	; (18ec <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2fc>)
    17d0:	9300      	str	r3, [sp, #0]
    17d2:	232c      	movs	r3, #44	; 0x2c
    17d4:	4a40      	ldr	r2, [pc, #256]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    17d6:	4946      	ldr	r1, [pc, #280]	; (18f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x300>)
    17d8:	4628      	mov	r0, r5
    17da:	47a0      	blx	r4
    17dc:	2401      	movs	r4, #1
    17de:	e720      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
    17e0:	4641      	mov	r1, r8
    17e2:	f04f 505e 	mov.w	r0, #931135488	; 0x37800000
    17e6:	f7ff f989 	bl	afc <__aeabi_fsub>
    17ea:	e7de      	b.n	17aa <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1ba>
        TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteInt8);
    17ec:	696e      	ldr	r6, [r5, #20]
    17ee:	f007 fd31 	bl	9254 <TfLiteTypeGetName>
    17f2:	4604      	mov	r4, r0
    17f4:	2009      	movs	r0, #9
    17f6:	f007 fd2d 	bl	9254 <TfLiteTypeGetName>
    17fa:	9003      	str	r0, [sp, #12]
    17fc:	9402      	str	r4, [sp, #8]
    17fe:	4b3d      	ldr	r3, [pc, #244]	; (18f4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x304>)
    1800:	9301      	str	r3, [sp, #4]
    1802:	4b44      	ldr	r3, [pc, #272]	; (1914 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x324>)
    1804:	9300      	str	r3, [sp, #0]
    1806:	232f      	movs	r3, #47	; 0x2f
    1808:	4a33      	ldr	r2, [pc, #204]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    180a:	493c      	ldr	r1, [pc, #240]	; (18fc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
    180c:	4628      	mov	r0, r5
    180e:	47b0      	blx	r6
    1810:	2401      	movs	r4, #1
    1812:	e706      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
        TF_LITE_ENSURE(context, output->params.scale == 1.f / 256);
    1814:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
    1818:	68d0      	ldr	r0, [r2, #12]
    181a:	f7ff fc0d 	bl	1038 <__aeabi_fcmpeq>
    181e:	2800      	cmp	r0, #0
    1820:	f47f af3a 	bne.w	1698 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0xa8>
    1824:	696c      	ldr	r4, [r5, #20]
    1826:	4b3c      	ldr	r3, [pc, #240]	; (1918 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x328>)
    1828:	9300      	str	r3, [sp, #0]
    182a:	2331      	movs	r3, #49	; 0x31
    182c:	4a2a      	ldr	r2, [pc, #168]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    182e:	493b      	ldr	r1, [pc, #236]	; (191c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32c>)
    1830:	4628      	mov	r0, r5
    1832:	47a0      	blx	r4
    1834:	2401      	movs	r4, #1
    1836:	e6f4      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
          static_cast<double>(input->params.scale) *
    1838:	68f0      	ldr	r0, [r6, #12]
    183a:	f7fe fdf1 	bl	420 <__aeabi_f2d>
    183e:	4604      	mov	r4, r0
    1840:	460d      	mov	r5, r1
          static_cast<double>(params->beta) /
    1842:	6838      	ldr	r0, [r7, #0]
    1844:	f7fe fdec 	bl	420 <__aeabi_f2d>
    1848:	4602      	mov	r2, r0
    184a:	460b      	mov	r3, r1
          static_cast<double>(input->params.scale) *
    184c:	4620      	mov	r0, r4
    184e:	4629      	mov	r1, r5
    1850:	f7fe fe3e 	bl	4d0 <__aeabi_dmul>
      double input_scale_beta_rescale =
    1854:	a31c      	add	r3, pc, #112	; (adr r3, 18c8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2d8>)
    1856:	e9d3 2300 	ldrd	r2, r3, [r3]
    185a:	f7fe ff63 	bl	724 <__aeabi_ddiv>
      QuantizeMultiplier(input_scale_beta_rescale, &op_data->input_multiplier,
    185e:	ab07      	add	r3, sp, #28
    1860:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    1862:	3208      	adds	r2, #8
    1864:	f007 fd4c 	bl	9300 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
      op_data->input_left_shift = input_left_shift;
    1868:	9b07      	ldr	r3, [sp, #28]
    186a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    186c:	60d3      	str	r3, [r2, #12]
  return kTfLiteOk;
    186e:	2400      	movs	r4, #0
    1870:	e6d7      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
    TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteFloat32);
    1872:	6946      	ldr	r6, [r0, #20]
    1874:	4620      	mov	r0, r4
    1876:	f007 fced 	bl	9254 <TfLiteTypeGetName>
    187a:	4604      	mov	r4, r0
    187c:	2001      	movs	r0, #1
    187e:	f007 fce9 	bl	9254 <TfLiteTypeGetName>
    1882:	9003      	str	r0, [sp, #12]
    1884:	9402      	str	r4, [sp, #8]
    1886:	4b26      	ldr	r3, [pc, #152]	; (1920 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x330>)
    1888:	9301      	str	r3, [sp, #4]
    188a:	4b1b      	ldr	r3, [pc, #108]	; (18f8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x308>)
    188c:	9300      	str	r3, [sp, #0]
    188e:	234e      	movs	r3, #78	; 0x4e
    1890:	4a11      	ldr	r2, [pc, #68]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    1892:	491a      	ldr	r1, [pc, #104]	; (18fc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
    1894:	4628      	mov	r0, r5
    1896:	47b0      	blx	r6
    1898:	2401      	movs	r4, #1
    189a:	e6c2      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
    TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteFloat32);
    189c:	696f      	ldr	r7, [r5, #20]
    189e:	f007 fcd9 	bl	9254 <TfLiteTypeGetName>
    18a2:	4606      	mov	r6, r0
    18a4:	2001      	movs	r0, #1
    18a6:	f007 fcd5 	bl	9254 <TfLiteTypeGetName>
    18aa:	9003      	str	r0, [sp, #12]
    18ac:	9602      	str	r6, [sp, #8]
    18ae:	4b1c      	ldr	r3, [pc, #112]	; (1920 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x330>)
    18b0:	9301      	str	r3, [sp, #4]
    18b2:	4b18      	ldr	r3, [pc, #96]	; (1914 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x324>)
    18b4:	9300      	str	r3, [sp, #0]
    18b6:	234f      	movs	r3, #79	; 0x4f
    18b8:	4a07      	ldr	r2, [pc, #28]	; (18d8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
    18ba:	4910      	ldr	r1, [pc, #64]	; (18fc <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
    18bc:	4628      	mov	r0, r5
    18be:	47b8      	blx	r7
    18c0:	e6af      	b.n	1622 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32>
    18c2:	bf00      	nop
    18c4:	f3af 8000 	nop.w
    18c8:	00140014 	.word	0x00140014
    18cc:	3f240014 	.word	0x3f240014
    18d0:	000276d0 	.word	0x000276d0
    18d4:	0002765c 	.word	0x0002765c
    18d8:	00027604 	.word	0x00027604
    18dc:	000269ac 	.word	0x000269ac
    18e0:	3303126f 	.word	0x3303126f
    18e4:	00026d98 	.word	0x00026d98
    18e8:	00027698 	.word	0x00027698
    18ec:	000276a4 	.word	0x000276a4
    18f0:	00027678 	.word	0x00027678
    18f4:	00026a88 	.word	0x00026a88
    18f8:	00026fd0 	.word	0x00026fd0
    18fc:	00027338 	.word	0x00027338
    1900:	ffff8000 	.word	0xffff8000
    1904:	000276bc 	.word	0x000276bc
    1908:	3283126f 	.word	0x3283126f
    190c:	3ef00000 	.word	0x3ef00000
    1910:	000276c4 	.word	0x000276c4
    1914:	00026fc0 	.word	0x00026fc0
    1918:	000276d8 	.word	0x000276d8
    191c:	000266ec 	.word	0x000266ec
    1920:	000276fc 	.word	0x000276fc
    1924:	00000000 	.word	0x00000000

00001928 <floor>:
    1928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    192a:	f3c1 570a 	ubfx	r7, r1, #20, #11
    192e:	460b      	mov	r3, r1
    1930:	4602      	mov	r2, r0
    1932:	460c      	mov	r4, r1
    1934:	f2a7 35ff 	subw	r5, r7, #1023	; 0x3ff
    1938:	4606      	mov	r6, r0
    193a:	2d13      	cmp	r5, #19
    193c:	dc20      	bgt.n	1980 <floor+0x58>
    193e:	2d00      	cmp	r5, #0
    1940:	db40      	blt.n	19c4 <floor+0x9c>
    1942:	4f35      	ldr	r7, [pc, #212]	; (1a18 <floor+0xf0>)
    1944:	412f      	asrs	r7, r5
    1946:	ea01 0c07 	and.w	ip, r1, r7
    194a:	ea5c 0c00 	orrs.w	ip, ip, r0
    194e:	d014      	beq.n	197a <floor+0x52>
    1950:	a32f      	add	r3, pc, #188	; (adr r3, 1a10 <floor+0xe8>)
    1952:	e9d3 2300 	ldrd	r2, r3, [r3]
    1956:	f7fe fc05 	bl	164 <__adddf3>
    195a:	2200      	movs	r2, #0
    195c:	2300      	movs	r3, #0
    195e:	f7ff f847 	bl	9f0 <__aeabi_dcmpgt>
    1962:	b140      	cbz	r0, 1976 <floor+0x4e>
    1964:	2c00      	cmp	r4, #0
    1966:	da03      	bge.n	1970 <floor+0x48>
    1968:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    196c:	412b      	asrs	r3, r5
    196e:	441c      	add	r4, r3
    1970:	ea24 0407 	bic.w	r4, r4, r7
    1974:	2600      	movs	r6, #0
    1976:	4632      	mov	r2, r6
    1978:	4623      	mov	r3, r4
    197a:	4610      	mov	r0, r2
    197c:	4619      	mov	r1, r3
    197e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1980:	2d33      	cmp	r5, #51	; 0x33
    1982:	dd07      	ble.n	1994 <floor+0x6c>
    1984:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
    1988:	d1f7      	bne.n	197a <floor+0x52>
    198a:	f7fe fbeb 	bl	164 <__adddf3>
    198e:	4602      	mov	r2, r0
    1990:	460b      	mov	r3, r1
    1992:	e7f2      	b.n	197a <floor+0x52>
    1994:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
    1998:	f04f 3cff 	mov.w	ip, #4294967295
    199c:	fa2c f707 	lsr.w	r7, ip, r7
    19a0:	4207      	tst	r7, r0
    19a2:	d0ea      	beq.n	197a <floor+0x52>
    19a4:	a31a      	add	r3, pc, #104	; (adr r3, 1a10 <floor+0xe8>)
    19a6:	e9d3 2300 	ldrd	r2, r3, [r3]
    19aa:	f7fe fbdb 	bl	164 <__adddf3>
    19ae:	2200      	movs	r2, #0
    19b0:	2300      	movs	r3, #0
    19b2:	f7ff f81d 	bl	9f0 <__aeabi_dcmpgt>
    19b6:	2800      	cmp	r0, #0
    19b8:	d0dd      	beq.n	1976 <floor+0x4e>
    19ba:	2c00      	cmp	r4, #0
    19bc:	db1b      	blt.n	19f6 <floor+0xce>
    19be:	ea26 0607 	bic.w	r6, r6, r7
    19c2:	e7d8      	b.n	1976 <floor+0x4e>
    19c4:	a312      	add	r3, pc, #72	; (adr r3, 1a10 <floor+0xe8>)
    19c6:	e9d3 2300 	ldrd	r2, r3, [r3]
    19ca:	f7fe fbcb 	bl	164 <__adddf3>
    19ce:	2200      	movs	r2, #0
    19d0:	2300      	movs	r3, #0
    19d2:	f7ff f80d 	bl	9f0 <__aeabi_dcmpgt>
    19d6:	2800      	cmp	r0, #0
    19d8:	d0cd      	beq.n	1976 <floor+0x4e>
    19da:	2c00      	cmp	r4, #0
    19dc:	db02      	blt.n	19e4 <floor+0xbc>
    19de:	2600      	movs	r6, #0
    19e0:	4634      	mov	r4, r6
    19e2:	e7c8      	b.n	1976 <floor+0x4e>
    19e4:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
    19e8:	4a0c      	ldr	r2, [pc, #48]	; (1a1c <floor+0xf4>)
    19ea:	4333      	orrs	r3, r6
    19ec:	2600      	movs	r6, #0
    19ee:	42b3      	cmp	r3, r6
    19f0:	bf18      	it	ne
    19f2:	4614      	movne	r4, r2
    19f4:	e7bf      	b.n	1976 <floor+0x4e>
    19f6:	2d14      	cmp	r5, #20
    19f8:	d008      	beq.n	1a0c <floor+0xe4>
    19fa:	2201      	movs	r2, #1
    19fc:	f1c5 0334 	rsb	r3, r5, #52	; 0x34
    1a00:	fa02 f303 	lsl.w	r3, r2, r3
    1a04:	199e      	adds	r6, r3, r6
    1a06:	bf28      	it	cs
    1a08:	18a4      	addcs	r4, r4, r2
    1a0a:	e7d8      	b.n	19be <floor+0x96>
    1a0c:	3401      	adds	r4, #1
    1a0e:	e7d6      	b.n	19be <floor+0x96>
    1a10:	8800759c 	.word	0x8800759c
    1a14:	7e37e43c 	.word	0x7e37e43c
    1a18:	000fffff 	.word	0x000fffff
    1a1c:	bff00000 	.word	0xbff00000

00001a20 <_dtoa_r>:
    1a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1a24:	4616      	mov	r6, r2
    1a26:	b099      	sub	sp, #100	; 0x64
    1a28:	461f      	mov	r7, r3
    1a2a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    1a2c:	4605      	mov	r5, r0
    1a2e:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    1a32:	e9cd 6704 	strd	r6, r7, [sp, #16]
    1a36:	b93c      	cbnz	r4, 1a48 <_dtoa_r+0x28>
    1a38:	2010      	movs	r0, #16
    1a3a:	f00e ffad 	bl	10998 <malloc>
    1a3e:	6268      	str	r0, [r5, #36]	; 0x24
    1a40:	6004      	str	r4, [r0, #0]
    1a42:	60c4      	str	r4, [r0, #12]
    1a44:	e9c0 4401 	strd	r4, r4, [r0, #4]
    1a48:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1a4a:	6819      	ldr	r1, [r3, #0]
    1a4c:	b151      	cbz	r1, 1a64 <_dtoa_r+0x44>
    1a4e:	685a      	ldr	r2, [r3, #4]
    1a50:	2301      	movs	r3, #1
    1a52:	4628      	mov	r0, r5
    1a54:	4093      	lsls	r3, r2
    1a56:	604a      	str	r2, [r1, #4]
    1a58:	608b      	str	r3, [r1, #8]
    1a5a:	f014 fe32 	bl	166c2 <_Bfree>
    1a5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1a60:	2200      	movs	r2, #0
    1a62:	601a      	str	r2, [r3, #0]
    1a64:	1e3b      	subs	r3, r7, #0
    1a66:	bfb7      	itett	lt
    1a68:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
    1a6c:	2300      	movge	r3, #0
    1a6e:	2201      	movlt	r2, #1
    1a70:	9305      	strlt	r3, [sp, #20]
    1a72:	bfa8      	it	ge
    1a74:	f8c8 3000 	strge.w	r3, [r8]
    1a78:	f8dd 9014 	ldr.w	r9, [sp, #20]
    1a7c:	4bac      	ldr	r3, [pc, #688]	; (1d30 <_dtoa_r+0x310>)
    1a7e:	bfb8      	it	lt
    1a80:	f8c8 2000 	strlt.w	r2, [r8]
    1a84:	ea33 0309 	bics.w	r3, r3, r9
    1a88:	d119      	bne.n	1abe <_dtoa_r+0x9e>
    1a8a:	f242 730f 	movw	r3, #9999	; 0x270f
    1a8e:	9a24      	ldr	r2, [sp, #144]	; 0x90
    1a90:	6013      	str	r3, [r2, #0]
    1a92:	f3c9 0313 	ubfx	r3, r9, #0, #20
    1a96:	4333      	orrs	r3, r6
    1a98:	f000 856a 	beq.w	2570 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x570>
    1a9c:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1a9e:	b953      	cbnz	r3, 1ab6 <_dtoa_r+0x96>
    1aa0:	4ba4      	ldr	r3, [pc, #656]	; (1d34 <_dtoa_r+0x314>)
    1aa2:	e023      	b.n	1aec <_dtoa_r+0xcc>
    1aa4:	4ba4      	ldr	r3, [pc, #656]	; (1d38 <_dtoa_r+0x318>)
    1aa6:	9303      	str	r3, [sp, #12]
    1aa8:	3308      	adds	r3, #8
    1aaa:	9a26      	ldr	r2, [sp, #152]	; 0x98
    1aac:	6013      	str	r3, [r2, #0]
    1aae:	9803      	ldr	r0, [sp, #12]
    1ab0:	b019      	add	sp, #100	; 0x64
    1ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1ab6:	4b9f      	ldr	r3, [pc, #636]	; (1d34 <_dtoa_r+0x314>)
    1ab8:	9303      	str	r3, [sp, #12]
    1aba:	3303      	adds	r3, #3
    1abc:	e7f5      	b.n	1aaa <_dtoa_r+0x8a>
    1abe:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    1ac2:	2200      	movs	r2, #0
    1ac4:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
    1ac8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1acc:	2300      	movs	r3, #0
    1ace:	f7fe ff67 	bl	9a0 <__aeabi_dcmpeq>
    1ad2:	4680      	mov	r8, r0
    1ad4:	b160      	cbz	r0, 1af0 <_dtoa_r+0xd0>
    1ad6:	2301      	movs	r3, #1
    1ad8:	9a24      	ldr	r2, [sp, #144]	; 0x90
    1ada:	6013      	str	r3, [r2, #0]
    1adc:	9b26      	ldr	r3, [sp, #152]	; 0x98
    1ade:	2b00      	cmp	r3, #0
    1ae0:	f000 8543 	beq.w	256a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x56a>
    1ae4:	4b95      	ldr	r3, [pc, #596]	; (1d3c <_dtoa_r+0x31c>)
    1ae6:	9a26      	ldr	r2, [sp, #152]	; 0x98
    1ae8:	6013      	str	r3, [r2, #0]
    1aea:	3b01      	subs	r3, #1
    1aec:	9303      	str	r3, [sp, #12]
    1aee:	e7de      	b.n	1aae <_dtoa_r+0x8e>
    1af0:	ab16      	add	r3, sp, #88	; 0x58
    1af2:	f3c9 540a 	ubfx	r4, r9, #20, #11
    1af6:	4628      	mov	r0, r5
    1af8:	9301      	str	r3, [sp, #4]
    1afa:	ab17      	add	r3, sp, #92	; 0x5c
    1afc:	9300      	str	r3, [sp, #0]
    1afe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    1b02:	f015 f81d 	bl	16b40 <__d2b>
    1b06:	4683      	mov	fp, r0
    1b08:	2c00      	cmp	r4, #0
    1b0a:	d07c      	beq.n	1c06 <_dtoa_r+0x1e6>
    1b0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    1b0e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
    1b12:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
    1b16:	f3c3 0313 	ubfx	r3, r3, #0, #20
    1b1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1b1e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
    1b22:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
    1b26:	2200      	movs	r2, #0
    1b28:	4b85      	ldr	r3, [pc, #532]	; (1d40 <_dtoa_r+0x320>)
    1b2a:	f7fe fb19 	bl	160 <__aeabi_dsub>
    1b2e:	a37a      	add	r3, pc, #488	; (adr r3, 1d18 <_dtoa_r+0x2f8>)
    1b30:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b34:	f7fe fccc 	bl	4d0 <__aeabi_dmul>
    1b38:	a379      	add	r3, pc, #484	; (adr r3, 1d20 <_dtoa_r+0x300>)
    1b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b3e:	f7fe fb11 	bl	164 <__adddf3>
    1b42:	4606      	mov	r6, r0
    1b44:	460f      	mov	r7, r1
    1b46:	4620      	mov	r0, r4
    1b48:	f7fe fc58 	bl	3fc <__aeabi_i2d>
    1b4c:	a376      	add	r3, pc, #472	; (adr r3, 1d28 <_dtoa_r+0x308>)
    1b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b52:	f7fe fcbd 	bl	4d0 <__aeabi_dmul>
    1b56:	4602      	mov	r2, r0
    1b58:	460b      	mov	r3, r1
    1b5a:	4630      	mov	r0, r6
    1b5c:	4639      	mov	r1, r7
    1b5e:	f7fe fb01 	bl	164 <__adddf3>
    1b62:	4606      	mov	r6, r0
    1b64:	460f      	mov	r7, r1
    1b66:	f7fe ff4d 	bl	a04 <__aeabi_d2iz>
    1b6a:	2200      	movs	r2, #0
    1b6c:	4682      	mov	sl, r0
    1b6e:	2300      	movs	r3, #0
    1b70:	4630      	mov	r0, r6
    1b72:	4639      	mov	r1, r7
    1b74:	f7fe ff1e 	bl	9b4 <__aeabi_dcmplt>
    1b78:	b148      	cbz	r0, 1b8e <_dtoa_r+0x16e>
    1b7a:	4650      	mov	r0, sl
    1b7c:	f7fe fc3e 	bl	3fc <__aeabi_i2d>
    1b80:	4632      	mov	r2, r6
    1b82:	463b      	mov	r3, r7
    1b84:	f7fe ff0c 	bl	9a0 <__aeabi_dcmpeq>
    1b88:	b908      	cbnz	r0, 1b8e <_dtoa_r+0x16e>
    1b8a:	f10a 3aff 	add.w	sl, sl, #4294967295
    1b8e:	f1ba 0f16 	cmp.w	sl, #22
    1b92:	d856      	bhi.n	1c42 <_dtoa_r+0x222>
    1b94:	4b6b      	ldr	r3, [pc, #428]	; (1d44 <_dtoa_r+0x324>)
    1b96:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    1b9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1ba2:	f7fe ff07 	bl	9b4 <__aeabi_dcmplt>
    1ba6:	2800      	cmp	r0, #0
    1ba8:	d04d      	beq.n	1c46 <_dtoa_r+0x226>
    1baa:	f10a 3aff 	add.w	sl, sl, #4294967295
    1bae:	2300      	movs	r3, #0
    1bb0:	930f      	str	r3, [sp, #60]	; 0x3c
    1bb2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    1bb4:	1b1c      	subs	r4, r3, r4
    1bb6:	1e63      	subs	r3, r4, #1
    1bb8:	9309      	str	r3, [sp, #36]	; 0x24
    1bba:	bf49      	itett	mi
    1bbc:	f1c4 0301 	rsbmi	r3, r4, #1
    1bc0:	2300      	movpl	r3, #0
    1bc2:	9306      	strmi	r3, [sp, #24]
    1bc4:	2300      	movmi	r3, #0
    1bc6:	bf54      	ite	pl
    1bc8:	9306      	strpl	r3, [sp, #24]
    1bca:	9309      	strmi	r3, [sp, #36]	; 0x24
    1bcc:	f1ba 0f00 	cmp.w	sl, #0
    1bd0:	db3b      	blt.n	1c4a <_dtoa_r+0x22a>
    1bd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1bd4:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    1bd8:	4453      	add	r3, sl
    1bda:	9309      	str	r3, [sp, #36]	; 0x24
    1bdc:	2300      	movs	r3, #0
    1bde:	930a      	str	r3, [sp, #40]	; 0x28
    1be0:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1be2:	2b09      	cmp	r3, #9
    1be4:	f200 80b4 	bhi.w	1d50 <_dtoa_r+0x330>
    1be8:	2b05      	cmp	r3, #5
    1bea:	bfc5      	ittet	gt
    1bec:	3b04      	subgt	r3, #4
    1bee:	2400      	movgt	r4, #0
    1bf0:	2401      	movle	r4, #1
    1bf2:	9322      	strgt	r3, [sp, #136]	; 0x88
    1bf4:	9b22      	ldr	r3, [sp, #136]	; 0x88
    1bf6:	3b02      	subs	r3, #2
    1bf8:	2b03      	cmp	r3, #3
    1bfa:	f200 80b5 	bhi.w	1d68 <_dtoa_r+0x348>
    1bfe:	e8df f003 	tbb	[pc, r3]
    1c02:	7d2e      	.short	0x7d2e
    1c04:	a57b      	.short	0xa57b
    1c06:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
    1c0a:	441c      	add	r4, r3
    1c0c:	f204 4332 	addw	r3, r4, #1074	; 0x432
    1c10:	2b20      	cmp	r3, #32
    1c12:	bfc6      	itte	gt
    1c14:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
    1c18:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
    1c1c:	f1c3 0320 	rsble	r3, r3, #32
    1c20:	f104 34ff 	add.w	r4, r4, #4294967295
    1c24:	bfc5      	ittet	gt
    1c26:	fa09 f303 	lslgt.w	r3, r9, r3
    1c2a:	fa26 f000 	lsrgt.w	r0, r6, r0
    1c2e:	fa06 f003 	lslle.w	r0, r6, r3
    1c32:	4318      	orrgt	r0, r3
    1c34:	f7fe fbd2 	bl	3dc <__aeabi_ui2d>
    1c38:	2301      	movs	r3, #1
    1c3a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    1c3e:	9313      	str	r3, [sp, #76]	; 0x4c
    1c40:	e771      	b.n	1b26 <_dtoa_r+0x106>
    1c42:	2301      	movs	r3, #1
    1c44:	e7b4      	b.n	1bb0 <_dtoa_r+0x190>
    1c46:	900f      	str	r0, [sp, #60]	; 0x3c
    1c48:	e7b3      	b.n	1bb2 <_dtoa_r+0x192>
    1c4a:	9b06      	ldr	r3, [sp, #24]
    1c4c:	eba3 030a 	sub.w	r3, r3, sl
    1c50:	9306      	str	r3, [sp, #24]
    1c52:	f1ca 0300 	rsb	r3, sl, #0
    1c56:	930a      	str	r3, [sp, #40]	; 0x28
    1c58:	2300      	movs	r3, #0
    1c5a:	930e      	str	r3, [sp, #56]	; 0x38
    1c5c:	e7c0      	b.n	1be0 <_dtoa_r+0x1c0>
    1c5e:	2300      	movs	r3, #0
    1c60:	930b      	str	r3, [sp, #44]	; 0x2c
    1c62:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1c64:	2b00      	cmp	r3, #0
    1c66:	f300 8082 	bgt.w	1d6e <_dtoa_r+0x34e>
    1c6a:	f04f 0901 	mov.w	r9, #1
    1c6e:	464b      	mov	r3, r9
    1c70:	f8cd 9020 	str.w	r9, [sp, #32]
    1c74:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
    1c78:	2200      	movs	r2, #0
    1c7a:	6a6e      	ldr	r6, [r5, #36]	; 0x24
    1c7c:	6072      	str	r2, [r6, #4]
    1c7e:	2204      	movs	r2, #4
    1c80:	f102 0014 	add.w	r0, r2, #20
    1c84:	6871      	ldr	r1, [r6, #4]
    1c86:	4298      	cmp	r0, r3
    1c88:	d977      	bls.n	1d7a <_dtoa_r+0x35a>
    1c8a:	4628      	mov	r0, r5
    1c8c:	f014 fce5 	bl	1665a <_Balloc>
    1c90:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1c92:	6030      	str	r0, [r6, #0]
    1c94:	681b      	ldr	r3, [r3, #0]
    1c96:	9303      	str	r3, [sp, #12]
    1c98:	9b08      	ldr	r3, [sp, #32]
    1c9a:	2b0e      	cmp	r3, #14
    1c9c:	f200 80ee 	bhi.w	1e7c <_dtoa_r+0x45c>
    1ca0:	2c00      	cmp	r4, #0
    1ca2:	f000 80eb 	beq.w	1e7c <_dtoa_r+0x45c>
    1ca6:	f1ba 0f00 	cmp.w	sl, #0
    1caa:	dd7a      	ble.n	1da2 <_dtoa_r+0x382>
    1cac:	f00a 030f 	and.w	r3, sl, #15
    1cb0:	4a24      	ldr	r2, [pc, #144]	; (1d44 <_dtoa_r+0x324>)
    1cb2:	f41a 7f80 	tst.w	sl, #256	; 0x100
    1cb6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    1cba:	e9d3 3400 	ldrd	r3, r4, [r3]
    1cbe:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    1cc2:	ea4f 142a 	mov.w	r4, sl, asr #4
    1cc6:	d05c      	beq.n	1d82 <_dtoa_r+0x362>
    1cc8:	4b1f      	ldr	r3, [pc, #124]	; (1d48 <_dtoa_r+0x328>)
    1cca:	f004 040f 	and.w	r4, r4, #15
    1cce:	2703      	movs	r7, #3
    1cd0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    1cd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1cd8:	f7fe fd24 	bl	724 <__aeabi_ddiv>
    1cdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1ce0:	4e19      	ldr	r6, [pc, #100]	; (1d48 <_dtoa_r+0x328>)
    1ce2:	2c00      	cmp	r4, #0
    1ce4:	d14f      	bne.n	1d86 <_dtoa_r+0x366>
    1ce6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1cea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1cee:	f7fe fd19 	bl	724 <__aeabi_ddiv>
    1cf2:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1cf6:	e06e      	b.n	1dd6 <_dtoa_r+0x3b6>
    1cf8:	2301      	movs	r3, #1
    1cfa:	e7b1      	b.n	1c60 <_dtoa_r+0x240>
    1cfc:	2300      	movs	r3, #0
    1cfe:	930b      	str	r3, [sp, #44]	; 0x2c
    1d00:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1d02:	eb0a 0903 	add.w	r9, sl, r3
    1d06:	f109 0301 	add.w	r3, r9, #1
    1d0a:	2b01      	cmp	r3, #1
    1d0c:	9308      	str	r3, [sp, #32]
    1d0e:	bfb8      	it	lt
    1d10:	2301      	movlt	r3, #1
    1d12:	e7b1      	b.n	1c78 <_dtoa_r+0x258>
    1d14:	f3af 8000 	nop.w
    1d18:	636f4361 	.word	0x636f4361
    1d1c:	3fd287a7 	.word	0x3fd287a7
    1d20:	8b60c8b3 	.word	0x8b60c8b3
    1d24:	3fc68a28 	.word	0x3fc68a28
    1d28:	509f79fb 	.word	0x509f79fb
    1d2c:	3fd34413 	.word	0x3fd34413
    1d30:	7ff00000 	.word	0x7ff00000
    1d34:	00027a97 	.word	0x00027a97
    1d38:	00027a8e 	.word	0x00027a8e
    1d3c:	00027a6b 	.word	0x00027a6b
    1d40:	3ff80000 	.word	0x3ff80000
    1d44:	00017140 	.word	0x00017140
    1d48:	00017118 	.word	0x00017118
    1d4c:	2301      	movs	r3, #1
    1d4e:	e7d6      	b.n	1cfe <_dtoa_r+0x2de>
    1d50:	2401      	movs	r4, #1
    1d52:	2300      	movs	r3, #0
    1d54:	940b      	str	r4, [sp, #44]	; 0x2c
    1d56:	9322      	str	r3, [sp, #136]	; 0x88
    1d58:	f04f 39ff 	mov.w	r9, #4294967295
    1d5c:	2200      	movs	r2, #0
    1d5e:	2312      	movs	r3, #18
    1d60:	f8cd 9020 	str.w	r9, [sp, #32]
    1d64:	9223      	str	r2, [sp, #140]	; 0x8c
    1d66:	e787      	b.n	1c78 <_dtoa_r+0x258>
    1d68:	2301      	movs	r3, #1
    1d6a:	930b      	str	r3, [sp, #44]	; 0x2c
    1d6c:	e7f4      	b.n	1d58 <_dtoa_r+0x338>
    1d6e:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
    1d72:	464b      	mov	r3, r9
    1d74:	f8cd 9020 	str.w	r9, [sp, #32]
    1d78:	e77e      	b.n	1c78 <_dtoa_r+0x258>
    1d7a:	3101      	adds	r1, #1
    1d7c:	0052      	lsls	r2, r2, #1
    1d7e:	6071      	str	r1, [r6, #4]
    1d80:	e77e      	b.n	1c80 <_dtoa_r+0x260>
    1d82:	2702      	movs	r7, #2
    1d84:	e7ac      	b.n	1ce0 <_dtoa_r+0x2c0>
    1d86:	07e1      	lsls	r1, r4, #31
    1d88:	d508      	bpl.n	1d9c <_dtoa_r+0x37c>
    1d8a:	3701      	adds	r7, #1
    1d8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1d90:	e9d6 2300 	ldrd	r2, r3, [r6]
    1d94:	f7fe fb9c 	bl	4d0 <__aeabi_dmul>
    1d98:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1d9c:	1064      	asrs	r4, r4, #1
    1d9e:	3608      	adds	r6, #8
    1da0:	e79f      	b.n	1ce2 <_dtoa_r+0x2c2>
    1da2:	f000 80a5 	beq.w	1ef0 <_dtoa_r+0x4d0>
    1da6:	f1ca 0400 	rsb	r4, sl, #0
    1daa:	4ba3      	ldr	r3, [pc, #652]	; (2038 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x38>)
    1dac:	4ea3      	ldr	r6, [pc, #652]	; (203c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3c>)
    1dae:	2702      	movs	r7, #2
    1db0:	f004 020f 	and.w	r2, r4, #15
    1db4:	1124      	asrs	r4, r4, #4
    1db6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    1dba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    1dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
    1dc2:	f7fe fb85 	bl	4d0 <__aeabi_dmul>
    1dc6:	2300      	movs	r3, #0
    1dc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1dcc:	2c00      	cmp	r4, #0
    1dce:	f040 8084 	bne.w	1eda <_dtoa_r+0x4ba>
    1dd2:	2b00      	cmp	r3, #0
    1dd4:	d18d      	bne.n	1cf2 <_dtoa_r+0x2d2>
    1dd6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    1dd8:	2b00      	cmp	r3, #0
    1dda:	f000 808b 	beq.w	1ef4 <_dtoa_r+0x4d4>
    1dde:	2200      	movs	r2, #0
    1de0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    1de4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    1de8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1dec:	4b94      	ldr	r3, [pc, #592]	; (2040 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x40>)
    1dee:	f7fe fde1 	bl	9b4 <__aeabi_dcmplt>
    1df2:	2800      	cmp	r0, #0
    1df4:	d07e      	beq.n	1ef4 <_dtoa_r+0x4d4>
    1df6:	9b08      	ldr	r3, [sp, #32]
    1df8:	2b00      	cmp	r3, #0
    1dfa:	d07b      	beq.n	1ef4 <_dtoa_r+0x4d4>
    1dfc:	f1b9 0f00 	cmp.w	r9, #0
    1e00:	dd38      	ble.n	1e74 <_dtoa_r+0x454>
    1e02:	f10a 38ff 	add.w	r8, sl, #4294967295
    1e06:	3701      	adds	r7, #1
    1e08:	464c      	mov	r4, r9
    1e0a:	2200      	movs	r2, #0
    1e0c:	4b8d      	ldr	r3, [pc, #564]	; (2044 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x44>)
    1e0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1e12:	f7fe fb5d 	bl	4d0 <__aeabi_dmul>
    1e16:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1e1a:	4638      	mov	r0, r7
    1e1c:	f7fe faee 	bl	3fc <__aeabi_i2d>
    1e20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1e24:	f7fe fb54 	bl	4d0 <__aeabi_dmul>
    1e28:	2200      	movs	r2, #0
    1e2a:	4b87      	ldr	r3, [pc, #540]	; (2048 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x48>)
    1e2c:	f7fe f99a 	bl	164 <__adddf3>
    1e30:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    1e34:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1e38:	9611      	str	r6, [sp, #68]	; 0x44
    1e3a:	2c00      	cmp	r4, #0
    1e3c:	d15d      	bne.n	1efa <_dtoa_r+0x4da>
    1e3e:	2200      	movs	r2, #0
    1e40:	4b82      	ldr	r3, [pc, #520]	; (204c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4c>)
    1e42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1e46:	f7fe f98b 	bl	160 <__aeabi_dsub>
    1e4a:	4602      	mov	r2, r0
    1e4c:	460b      	mov	r3, r1
    1e4e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1e52:	9a10      	ldr	r2, [sp, #64]	; 0x40
    1e54:	4633      	mov	r3, r6
    1e56:	f7fe fdcb 	bl	9f0 <__aeabi_dcmpgt>
    1e5a:	2800      	cmp	r0, #0
    1e5c:	f040 8294 	bne.w	2388 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x388>
    1e60:	9a10      	ldr	r2, [sp, #64]	; 0x40
    1e62:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
    1e66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1e6a:	f7fe fda3 	bl	9b4 <__aeabi_dcmplt>
    1e6e:	2800      	cmp	r0, #0
    1e70:	f040 8288 	bne.w	2384 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x384>
    1e74:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    1e78:	e9cd 3404 	strd	r3, r4, [sp, #16]
    1e7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    1e7e:	2b00      	cmp	r3, #0
    1e80:	f2c0 814f 	blt.w	2122 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x122>
    1e84:	f1ba 0f0e 	cmp.w	sl, #14
    1e88:	f300 814b 	bgt.w	2122 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x122>
    1e8c:	4b6a      	ldr	r3, [pc, #424]	; (2038 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x38>)
    1e8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    1e92:	e9d3 3400 	ldrd	r3, r4, [r3]
    1e96:	e9cd 3406 	strd	r3, r4, [sp, #24]
    1e9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    1e9c:	2b00      	cmp	r3, #0
    1e9e:	f280 80d9 	bge.w	2054 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x54>
    1ea2:	9b08      	ldr	r3, [sp, #32]
    1ea4:	2b00      	cmp	r3, #0
    1ea6:	f300 80d5 	bgt.w	2054 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x54>
    1eaa:	f040 826a 	bne.w	2382 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x382>
    1eae:	2200      	movs	r2, #0
    1eb0:	4b66      	ldr	r3, [pc, #408]	; (204c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4c>)
    1eb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    1eb6:	f7fe fb0b 	bl	4d0 <__aeabi_dmul>
    1eba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1ebe:	f7fe fd8d 	bl	9dc <__aeabi_dcmpge>
    1ec2:	9c08      	ldr	r4, [sp, #32]
    1ec4:	4626      	mov	r6, r4
    1ec6:	2800      	cmp	r0, #0
    1ec8:	f040 8240 	bne.w	234c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x34c>
    1ecc:	9f03      	ldr	r7, [sp, #12]
    1ece:	2331      	movs	r3, #49	; 0x31
    1ed0:	f10a 0a01 	add.w	sl, sl, #1
    1ed4:	f807 3b01 	strb.w	r3, [r7], #1
    1ed8:	e23c      	b.n	2354 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x354>
    1eda:	07e2      	lsls	r2, r4, #31
    1edc:	d505      	bpl.n	1eea <_dtoa_r+0x4ca>
    1ede:	3701      	adds	r7, #1
    1ee0:	e9d6 2300 	ldrd	r2, r3, [r6]
    1ee4:	f7fe faf4 	bl	4d0 <__aeabi_dmul>
    1ee8:	2301      	movs	r3, #1
    1eea:	1064      	asrs	r4, r4, #1
    1eec:	3608      	adds	r6, #8
    1eee:	e76d      	b.n	1dcc <_dtoa_r+0x3ac>
    1ef0:	2702      	movs	r7, #2
    1ef2:	e770      	b.n	1dd6 <_dtoa_r+0x3b6>
    1ef4:	46d0      	mov	r8, sl
    1ef6:	9c08      	ldr	r4, [sp, #32]
    1ef8:	e78f      	b.n	1e1a <_dtoa_r+0x3fa>
    1efa:	9903      	ldr	r1, [sp, #12]
    1efc:	4b4e      	ldr	r3, [pc, #312]	; (2038 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x38>)
    1efe:	4421      	add	r1, r4
    1f00:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    1f04:	9112      	str	r1, [sp, #72]	; 0x48
    1f06:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1f08:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
    1f0c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    1f10:	2900      	cmp	r1, #0
    1f12:	d046      	beq.n	1fa2 <_dtoa_r+0x582>
    1f14:	2000      	movs	r0, #0
    1f16:	494e      	ldr	r1, [pc, #312]	; (2050 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x50>)
    1f18:	f7fe fc04 	bl	724 <__aeabi_ddiv>
    1f1c:	463b      	mov	r3, r7
    1f1e:	4632      	mov	r2, r6
    1f20:	f7fe f91e 	bl	160 <__aeabi_dsub>
    1f24:	9f03      	ldr	r7, [sp, #12]
    1f26:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1f2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1f2e:	f7fe fd69 	bl	a04 <__aeabi_d2iz>
    1f32:	4604      	mov	r4, r0
    1f34:	f7fe fa62 	bl	3fc <__aeabi_i2d>
    1f38:	4602      	mov	r2, r0
    1f3a:	460b      	mov	r3, r1
    1f3c:	3430      	adds	r4, #48	; 0x30
    1f3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1f42:	f7fe f90d 	bl	160 <__aeabi_dsub>
    1f46:	4602      	mov	r2, r0
    1f48:	460b      	mov	r3, r1
    1f4a:	f807 4b01 	strb.w	r4, [r7], #1
    1f4e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1f52:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1f56:	f7fe fd2d 	bl	9b4 <__aeabi_dcmplt>
    1f5a:	2800      	cmp	r0, #0
    1f5c:	d164      	bne.n	2028 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x28>
    1f5e:	2000      	movs	r0, #0
    1f60:	4937      	ldr	r1, [pc, #220]	; (2040 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x40>)
    1f62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    1f66:	f7fe f8fb 	bl	160 <__aeabi_dsub>
    1f6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    1f6e:	f7fe fd21 	bl	9b4 <__aeabi_dcmplt>
    1f72:	2800      	cmp	r0, #0
    1f74:	f040 80b4 	bne.w	20e0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe0>
    1f78:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1f7a:	429f      	cmp	r7, r3
    1f7c:	f43f af7a 	beq.w	1e74 <_dtoa_r+0x454>
    1f80:	2200      	movs	r2, #0
    1f82:	4b30      	ldr	r3, [pc, #192]	; (2044 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x44>)
    1f84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1f88:	f7fe faa2 	bl	4d0 <__aeabi_dmul>
    1f8c:	2200      	movs	r2, #0
    1f8e:	4b2d      	ldr	r3, [pc, #180]	; (2044 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x44>)
    1f90:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1f94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1f98:	f7fe fa9a 	bl	4d0 <__aeabi_dmul>
    1f9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1fa0:	e7c3      	b.n	1f2a <_dtoa_r+0x50a>
    1fa2:	4630      	mov	r0, r6
    1fa4:	4639      	mov	r1, r7
    1fa6:	f7fe fa93 	bl	4d0 <__aeabi_dmul>
    1faa:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1fac:	9c03      	ldr	r4, [sp, #12]
    1fae:	9314      	str	r3, [sp, #80]	; 0x50
    1fb0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1fb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1fb8:	f7fe fd24 	bl	a04 <__aeabi_d2iz>
    1fbc:	9015      	str	r0, [sp, #84]	; 0x54
    1fbe:	f7fe fa1d 	bl	3fc <__aeabi_i2d>
    1fc2:	4602      	mov	r2, r0
    1fc4:	460b      	mov	r3, r1
    1fc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1fca:	f7fe f8c9 	bl	160 <__aeabi_dsub>
    1fce:	9b15      	ldr	r3, [sp, #84]	; 0x54
    1fd0:	4606      	mov	r6, r0
    1fd2:	460f      	mov	r7, r1
    1fd4:	3330      	adds	r3, #48	; 0x30
    1fd6:	2200      	movs	r2, #0
    1fd8:	f804 3b01 	strb.w	r3, [r4], #1
    1fdc:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1fde:	429c      	cmp	r4, r3
    1fe0:	d124      	bne.n	202c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2c>
    1fe2:	4b1b      	ldr	r3, [pc, #108]	; (2050 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x50>)
    1fe4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    1fe8:	f7fe f8bc 	bl	164 <__adddf3>
    1fec:	4602      	mov	r2, r0
    1fee:	460b      	mov	r3, r1
    1ff0:	4630      	mov	r0, r6
    1ff2:	4639      	mov	r1, r7
    1ff4:	f7fe fcfc 	bl	9f0 <__aeabi_dcmpgt>
    1ff8:	2800      	cmp	r0, #0
    1ffa:	d170      	bne.n	20de <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xde>
    1ffc:	2000      	movs	r0, #0
    1ffe:	4914      	ldr	r1, [pc, #80]	; (2050 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x50>)
    2000:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    2004:	f7fe f8ac 	bl	160 <__aeabi_dsub>
    2008:	4602      	mov	r2, r0
    200a:	460b      	mov	r3, r1
    200c:	4630      	mov	r0, r6
    200e:	4639      	mov	r1, r7
    2010:	f7fe fcd0 	bl	9b4 <__aeabi_dcmplt>
    2014:	2800      	cmp	r0, #0
    2016:	f43f af2d 	beq.w	1e74 <_dtoa_r+0x454>
    201a:	9f14      	ldr	r7, [sp, #80]	; 0x50
    201c:	1e7b      	subs	r3, r7, #1
    201e:	9314      	str	r3, [sp, #80]	; 0x50
    2020:	f817 3c01 	ldrb.w	r3, [r7, #-1]
    2024:	2b30      	cmp	r3, #48	; 0x30
    2026:	d0f8      	beq.n	201a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1a>
    2028:	46c2      	mov	sl, r8
    202a:	e048      	b.n	20be <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xbe>
    202c:	4b05      	ldr	r3, [pc, #20]	; (2044 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x44>)
    202e:	f7fe fa4f 	bl	4d0 <__aeabi_dmul>
    2032:	e9cd 0104 	strd	r0, r1, [sp, #16]
    2036:	e7bd      	b.n	1fb4 <_dtoa_r+0x594>
    2038:	00017140 	.word	0x00017140
    203c:	00017118 	.word	0x00017118
    2040:	3ff00000 	.word	0x3ff00000
    2044:	40240000 	.word	0x40240000
    2048:	401c0000 	.word	0x401c0000
    204c:	40140000 	.word	0x40140000
    2050:	3fe00000 	.word	0x3fe00000
    2054:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
    2058:	9f03      	ldr	r7, [sp, #12]
    205a:	4640      	mov	r0, r8
    205c:	4649      	mov	r1, r9
    205e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    2062:	f7fe fb5f 	bl	724 <__aeabi_ddiv>
    2066:	f7fe fccd 	bl	a04 <__aeabi_d2iz>
    206a:	4604      	mov	r4, r0
    206c:	f7fe f9c6 	bl	3fc <__aeabi_i2d>
    2070:	f104 0630 	add.w	r6, r4, #48	; 0x30
    2074:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    2078:	f7fe fa2a 	bl	4d0 <__aeabi_dmul>
    207c:	460b      	mov	r3, r1
    207e:	4602      	mov	r2, r0
    2080:	4649      	mov	r1, r9
    2082:	4640      	mov	r0, r8
    2084:	f7fe f86c 	bl	160 <__aeabi_dsub>
    2088:	f807 6b01 	strb.w	r6, [r7], #1
    208c:	9e03      	ldr	r6, [sp, #12]
    208e:	9b08      	ldr	r3, [sp, #32]
    2090:	1bbe      	subs	r6, r7, r6
    2092:	42b3      	cmp	r3, r6
    2094:	d138      	bne.n	2108 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x108>
    2096:	4602      	mov	r2, r0
    2098:	460b      	mov	r3, r1
    209a:	f7fe f863 	bl	164 <__adddf3>
    209e:	4680      	mov	r8, r0
    20a0:	4689      	mov	r9, r1
    20a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    20a6:	f7fe fca3 	bl	9f0 <__aeabi_dcmpgt>
    20aa:	bb58      	cbnz	r0, 2104 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x104>
    20ac:	4640      	mov	r0, r8
    20ae:	4649      	mov	r1, r9
    20b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    20b4:	f7fe fc74 	bl	9a0 <__aeabi_dcmpeq>
    20b8:	b108      	cbz	r0, 20be <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xbe>
    20ba:	07e1      	lsls	r1, r4, #31
    20bc:	d422      	bmi.n	2104 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x104>
    20be:	4628      	mov	r0, r5
    20c0:	4659      	mov	r1, fp
    20c2:	f014 fafe 	bl	166c2 <_Bfree>
    20c6:	2300      	movs	r3, #0
    20c8:	f10a 0001 	add.w	r0, sl, #1
    20cc:	703b      	strb	r3, [r7, #0]
    20ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
    20d0:	6018      	str	r0, [r3, #0]
    20d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
    20d4:	2b00      	cmp	r3, #0
    20d6:	f43f acea 	beq.w	1aae <_dtoa_r+0x8e>
    20da:	601f      	str	r7, [r3, #0]
    20dc:	e4e7      	b.n	1aae <_dtoa_r+0x8e>
    20de:	4627      	mov	r7, r4
    20e0:	463b      	mov	r3, r7
    20e2:	461f      	mov	r7, r3
    20e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    20e8:	2a39      	cmp	r2, #57	; 0x39
    20ea:	d107      	bne.n	20fc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xfc>
    20ec:	9a03      	ldr	r2, [sp, #12]
    20ee:	429a      	cmp	r2, r3
    20f0:	d1f7      	bne.n	20e2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe2>
    20f2:	2230      	movs	r2, #48	; 0x30
    20f4:	9903      	ldr	r1, [sp, #12]
    20f6:	f108 0801 	add.w	r8, r8, #1
    20fa:	700a      	strb	r2, [r1, #0]
    20fc:	781a      	ldrb	r2, [r3, #0]
    20fe:	3201      	adds	r2, #1
    2100:	701a      	strb	r2, [r3, #0]
    2102:	e791      	b.n	2028 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x28>
    2104:	46d0      	mov	r8, sl
    2106:	e7eb      	b.n	20e0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe0>
    2108:	2200      	movs	r2, #0
    210a:	4ba1      	ldr	r3, [pc, #644]	; (2390 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x390>)
    210c:	f7fe f9e0 	bl	4d0 <__aeabi_dmul>
    2110:	2200      	movs	r2, #0
    2112:	2300      	movs	r3, #0
    2114:	4680      	mov	r8, r0
    2116:	4689      	mov	r9, r1
    2118:	f7fe fc42 	bl	9a0 <__aeabi_dcmpeq>
    211c:	2800      	cmp	r0, #0
    211e:	d09c      	beq.n	205a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x5a>
    2120:	e7cd      	b.n	20be <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xbe>
    2122:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2124:	2a00      	cmp	r2, #0
    2126:	f000 80cc 	beq.w	22c2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2c2>
    212a:	9a22      	ldr	r2, [sp, #136]	; 0x88
    212c:	2a01      	cmp	r2, #1
    212e:	f300 80af 	bgt.w	2290 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x290>
    2132:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    2134:	2a00      	cmp	r2, #0
    2136:	f000 80a7 	beq.w	2288 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x288>
    213a:	f203 4333 	addw	r3, r3, #1075	; 0x433
    213e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    2140:	9f06      	ldr	r7, [sp, #24]
    2142:	9a06      	ldr	r2, [sp, #24]
    2144:	2101      	movs	r1, #1
    2146:	4628      	mov	r0, r5
    2148:	441a      	add	r2, r3
    214a:	9206      	str	r2, [sp, #24]
    214c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    214e:	441a      	add	r2, r3
    2150:	9209      	str	r2, [sp, #36]	; 0x24
    2152:	f014 fb5a 	bl	1680a <__i2b>
    2156:	4606      	mov	r6, r0
    2158:	2f00      	cmp	r7, #0
    215a:	dd0c      	ble.n	2176 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x176>
    215c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    215e:	2b00      	cmp	r3, #0
    2160:	dd09      	ble.n	2176 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x176>
    2162:	42bb      	cmp	r3, r7
    2164:	9a06      	ldr	r2, [sp, #24]
    2166:	bfa8      	it	ge
    2168:	463b      	movge	r3, r7
    216a:	1ad2      	subs	r2, r2, r3
    216c:	1aff      	subs	r7, r7, r3
    216e:	9206      	str	r2, [sp, #24]
    2170:	9a09      	ldr	r2, [sp, #36]	; 0x24
    2172:	1ad3      	subs	r3, r2, r3
    2174:	9309      	str	r3, [sp, #36]	; 0x24
    2176:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2178:	b1f3      	cbz	r3, 21b8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1b8>
    217a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    217c:	2b00      	cmp	r3, #0
    217e:	f000 80a4 	beq.w	22ca <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2ca>
    2182:	2c00      	cmp	r4, #0
    2184:	dd10      	ble.n	21a8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1a8>
    2186:	4631      	mov	r1, r6
    2188:	4622      	mov	r2, r4
    218a:	4628      	mov	r0, r5
    218c:	f00f fcb8 	bl	11b00 <__pow5mult>
    2190:	465a      	mov	r2, fp
    2192:	4601      	mov	r1, r0
    2194:	4606      	mov	r6, r0
    2196:	4628      	mov	r0, r5
    2198:	f014 fb40 	bl	1681c <__multiply>
    219c:	4680      	mov	r8, r0
    219e:	4659      	mov	r1, fp
    21a0:	4628      	mov	r0, r5
    21a2:	46c3      	mov	fp, r8
    21a4:	f014 fa8d 	bl	166c2 <_Bfree>
    21a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    21aa:	1b1a      	subs	r2, r3, r4
    21ac:	d004      	beq.n	21b8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1b8>
    21ae:	4659      	mov	r1, fp
    21b0:	4628      	mov	r0, r5
    21b2:	f00f fca5 	bl	11b00 <__pow5mult>
    21b6:	4683      	mov	fp, r0
    21b8:	2101      	movs	r1, #1
    21ba:	4628      	mov	r0, r5
    21bc:	f014 fb25 	bl	1680a <__i2b>
    21c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    21c2:	4604      	mov	r4, r0
    21c4:	2b00      	cmp	r3, #0
    21c6:	f340 8082 	ble.w	22ce <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2ce>
    21ca:	461a      	mov	r2, r3
    21cc:	4601      	mov	r1, r0
    21ce:	4628      	mov	r0, r5
    21d0:	f00f fc96 	bl	11b00 <__pow5mult>
    21d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
    21d6:	4604      	mov	r4, r0
    21d8:	2b01      	cmp	r3, #1
    21da:	dd7b      	ble.n	22d4 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2d4>
    21dc:	f04f 0800 	mov.w	r8, #0
    21e0:	6923      	ldr	r3, [r4, #16]
    21e2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    21e6:	6918      	ldr	r0, [r3, #16]
    21e8:	f014 fac1 	bl	1676e <__hi0bits>
    21ec:	f1c0 0020 	rsb	r0, r0, #32
    21f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    21f2:	4418      	add	r0, r3
    21f4:	f010 001f 	ands.w	r0, r0, #31
    21f8:	f000 808d 	beq.w	2316 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x316>
    21fc:	f1c0 0320 	rsb	r3, r0, #32
    2200:	2b04      	cmp	r3, #4
    2202:	f340 8086 	ble.w	2312 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x312>
    2206:	f1c0 001c 	rsb	r0, r0, #28
    220a:	9b06      	ldr	r3, [sp, #24]
    220c:	4407      	add	r7, r0
    220e:	4403      	add	r3, r0
    2210:	9306      	str	r3, [sp, #24]
    2212:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2214:	4403      	add	r3, r0
    2216:	9309      	str	r3, [sp, #36]	; 0x24
    2218:	9b06      	ldr	r3, [sp, #24]
    221a:	2b00      	cmp	r3, #0
    221c:	dd05      	ble.n	222a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x22a>
    221e:	4659      	mov	r1, fp
    2220:	461a      	mov	r2, r3
    2222:	4628      	mov	r0, r5
    2224:	f014 fb95 	bl	16952 <__lshift>
    2228:	4683      	mov	fp, r0
    222a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    222c:	2b00      	cmp	r3, #0
    222e:	dd05      	ble.n	223c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x23c>
    2230:	4621      	mov	r1, r4
    2232:	461a      	mov	r2, r3
    2234:	4628      	mov	r0, r5
    2236:	f014 fb8c 	bl	16952 <__lshift>
    223a:	4604      	mov	r4, r0
    223c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    223e:	2b00      	cmp	r3, #0
    2240:	d06b      	beq.n	231a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x31a>
    2242:	4621      	mov	r1, r4
    2244:	4658      	mov	r0, fp
    2246:	f014 fbe3 	bl	16a10 <__mcmp>
    224a:	2800      	cmp	r0, #0
    224c:	da65      	bge.n	231a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x31a>
    224e:	2300      	movs	r3, #0
    2250:	4659      	mov	r1, fp
    2252:	220a      	movs	r2, #10
    2254:	4628      	mov	r0, r5
    2256:	f014 fa4b 	bl	166f0 <__multadd>
    225a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    225c:	f10a 3aff 	add.w	sl, sl, #4294967295
    2260:	4683      	mov	fp, r0
    2262:	2b00      	cmp	r3, #0
    2264:	f000 818b 	beq.w	257e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x57e>
    2268:	4631      	mov	r1, r6
    226a:	2300      	movs	r3, #0
    226c:	220a      	movs	r2, #10
    226e:	4628      	mov	r0, r5
    2270:	f014 fa3e 	bl	166f0 <__multadd>
    2274:	f1b9 0f00 	cmp.w	r9, #0
    2278:	4606      	mov	r6, r0
    227a:	f300 8091 	bgt.w	23a0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3a0>
    227e:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2280:	2b02      	cmp	r3, #2
    2282:	f340 808d 	ble.w	23a0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3a0>
    2286:	e050      	b.n	232a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x32a>
    2288:	9b16      	ldr	r3, [sp, #88]	; 0x58
    228a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    228e:	e756      	b.n	213e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x13e>
    2290:	9b08      	ldr	r3, [sp, #32]
    2292:	1e5c      	subs	r4, r3, #1
    2294:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2296:	42a3      	cmp	r3, r4
    2298:	bfb7      	itett	lt
    229a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
    229c:	1b1c      	subge	r4, r3, r4
    229e:	940a      	strlt	r4, [sp, #40]	; 0x28
    22a0:	1ae2      	sublt	r2, r4, r3
    22a2:	bfbf      	itttt	lt
    22a4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
    22a6:	2400      	movlt	r4, #0
    22a8:	189b      	addlt	r3, r3, r2
    22aa:	930e      	strlt	r3, [sp, #56]	; 0x38
    22ac:	9b08      	ldr	r3, [sp, #32]
    22ae:	2b00      	cmp	r3, #0
    22b0:	bfbb      	ittet	lt
    22b2:	9b06      	ldrlt	r3, [sp, #24]
    22b4:	9a08      	ldrlt	r2, [sp, #32]
    22b6:	9f06      	ldrge	r7, [sp, #24]
    22b8:	1a9f      	sublt	r7, r3, r2
    22ba:	bfac      	ite	ge
    22bc:	9b08      	ldrge	r3, [sp, #32]
    22be:	2300      	movlt	r3, #0
    22c0:	e73f      	b.n	2142 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x142>
    22c2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    22c4:	9f06      	ldr	r7, [sp, #24]
    22c6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    22c8:	e746      	b.n	2158 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x158>
    22ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    22cc:	e76f      	b.n	21ae <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1ae>
    22ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
    22d0:	2b01      	cmp	r3, #1
    22d2:	dc19      	bgt.n	2308 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x308>
    22d4:	9b04      	ldr	r3, [sp, #16]
    22d6:	b9bb      	cbnz	r3, 2308 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x308>
    22d8:	9b05      	ldr	r3, [sp, #20]
    22da:	f3c3 0313 	ubfx	r3, r3, #0, #20
    22de:	b99b      	cbnz	r3, 2308 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x308>
    22e0:	9b05      	ldr	r3, [sp, #20]
    22e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
    22e6:	0d1b      	lsrs	r3, r3, #20
    22e8:	051b      	lsls	r3, r3, #20
    22ea:	b183      	cbz	r3, 230e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x30e>
    22ec:	9b06      	ldr	r3, [sp, #24]
    22ee:	f04f 0801 	mov.w	r8, #1
    22f2:	3301      	adds	r3, #1
    22f4:	9306      	str	r3, [sp, #24]
    22f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    22f8:	3301      	adds	r3, #1
    22fa:	9309      	str	r3, [sp, #36]	; 0x24
    22fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    22fe:	2b00      	cmp	r3, #0
    2300:	f47f af6e 	bne.w	21e0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1e0>
    2304:	2001      	movs	r0, #1
    2306:	e773      	b.n	21f0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1f0>
    2308:	f04f 0800 	mov.w	r8, #0
    230c:	e7f6      	b.n	22fc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fc>
    230e:	4698      	mov	r8, r3
    2310:	e7f4      	b.n	22fc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2fc>
    2312:	d081      	beq.n	2218 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x218>
    2314:	4618      	mov	r0, r3
    2316:	301c      	adds	r0, #28
    2318:	e777      	b.n	220a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x20a>
    231a:	9b08      	ldr	r3, [sp, #32]
    231c:	2b00      	cmp	r3, #0
    231e:	dc39      	bgt.n	2394 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x394>
    2320:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2322:	2b02      	cmp	r3, #2
    2324:	dd36      	ble.n	2394 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x394>
    2326:	f8dd 9020 	ldr.w	r9, [sp, #32]
    232a:	f1b9 0f00 	cmp.w	r9, #0
    232e:	d10d      	bne.n	234c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x34c>
    2330:	4621      	mov	r1, r4
    2332:	464b      	mov	r3, r9
    2334:	2205      	movs	r2, #5
    2336:	4628      	mov	r0, r5
    2338:	f014 f9da 	bl	166f0 <__multadd>
    233c:	4601      	mov	r1, r0
    233e:	4604      	mov	r4, r0
    2340:	4658      	mov	r0, fp
    2342:	f014 fb65 	bl	16a10 <__mcmp>
    2346:	2800      	cmp	r0, #0
    2348:	f73f adc0 	bgt.w	1ecc <_dtoa_r+0x4ac>
    234c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    234e:	9f03      	ldr	r7, [sp, #12]
    2350:	ea6f 0a03 	mvn.w	sl, r3
    2354:	f04f 0800 	mov.w	r8, #0
    2358:	4621      	mov	r1, r4
    235a:	4628      	mov	r0, r5
    235c:	f014 f9b1 	bl	166c2 <_Bfree>
    2360:	2e00      	cmp	r6, #0
    2362:	f43f aeac 	beq.w	20be <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xbe>
    2366:	f1b8 0f00 	cmp.w	r8, #0
    236a:	d005      	beq.n	2378 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x378>
    236c:	45b0      	cmp	r8, r6
    236e:	d003      	beq.n	2378 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x378>
    2370:	4641      	mov	r1, r8
    2372:	4628      	mov	r0, r5
    2374:	f014 f9a5 	bl	166c2 <_Bfree>
    2378:	4631      	mov	r1, r6
    237a:	4628      	mov	r0, r5
    237c:	f014 f9a1 	bl	166c2 <_Bfree>
    2380:	e69d      	b.n	20be <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xbe>
    2382:	2400      	movs	r4, #0
    2384:	4626      	mov	r6, r4
    2386:	e7e1      	b.n	234c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x34c>
    2388:	46c2      	mov	sl, r8
    238a:	4626      	mov	r6, r4
    238c:	e59e      	b.n	1ecc <_dtoa_r+0x4ac>
    238e:	bf00      	nop
    2390:	40240000 	.word	0x40240000
    2394:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2396:	f8dd 9020 	ldr.w	r9, [sp, #32]
    239a:	2b00      	cmp	r3, #0
    239c:	f000 80f6 	beq.w	258c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x58c>
    23a0:	2f00      	cmp	r7, #0
    23a2:	dd05      	ble.n	23b0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3b0>
    23a4:	4631      	mov	r1, r6
    23a6:	463a      	mov	r2, r7
    23a8:	4628      	mov	r0, r5
    23aa:	f014 fad2 	bl	16952 <__lshift>
    23ae:	4606      	mov	r6, r0
    23b0:	f1b8 0f00 	cmp.w	r8, #0
    23b4:	d055      	beq.n	2462 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x462>
    23b6:	6871      	ldr	r1, [r6, #4]
    23b8:	4628      	mov	r0, r5
    23ba:	f014 f94e 	bl	1665a <_Balloc>
    23be:	6932      	ldr	r2, [r6, #16]
    23c0:	4607      	mov	r7, r0
    23c2:	f106 010c 	add.w	r1, r6, #12
    23c6:	3202      	adds	r2, #2
    23c8:	300c      	adds	r0, #12
    23ca:	0092      	lsls	r2, r2, #2
    23cc:	f013 fe8f 	bl	160ee <memcpy>
    23d0:	2201      	movs	r2, #1
    23d2:	4639      	mov	r1, r7
    23d4:	4628      	mov	r0, r5
    23d6:	f014 fabc 	bl	16952 <__lshift>
    23da:	9b03      	ldr	r3, [sp, #12]
    23dc:	46b0      	mov	r8, r6
    23de:	4606      	mov	r6, r0
    23e0:	3301      	adds	r3, #1
    23e2:	9308      	str	r3, [sp, #32]
    23e4:	9b03      	ldr	r3, [sp, #12]
    23e6:	444b      	add	r3, r9
    23e8:	930a      	str	r3, [sp, #40]	; 0x28
    23ea:	9b04      	ldr	r3, [sp, #16]
    23ec:	f003 0301 	and.w	r3, r3, #1
    23f0:	9309      	str	r3, [sp, #36]	; 0x24
    23f2:	9b08      	ldr	r3, [sp, #32]
    23f4:	4621      	mov	r1, r4
    23f6:	4658      	mov	r0, fp
    23f8:	3b01      	subs	r3, #1
    23fa:	9304      	str	r3, [sp, #16]
    23fc:	f014 f845 	bl	1648a <quorem>
    2400:	4603      	mov	r3, r0
    2402:	4641      	mov	r1, r8
    2404:	9006      	str	r0, [sp, #24]
    2406:	4658      	mov	r0, fp
    2408:	3330      	adds	r3, #48	; 0x30
    240a:	930b      	str	r3, [sp, #44]	; 0x2c
    240c:	f014 fb00 	bl	16a10 <__mcmp>
    2410:	4632      	mov	r2, r6
    2412:	4681      	mov	r9, r0
    2414:	4621      	mov	r1, r4
    2416:	4628      	mov	r0, r5
    2418:	f014 fb15 	bl	16a46 <__mdiff>
    241c:	68c2      	ldr	r2, [r0, #12]
    241e:	4607      	mov	r7, r0
    2420:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2422:	bb02      	cbnz	r2, 2466 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x466>
    2424:	4601      	mov	r1, r0
    2426:	4658      	mov	r0, fp
    2428:	f014 faf2 	bl	16a10 <__mcmp>
    242c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    242e:	4602      	mov	r2, r0
    2430:	4639      	mov	r1, r7
    2432:	4628      	mov	r0, r5
    2434:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
    2438:	f014 f943 	bl	166c2 <_Bfree>
    243c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    243e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2440:	9f08      	ldr	r7, [sp, #32]
    2442:	ea43 0102 	orr.w	r1, r3, r2
    2446:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2448:	430b      	orrs	r3, r1
    244a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    244c:	d10d      	bne.n	246a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x46a>
    244e:	2b39      	cmp	r3, #57	; 0x39
    2450:	d029      	beq.n	24a6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4a6>
    2452:	f1b9 0f00 	cmp.w	r9, #0
    2456:	dd01      	ble.n	245c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x45c>
    2458:	9b06      	ldr	r3, [sp, #24]
    245a:	3331      	adds	r3, #49	; 0x31
    245c:	9a04      	ldr	r2, [sp, #16]
    245e:	7013      	strb	r3, [r2, #0]
    2460:	e77a      	b.n	2358 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x358>
    2462:	4630      	mov	r0, r6
    2464:	e7b9      	b.n	23da <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3da>
    2466:	2201      	movs	r2, #1
    2468:	e7e2      	b.n	2430 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x430>
    246a:	f1b9 0f00 	cmp.w	r9, #0
    246e:	db06      	blt.n	247e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x47e>
    2470:	9922      	ldr	r1, [sp, #136]	; 0x88
    2472:	ea41 0909 	orr.w	r9, r1, r9
    2476:	9909      	ldr	r1, [sp, #36]	; 0x24
    2478:	ea59 0101 	orrs.w	r1, r9, r1
    247c:	d120      	bne.n	24c0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4c0>
    247e:	2a00      	cmp	r2, #0
    2480:	ddec      	ble.n	245c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x45c>
    2482:	4659      	mov	r1, fp
    2484:	2201      	movs	r2, #1
    2486:	4628      	mov	r0, r5
    2488:	9308      	str	r3, [sp, #32]
    248a:	f014 fa62 	bl	16952 <__lshift>
    248e:	4621      	mov	r1, r4
    2490:	4683      	mov	fp, r0
    2492:	f014 fabd 	bl	16a10 <__mcmp>
    2496:	2800      	cmp	r0, #0
    2498:	9b08      	ldr	r3, [sp, #32]
    249a:	dc02      	bgt.n	24a2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4a2>
    249c:	d1de      	bne.n	245c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x45c>
    249e:	07da      	lsls	r2, r3, #31
    24a0:	d5dc      	bpl.n	245c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x45c>
    24a2:	2b39      	cmp	r3, #57	; 0x39
    24a4:	d1d8      	bne.n	2458 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x458>
    24a6:	2339      	movs	r3, #57	; 0x39
    24a8:	9a04      	ldr	r2, [sp, #16]
    24aa:	7013      	strb	r3, [r2, #0]
    24ac:	463b      	mov	r3, r7
    24ae:	461f      	mov	r7, r3
    24b0:	3b01      	subs	r3, #1
    24b2:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    24b6:	2a39      	cmp	r2, #57	; 0x39
    24b8:	d050      	beq.n	255c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x55c>
    24ba:	3201      	adds	r2, #1
    24bc:	701a      	strb	r2, [r3, #0]
    24be:	e74b      	b.n	2358 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x358>
    24c0:	2a00      	cmp	r2, #0
    24c2:	dd03      	ble.n	24cc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4cc>
    24c4:	2b39      	cmp	r3, #57	; 0x39
    24c6:	d0ee      	beq.n	24a6 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4a6>
    24c8:	3301      	adds	r3, #1
    24ca:	e7c7      	b.n	245c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x45c>
    24cc:	9a08      	ldr	r2, [sp, #32]
    24ce:	990a      	ldr	r1, [sp, #40]	; 0x28
    24d0:	f802 3c01 	strb.w	r3, [r2, #-1]
    24d4:	428a      	cmp	r2, r1
    24d6:	d02a      	beq.n	252e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x52e>
    24d8:	4659      	mov	r1, fp
    24da:	2300      	movs	r3, #0
    24dc:	220a      	movs	r2, #10
    24de:	4628      	mov	r0, r5
    24e0:	f014 f906 	bl	166f0 <__multadd>
    24e4:	45b0      	cmp	r8, r6
    24e6:	4683      	mov	fp, r0
    24e8:	f04f 0300 	mov.w	r3, #0
    24ec:	f04f 020a 	mov.w	r2, #10
    24f0:	4641      	mov	r1, r8
    24f2:	4628      	mov	r0, r5
    24f4:	d107      	bne.n	2506 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x506>
    24f6:	f014 f8fb 	bl	166f0 <__multadd>
    24fa:	4680      	mov	r8, r0
    24fc:	4606      	mov	r6, r0
    24fe:	9b08      	ldr	r3, [sp, #32]
    2500:	3301      	adds	r3, #1
    2502:	9308      	str	r3, [sp, #32]
    2504:	e775      	b.n	23f2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x3f2>
    2506:	f014 f8f3 	bl	166f0 <__multadd>
    250a:	4631      	mov	r1, r6
    250c:	4680      	mov	r8, r0
    250e:	2300      	movs	r3, #0
    2510:	220a      	movs	r2, #10
    2512:	4628      	mov	r0, r5
    2514:	f014 f8ec 	bl	166f0 <__multadd>
    2518:	4606      	mov	r6, r0
    251a:	e7f0      	b.n	24fe <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4fe>
    251c:	f1b9 0f00 	cmp.w	r9, #0
    2520:	9a03      	ldr	r2, [sp, #12]
    2522:	f04f 0800 	mov.w	r8, #0
    2526:	bfcc      	ite	gt
    2528:	464f      	movgt	r7, r9
    252a:	2701      	movle	r7, #1
    252c:	4417      	add	r7, r2
    252e:	4659      	mov	r1, fp
    2530:	2201      	movs	r2, #1
    2532:	4628      	mov	r0, r5
    2534:	9308      	str	r3, [sp, #32]
    2536:	f014 fa0c 	bl	16952 <__lshift>
    253a:	4621      	mov	r1, r4
    253c:	4683      	mov	fp, r0
    253e:	f014 fa67 	bl	16a10 <__mcmp>
    2542:	2800      	cmp	r0, #0
    2544:	dcb2      	bgt.n	24ac <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4ac>
    2546:	d102      	bne.n	254e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x54e>
    2548:	9b08      	ldr	r3, [sp, #32]
    254a:	07db      	lsls	r3, r3, #31
    254c:	d4ae      	bmi.n	24ac <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4ac>
    254e:	463b      	mov	r3, r7
    2550:	461f      	mov	r7, r3
    2552:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    2556:	2a30      	cmp	r2, #48	; 0x30
    2558:	d0fa      	beq.n	2550 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x550>
    255a:	e6fd      	b.n	2358 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x358>
    255c:	9a03      	ldr	r2, [sp, #12]
    255e:	429a      	cmp	r2, r3
    2560:	d1a5      	bne.n	24ae <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x4ae>
    2562:	f10a 0a01 	add.w	sl, sl, #1
    2566:	2331      	movs	r3, #49	; 0x31
    2568:	e779      	b.n	245e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x45e>
    256a:	4b13      	ldr	r3, [pc, #76]	; (25b8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x5b8>)
    256c:	f7ff babe 	b.w	1aec <_dtoa_r+0xcc>
    2570:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2572:	2b00      	cmp	r3, #0
    2574:	f47f aa96 	bne.w	1aa4 <_dtoa_r+0x84>
    2578:	4b10      	ldr	r3, [pc, #64]	; (25bc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x5bc>)
    257a:	f7ff bab7 	b.w	1aec <_dtoa_r+0xcc>
    257e:	f1b9 0f00 	cmp.w	r9, #0
    2582:	dc03      	bgt.n	258c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x58c>
    2584:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2586:	2b02      	cmp	r3, #2
    2588:	f73f aecf 	bgt.w	232a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x32a>
    258c:	9f03      	ldr	r7, [sp, #12]
    258e:	4621      	mov	r1, r4
    2590:	4658      	mov	r0, fp
    2592:	f013 ff7a 	bl	1648a <quorem>
    2596:	9a03      	ldr	r2, [sp, #12]
    2598:	f100 0330 	add.w	r3, r0, #48	; 0x30
    259c:	f807 3b01 	strb.w	r3, [r7], #1
    25a0:	1aba      	subs	r2, r7, r2
    25a2:	4591      	cmp	r9, r2
    25a4:	ddba      	ble.n	251c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x51c>
    25a6:	4659      	mov	r1, fp
    25a8:	2300      	movs	r3, #0
    25aa:	220a      	movs	r2, #10
    25ac:	4628      	mov	r0, r5
    25ae:	f014 f89f 	bl	166f0 <__multadd>
    25b2:	4683      	mov	fp, r0
    25b4:	e7eb      	b.n	258e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x58e>
    25b6:	bf00      	nop
    25b8:	00027a6a 	.word	0x00027a6a
    25bc:	00027a8e 	.word	0x00027a8e

000025c0 <_Z18ee_serial_callbackc>:
 * from the UART ISR for each new character received. When the parser sees the
 * termination character, the user-defined th_command_ready() command is called.
 * It is up to the application to then dispatch this command outside the ISR
 * as soon as possible by calling ee_serial_command_parser_callback(), below.
 */
void ee_serial_callback(char c) {
    25c0:	b538      	push	{r3, r4, r5, lr}
  if (c == EE_CMD_TERMINATOR) {
    25c2:	2825      	cmp	r0, #37	; 0x25
    25c4:	d00c      	beq.n	25e0 <_Z18ee_serial_callbackc+0x20>
    g_cmd_buf[g_cmd_pos] = (char)0;
    th_command_ready(g_cmd_buf);
    g_cmd_pos = 0;
  } else {
    g_cmd_buf[g_cmd_pos] = c;
    25c6:	4b0c      	ldr	r3, [pc, #48]	; (25f8 <_Z18ee_serial_callbackc+0x38>)
    25c8:	681a      	ldr	r2, [r3, #0]
    25ca:	490c      	ldr	r1, [pc, #48]	; (25fc <_Z18ee_serial_callbackc+0x3c>)
    25cc:	5488      	strb	r0, [r1, r2]
    g_cmd_pos = g_cmd_pos >= EE_CMD_SIZE ? EE_CMD_SIZE : g_cmd_pos + 1;
    25ce:	681b      	ldr	r3, [r3, #0]
    25d0:	2b4f      	cmp	r3, #79	; 0x4f
    25d2:	d80e      	bhi.n	25f2 <_Z18ee_serial_callbackc+0x32>
    25d4:	4b08      	ldr	r3, [pc, #32]	; (25f8 <_Z18ee_serial_callbackc+0x38>)
    25d6:	681b      	ldr	r3, [r3, #0]
    25d8:	3301      	adds	r3, #1
    25da:	4a07      	ldr	r2, [pc, #28]	; (25f8 <_Z18ee_serial_callbackc+0x38>)
    25dc:	6013      	str	r3, [r2, #0]
  }
}
    25de:	bd38      	pop	{r3, r4, r5, pc}
    g_cmd_buf[g_cmd_pos] = (char)0;
    25e0:	4c05      	ldr	r4, [pc, #20]	; (25f8 <_Z18ee_serial_callbackc+0x38>)
    25e2:	6823      	ldr	r3, [r4, #0]
    25e4:	4805      	ldr	r0, [pc, #20]	; (25fc <_Z18ee_serial_callbackc+0x3c>)
    25e6:	2500      	movs	r5, #0
    25e8:	54c5      	strb	r5, [r0, r3]
    th_command_ready(g_cmd_buf);
    25ea:	f00f fbca 	bl	11d82 <_Z16th_command_readyPVc>
    g_cmd_pos = 0;
    25ee:	6025      	str	r5, [r4, #0]
    25f0:	e7f5      	b.n	25de <_Z18ee_serial_callbackc+0x1e>
    g_cmd_pos = g_cmd_pos >= EE_CMD_SIZE ? EE_CMD_SIZE : g_cmd_pos + 1;
    25f2:	2350      	movs	r3, #80	; 0x50
    25f4:	e7f1      	b.n	25da <_Z18ee_serial_callbackc+0x1a>
    25f6:	bf00      	nop
    25f8:	20006124 	.word	0x20006124
    25fc:	200060d0 	.word	0x200060d0

00002600 <_Z23ee_benchmark_initializev>:
}

/**
 * Perform the basic setup.
 */
void ee_benchmark_initialize(void) {
    2600:	b508      	push	{r3, lr}
  th_serialport_initialize();
    2602:	f00f fbd8 	bl	11db6 <_Z24th_serialport_initializev>
  th_timestamp_initialize();
    2606:	f000 faed 	bl	2be4 <_Z23th_timestamp_initializev>
  th_final_initialize();
    260a:	f000 fb09 	bl	2c20 <_Z19th_final_initializev>
  th_printf(EE_MSG_INIT_DONE);
    260e:	4805      	ldr	r0, [pc, #20]	; (2624 <_Z23ee_benchmark_initializev+0x24>)
    2610:	f00f fbc3 	bl	11d9a <_Z9th_printfPKcz>
  // Enable the command parser here (the callback is connected)
  g_state_parser_enabled = true;
    2614:	4b04      	ldr	r3, [pc, #16]	; (2628 <_Z23ee_benchmark_initializev+0x28>)
    2616:	2201      	movs	r2, #1
    2618:	701a      	strb	r2, [r3, #0]
  // At this point, the serial monitor should be up and running,
  th_printf(EE_MSG_READY);
    261a:	4804      	ldr	r0, [pc, #16]	; (262c <_Z23ee_benchmark_initializev+0x2c>)
    261c:	f00f fbbd 	bl	11d9a <_Z9th_printfPKcz>
  
}
    2620:	bd08      	pop	{r3, pc}
    2622:	bf00      	nop
    2624:	00017208 	.word	0x00017208
    2628:	20006c70 	.word	0x20006c70
    262c:	00017218 	.word	0x00017218

00002630 <_Z8ee_inferjj>:
 *
 * For testing, you can pre-load known-good data into the buffer during the
 * th_final_initialize() function.
 *
 */
void ee_infer(size_t n, size_t n_warmup) {
    2630:	b570      	push	{r4, r5, r6, lr}
    2632:	4604      	mov	r4, r0
    2634:	460d      	mov	r5, r1
  th_load_tensor(); /* if necessary */
    2636:	f000 fa01 	bl	2a3c <_Z14th_load_tensorv>
  th_printf("m-warmup-start-%d\r\n", n_warmup);
    263a:	4629      	mov	r1, r5
    263c:	4811      	ldr	r0, [pc, #68]	; (2684 <_Z8ee_inferjj+0x54>)
    263e:	f00f fbac 	bl	11d9a <_Z9th_printfPKcz>
  while (n_warmup-- > 0) {
    2642:	1e6e      	subs	r6, r5, #1
    2644:	b11d      	cbz	r5, 264e <_Z8ee_inferjj+0x1e>
    th_infer(); /* call the API inference function */
    2646:	f000 f9e7 	bl	2a18 <_Z8th_inferv>
  while (n_warmup-- > 0) {
    264a:	4635      	mov	r5, r6
    264c:	e7f9      	b.n	2642 <_Z8ee_inferjj+0x12>
  }
  th_printf("m-warmup-done\r\n");
    264e:	480e      	ldr	r0, [pc, #56]	; (2688 <_Z8ee_inferjj+0x58>)
    2650:	f00f fba3 	bl	11d9a <_Z9th_printfPKcz>
  th_printf("m-infer-start-%d\r\n", n);
    2654:	4621      	mov	r1, r4
    2656:	480d      	ldr	r0, [pc, #52]	; (268c <_Z8ee_inferjj+0x5c>)
    2658:	f00f fb9f 	bl	11d9a <_Z9th_printfPKcz>
  th_timestamp();
    265c:	f000 fa8e 	bl	2b7c <_Z12th_timestampv>
  th_pre();
    2660:	f00f fb8d 	bl	11d7e <_Z6th_prev>
  while (n-- > 0) {
    2664:	1e65      	subs	r5, r4, #1
    2666:	b11c      	cbz	r4, 2670 <_Z8ee_inferjj+0x40>
    th_infer(); /* call the API inference function */
    2668:	f000 f9d6 	bl	2a18 <_Z8th_inferv>
  while (n-- > 0) {
    266c:	462c      	mov	r4, r5
    266e:	e7f9      	b.n	2664 <_Z8ee_inferjj+0x34>
  }
  th_post();
    2670:	f00f fb86 	bl	11d80 <_Z7th_postv>
  th_timestamp();
    2674:	f000 fa82 	bl	2b7c <_Z12th_timestampv>
  th_printf("m-infer-done\r\n");
    2678:	4805      	ldr	r0, [pc, #20]	; (2690 <_Z8ee_inferjj+0x60>)
    267a:	f00f fb8e 	bl	11d9a <_Z9th_printfPKcz>
  th_results();
    267e:	f000 fa07 	bl	2a90 <_Z10th_resultsv>
}
    2682:	bd70      	pop	{r4, r5, r6, pc}
    2684:	00017224 	.word	0x00017224
    2688:	00017238 	.word	0x00017238
    268c:	00017248 	.word	0x00017248
    2690:	0001725c 	.word	0x0001725c

00002694 <_Z15ee_buffer_parsePc>:

arg_claimed_t ee_buffer_parse(char *p_command) {
    2694:	b570      	push	{r4, r5, r6, lr}
    2696:	b082      	sub	sp, #8
  char *p_next;

  if (strncmp(p_command, "db", EE_CMD_SIZE) != 0) {
    2698:	2250      	movs	r2, #80	; 0x50
    269a:	4951      	ldr	r1, [pc, #324]	; (27e0 <_Z15ee_buffer_parsePc+0x14c>)
    269c:	f013 fe9b 	bl	163d6 <strncmp>
    26a0:	b110      	cbz	r0, 26a8 <_Z15ee_buffer_parsePc+0x14>
    return EE_ARG_UNCLAIMED;
    26a2:	2001      	movs	r0, #1
        }
      }
    }
  }
  return EE_ARG_CLAIMED;
}
    26a4:	b002      	add	sp, #8
    26a6:	bd70      	pop	{r4, r5, r6, pc}
  p_next = strtok(NULL, EE_CMD_DELIMITER);
    26a8:	494e      	ldr	r1, [pc, #312]	; (27e4 <_Z15ee_buffer_parsePc+0x150>)
    26aa:	f00e fed7 	bl	1145c <strtok>
  if (p_next == NULL) {
    26ae:	4605      	mov	r5, r0
    26b0:	b1d8      	cbz	r0, 26ea <_Z15ee_buffer_parsePc+0x56>
  } else if (strncmp(p_next, "load", EE_CMD_SIZE) == 0) {
    26b2:	2250      	movs	r2, #80	; 0x50
    26b4:	494c      	ldr	r1, [pc, #304]	; (27e8 <_Z15ee_buffer_parsePc+0x154>)
    26b6:	f013 fe8e 	bl	163d6 <strncmp>
    26ba:	bb50      	cbnz	r0, 2712 <_Z15ee_buffer_parsePc+0x7e>
    p_next = strtok(NULL, EE_CMD_DELIMITER);
    26bc:	4949      	ldr	r1, [pc, #292]	; (27e4 <_Z15ee_buffer_parsePc+0x150>)
    26be:	f00e fecd 	bl	1145c <strtok>
    if (p_next == NULL) {
    26c2:	b1b8      	cbz	r0, 26f4 <_Z15ee_buffer_parsePc+0x60>
      g_buff_size = (size_t)atoi(p_next);
    26c4:	f013 fd01 	bl	160ca <atoi>
    26c8:	4601      	mov	r1, r0
    26ca:	4b48      	ldr	r3, [pc, #288]	; (27ec <_Z15ee_buffer_parsePc+0x158>)
    26cc:	6018      	str	r0, [r3, #0]
      if (g_buff_size == 0) {
    26ce:	b1b0      	cbz	r0, 26fe <_Z15ee_buffer_parsePc+0x6a>
        g_buff_pos = 0;
    26d0:	4b47      	ldr	r3, [pc, #284]	; (27f0 <_Z15ee_buffer_parsePc+0x15c>)
    26d2:	2200      	movs	r2, #0
    26d4:	601a      	str	r2, [r3, #0]
        if (g_buff_size > MAX_DB_INPUT_SIZE) {
    26d6:	f5b0 7ff5 	cmp.w	r0, #490	; 0x1ea
    26da:	d915      	bls.n	2708 <_Z15ee_buffer_parsePc+0x74>
          th_printf("Supplied buffer size %d exceeds maximum of %d\n",
    26dc:	f44f 72f5 	mov.w	r2, #490	; 0x1ea
    26e0:	4844      	ldr	r0, [pc, #272]	; (27f4 <_Z15ee_buffer_parsePc+0x160>)
    26e2:	f00f fb5a 	bl	11d9a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    26e6:	2000      	movs	r0, #0
    26e8:	e7dc      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
    th_printf("e-[Command 'db' requires a subcommand]\r\n");
    26ea:	4843      	ldr	r0, [pc, #268]	; (27f8 <_Z15ee_buffer_parsePc+0x164>)
    26ec:	f00f fb55 	bl	11d9a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    26f0:	2000      	movs	r0, #0
    26f2:	e7d7      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
      th_printf("e-[Command 'db load' requires the # of bytes]\r\n");
    26f4:	4841      	ldr	r0, [pc, #260]	; (27fc <_Z15ee_buffer_parsePc+0x168>)
    26f6:	f00f fb50 	bl	11d9a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    26fa:	2000      	movs	r0, #0
    26fc:	e7d2      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
        th_printf("e-[Command 'db load' must be >0 bytes]\r\n");
    26fe:	4840      	ldr	r0, [pc, #256]	; (2800 <_Z15ee_buffer_parsePc+0x16c>)
    2700:	f00f fb4b 	bl	11d9a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2704:	2000      	movs	r0, #0
    2706:	e7cd      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
          th_printf("m-[Expecting %d bytes]\r\n", g_buff_size);
    2708:	483e      	ldr	r0, [pc, #248]	; (2804 <_Z15ee_buffer_parsePc+0x170>)
    270a:	f00f fb46 	bl	11d9a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    270e:	2000      	movs	r0, #0
    2710:	e7c8      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
  } else if (strncmp(p_next, "print", EE_CMD_SIZE) == 0) {
    2712:	2250      	movs	r2, #80	; 0x50
    2714:	493c      	ldr	r1, [pc, #240]	; (2808 <_Z15ee_buffer_parsePc+0x174>)
    2716:	4628      	mov	r0, r5
    2718:	f013 fe5d 	bl	163d6 <strncmp>
    271c:	bb60      	cbnz	r0, 2778 <_Z15ee_buffer_parsePc+0xe4>
    size_t i = 0;
    271e:	2400      	movs	r4, #0
    2720:	e012      	b.n	2748 <_Z15ee_buffer_parsePc+0xb4>
        th_printf("m-buffer-");
    2722:	483a      	ldr	r0, [pc, #232]	; (280c <_Z15ee_buffer_parsePc+0x178>)
    2724:	f00f fb39 	bl	11d9a <_Z9th_printfPKcz>
    th_printf("%02x", gp_buff[i]);
    2728:	4b39      	ldr	r3, [pc, #228]	; (2810 <_Z15ee_buffer_parsePc+0x17c>)
    272a:	5d19      	ldrb	r1, [r3, r4]
    272c:	4839      	ldr	r0, [pc, #228]	; (2814 <_Z15ee_buffer_parsePc+0x180>)
    272e:	f00f fb34 	bl	11d9a <_Z9th_printfPKcz>
    if (((i + 1) % max == 0) || ((i + 1) == g_buff_size)) {
    2732:	3401      	adds	r4, #1
    2734:	f014 0f07 	tst.w	r4, #7
    2738:	d003      	beq.n	2742 <_Z15ee_buffer_parsePc+0xae>
    273a:	4b2c      	ldr	r3, [pc, #176]	; (27ec <_Z15ee_buffer_parsePc+0x158>)
    273c:	681b      	ldr	r3, [r3, #0]
    273e:	429c      	cmp	r4, r3
    2740:	d10c      	bne.n	275c <_Z15ee_buffer_parsePc+0xc8>
        th_printf("\r\n");
    2742:	4835      	ldr	r0, [pc, #212]	; (2818 <_Z15ee_buffer_parsePc+0x184>)
    2744:	f00f fb29 	bl	11d9a <_Z9th_printfPKcz>
    for (; i < g_buff_size; ++i) {
    2748:	4b28      	ldr	r3, [pc, #160]	; (27ec <_Z15ee_buffer_parsePc+0x158>)
    274a:	681b      	ldr	r3, [r3, #0]
    274c:	42a3      	cmp	r3, r4
    274e:	d909      	bls.n	2764 <_Z15ee_buffer_parsePc+0xd0>
    if ((i + max) % max == 0 || i == 0) {
    2750:	f014 0f07 	tst.w	r4, #7
    2754:	d0e5      	beq.n	2722 <_Z15ee_buffer_parsePc+0x8e>
    2756:	2c00      	cmp	r4, #0
    2758:	d1e6      	bne.n	2728 <_Z15ee_buffer_parsePc+0x94>
    275a:	e7e2      	b.n	2722 <_Z15ee_buffer_parsePc+0x8e>
        th_printf("-");
    275c:	482f      	ldr	r0, [pc, #188]	; (281c <_Z15ee_buffer_parsePc+0x188>)
    275e:	f00f fb1c 	bl	11d9a <_Z9th_printfPKcz>
    2762:	e7f1      	b.n	2748 <_Z15ee_buffer_parsePc+0xb4>
    if (i % max != 0) {
    2764:	f014 0f07 	tst.w	r4, #7
    2768:	d101      	bne.n	276e <_Z15ee_buffer_parsePc+0xda>
  return EE_ARG_CLAIMED;
    276a:	2000      	movs	r0, #0
    276c:	e79a      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
    th_printf("\r\n");
    276e:	482a      	ldr	r0, [pc, #168]	; (2818 <_Z15ee_buffer_parsePc+0x184>)
    2770:	f00f fb13 	bl	11d9a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    2774:	2000      	movs	r0, #0
    2776:	e795      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
     numbytes = th_strnlen(p_next, EE_CMD_SIZE);
    2778:	2150      	movs	r1, #80	; 0x50
    277a:	4628      	mov	r0, r5
    277c:	f00f fb05 	bl	11d8a <_Z10th_strnlenPKcj>
    2780:	4606      	mov	r6, r0
    if ((numbytes & 1) != 0) {
    2782:	f010 0401 	ands.w	r4, r0, #1
    2786:	d11f      	bne.n	27c8 <_Z15ee_buffer_parsePc+0x134>
    test[2] = 0;
    2788:	2300      	movs	r3, #0
    278a:	f88d 3006 	strb.w	r3, [sp, #6]
    for (size_t i = 0; i < numbytes;) {
    278e:	42b4      	cmp	r4, r6
    2790:	d224      	bcs.n	27dc <_Z15ee_buffer_parsePc+0x148>
      test[0] = p_next[i++];
    2792:	1c63      	adds	r3, r4, #1
    2794:	5d2a      	ldrb	r2, [r5, r4]
    2796:	f88d 2004 	strb.w	r2, [sp, #4]
      test[1] = p_next[i++];
    279a:	5ceb      	ldrb	r3, [r5, r3]
    279c:	3402      	adds	r4, #2
    279e:	f88d 3005 	strb.w	r3, [sp, #5]
      res = ee_hexdec(test);
    27a2:	a801      	add	r0, sp, #4
    27a4:	f00f fa62 	bl	11c6c <_Z9ee_hexdecPc>
      if (res < 0) {
    27a8:	2800      	cmp	r0, #0
    27aa:	db11      	blt.n	27d0 <_Z15ee_buffer_parsePc+0x13c>
        gp_buff[g_buff_pos] = (uint8_t)res;
    27ac:	4a10      	ldr	r2, [pc, #64]	; (27f0 <_Z15ee_buffer_parsePc+0x15c>)
    27ae:	6813      	ldr	r3, [r2, #0]
    27b0:	4917      	ldr	r1, [pc, #92]	; (2810 <_Z15ee_buffer_parsePc+0x17c>)
    27b2:	54c8      	strb	r0, [r1, r3]
        g_buff_pos++;
    27b4:	3301      	adds	r3, #1
    27b6:	6013      	str	r3, [r2, #0]
        if (g_buff_pos == g_buff_size) {
    27b8:	4a0c      	ldr	r2, [pc, #48]	; (27ec <_Z15ee_buffer_parsePc+0x158>)
    27ba:	6812      	ldr	r2, [r2, #0]
    27bc:	4293      	cmp	r3, r2
    27be:	d1e6      	bne.n	278e <_Z15ee_buffer_parsePc+0xfa>
          th_printf("m-load-done\r\n");
    27c0:	4817      	ldr	r0, [pc, #92]	; (2820 <_Z15ee_buffer_parsePc+0x18c>)
    27c2:	f00f faea 	bl	11d9a <_Z9th_printfPKcz>
          return EE_ARG_CLAIMED;
    27c6:	e007      	b.n	27d8 <_Z15ee_buffer_parsePc+0x144>
      th_printf("e-[Insufficent number of hex digits]\r\n");
    27c8:	4816      	ldr	r0, [pc, #88]	; (2824 <_Z15ee_buffer_parsePc+0x190>)
    27ca:	f00f fae6 	bl	11d9a <_Z9th_printfPKcz>
      return EE_ARG_CLAIMED;
    27ce:	e003      	b.n	27d8 <_Z15ee_buffer_parsePc+0x144>
        th_printf("e-[Invalid hex digit '%s']\r\n", test);
    27d0:	a901      	add	r1, sp, #4
    27d2:	4815      	ldr	r0, [pc, #84]	; (2828 <_Z15ee_buffer_parsePc+0x194>)
    27d4:	f00f fae1 	bl	11d9a <_Z9th_printfPKcz>
      return EE_ARG_CLAIMED;
    27d8:	2000      	movs	r0, #0
    27da:	e763      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
  return EE_ARG_CLAIMED;
    27dc:	2000      	movs	r0, #0
    27de:	e761      	b.n	26a4 <_Z15ee_buffer_parsePc+0x10>
    27e0:	0001726c 	.word	0x0001726c
    27e4:	00017270 	.word	0x00017270
    27e8:	000172a0 	.word	0x000172a0
    27ec:	200060cc 	.word	0x200060cc
    27f0:	200060c8 	.word	0x200060c8
    27f4:	00017304 	.word	0x00017304
    27f8:	00017274 	.word	0x00017274
    27fc:	000172a8 	.word	0x000172a8
    2800:	000172d8 	.word	0x000172d8
    2804:	00017334 	.word	0x00017334
    2808:	00017350 	.word	0x00017350
    280c:	00017358 	.word	0x00017358
    2810:	20006128 	.word	0x20006128
    2814:	00017364 	.word	0x00017364
    2818:	00027858 	.word	0x00027858
    281c:	00017360 	.word	0x00017360
    2820:	000173b4 	.word	0x000173b4
    2824:	0001736c 	.word	0x0001736c
    2828:	00017394 	.word	0x00017394

0000282c <_Z16ee_profile_parsePc>:
arg_claimed_t ee_profile_parse(char *command) {
    282c:	b510      	push	{r4, lr}
    282e:	4604      	mov	r4, r0
  if (strncmp(command, "profile", EE_CMD_SIZE) == 0) {
    2830:	2250      	movs	r2, #80	; 0x50
    2832:	493b      	ldr	r1, [pc, #236]	; (2920 <_Z16ee_profile_parsePc+0xf4>)
    2834:	f013 fdcf 	bl	163d6 <strncmp>
    2838:	b948      	cbnz	r0, 284e <_Z16ee_profile_parsePc+0x22>
    th_printf("m-profile-[%s]\r\n", EE_FW_VERSION);
    283a:	493a      	ldr	r1, [pc, #232]	; (2924 <_Z16ee_profile_parsePc+0xf8>)
    283c:	483a      	ldr	r0, [pc, #232]	; (2928 <_Z16ee_profile_parsePc+0xfc>)
    283e:	f00f faac 	bl	11d9a <_Z9th_printfPKcz>
    th_printf("m-model-[%s]\r\n", TH_MODEL_VERSION);
    2842:	493a      	ldr	r1, [pc, #232]	; (292c <_Z16ee_profile_parsePc+0x100>)
    2844:	483a      	ldr	r0, [pc, #232]	; (2930 <_Z16ee_profile_parsePc+0x104>)
    2846:	f00f faa8 	bl	11d9a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    284a:	2000      	movs	r0, #0
}
    284c:	bd10      	pop	{r4, pc}
  } else if (strncmp(command, "help", EE_CMD_SIZE) == 0) {
    284e:	2250      	movs	r2, #80	; 0x50
    2850:	4938      	ldr	r1, [pc, #224]	; (2934 <_Z16ee_profile_parsePc+0x108>)
    2852:	4620      	mov	r0, r4
    2854:	f013 fdbf 	bl	163d6 <strncmp>
    2858:	bb30      	cbnz	r0, 28a8 <_Z16ee_profile_parsePc+0x7c>
    th_printf("%s\r\n", EE_FW_VERSION);
    285a:	4932      	ldr	r1, [pc, #200]	; (2924 <_Z16ee_profile_parsePc+0xf8>)
    285c:	4836      	ldr	r0, [pc, #216]	; (2938 <_Z16ee_profile_parsePc+0x10c>)
    285e:	f00f fa9c 	bl	11d9a <_Z9th_printfPKcz>
    th_printf("\r\n");
    2862:	4836      	ldr	r0, [pc, #216]	; (293c <_Z16ee_profile_parsePc+0x110>)
    2864:	f00f fa99 	bl	11d9a <_Z9th_printfPKcz>
    th_printf("help         : Print this information\r\n");
    2868:	4835      	ldr	r0, [pc, #212]	; (2940 <_Z16ee_profile_parsePc+0x114>)
    286a:	f00f fa96 	bl	11d9a <_Z9th_printfPKcz>
    th_printf("name         : Print the name of the device\r\n");
    286e:	4835      	ldr	r0, [pc, #212]	; (2944 <_Z16ee_profile_parsePc+0x118>)
    2870:	f00f fa93 	bl	11d9a <_Z9th_printfPKcz>
    th_printf("timestsamp   : Generate a timetsamp\r\n");
    2874:	4834      	ldr	r0, [pc, #208]	; (2948 <_Z16ee_profile_parsePc+0x11c>)
    2876:	f00f fa90 	bl	11d9a <_Z9th_printfPKcz>
    th_printf("db SUBCMD    : Manipulate a generic byte buffer\r\n");
    287a:	4834      	ldr	r0, [pc, #208]	; (294c <_Z16ee_profile_parsePc+0x120>)
    287c:	f00f fa8d 	bl	11d9a <_Z9th_printfPKcz>
    th_printf("  load N     : Allocate N bytes and set load counter\r\n");
    2880:	4833      	ldr	r0, [pc, #204]	; (2950 <_Z16ee_profile_parsePc+0x124>)
    2882:	f00f fa8a 	bl	11d9a <_Z9th_printfPKcz>
    th_printf("  db HH[HH]* : Load 8-bit hex byte(s) until N bytes\r\n");
    2886:	4833      	ldr	r0, [pc, #204]	; (2954 <_Z16ee_profile_parsePc+0x128>)
    2888:	f00f fa87 	bl	11d9a <_Z9th_printfPKcz>
    th_printf("  print [N=16] [offset=0]\r\n");
    288c:	4832      	ldr	r0, [pc, #200]	; (2958 <_Z16ee_profile_parsePc+0x12c>)
    288e:	f00f fa84 	bl	11d9a <_Z9th_printfPKcz>
    th_printf("             : Print N bytes at offset as hex\r\n");
    2892:	4832      	ldr	r0, [pc, #200]	; (295c <_Z16ee_profile_parsePc+0x130>)
    2894:	f00f fa81 	bl	11d9a <_Z9th_printfPKcz>
    th_printf(
    2898:	4831      	ldr	r0, [pc, #196]	; (2960 <_Z16ee_profile_parsePc+0x134>)
    289a:	f00f fa7e 	bl	11d9a <_Z9th_printfPKcz>
    th_printf("results      : Return the result fp32 vector\r\n");
    289e:	4831      	ldr	r0, [pc, #196]	; (2964 <_Z16ee_profile_parsePc+0x138>)
    28a0:	f00f fa7b 	bl	11d9a <_Z9th_printfPKcz>
  return EE_ARG_CLAIMED;
    28a4:	2000      	movs	r0, #0
    28a6:	e7d1      	b.n	284c <_Z16ee_profile_parsePc+0x20>
  } else if (ee_buffer_parse(command) == EE_ARG_CLAIMED) {
    28a8:	4620      	mov	r0, r4
    28aa:	f7ff fef3 	bl	2694 <_Z15ee_buffer_parsePc>
    28ae:	2800      	cmp	r0, #0
    28b0:	d0cc      	beq.n	284c <_Z16ee_profile_parsePc+0x20>
  } else if (strncmp(command, "infer", EE_CMD_SIZE) == 0) {
    28b2:	2250      	movs	r2, #80	; 0x50
    28b4:	492c      	ldr	r1, [pc, #176]	; (2968 <_Z16ee_profile_parsePc+0x13c>)
    28b6:	4620      	mov	r0, r4
    28b8:	f013 fd8d 	bl	163d6 <strncmp>
    28bc:	bb18      	cbnz	r0, 2906 <_Z16ee_profile_parsePc+0xda>
    p_next = strtok(NULL, EE_CMD_DELIMITER);
    28be:	492b      	ldr	r1, [pc, #172]	; (296c <_Z16ee_profile_parsePc+0x140>)
    28c0:	f00e fdcc 	bl	1145c <strtok>
    if (p_next) {
    28c4:	b1b0      	cbz	r0, 28f4 <_Z16ee_profile_parsePc+0xc8>
      i = atoi(p_next);
    28c6:	f013 fc00 	bl	160ca <atoi>
      if (i <= 0) {
    28ca:	1e04      	subs	r4, r0, #0
    28cc:	dd0d      	ble.n	28ea <_Z16ee_profile_parsePc+0xbe>
      p_next = strtok(NULL, EE_CMD_DELIMITER);
    28ce:	4927      	ldr	r1, [pc, #156]	; (296c <_Z16ee_profile_parsePc+0x140>)
    28d0:	2000      	movs	r0, #0
    28d2:	f00e fdc3 	bl	1145c <strtok>
      if (p_next) {
    28d6:	b1a0      	cbz	r0, 2902 <_Z16ee_profile_parsePc+0xd6>
        i = atoi(p_next);
    28d8:	f013 fbf7 	bl	160ca <atoi>
        if (i < 0) {
    28dc:	1e01      	subs	r1, r0, #0
    28de:	da0b      	bge.n	28f8 <_Z16ee_profile_parsePc+0xcc>
          th_printf("e-[Inference warmup must be >=0]\r\n");
    28e0:	4823      	ldr	r0, [pc, #140]	; (2970 <_Z16ee_profile_parsePc+0x144>)
    28e2:	f00f fa5a 	bl	11d9a <_Z9th_printfPKcz>
          return EE_ARG_CLAIMED;
    28e6:	2000      	movs	r0, #0
    28e8:	e7b0      	b.n	284c <_Z16ee_profile_parsePc+0x20>
        th_printf("e-[Inference iterations must be >0]\r\n");
    28ea:	4822      	ldr	r0, [pc, #136]	; (2974 <_Z16ee_profile_parsePc+0x148>)
    28ec:	f00f fa55 	bl	11d9a <_Z9th_printfPKcz>
        return EE_ARG_CLAIMED;
    28f0:	2000      	movs	r0, #0
    28f2:	e7ab      	b.n	284c <_Z16ee_profile_parsePc+0x20>
    size_t w = 10;
    28f4:	210a      	movs	r1, #10
    size_t n = 1;
    28f6:	2401      	movs	r4, #1
    ee_infer(n, w);
    28f8:	4620      	mov	r0, r4
    28fa:	f7ff fe99 	bl	2630 <_Z8ee_inferjj>
  return EE_ARG_CLAIMED;
    28fe:	2000      	movs	r0, #0
    2900:	e7a4      	b.n	284c <_Z16ee_profile_parsePc+0x20>
    size_t w = 10;
    2902:	210a      	movs	r1, #10
    2904:	e7f8      	b.n	28f8 <_Z16ee_profile_parsePc+0xcc>
  } else if (strncmp(command, "results", EE_CMD_SIZE) == 0) {
    2906:	2250      	movs	r2, #80	; 0x50
    2908:	491b      	ldr	r1, [pc, #108]	; (2978 <_Z16ee_profile_parsePc+0x14c>)
    290a:	4620      	mov	r0, r4
    290c:	f013 fd63 	bl	163d6 <strncmp>
    2910:	b108      	cbz	r0, 2916 <_Z16ee_profile_parsePc+0xea>
    return EE_ARG_UNCLAIMED;
    2912:	2001      	movs	r0, #1
    2914:	e79a      	b.n	284c <_Z16ee_profile_parsePc+0x20>
    th_results();
    2916:	f000 f8bb 	bl	2a90 <_Z10th_resultsv>
  return EE_ARG_CLAIMED;
    291a:	2000      	movs	r0, #0
    291c:	e796      	b.n	284c <_Z16ee_profile_parsePc+0x20>
    291e:	bf00      	nop
    2920:	000173c4 	.word	0x000173c4
    2924:	000173cc 	.word	0x000173cc
    2928:	000173f0 	.word	0x000173f0
    292c:	00017404 	.word	0x00017404
    2930:	0001740c 	.word	0x0001740c
    2934:	0001741c 	.word	0x0001741c
    2938:	00017424 	.word	0x00017424
    293c:	00027858 	.word	0x00027858
    2940:	0001742c 	.word	0x0001742c
    2944:	00017454 	.word	0x00017454
    2948:	00017484 	.word	0x00017484
    294c:	000174ac 	.word	0x000174ac
    2950:	000174e0 	.word	0x000174e0
    2954:	00017518 	.word	0x00017518
    2958:	00017550 	.word	0x00017550
    295c:	0001756c 	.word	0x0001756c
    2960:	0001759c 	.word	0x0001759c
    2964:	000175e4 	.word	0x000175e4
    2968:	00017614 	.word	0x00017614
    296c:	00017270 	.word	0x00017270
    2970:	00017644 	.word	0x00017644
    2974:	0001761c 	.word	0x0001761c
    2978:	00017668 	.word	0x00017668

0000297c <_Z33ee_serial_command_parser_callbackPc>:
  if (g_state_parser_enabled != true) {
    297c:	4b14      	ldr	r3, [pc, #80]	; (29d0 <_Z33ee_serial_command_parser_callbackPc+0x54>)
    297e:	781b      	ldrb	r3, [r3, #0]
    2980:	b903      	cbnz	r3, 2984 <_Z33ee_serial_command_parser_callbackPc+0x8>
    2982:	4770      	bx	lr
void ee_serial_command_parser_callback(char *p_command) {
    2984:	b510      	push	{r4, lr}
  tok = strtok(p_command, EE_CMD_DELIMITER);
    2986:	4913      	ldr	r1, [pc, #76]	; (29d4 <_Z33ee_serial_command_parser_callbackPc+0x58>)
    2988:	f00e fd68 	bl	1145c <strtok>
    298c:	4604      	mov	r4, r0
  if (strncmp(tok, EE_CMD_NAME, EE_CMD_SIZE) == 0) {
    298e:	2250      	movs	r2, #80	; 0x50
    2990:	4911      	ldr	r1, [pc, #68]	; (29d8 <_Z33ee_serial_command_parser_callbackPc+0x5c>)
    2992:	f013 fd20 	bl	163d6 <strncmp>
    2996:	b940      	cbnz	r0, 29aa <_Z33ee_serial_command_parser_callbackPc+0x2e>
    th_printf(EE_MSG_NAME, EE_DEVICE_NAME, TH_VENDOR_NAME_STRING);
    2998:	4a10      	ldr	r2, [pc, #64]	; (29dc <_Z33ee_serial_command_parser_callbackPc+0x60>)
    299a:	4911      	ldr	r1, [pc, #68]	; (29e0 <_Z33ee_serial_command_parser_callbackPc+0x64>)
    299c:	4811      	ldr	r0, [pc, #68]	; (29e4 <_Z33ee_serial_command_parser_callbackPc+0x68>)
    299e:	f00f f9fc 	bl	11d9a <_Z9th_printfPKcz>
  th_printf(EE_MSG_READY);
    29a2:	4811      	ldr	r0, [pc, #68]	; (29e8 <_Z33ee_serial_command_parser_callbackPc+0x6c>)
    29a4:	f00f f9f9 	bl	11d9a <_Z9th_printfPKcz>
}
    29a8:	bd10      	pop	{r4, pc}
  } else if (strncmp(tok, EE_CMD_TIMESTAMP, EE_CMD_SIZE) == 0) {
    29aa:	2250      	movs	r2, #80	; 0x50
    29ac:	490f      	ldr	r1, [pc, #60]	; (29ec <_Z33ee_serial_command_parser_callbackPc+0x70>)
    29ae:	4620      	mov	r0, r4
    29b0:	f013 fd11 	bl	163d6 <strncmp>
    29b4:	b910      	cbnz	r0, 29bc <_Z33ee_serial_command_parser_callbackPc+0x40>
    th_timestamp();
    29b6:	f000 f8e1 	bl	2b7c <_Z12th_timestampv>
    29ba:	e7f2      	b.n	29a2 <_Z33ee_serial_command_parser_callbackPc+0x26>
  } else if (ee_profile_parse(tok) == EE_ARG_CLAIMED) {
    29bc:	4620      	mov	r0, r4
    29be:	f7ff ff35 	bl	282c <_Z16ee_profile_parsePc>
    29c2:	2800      	cmp	r0, #0
    29c4:	d0ed      	beq.n	29a2 <_Z33ee_serial_command_parser_callbackPc+0x26>
    th_printf(EE_ERR_CMD, tok);
    29c6:	4621      	mov	r1, r4
    29c8:	4809      	ldr	r0, [pc, #36]	; (29f0 <_Z33ee_serial_command_parser_callbackPc+0x74>)
    29ca:	f00f f9e6 	bl	11d9a <_Z9th_printfPKcz>
    29ce:	e7e8      	b.n	29a2 <_Z33ee_serial_command_parser_callbackPc+0x26>
    29d0:	20006c70 	.word	0x20006c70
    29d4:	00017270 	.word	0x00017270
    29d8:	00017670 	.word	0x00017670
    29dc:	00017678 	.word	0x00017678
    29e0:	00017684 	.word	0x00017684
    29e4:	00017688 	.word	0x00017688
    29e8:	00017218 	.word	0x00017218
    29ec:	0001769c 	.word	0x0001769c
    29f0:	000176a8 	.word	0x000176a8

000029f4 <_Z13ee_get_bufferPhj>:
 * typically the length of the provided buffer.
 *
 * @return number of bytes copied from internal buffer.
 *
 */
size_t ee_get_buffer(uint8_t* buffer, size_t max_len) {
    29f4:	b510      	push	{r4, lr}
  int len = max_len < g_buff_pos ? max_len : g_buff_pos;
    29f6:	4b06      	ldr	r3, [pc, #24]	; (2a10 <_Z13ee_get_bufferPhj+0x1c>)
    29f8:	681c      	ldr	r4, [r3, #0]
    29fa:	428c      	cmp	r4, r1
    29fc:	d900      	bls.n	2a00 <_Z13ee_get_bufferPhj+0xc>
    29fe:	460c      	mov	r4, r1
  if (buffer != nullptr) {
    2a00:	b118      	cbz	r0, 2a0a <_Z13ee_get_bufferPhj+0x16>
    memcpy(buffer, gp_buff, len * sizeof(uint8_t));
    2a02:	4622      	mov	r2, r4
    2a04:	4903      	ldr	r1, [pc, #12]	; (2a14 <_Z13ee_get_bufferPhj+0x20>)
    2a06:	f013 fb72 	bl	160ee <memcpy>
  }
  return len;
    2a0a:	4620      	mov	r0, r4
    2a0c:	bd10      	pop	{r4, pc}
    2a0e:	bf00      	nop
    2a10:	200060c8 	.word	0x200060c8
    2a14:	20006128 	.word	0x20006128

00002a18 <_Z8th_inferv>:
  }
  th_printf("]\r\n");
}

// Implement this method with the logic to perform one inference cycle.
void th_infer() { runner->Invoke(); }
    2a18:	b510      	push	{r4, lr}
    2a1a:	4b06      	ldr	r3, [pc, #24]	; (2a34 <_Z8th_inferv+0x1c>)
    2a1c:	681c      	ldr	r4, [r3, #0]
    interpreter_.AllocateTensors();
  }

  void Invoke() {
    // Run the model on this input and make sure it succeeds.
    TfLiteStatus invoke_status = interpreter_.Invoke();
    2a1e:	f104 000c 	add.w	r0, r4, #12
    2a22:	f005 f8e7 	bl	7bf4 <_ZN6tflite16MicroInterpreter6InvokeEv>
    if (invoke_status != kTfLiteOk) {
    2a26:	b900      	cbnz	r0, 2a2a <_Z8th_inferv+0x12>
    2a28:	bd10      	pop	{r4, pc}
      TF_LITE_REPORT_ERROR(reporter_, "Invoke failed.");
    2a2a:	4903      	ldr	r1, [pc, #12]	; (2a38 <_Z8th_inferv+0x20>)
    2a2c:	68a0      	ldr	r0, [r4, #8]
    2a2e:	f011 f92b 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    2a32:	e7f9      	b.n	2a28 <_Z8th_inferv+0x10>
    2a34:	200064b0 	.word	0x200064b0
    2a38:	000176c4 	.word	0x000176c4

00002a3c <_Z14th_load_tensorv>:
void th_load_tensor() {
    2a3c:	b500      	push	{lr}
    2a3e:	b0fd      	sub	sp, #500	; 0x1f4
  size_t bytes = ee_get_buffer(reinterpret_cast<uint8_t *>(input),
    2a40:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
    2a44:	a801      	add	r0, sp, #4
    2a46:	f7ff ffd5 	bl	29f4 <_Z13ee_get_bufferPhj>
  if (bytes / sizeof(int8_t) != kKwsInputSize) {
    2a4a:	f5b0 7ff5 	cmp.w	r0, #490	; 0x1ea
    2a4e:	d008      	beq.n	2a62 <_Z14th_load_tensorv+0x26>
    2a50:	4601      	mov	r1, r0
    th_printf("Input db has %d elemented, expected %d\n", bytes / sizeof(int8_t),
    2a52:	f44f 72f5 	mov.w	r2, #490	; 0x1ea
    2a56:	480c      	ldr	r0, [pc, #48]	; (2a88 <_Z14th_load_tensorv+0x4c>)
    2a58:	f00f f99f 	bl	11d9a <_Z9th_printfPKcz>
}
    2a5c:	b07d      	add	sp, #500	; 0x1f4
    2a5e:	f85d fb04 	ldr.w	pc, [sp], #4
  runner->SetInput(input);
    2a62:	4b0a      	ldr	r3, [pc, #40]	; (2a8c <_Z14th_load_tensorv+0x50>)
    2a64:	6818      	ldr	r0, [r3, #0]
    }
  }

  void SetInput(const inputT* custom_input) {
    // Populate input tensor with an image with no person.
    TfLiteTensor* input = interpreter_.input(0);
    2a66:	2100      	movs	r1, #0
    2a68:	300c      	adds	r0, #12
    2a6a:	f004 fb41 	bl	70f0 <_ZN6tflite16MicroInterpreter5inputEj>

namespace tflite {

template <typename T>
inline T* GetTensorData(TfLiteTensor* tensor) {
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
    2a6e:	4603      	mov	r3, r0
    2a70:	b100      	cbz	r0, 2a74 <_Z14th_load_tensorv+0x38>
    2a72:	6840      	ldr	r0, [r0, #4]
    inputT* input_buffer = tflite::GetTensorData<inputT>(input);
    int input_length = input->bytes / sizeof(inputT);
    2a74:	6999      	ldr	r1, [r3, #24]
    for (int i = 0; i < input_length; i++) {
    2a76:	2300      	movs	r3, #0
    2a78:	4299      	cmp	r1, r3
    2a7a:	ddef      	ble.n	2a5c <_Z14th_load_tensorv+0x20>
      input_buffer[i] = custom_input[i];
    2a7c:	aa01      	add	r2, sp, #4
    2a7e:	56d2      	ldrsb	r2, [r2, r3]
    2a80:	54c2      	strb	r2, [r0, r3]
    for (int i = 0; i < input_length; i++) {
    2a82:	3301      	adds	r3, #1
    2a84:	e7f8      	b.n	2a78 <_Z14th_load_tensorv+0x3c>
    2a86:	bf00      	nop
    2a88:	000176d4 	.word	0x000176d4
    2a8c:	200064b0 	.word	0x200064b0

00002a90 <_Z10th_resultsv>:
void th_results() {
    2a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  th_printf("m-results-[");
    2a92:	4830      	ldr	r0, [pc, #192]	; (2b54 <_Z10th_resultsv+0xc4>)
    2a94:	f00f f981 	bl	11d9a <_Z9th_printfPKcz>
  for (size_t i = 0; i < kCategoryCount; i++) {
    2a98:	2400      	movs	r4, #0
    2a9a:	e049      	b.n	2b30 <_Z10th_resultsv+0xa0>
        DequantizeInt8ToFloat(runner->GetOutput()[i], runner->output_scale(),
    2a9c:	571f      	ldrsb	r7, [r3, r4]
    2a9e:	4d2e      	ldr	r5, [pc, #184]	; (2b58 <_Z10th_resultsv+0xc8>)
    2aa0:	6828      	ldr	r0, [r5, #0]

  int input_size() { return interpreter_.input(0)->bytes / sizeof(inputT); }

  int output_size() { return interpreter_.output(0)->bytes / sizeof(outputT); }

  float output_scale() { return interpreter_.output(0)->params.scale; }
    2aa2:	2100      	movs	r1, #0
    2aa4:	300c      	adds	r0, #12
    2aa6:	f004 fac7 	bl	7038 <_ZN6tflite16MicroInterpreter6outputEj>
    2aaa:	68c6      	ldr	r6, [r0, #12]
    2aac:	6828      	ldr	r0, [r5, #0]

  int output_zero_point() { return interpreter_.output(0)->params.zero_point; }
    2aae:	2100      	movs	r1, #0
    2ab0:	300c      	adds	r0, #12
    2ab2:	f004 fac1 	bl	7038 <_ZN6tflite16MicroInterpreter6outputEj>
    2ab6:	6900      	ldr	r0, [r0, #16]

#include <limits.h>
#include <math.h>

inline float DequantizeInt8ToFloat(int8_t value, float scale, int zero_point) {
  return static_cast<float>(value - zero_point) * scale;
    2ab8:	1a38      	subs	r0, r7, r0
    2aba:	f7fe f8d5 	bl	c68 <__aeabi_i2f>
    2abe:	4631      	mov	r1, r6
    2ac0:	f7fe f926 	bl	d10 <__aeabi_fmul>
    2ac4:	4607      	mov	r7, r0
    th_printf("0.%d", static_cast<int>(converted * 10));
    2ac6:	4925      	ldr	r1, [pc, #148]	; (2b5c <_Z10th_resultsv+0xcc>)
    2ac8:	f7fe f922 	bl	d10 <__aeabi_fmul>
    2acc:	f7fe fae6 	bl	109c <__aeabi_f2iz>
    2ad0:	4601      	mov	r1, r0
    2ad2:	4823      	ldr	r0, [pc, #140]	; (2b60 <_Z10th_resultsv+0xd0>)
    2ad4:	f00f f961 	bl	11d9a <_Z9th_printfPKcz>
    th_printf("%d", static_cast<int>(converted * 100) % 10);
    2ad8:	4922      	ldr	r1, [pc, #136]	; (2b64 <_Z10th_resultsv+0xd4>)
    2ada:	4638      	mov	r0, r7
    2adc:	f7fe f918 	bl	d10 <__aeabi_fmul>
    2ae0:	f7fe fadc 	bl	109c <__aeabi_f2iz>
    2ae4:	4e20      	ldr	r6, [pc, #128]	; (2b68 <_Z10th_resultsv+0xd8>)
    2ae6:	fb86 3100 	smull	r3, r1, r6, r0
    2aea:	17c3      	asrs	r3, r0, #31
    2aec:	ebc3 03a1 	rsb	r3, r3, r1, asr #2
    2af0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    2af4:	4d1d      	ldr	r5, [pc, #116]	; (2b6c <_Z10th_resultsv+0xdc>)
    2af6:	eba0 0143 	sub.w	r1, r0, r3, lsl #1
    2afa:	4628      	mov	r0, r5
    2afc:	f00f f94d 	bl	11d9a <_Z9th_printfPKcz>
    th_printf("%d", static_cast<int>(converted * 1000) % 10);
    2b00:	491b      	ldr	r1, [pc, #108]	; (2b70 <_Z10th_resultsv+0xe0>)
    2b02:	4638      	mov	r0, r7
    2b04:	f7fe f904 	bl	d10 <__aeabi_fmul>
    2b08:	f7fe fac8 	bl	109c <__aeabi_f2iz>
    2b0c:	fb86 3600 	smull	r3, r6, r6, r0
    2b10:	17c3      	asrs	r3, r0, #31
    2b12:	ebc3 03a6 	rsb	r3, r3, r6, asr #2
    2b16:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    2b1a:	eba0 0143 	sub.w	r1, r0, r3, lsl #1
    2b1e:	4628      	mov	r0, r5
    2b20:	f00f f93b 	bl	11d9a <_Z9th_printfPKcz>
    if (i < (kCategoryCount - 1)) {
    2b24:	2c0a      	cmp	r4, #10
    2b26:	d802      	bhi.n	2b2e <_Z10th_resultsv+0x9e>
      th_printf(",");
    2b28:	4812      	ldr	r0, [pc, #72]	; (2b74 <_Z10th_resultsv+0xe4>)
    2b2a:	f00f f936 	bl	11d9a <_Z9th_printfPKcz>
  for (size_t i = 0; i < kCategoryCount; i++) {
    2b2e:	3401      	adds	r4, #1
    2b30:	2c0b      	cmp	r4, #11
    2b32:	d80a      	bhi.n	2b4a <_Z10th_resultsv+0xba>
        DequantizeInt8ToFloat(runner->GetOutput()[i], runner->output_scale(),
    2b34:	4b08      	ldr	r3, [pc, #32]	; (2b58 <_Z10th_resultsv+0xc8>)
    2b36:	6818      	ldr	r0, [r3, #0]
    return tflite::GetTensorData<outputT>(interpreter_.output(0));
    2b38:	2100      	movs	r1, #0
    2b3a:	300c      	adds	r0, #12
    2b3c:	f004 fa7c 	bl	7038 <_ZN6tflite16MicroInterpreter6outputEj>
    2b40:	4603      	mov	r3, r0
    2b42:	2800      	cmp	r0, #0
    2b44:	d0aa      	beq.n	2a9c <_Z10th_resultsv+0xc>
    2b46:	6843      	ldr	r3, [r0, #4]
    2b48:	e7a8      	b.n	2a9c <_Z10th_resultsv+0xc>
  th_printf("]\r\n");
    2b4a:	480b      	ldr	r0, [pc, #44]	; (2b78 <_Z10th_resultsv+0xe8>)
    2b4c:	f00f f925 	bl	11d9a <_Z9th_printfPKcz>
}
    2b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2b52:	bf00      	nop
    2b54:	000176fc 	.word	0x000176fc
    2b58:	200064b0 	.word	0x200064b0
    2b5c:	41200000 	.word	0x41200000
    2b60:	00017708 	.word	0x00017708
    2b64:	42c80000 	.word	0x42c80000
    2b68:	66666667 	.word	0x66666667
    2b6c:	00026654 	.word	0x00026654
    2b70:	447a0000 	.word	0x447a0000
    2b74:	00017710 	.word	0x00017710
    2b78:	00017568 	.word	0x00017568

00002b7c <_Z12th_timestampv>:
// # else
//   pc.baud(115200);
// # endif
}

void th_timestamp(void) {
    2b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		(void)arch_syscall_invoke1((uintptr_t)&ret64, K_SYSCALL_K_UPTIME_TICKS);
		return (int64_t)ret64;
	}
#endif
	compiler_barrier();
	return z_impl_k_uptime_ticks();
    2b7e:	f013 fa73 	bl	16068 <z_impl_k_uptime_ticks>
/* Step 3. Release driver */
       g_timestampPin = 1;

/* USER CODE 1 END */
#else
       int64_t uptime_usec = (k_uptime_ticks() * 1000000) / CONFIG_SYS_CLOCK_TICKS_PER_SEC;
    2b82:	014e      	lsls	r6, r1, #5
    2b84:	0143      	lsls	r3, r0, #5
    2b86:	ea46 62d0 	orr.w	r2, r6, r0, lsr #27
    2b8a:	1a1b      	subs	r3, r3, r0
    2b8c:	eb62 0201 	sbc.w	r2, r2, r1
    2b90:	0256      	lsls	r6, r2, #9
    2b92:	ea46 56d3 	orr.w	r6, r6, r3, lsr #23
    2b96:	025f      	lsls	r7, r3, #9
    2b98:	4632      	mov	r2, r6
    2b9a:	183b      	adds	r3, r7, r0
    2b9c:	eb41 0202 	adc.w	r2, r1, r2
    2ba0:	0197      	lsls	r7, r2, #6
    2ba2:	ea47 6793 	orr.w	r7, r7, r3, lsr #26
    2ba6:	019e      	lsls	r6, r3, #6
    2ba8:	1af3      	subs	r3, r6, r3
    2baa:	eb67 0202 	sbc.w	r2, r7, r2
    2bae:	181c      	adds	r4, r3, r0
    2bb0:	eb42 0501 	adc.w	r5, r2, r1
    2bb4:	4623      	mov	r3, r4
    2bb6:	4629      	mov	r1, r5
    2bb8:	2c00      	cmp	r4, #0
    2bba:	f175 0200 	sbcs.w	r2, r5, #0
    2bbe:	db06      	blt.n	2bce <_Z12th_timestampv+0x52>
    2bc0:	0bdb      	lsrs	r3, r3, #15
       unsigned long microSeconds = (unsigned long) uptime_usec;
       /* USER CODE 2 BEGIN */
    //   microSeconds = us_ticker_read();
       /* USER CODE 2 END */
       /* This message must NOT be changed. */
       th_printf(EE_MSG_TIMESTAMP, microSeconds);
    2bc2:	ea43 4141 	orr.w	r1, r3, r1, lsl #17
    2bc6:	4806      	ldr	r0, [pc, #24]	; (2be0 <_Z12th_timestampv+0x64>)
    2bc8:	f00f f8e7 	bl	11d9a <_Z9th_printfPKcz>
#endif
}
    2bcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       int64_t uptime_usec = (k_uptime_ticks() * 1000000) / CONFIG_SYS_CLOCK_TICKS_PER_SEC;
    2bce:	f647 73ff 	movw	r3, #32767	; 0x7fff
    2bd2:	18e3      	adds	r3, r4, r3
    2bd4:	f04f 0100 	mov.w	r1, #0
    2bd8:	eb45 0101 	adc.w	r1, r5, r1
    2bdc:	e7f0      	b.n	2bc0 <_Z12th_timestampv+0x44>
    2bde:	bf00      	nop
    2be0:	00017714 	.word	0x00017714

00002be4 <_Z23th_timestamp_initializev>:

void th_timestamp_initialize(void) {
    2be4:	b508      	push	{r3, lr}
  /* USER CODE 1 BEGIN */
  // Setting up BOTH perf and energy here
  /* USER CODE 1 END */
  /* This message must NOT be changed. */
  th_printf(EE_MSG_TIMESTAMP_MODE);
    2be6:	4803      	ldr	r0, [pc, #12]	; (2bf4 <_Z23th_timestamp_initializev+0x10>)
    2be8:	f00f f8d7 	bl	11d9a <_Z9th_printfPKcz>
  /* Always call the timestamp on initialize so that the open-drain output
     is set to "1" (so that we catch a falling edge) */
  th_timestamp();
    2bec:	f7ff ffc6 	bl	2b7c <_Z12th_timestampv>
}
    2bf0:	bd08      	pop	{r3, pc}
    2bf2:	bf00      	nop
    2bf4:	00017724 	.word	0x00017724

00002bf8 <main>:
SHELL_CMD_ARG_REGISTER(start, 0, "test", cmd_start, 1, 10);

#endif /* CONFIG_SHELL */


int main(int argc, char *argv[]) {
    2bf8:	b508      	push	{r3, lr}
console_init();
    2bfa:	f001 f90b 	bl	3e14 <console_init>
printk("#### \n");
    2bfe:	4807      	ldr	r0, [pc, #28]	; (2c1c <main+0x24>)
    2c00:	f00f f924 	bl	11e4c <printk>

ee_benchmark_initialize();
    2c04:	f7ff fcfc 	bl	2600 <_Z23ee_benchmark_initializev>
    c = (int) cmd_buf[i];
    ee_serial_callback(c);
  }
  }
#else
  console_init();
    2c08:	f001 f904 	bl	3e14 <console_init>
  
  
    while (1) {
    int c;

    c = console_getchar();
    2c0c:	f001 f8f0 	bl	3df0 <console_getchar>
    if (c < 0) {
    2c10:	2800      	cmp	r0, #0
    2c12:	dbfb      	blt.n	2c0c <main+0x14>
      continue;
    }
    // printk("c: %d", c);
    ee_serial_callback(c);
    2c14:	b2c0      	uxtb	r0, r0
    2c16:	f7ff fcd3 	bl	25c0 <_Z18ee_serial_callbackc>
    2c1a:	e7f7      	b.n	2c0c <main+0x14>
    2c1c:	00017744 	.word	0x00017744

00002c20 <_Z19th_final_initializev>:
void th_final_initialize(void) {
    2c20:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c22:	b08d      	sub	sp, #52	; 0x34
  static tflite::MicroMutableOpResolver<6> resolver;
    2c24:	4bb0      	ldr	r3, [pc, #704]	; (2ee8 <_Z19th_final_initializev+0x2c8>)
    2c26:	681b      	ldr	r3, [r3, #0]
    2c28:	f013 0f01 	tst.w	r3, #1
    2c2c:	d012      	beq.n	2c54 <_Z19th_final_initializev+0x34>
  resolver.AddFullyConnected();
    2c2e:	a804      	add	r0, sp, #16
    2c30:	f009 fd14 	bl	c65c <_ZN6tflite24Register_FULLY_CONNECTEDEv>
                             "AddBuiltin function.");
      }
      return kTfLiteError;
    }

    if (FindOp(op) != nullptr) {
    2c34:	48ad      	ldr	r0, [pc, #692]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2c36:	6803      	ldr	r3, [r0, #0]
    2c38:	699b      	ldr	r3, [r3, #24]
    2c3a:	2109      	movs	r1, #9
    2c3c:	4798      	blx	r3
    2c3e:	b1d8      	cbz	r0, 2c78 <_Z19th_final_initializev+0x58>
      if (error_reporter_ != nullptr) {
    2c40:	4baa      	ldr	r3, [pc, #680]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2c42:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2c46:	2800      	cmp	r0, #0
    2c48:	d03a      	beq.n	2cc0 <_Z19th_final_initializev+0xa0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2c4a:	2209      	movs	r2, #9
    2c4c:	49a8      	ldr	r1, [pc, #672]	; (2ef0 <_Z19th_final_initializev+0x2d0>)
    2c4e:	f011 f81b 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Calling AddBuiltin with the same op more than "
                             "once is not supported (Op: #%d).",
                             op);
      }
      return kTfLiteError;
    2c52:	e035      	b.n	2cc0 <_Z19th_final_initializev+0xa0>
      : error_reporter_(error_reporter) {}
    2c54:	48a5      	ldr	r0, [pc, #660]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2c56:	4ba7      	ldr	r3, [pc, #668]	; (2ef4 <_Z19th_final_initializev+0x2d4>)
    2c58:	6003      	str	r3, [r0, #0]
    2c5a:	2300      	movs	r3, #0
    2c5c:	f8c0 30c4 	str.w	r3, [r0, #196]	; 0xc4
    2c60:	f8c0 30e8 	str.w	r3, [r0, #232]	; 0xe8
    2c64:	f8c0 30ec 	str.w	r3, [r0, #236]	; 0xec
  static tflite::MicroMutableOpResolver<6> resolver;
    2c68:	4b9f      	ldr	r3, [pc, #636]	; (2ee8 <_Z19th_final_initializev+0x2c8>)
    2c6a:	2201      	movs	r2, #1
    2c6c:	601a      	str	r2, [r3, #0]
    2c6e:	4aa2      	ldr	r2, [pc, #648]	; (2ef8 <_Z19th_final_initializev+0x2d8>)
    2c70:	49a2      	ldr	r1, [pc, #648]	; (2efc <_Z19th_final_initializev+0x2dc>)
    2c72:	f00f fd36 	bl	126e2 <__aeabi_atexit>
    2c76:	e7da      	b.n	2c2e <_Z19th_final_initializev+0xe>
    }

    if (registrations_len_ >= tOpCount) {
    2c78:	4b9c      	ldr	r3, [pc, #624]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2c7a:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2c7e:	2e05      	cmp	r6, #5
    2c80:	d830      	bhi.n	2ce4 <_Z19th_final_initializev+0xc4>
                             op, tOpCount);
      }
      return kTfLiteError;
    }

    registrations_[registrations_len_] = registration;
    2c82:	4f9a      	ldr	r7, [pc, #616]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2c84:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2c88:	f10c 0404 	add.w	r4, ip, #4
    2c8c:	ad04      	add	r5, sp, #16
    2c8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2c90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2c92:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2c96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    // Strictly speaking, the builtin_code is not necessary for TFLM but filling
    // it in regardless.
    registrations_[registrations_len_].builtin_code = op;
    2c9a:	2209      	movs	r2, #9
    2c9c:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2ca0:	3601      	adds	r6, #1
    2ca2:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4

    builtin_codes_[num_buitin_ops_] = op;
    2ca6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2caa:	18f9      	adds	r1, r7, r3
    2cac:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2cb0:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2cb4:	4992      	ldr	r1, [pc, #584]	; (2f00 <_Z19th_final_initializev+0x2e0>)
    2cb6:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2cba:	3301      	adds	r3, #1
    2cbc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  resolver.AddConv2D();
    2cc0:	a804      	add	r0, sp, #16
    2cc2:	f007 ff37 	bl	ab34 <_ZN6tflite16Register_CONV_2DEv>
    if (FindOp(op) != nullptr) {
    2cc6:	4889      	ldr	r0, [pc, #548]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2cc8:	6803      	ldr	r3, [r0, #0]
    2cca:	699b      	ldr	r3, [r3, #24]
    2ccc:	2103      	movs	r1, #3
    2cce:	4798      	blx	r3
    2cd0:	b190      	cbz	r0, 2cf8 <_Z19th_final_initializev+0xd8>
      if (error_reporter_ != nullptr) {
    2cd2:	4b86      	ldr	r3, [pc, #536]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2cd4:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2cd8:	b390      	cbz	r0, 2d40 <_Z19th_final_initializev+0x120>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2cda:	2203      	movs	r2, #3
    2cdc:	4984      	ldr	r1, [pc, #528]	; (2ef0 <_Z19th_final_initializev+0x2d0>)
    2cde:	f010 ffd3 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2ce2:	e02d      	b.n	2d40 <_Z19th_final_initializev+0x120>
      if (error_reporter_) {
    2ce4:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2ce8:	2800      	cmp	r0, #0
    2cea:	d0e9      	beq.n	2cc0 <_Z19th_final_initializev+0xa0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2cec:	2306      	movs	r3, #6
    2cee:	2209      	movs	r2, #9
    2cf0:	4984      	ldr	r1, [pc, #528]	; (2f04 <_Z19th_final_initializev+0x2e4>)
    2cf2:	f010 ffc9 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2cf6:	e7e3      	b.n	2cc0 <_Z19th_final_initializev+0xa0>
    if (registrations_len_ >= tOpCount) {
    2cf8:	4b7c      	ldr	r3, [pc, #496]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2cfa:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2cfe:	2e05      	cmp	r6, #5
    2d00:	d830      	bhi.n	2d64 <_Z19th_final_initializev+0x144>
    registrations_[registrations_len_] = registration;
    2d02:	4f7a      	ldr	r7, [pc, #488]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2d04:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2d08:	f10c 0404 	add.w	r4, ip, #4
    2d0c:	ad04      	add	r5, sp, #16
    2d0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2d10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2d12:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2d16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2d1a:	2203      	movs	r2, #3
    2d1c:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2d20:	3601      	adds	r6, #1
    2d22:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2d26:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2d2a:	18f9      	adds	r1, r7, r3
    2d2c:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2d30:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2d34:	4974      	ldr	r1, [pc, #464]	; (2f08 <_Z19th_final_initializev+0x2e8>)
    2d36:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2d3a:	3301      	adds	r3, #1
    2d3c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
                      Register_DEPTHWISE_CONV_2D(), ParseDepthwiseConv2D);
    2d40:	a804      	add	r0, sp, #16
    2d42:	f008 fdc5 	bl	b8d0 <_ZN6tflite26Register_DEPTHWISE_CONV_2DEv>
    if (FindOp(op) != nullptr) {
    2d46:	4869      	ldr	r0, [pc, #420]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2d48:	6803      	ldr	r3, [r0, #0]
    2d4a:	699b      	ldr	r3, [r3, #24]
    2d4c:	2104      	movs	r1, #4
    2d4e:	4798      	blx	r3
    2d50:	b190      	cbz	r0, 2d78 <_Z19th_final_initializev+0x158>
      if (error_reporter_ != nullptr) {
    2d52:	4b66      	ldr	r3, [pc, #408]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2d54:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2d58:	b390      	cbz	r0, 2dc0 <_Z19th_final_initializev+0x1a0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2d5a:	2204      	movs	r2, #4
    2d5c:	4964      	ldr	r1, [pc, #400]	; (2ef0 <_Z19th_final_initializev+0x2d0>)
    2d5e:	f010 ff93 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2d62:	e02d      	b.n	2dc0 <_Z19th_final_initializev+0x1a0>
      if (error_reporter_) {
    2d64:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2d68:	2800      	cmp	r0, #0
    2d6a:	d0e9      	beq.n	2d40 <_Z19th_final_initializev+0x120>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2d6c:	2306      	movs	r3, #6
    2d6e:	2203      	movs	r2, #3
    2d70:	4964      	ldr	r1, [pc, #400]	; (2f04 <_Z19th_final_initializev+0x2e4>)
    2d72:	f010 ff89 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2d76:	e7e3      	b.n	2d40 <_Z19th_final_initializev+0x120>
    if (registrations_len_ >= tOpCount) {
    2d78:	4b5c      	ldr	r3, [pc, #368]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2d7a:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2d7e:	2e05      	cmp	r6, #5
    2d80:	d830      	bhi.n	2de4 <_Z19th_final_initializev+0x1c4>
    registrations_[registrations_len_] = registration;
    2d82:	4f5a      	ldr	r7, [pc, #360]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2d84:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2d88:	f10c 0404 	add.w	r4, ip, #4
    2d8c:	ad04      	add	r5, sp, #16
    2d8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2d90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2d92:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2d96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2d9a:	2204      	movs	r2, #4
    2d9c:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2da0:	3601      	adds	r6, #1
    2da2:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2da6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2daa:	18f9      	adds	r1, r7, r3
    2dac:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2db0:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2db4:	4955      	ldr	r1, [pc, #340]	; (2f0c <_Z19th_final_initializev+0x2ec>)
    2db6:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2dba:	3301      	adds	r3, #1
    2dbc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
                      tflite::ops::micro::Register_RESHAPE(), ParseReshape);
    2dc0:	a804      	add	r0, sp, #16
    2dc2:	f00a fe61 	bl	da88 <_ZN6tflite3ops5micro16Register_RESHAPEEv>
    if (FindOp(op) != nullptr) {
    2dc6:	4849      	ldr	r0, [pc, #292]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2dc8:	6803      	ldr	r3, [r0, #0]
    2dca:	699b      	ldr	r3, [r3, #24]
    2dcc:	2116      	movs	r1, #22
    2dce:	4798      	blx	r3
    2dd0:	b190      	cbz	r0, 2df8 <_Z19th_final_initializev+0x1d8>
      if (error_reporter_ != nullptr) {
    2dd2:	4b46      	ldr	r3, [pc, #280]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2dd4:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2dd8:	b390      	cbz	r0, 2e40 <_Z19th_final_initializev+0x220>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2dda:	2216      	movs	r2, #22
    2ddc:	4944      	ldr	r1, [pc, #272]	; (2ef0 <_Z19th_final_initializev+0x2d0>)
    2dde:	f010 ff53 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2de2:	e02d      	b.n	2e40 <_Z19th_final_initializev+0x220>
      if (error_reporter_) {
    2de4:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2de8:	2800      	cmp	r0, #0
    2dea:	d0e9      	beq.n	2dc0 <_Z19th_final_initializev+0x1a0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2dec:	2306      	movs	r3, #6
    2dee:	2204      	movs	r2, #4
    2df0:	4944      	ldr	r1, [pc, #272]	; (2f04 <_Z19th_final_initializev+0x2e4>)
    2df2:	f010 ff49 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2df6:	e7e3      	b.n	2dc0 <_Z19th_final_initializev+0x1a0>
    if (registrations_len_ >= tOpCount) {
    2df8:	4b3c      	ldr	r3, [pc, #240]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2dfa:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2dfe:	2e05      	cmp	r6, #5
    2e00:	d830      	bhi.n	2e64 <_Z19th_final_initializev+0x244>
    registrations_[registrations_len_] = registration;
    2e02:	4f3a      	ldr	r7, [pc, #232]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2e04:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2e08:	f10c 0404 	add.w	r4, ip, #4
    2e0c:	ad04      	add	r5, sp, #16
    2e0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2e10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2e12:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2e16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2e1a:	2216      	movs	r2, #22
    2e1c:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2e20:	3601      	adds	r6, #1
    2e22:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2e26:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2e2a:	18f9      	adds	r1, r7, r3
    2e2c:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2e30:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2e34:	4936      	ldr	r1, [pc, #216]	; (2f10 <_Z19th_final_initializev+0x2f0>)
    2e36:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2e3a:	3301      	adds	r3, #1
    2e3c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  resolver.AddSoftmax();
    2e40:	a804      	add	r0, sp, #16
    2e42:	f00a fe31 	bl	daa8 <_ZN6tflite16Register_SOFTMAXEv>
    if (FindOp(op) != nullptr) {
    2e46:	4829      	ldr	r0, [pc, #164]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2e48:	6803      	ldr	r3, [r0, #0]
    2e4a:	699b      	ldr	r3, [r3, #24]
    2e4c:	2119      	movs	r1, #25
    2e4e:	4798      	blx	r3
    2e50:	b190      	cbz	r0, 2e78 <_Z19th_final_initializev+0x258>
      if (error_reporter_ != nullptr) {
    2e52:	4b26      	ldr	r3, [pc, #152]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2e54:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2e58:	b390      	cbz	r0, 2ec0 <_Z19th_final_initializev+0x2a0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2e5a:	2219      	movs	r2, #25
    2e5c:	4924      	ldr	r1, [pc, #144]	; (2ef0 <_Z19th_final_initializev+0x2d0>)
    2e5e:	f010 ff13 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2e62:	e02d      	b.n	2ec0 <_Z19th_final_initializev+0x2a0>
      if (error_reporter_) {
    2e64:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2e68:	2800      	cmp	r0, #0
    2e6a:	d0e9      	beq.n	2e40 <_Z19th_final_initializev+0x220>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2e6c:	2306      	movs	r3, #6
    2e6e:	2216      	movs	r2, #22
    2e70:	4924      	ldr	r1, [pc, #144]	; (2f04 <_Z19th_final_initializev+0x2e4>)
    2e72:	f010 ff09 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2e76:	e7e3      	b.n	2e40 <_Z19th_final_initializev+0x220>
    if (registrations_len_ >= tOpCount) {
    2e78:	4b1c      	ldr	r3, [pc, #112]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2e7a:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2e7e:	2e05      	cmp	r6, #5
    2e80:	d84a      	bhi.n	2f18 <_Z19th_final_initializev+0x2f8>
    registrations_[registrations_len_] = registration;
    2e82:	4f1a      	ldr	r7, [pc, #104]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2e84:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2e88:	f10c 0404 	add.w	r4, ip, #4
    2e8c:	ad04      	add	r5, sp, #16
    2e8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2e90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2e92:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2e96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2e9a:	2219      	movs	r2, #25
    2e9c:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2ea0:	3601      	adds	r6, #1
    2ea2:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2ea6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2eaa:	18f9      	adds	r1, r7, r3
    2eac:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2eb0:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2eb4:	4917      	ldr	r1, [pc, #92]	; (2f14 <_Z19th_final_initializev+0x2f4>)
    2eb6:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2eba:	3301      	adds	r3, #1
    2ebc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
                      tflite::Register_AVERAGE_POOL_2D(), ParsePool);
    2ec0:	a804      	add	r0, sp, #16
    2ec2:	f00a fc65 	bl	d790 <_ZN6tflite24Register_AVERAGE_POOL_2DEv>
    if (FindOp(op) != nullptr) {
    2ec6:	4809      	ldr	r0, [pc, #36]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2ec8:	6803      	ldr	r3, [r0, #0]
    2eca:	699b      	ldr	r3, [r3, #24]
    2ecc:	2101      	movs	r1, #1
    2ece:	4798      	blx	r3
    2ed0:	b360      	cbz	r0, 2f2c <_Z19th_final_initializev+0x30c>
      if (error_reporter_ != nullptr) {
    2ed2:	4b06      	ldr	r3, [pc, #24]	; (2eec <_Z19th_final_initializev+0x2cc>)
    2ed4:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2ed8:	2800      	cmp	r0, #0
    2eda:	d04b      	beq.n	2f74 <_Z19th_final_initializev+0x354>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2edc:	2201      	movs	r2, #1
    2ede:	4904      	ldr	r1, [pc, #16]	; (2ef0 <_Z19th_final_initializev+0x2d0>)
    2ee0:	f010 fed2 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2ee4:	e046      	b.n	2f74 <_Z19th_final_initializev+0x354>
    2ee6:	bf00      	nop
    2ee8:	20006318 	.word	0x20006318
    2eec:	200063c0 	.word	0x200063c0
    2ef0:	0001774c 	.word	0x0001774c
    2ef4:	000177e8 	.word	0x000177e8
    2ef8:	20006518 	.word	0x20006518
    2efc:	00011cfd 	.word	0x00011cfd
    2f00:	00009f89 	.word	0x00009f89
    2f04:	0001779c 	.word	0x0001779c
    2f08:	00009d8d 	.word	0x00009d8d
    2f0c:	0000a139 	.word	0x0000a139
    2f10:	00009a6d 	.word	0x00009a6d
    2f14:	0000a36d 	.word	0x0000a36d
      if (error_reporter_) {
    2f18:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2f1c:	2800      	cmp	r0, #0
    2f1e:	d0cf      	beq.n	2ec0 <_Z19th_final_initializev+0x2a0>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2f20:	2306      	movs	r3, #6
    2f22:	2219      	movs	r2, #25
    2f24:	492f      	ldr	r1, [pc, #188]	; (2fe4 <_Z19th_final_initializev+0x3c4>)
    2f26:	f010 feaf 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2f2a:	e7c9      	b.n	2ec0 <_Z19th_final_initializev+0x2a0>
    if (registrations_len_ >= tOpCount) {
    2f2c:	4b2e      	ldr	r3, [pc, #184]	; (2fe8 <_Z19th_final_initializev+0x3c8>)
    2f2e:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
    2f32:	2e05      	cmp	r6, #5
    2f34:	d828      	bhi.n	2f88 <_Z19th_final_initializev+0x368>
    registrations_[registrations_len_] = registration;
    2f36:	4f2c      	ldr	r7, [pc, #176]	; (2fe8 <_Z19th_final_initializev+0x3c8>)
    2f38:	eb07 1c46 	add.w	ip, r7, r6, lsl #5
    2f3c:	f10c 0404 	add.w	r4, ip, #4
    2f40:	ad04      	add	r5, sp, #16
    2f42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2f44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2f46:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2f4a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
    2f4e:	2201      	movs	r2, #1
    2f50:	f8cc 2018 	str.w	r2, [ip, #24]
    registrations_len_++;
    2f54:	4416      	add	r6, r2
    2f56:	f8c7 60c4 	str.w	r6, [r7, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
    2f5a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    2f5e:	18f9      	adds	r1, r7, r3
    2f60:	f881 20c8 	strb.w	r2, [r1, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
    2f64:	f103 0234 	add.w	r2, r3, #52	; 0x34
    2f68:	4920      	ldr	r1, [pc, #128]	; (2fec <_Z19th_final_initializev+0x3cc>)
    2f6a:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    num_buitin_ops_++;
    2f6e:	3301      	adds	r3, #1
    2f70:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         g_kws_model_data, resolver, tensor_arena, kTensorArenaSize);
    2f74:	4b1e      	ldr	r3, [pc, #120]	; (2ff0 <_Z19th_final_initializev+0x3d0>)
    2f76:	681b      	ldr	r3, [r3, #0]
    2f78:	f013 0f01 	tst.w	r3, #1
    2f7c:	d00e      	beq.n	2f9c <_Z19th_final_initializev+0x37c>
  runner = &model_runner;
    2f7e:	4b1d      	ldr	r3, [pc, #116]	; (2ff4 <_Z19th_final_initializev+0x3d4>)
    2f80:	4a1d      	ldr	r2, [pc, #116]	; (2ff8 <_Z19th_final_initializev+0x3d8>)
    2f82:	601a      	str	r2, [r3, #0]
}
    2f84:	b00d      	add	sp, #52	; 0x34
    2f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (error_reporter_) {
    2f88:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    2f8c:	2800      	cmp	r0, #0
    2f8e:	d0f1      	beq.n	2f74 <_Z19th_final_initializev+0x354>
        TF_LITE_REPORT_ERROR(error_reporter_,
    2f90:	2306      	movs	r3, #6
    2f92:	2201      	movs	r2, #1
    2f94:	4913      	ldr	r1, [pc, #76]	; (2fe4 <_Z19th_final_initializev+0x3c4>)
    2f96:	f010 fe77 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    2f9a:	e7eb      	b.n	2f74 <_Z19th_final_initializev+0x354>
  value = nullptr;
  type = BuiltinOptions_NONE;
}

inline const tflite::Model *GetModel(const void *buf) {
  return flatbuffers::GetRoot<tflite::Model>(buf);
    2f9c:	4817      	ldr	r0, [pc, #92]	; (2ffc <_Z19th_final_initializev+0x3dc>)
    2f9e:	f00e ff13 	bl	11dc8 <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>
    2fa2:	4601      	mov	r1, r0
                     reporter_) {
    2fa4:	4c14      	ldr	r4, [pc, #80]	; (2ff8 <_Z19th_final_initializev+0x3d8>)
    2fa6:	6020      	str	r0, [r4, #0]
namespace tflite {

// Get a pointer to a singleton global error reporter.
ErrorReporter* GetMicroErrorReporter();

class MicroErrorReporter : public ErrorReporter {
    2fa8:	4623      	mov	r3, r4
    2faa:	4a15      	ldr	r2, [pc, #84]	; (3000 <_Z19th_final_initializev+0x3e0>)
    2fac:	f843 2f04 	str.w	r2, [r3, #4]!
    2fb0:	60a3      	str	r3, [r4, #8]
    2fb2:	f104 050c 	add.w	r5, r4, #12
    2fb6:	2200      	movs	r2, #0
    2fb8:	9202      	str	r2, [sp, #8]
    2fba:	9301      	str	r3, [sp, #4]
    2fbc:	f44f 43b8 	mov.w	r3, #23552	; 0x5c00
    2fc0:	9300      	str	r3, [sp, #0]
    2fc2:	4b10      	ldr	r3, [pc, #64]	; (3004 <_Z19th_final_initializev+0x3e4>)
    2fc4:	4a08      	ldr	r2, [pc, #32]	; (2fe8 <_Z19th_final_initializev+0x3c8>)
    2fc6:	4628      	mov	r0, r5
    2fc8:	f010 fac3 	bl	13552 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_13MicroProfilerE>
    interpreter_.AllocateTensors();
    2fcc:	4628      	mov	r0, r5
    2fce:	f004 faf9 	bl	75c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
         g_kws_model_data, resolver, tensor_arena, kTensorArenaSize);
    2fd2:	4b07      	ldr	r3, [pc, #28]	; (2ff0 <_Z19th_final_initializev+0x3d0>)
    2fd4:	2201      	movs	r2, #1
    2fd6:	601a      	str	r2, [r3, #0]
    2fd8:	4a0b      	ldr	r2, [pc, #44]	; (3008 <_Z19th_final_initializev+0x3e8>)
    2fda:	490c      	ldr	r1, [pc, #48]	; (300c <_Z19th_final_initializev+0x3ec>)
    2fdc:	4620      	mov	r0, r4
    2fde:	f00f fb80 	bl	126e2 <__aeabi_atexit>
    2fe2:	e7cc      	b.n	2f7e <_Z19th_final_initializev+0x35e>
    2fe4:	0001779c 	.word	0x0001779c
    2fe8:	200063c0 	.word	0x200063c0
    2fec:	00009b95 	.word	0x00009b95
    2ff0:	20006314 	.word	0x20006314
    2ff4:	200064b0 	.word	0x200064b0
    2ff8:	2000631c 	.word	0x2000631c
    2ffc:	0001780c 	.word	0x0001780c
    3000:	00024e30 	.word	0x00024e30
    3004:	20000340 	.word	0x20000340
    3008:	20006518 	.word	0x20006518
    300c:	00011cff 	.word	0x00011cff

00003010 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
    3010:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
    3012:	680b      	ldr	r3, [r1, #0]
    3014:	3301      	adds	r3, #1
    3016:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    3018:	4b01      	ldr	r3, [pc, #4]	; (3020 <char_out+0x10>)
    301a:	681b      	ldr	r3, [r3, #0]
    301c:	4798      	blx	r3
}
    301e:	bd08      	pop	{r3, pc}
    3020:	20000000 	.word	0x20000000

00003024 <__printk_hook_install>:
	_char_out = fn;
    3024:	4b01      	ldr	r3, [pc, #4]	; (302c <__printk_hook_install+0x8>)
    3026:	6018      	str	r0, [r3, #0]
}
    3028:	4770      	bx	lr
    302a:	bf00      	nop
    302c:	20000000 	.word	0x20000000

00003030 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    3030:	b500      	push	{lr}
    3032:	b083      	sub	sp, #12
    3034:	4602      	mov	r2, r0
    3036:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    3038:	2100      	movs	r1, #0
    303a:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    303c:	a901      	add	r1, sp, #4
    303e:	4803      	ldr	r0, [pc, #12]	; (304c <vprintk+0x1c>)
    3040:	f000 f94e 	bl	32e0 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    3044:	b003      	add	sp, #12
    3046:	f85d fb04 	ldr.w	pc, [sp], #4
    304a:	bf00      	nop
    304c:	00003011 	.word	0x00003011

00003050 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
    3050:	b510      	push	{r4, lr}
    3052:	b084      	sub	sp, #16
    3054:	4604      	mov	r4, r0
	struct str_context ctx = { str, size, 0 };
    3056:	9001      	str	r0, [sp, #4]
    3058:	9102      	str	r1, [sp, #8]
    305a:	2100      	movs	r1, #0
    305c:	9103      	str	r1, [sp, #12]

	cbvprintf(str_out, &ctx, fmt, ap);
    305e:	a901      	add	r1, sp, #4
    3060:	4805      	ldr	r0, [pc, #20]	; (3078 <vsnprintk+0x28>)
    3062:	f000 f93d 	bl	32e0 <cbvprintf>

	if (ctx.count < ctx.max) {
    3066:	9b03      	ldr	r3, [sp, #12]
    3068:	9a02      	ldr	r2, [sp, #8]
    306a:	4293      	cmp	r3, r2
    306c:	da01      	bge.n	3072 <vsnprintk+0x22>
		str[ctx.count] = '\0';
    306e:	2200      	movs	r2, #0
    3070:	54e2      	strb	r2, [r4, r3]
	}

	return ctx.count;
}
    3072:	9803      	ldr	r0, [sp, #12]
    3074:	b004      	add	sp, #16
    3076:	bd10      	pop	{r4, pc}
    3078:	00011e1d 	.word	0x00011e1d

0000307c <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    307c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3080:	b083      	sub	sp, #12
    3082:	4604      	mov	r4, r0
    3084:	4608      	mov	r0, r1
    3086:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    3088:	8ba3      	ldrh	r3, [r4, #28]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    308a:	f013 0f08 	tst.w	r3, #8
    308e:	d105      	bne.n	309c <process_event+0x20>
    3090:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    3094:	2300      	movs	r3, #0
    3096:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
    3098:	9301      	str	r3, [sp, #4]
}
    309a:	e069      	b.n	3170 <process_event+0xf4>
		if (evt == EVT_COMPLETE) {
    309c:	2901      	cmp	r1, #1
    309e:	d009      	beq.n	30b4 <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    30a0:	f043 0320 	orr.w	r3, r3, #32
    30a4:	83a3      	strh	r3, [r4, #28]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    30a6:	f385 8811 	msr	BASEPRI, r5
    30aa:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    30ae:	b003      	add	sp, #12
    30b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    30b4:	f043 0310 	orr.w	r3, r3, #16
    30b8:	83a3      	strh	r3, [r4, #28]
    30ba:	e7f4      	b.n	30a6 <process_event+0x2a>
			evt = process_recheck(mgr);
    30bc:	4620      	mov	r0, r4
    30be:	f00e ff08 	bl	11ed2 <process_recheck>
    30c2:	e057      	b.n	3174 <process_event+0xf8>
			res = mgr->last_res;
    30c4:	f8d4 9018 	ldr.w	r9, [r4, #24]
			process_complete(mgr, &clients, res);
    30c8:	464a      	mov	r2, r9
    30ca:	4669      	mov	r1, sp
    30cc:	4620      	mov	r0, r4
    30ce:	f00e ff19 	bl	11f04 <process_complete>
		onoff_transition_fn transit = NULL;
    30d2:	2700      	movs	r7, #0
    30d4:	e05a      	b.n	318c <process_event+0x110>
			transit = mgr->transitions->start;
    30d6:	6923      	ldr	r3, [r4, #16]
    30d8:	681f      	ldr	r7, [r3, #0]
			set_state(mgr, ONOFF_STATE_TO_ON);
    30da:	2106      	movs	r1, #6
    30dc:	4620      	mov	r0, r4
    30de:	f00e fed1 	bl	11e84 <set_state>
		res = 0;
    30e2:	f04f 0900 	mov.w	r9, #0
    30e6:	e051      	b.n	318c <process_event+0x110>
			transit = mgr->transitions->stop;
    30e8:	6923      	ldr	r3, [r4, #16]
    30ea:	685f      	ldr	r7, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
    30ec:	2104      	movs	r1, #4
    30ee:	4620      	mov	r0, r4
    30f0:	f00e fec8 	bl	11e84 <set_state>
		res = 0;
    30f4:	f04f 0900 	mov.w	r9, #0
    30f8:	e048      	b.n	318c <process_event+0x110>
			transit = mgr->transitions->reset;
    30fa:	6923      	ldr	r3, [r4, #16]
    30fc:	689f      	ldr	r7, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
    30fe:	2105      	movs	r1, #5
    3100:	4620      	mov	r0, r4
    3102:	f00e febf 	bl	11e84 <set_state>
		res = 0;
    3106:	f04f 0900 	mov.w	r9, #0
    310a:	e03f      	b.n	318c <process_event+0x110>
				   && !sys_slist_is_empty(&mgr->monitors);
    310c:	2200      	movs	r2, #0
    310e:	e046      	b.n	319e <process_event+0x122>
    3110:	2200      	movs	r2, #0
    3112:	e044      	b.n	319e <process_event+0x122>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    3114:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
    3118:	83a3      	strh	r3, [r4, #28]
    311a:	f385 8811 	msr	BASEPRI, r5
    311e:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    3122:	2900      	cmp	r1, #0
    3124:	d144      	bne.n	31b0 <process_event+0x134>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    3126:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
    3128:	b12b      	cbz	r3, 3136 <process_event+0xba>
				notify_all(mgr, &clients, state, res);
    312a:	464b      	mov	r3, r9
    312c:	4642      	mov	r2, r8
    312e:	4669      	mov	r1, sp
    3130:	4620      	mov	r0, r4
    3132:	f00e ff5d 	bl	11ff0 <notify_all>
			if (transit != NULL) {
    3136:	b117      	cbz	r7, 313e <process_event+0xc2>
				transit(mgr, transition_complete);
    3138:	4925      	ldr	r1, [pc, #148]	; (31d0 <process_event+0x154>)
    313a:	4620      	mov	r0, r4
    313c:	47b8      	blx	r7
	__asm__ volatile(
    313e:	f04f 0320 	mov.w	r3, #32
    3142:	f3ef 8511 	mrs	r5, BASEPRI
    3146:	f383 8812 	msr	BASEPRI_MAX, r3
    314a:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    314e:	8ba3      	ldrh	r3, [r4, #28]
    3150:	f023 0308 	bic.w	r3, r3, #8
    3154:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    3156:	8ba3      	ldrh	r3, [r4, #28]
    3158:	f013 0f10 	tst.w	r3, #16
    315c:	d02e      	beq.n	31bc <process_event+0x140>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    315e:	f023 0310 	bic.w	r3, r3, #16
    3162:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    3164:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    3166:	8ba6      	ldrh	r6, [r4, #28]
    3168:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
    316c:	2800      	cmp	r0, #0
    316e:	d09a      	beq.n	30a6 <process_event+0x2a>
		if (evt == EVT_RECHECK) {
    3170:	2802      	cmp	r0, #2
    3172:	d0a3      	beq.n	30bc <process_event+0x40>
		if (evt == EVT_NOP) {
    3174:	2800      	cmp	r0, #0
    3176:	d096      	beq.n	30a6 <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
    3178:	2801      	cmp	r0, #1
    317a:	d0a3      	beq.n	30c4 <process_event+0x48>
		} else if (evt == EVT_START) {
    317c:	2803      	cmp	r0, #3
    317e:	d0aa      	beq.n	30d6 <process_event+0x5a>
		} else if (evt == EVT_STOP) {
    3180:	2804      	cmp	r0, #4
    3182:	d0b1      	beq.n	30e8 <process_event+0x6c>
		} else if (evt == EVT_RESET) {
    3184:	2805      	cmp	r0, #5
    3186:	d0b8      	beq.n	30fa <process_event+0x7e>
		onoff_transition_fn transit = NULL;
    3188:	2700      	movs	r7, #0
		res = 0;
    318a:	46b9      	mov	r9, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    318c:	8ba3      	ldrh	r3, [r4, #28]
    318e:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    3192:	45b0      	cmp	r8, r6
    3194:	d0ba      	beq.n	310c <process_event+0x90>
    3196:	68a2      	ldr	r2, [r4, #8]
    3198:	2a00      	cmp	r2, #0
    319a:	d0b9      	beq.n	3110 <process_event+0x94>
    319c:	2201      	movs	r2, #1
		if (do_monitors
    319e:	4611      	mov	r1, r2
    31a0:	2a00      	cmp	r2, #0
    31a2:	d1b7      	bne.n	3114 <process_event+0x98>
    31a4:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
    31a6:	2a00      	cmp	r2, #0
    31a8:	d1b4      	bne.n	3114 <process_event+0x98>
		    || (transit != NULL)) {
    31aa:	2f00      	cmp	r7, #0
    31ac:	d1b2      	bne.n	3114 <process_event+0x98>
    31ae:	e7d2      	b.n	3156 <process_event+0xda>
				notify_monitors(mgr, state, res);
    31b0:	464a      	mov	r2, r9
    31b2:	4641      	mov	r1, r8
    31b4:	4620      	mov	r0, r4
    31b6:	f00e fe6d 	bl	11e94 <notify_monitors>
    31ba:	e7b4      	b.n	3126 <process_event+0xaa>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    31bc:	f013 0f20 	tst.w	r3, #32
    31c0:	d004      	beq.n	31cc <process_event+0x150>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    31c2:	f023 0320 	bic.w	r3, r3, #32
    31c6:	83a3      	strh	r3, [r4, #28]
			evt = EVT_RECHECK;
    31c8:	2002      	movs	r0, #2
    31ca:	e7cc      	b.n	3166 <process_event+0xea>
		evt = EVT_NOP;
    31cc:	2000      	movs	r0, #0
    31ce:	e7ca      	b.n	3166 <process_event+0xea>
    31d0:	0001201f 	.word	0x0001201f

000031d4 <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
    31d4:	b410      	push	{r4}
    31d6:	4604      	mov	r4, r0
	const char *sp = *str;
    31d8:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    31da:	2000      	movs	r0, #0

	while (isdigit((int)(unsigned char)*sp)) {
    31dc:	7813      	ldrb	r3, [r2, #0]
    31de:	4907      	ldr	r1, [pc, #28]	; (31fc <extract_decimal+0x28>)
    31e0:	5c59      	ldrb	r1, [r3, r1]
    31e2:	f011 0f04 	tst.w	r1, #4
    31e6:	d006      	beq.n	31f6 <extract_decimal+0x22>
		val = 10U * val + *sp++ - '0';
    31e8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    31ec:	3201      	adds	r2, #1
    31ee:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    31f2:	3830      	subs	r0, #48	; 0x30
    31f4:	e7f2      	b.n	31dc <extract_decimal+0x8>
	}
	*str = sp;
    31f6:	6022      	str	r2, [r4, #0]
	return val;
}
    31f8:	bc10      	pop	{r4}
    31fa:	4770      	bx	lr
    31fc:	00027949 	.word	0x00027949

00003200 <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
    3200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3204:	b083      	sub	sp, #12
    3206:	4604      	mov	r4, r0
    3208:	460d      	mov	r5, r1
    320a:	9201      	str	r2, [sp, #4]
    320c:	469a      	mov	sl, r3
    320e:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    3212:	78d3      	ldrb	r3, [r2, #3]
    3214:	4a31      	ldr	r2, [pc, #196]	; (32dc <encode_uint+0xdc>)
    3216:	f813 b002 	ldrb.w	fp, [r3, r2]
    321a:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
    321e:	2b6f      	cmp	r3, #111	; 0x6f
    3220:	d00f      	beq.n	3242 <encode_uint+0x42>
    3222:	d906      	bls.n	3232 <encode_uint+0x32>
    3224:	2b70      	cmp	r3, #112	; 0x70
    3226:	d00f      	beq.n	3248 <encode_uint+0x48>
    3228:	2b78      	cmp	r3, #120	; 0x78
    322a:	d110      	bne.n	324e <encode_uint+0x4e>
		return 16;
    322c:	f04f 0910 	mov.w	r9, #16
    3230:	e023      	b.n	327a <encode_uint+0x7a>
	switch (specifier) {
    3232:	2b58      	cmp	r3, #88	; 0x58
    3234:	d002      	beq.n	323c <encode_uint+0x3c>
    3236:	f04f 090a 	mov.w	r9, #10
    323a:	e01e      	b.n	327a <encode_uint+0x7a>
		return 16;
    323c:	f04f 0910 	mov.w	r9, #16
    3240:	e01b      	b.n	327a <encode_uint+0x7a>
		return 8;
    3242:	f04f 0908 	mov.w	r9, #8
    3246:	e018      	b.n	327a <encode_uint+0x7a>
		return 16;
    3248:	f04f 0910 	mov.w	r9, #16
    324c:	e015      	b.n	327a <encode_uint+0x7a>
	switch (specifier) {
    324e:	f04f 090a 	mov.w	r9, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
    3252:	e012      	b.n	327a <encode_uint+0x7a>

	do {
		unsigned int lsv = (unsigned int)(value % radix);

		*--bp = (lsv <= 9) ? ('0' + lsv)
    3254:	b2d2      	uxtb	r2, r2
    3256:	3230      	adds	r2, #48	; 0x30
    3258:	b2d2      	uxtb	r2, r2
    325a:	f808 2d01 	strb.w	r2, [r8, #-1]!
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
    325e:	4632      	mov	r2, r6
    3260:	463b      	mov	r3, r7
    3262:	4620      	mov	r0, r4
    3264:	4629      	mov	r1, r5
    3266:	f7fd ff3f 	bl	10e8 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    326a:	42bd      	cmp	r5, r7
    326c:	bf08      	it	eq
    326e:	42b4      	cmpeq	r4, r6
    3270:	d318      	bcc.n	32a4 <encode_uint+0xa4>
    3272:	45d0      	cmp	r8, sl
    3274:	d916      	bls.n	32a4 <encode_uint+0xa4>
		value /= radix;
    3276:	4604      	mov	r4, r0
    3278:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    327a:	464e      	mov	r6, r9
    327c:	2700      	movs	r7, #0
    327e:	464a      	mov	r2, r9
    3280:	463b      	mov	r3, r7
    3282:	4620      	mov	r0, r4
    3284:	4629      	mov	r1, r5
    3286:	f7fd ff2f 	bl	10e8 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    328a:	2a09      	cmp	r2, #9
    328c:	d9e2      	bls.n	3254 <encode_uint+0x54>
    328e:	f1bb 0f01 	cmp.w	fp, #1
    3292:	d003      	beq.n	329c <encode_uint+0x9c>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    3294:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3296:	3257      	adds	r2, #87	; 0x57
    3298:	b2d2      	uxtb	r2, r2
    329a:	e7de      	b.n	325a <encode_uint+0x5a>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    329c:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    329e:	3237      	adds	r2, #55	; 0x37
    32a0:	b2d2      	uxtb	r2, r2
    32a2:	e7da      	b.n	325a <encode_uint+0x5a>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
    32a4:	9b01      	ldr	r3, [sp, #4]
    32a6:	781b      	ldrb	r3, [r3, #0]
    32a8:	f013 0f20 	tst.w	r3, #32
    32ac:	d005      	beq.n	32ba <encode_uint+0xba>
		if (radix == 8) {
    32ae:	f1b9 0f08 	cmp.w	r9, #8
    32b2:	d006      	beq.n	32c2 <encode_uint+0xc2>
			conv->altform_0 = true;
		} else if (radix == 16) {
    32b4:	f1b9 0f10 	cmp.w	r9, #16
    32b8:	d009      	beq.n	32ce <encode_uint+0xce>
			;
		}
	}

	return bp;
}
    32ba:	4640      	mov	r0, r8
    32bc:	b003      	add	sp, #12
    32be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    32c2:	9a01      	ldr	r2, [sp, #4]
    32c4:	7893      	ldrb	r3, [r2, #2]
    32c6:	f043 0308 	orr.w	r3, r3, #8
    32ca:	7093      	strb	r3, [r2, #2]
    32cc:	e7f5      	b.n	32ba <encode_uint+0xba>
			conv->altform_0c = true;
    32ce:	9a01      	ldr	r2, [sp, #4]
    32d0:	7893      	ldrb	r3, [r2, #2]
    32d2:	f043 0310 	orr.w	r3, r3, #16
    32d6:	7093      	strb	r3, [r2, #2]
    32d8:	e7ef      	b.n	32ba <encode_uint+0xba>
    32da:	bf00      	nop
    32dc:	00027949 	.word	0x00027949

000032e0 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    32e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    32e4:	b093      	sub	sp, #76	; 0x4c
    32e6:	4606      	mov	r6, r0
    32e8:	460d      	mov	r5, r1
    32ea:	4692      	mov	sl, r2
    32ec:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    32ee:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    32f0:	f89a 0000 	ldrb.w	r0, [sl]
    32f4:	2800      	cmp	r0, #0
    32f6:	f000 84d6 	beq.w	3ca6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x20e>
		if (*fp != '%') {
    32fa:	2825      	cmp	r0, #37	; 0x25
    32fc:	d008      	beq.n	3310 <cbvprintf+0x30>
			OUTC(*fp++);
    32fe:	f10a 0a01 	add.w	sl, sl, #1
    3302:	4629      	mov	r1, r5
    3304:	47b0      	blx	r6
    3306:	2800      	cmp	r0, #0
    3308:	f2c0 84ce 	blt.w	3ca8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x210>
    330c:	3401      	adds	r4, #1
			continue;
    330e:	e7ef      	b.n	32f0 <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
    3310:	2300      	movs	r3, #0
    3312:	9306      	str	r3, [sp, #24]
    3314:	9307      	str	r3, [sp, #28]
    3316:	930b      	str	r3, [sp, #44]	; 0x2c
	*conv = (struct conversion) {
    3318:	9308      	str	r3, [sp, #32]
    331a:	9309      	str	r3, [sp, #36]	; 0x24
    331c:	930a      	str	r3, [sp, #40]	; 0x28
	++sp;
    331e:	f10a 0801 	add.w	r8, sl, #1
	if (*sp == '%') {
    3322:	f89a 3001 	ldrb.w	r3, [sl, #1]
    3326:	2b25      	cmp	r3, #37	; 0x25
    3328:	d001      	beq.n	332e <cbvprintf+0x4e>
	bool loop = true;
    332a:	2701      	movs	r7, #1
    332c:	e02c      	b.n	3388 <cbvprintf+0xa8>
		conv->specifier = *sp++;
    332e:	f10a 0802 	add.w	r8, sl, #2
    3332:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		return sp;
    3336:	e1a8      	b.n	368a <cbvprintf+0x3aa>
			conv->flag_dash = true;
    3338:	f89d 3020 	ldrb.w	r3, [sp, #32]
    333c:	f043 0304 	orr.w	r3, r3, #4
    3340:	f88d 3020 	strb.w	r3, [sp, #32]
		if (loop) {
    3344:	b1ff      	cbz	r7, 3386 <cbvprintf+0xa6>
			++sp;
    3346:	f108 0801 	add.w	r8, r8, #1
    334a:	e01c      	b.n	3386 <cbvprintf+0xa6>
			conv->flag_plus = true;
    334c:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3350:	f043 0308 	orr.w	r3, r3, #8
    3354:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    3358:	e7f4      	b.n	3344 <cbvprintf+0x64>
			conv->flag_space = true;
    335a:	f89d 3020 	ldrb.w	r3, [sp, #32]
    335e:	f043 0310 	orr.w	r3, r3, #16
    3362:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    3366:	e7ed      	b.n	3344 <cbvprintf+0x64>
			conv->flag_hash = true;
    3368:	f89d 3020 	ldrb.w	r3, [sp, #32]
    336c:	f043 0320 	orr.w	r3, r3, #32
    3370:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    3374:	e7e6      	b.n	3344 <cbvprintf+0x64>
			conv->flag_zero = true;
    3376:	f89d 3020 	ldrb.w	r3, [sp, #32]
    337a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    337e:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
    3382:	e7df      	b.n	3344 <cbvprintf+0x64>
		switch (*sp) {
    3384:	2700      	movs	r7, #0
	} while (loop);
    3386:	b34f      	cbz	r7, 33dc <cbvprintf+0xfc>
		switch (*sp) {
    3388:	f898 3000 	ldrb.w	r3, [r8]
    338c:	3b20      	subs	r3, #32
    338e:	2b10      	cmp	r3, #16
    3390:	d8f8      	bhi.n	3384 <cbvprintf+0xa4>
    3392:	a201      	add	r2, pc, #4	; (adr r2, 3398 <cbvprintf+0xb8>)
    3394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    3398:	0000335b 	.word	0x0000335b
    339c:	00003385 	.word	0x00003385
    33a0:	00003385 	.word	0x00003385
    33a4:	00003369 	.word	0x00003369
    33a8:	00003385 	.word	0x00003385
    33ac:	00003385 	.word	0x00003385
    33b0:	00003385 	.word	0x00003385
    33b4:	00003385 	.word	0x00003385
    33b8:	00003385 	.word	0x00003385
    33bc:	00003385 	.word	0x00003385
    33c0:	00003385 	.word	0x00003385
    33c4:	0000334d 	.word	0x0000334d
    33c8:	00003385 	.word	0x00003385
    33cc:	00003339 	.word	0x00003339
    33d0:	00003385 	.word	0x00003385
    33d4:	00003385 	.word	0x00003385
    33d8:	00003377 	.word	0x00003377
	if (conv->flag_zero && conv->flag_dash) {
    33dc:	f89d 3020 	ldrb.w	r3, [sp, #32]
    33e0:	f003 0344 	and.w	r3, r3, #68	; 0x44
    33e4:	2b44      	cmp	r3, #68	; 0x44
    33e6:	d06d      	beq.n	34c4 <cbvprintf+0x1e4>
	sp = extract_width(conv, sp);
    33e8:	f8cd 8014 	str.w	r8, [sp, #20]
	conv->width_present = true;
    33ec:	f89d 3020 	ldrb.w	r3, [sp, #32]
    33f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    33f4:	f88d 3020 	strb.w	r3, [sp, #32]
	if (*sp == '*') {
    33f8:	f898 3000 	ldrb.w	r3, [r8]
    33fc:	2b2a      	cmp	r3, #42	; 0x2a
    33fe:	d068      	beq.n	34d2 <cbvprintf+0x1f2>
	size_t width = extract_decimal(&sp);
    3400:	a805      	add	r0, sp, #20
    3402:	f7ff fee7 	bl	31d4 <extract_decimal>
	if (sp != wp) {
    3406:	9b05      	ldr	r3, [sp, #20]
    3408:	4598      	cmp	r8, r3
    340a:	d012      	beq.n	3432 <cbvprintf+0x152>
		conv->width_present = true;
    340c:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3410:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    3414:	f88d 3020 	strb.w	r3, [sp, #32]
		conv->width_value = width;
    3418:	9009      	str	r0, [sp, #36]	; 0x24
		conv->unsupported |= ((conv->width_value < 0)
    341a:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
    341e:	2800      	cmp	r0, #0
    3420:	db60      	blt.n	34e4 <cbvprintf+0x204>
    3422:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
    3424:	4313      	orrs	r3, r2
    3426:	f89d 2020 	ldrb.w	r2, [sp, #32]
    342a:	f363 0241 	bfi	r2, r3, #1, #1
    342e:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
    3432:	9b05      	ldr	r3, [sp, #20]
	sp = extract_prec(conv, sp);
    3434:	9305      	str	r3, [sp, #20]
	conv->prec_present = (*sp == '.');
    3436:	781b      	ldrb	r3, [r3, #0]
    3438:	2b2e      	cmp	r3, #46	; 0x2e
    343a:	bf14      	ite	ne
    343c:	2300      	movne	r3, #0
    343e:	2301      	moveq	r3, #1
    3440:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
    3444:	f363 0241 	bfi	r2, r3, #1, #1
    3448:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
	if (!conv->prec_present) {
    344c:	2b00      	cmp	r3, #0
    344e:	d04b      	beq.n	34e8 <cbvprintf+0x208>
	++sp;
    3450:	9b05      	ldr	r3, [sp, #20]
    3452:	1c5a      	adds	r2, r3, #1
    3454:	9205      	str	r2, [sp, #20]
	if (*sp == '*') {
    3456:	785b      	ldrb	r3, [r3, #1]
    3458:	2b2a      	cmp	r3, #42	; 0x2a
    345a:	d048      	beq.n	34ee <cbvprintf+0x20e>
	size_t prec = extract_decimal(&sp);
    345c:	a805      	add	r0, sp, #20
    345e:	f7ff feb9 	bl	31d4 <extract_decimal>
	conv->prec_value = prec;
    3462:	900a      	str	r0, [sp, #40]	; 0x28
	conv->unsupported |= ((conv->prec_value < 0)
    3464:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3468:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
    346c:	2800      	cmp	r0, #0
    346e:	db47      	blt.n	3500 <cbvprintf+0x220>
    3470:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
    3472:	4313      	orrs	r3, r2
    3474:	f89d 2020 	ldrb.w	r2, [sp, #32]
    3478:	f363 0241 	bfi	r2, r3, #1, #1
    347c:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
    3480:	f8dd 8014 	ldr.w	r8, [sp, #20]
	switch (*sp) {
    3484:	f898 3000 	ldrb.w	r3, [r8]
    3488:	3b4c      	subs	r3, #76	; 0x4c
    348a:	2b2e      	cmp	r3, #46	; 0x2e
    348c:	f200 80dc 	bhi.w	3648 <cbvprintf+0x368>
    3490:	e8df f003 	tbb	[pc, r3]
    3494:	dadadaca 	.word	0xdadadaca
    3498:	dadadada 	.word	0xdadadada
    349c:	dadadada 	.word	0xdadadada
    34a0:	dadadada 	.word	0xdadadada
    34a4:	dadadada 	.word	0xdadadada
    34a8:	dadadada 	.word	0xdadadada
    34ac:	dadadada 	.word	0xdadadada
    34b0:	da6ada38 	.word	0xda6ada38
    34b4:	dadada51 	.word	0xdadada51
    34b8:	dadadada 	.word	0xdadadada
    34bc:	dadadac0 	.word	0xdadadac0
    34c0:	dada      	.short	0xdada
    34c2:	b6          	.byte	0xb6
    34c3:	00          	.byte	0x00
		conv->flag_zero = false;
    34c4:	f89d 3020 	ldrb.w	r3, [sp, #32]
    34c8:	f36f 1386 	bfc	r3, #6, #1
    34cc:	f88d 3020 	strb.w	r3, [sp, #32]
    34d0:	e78a      	b.n	33e8 <cbvprintf+0x108>
		conv->width_star = true;
    34d2:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    34d6:	f043 0301 	orr.w	r3, r3, #1
    34da:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
    34de:	4643      	mov	r3, r8
    34e0:	3301      	adds	r3, #1
    34e2:	e7a7      	b.n	3434 <cbvprintf+0x154>
				      || (width != (size_t)conv->width_value));
    34e4:	2201      	movs	r2, #1
    34e6:	e79d      	b.n	3424 <cbvprintf+0x144>
		return sp;
    34e8:	f8dd 8014 	ldr.w	r8, [sp, #20]
    34ec:	e7ca      	b.n	3484 <cbvprintf+0x1a4>
		conv->prec_star = true;
    34ee:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    34f2:	f043 0304 	orr.w	r3, r3, #4
    34f6:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
    34fa:	f102 0801 	add.w	r8, r2, #1
    34fe:	e7c1      	b.n	3484 <cbvprintf+0x1a4>
			      || (prec != (size_t)conv->prec_value));
    3500:	2201      	movs	r2, #1
    3502:	e7b6      	b.n	3472 <cbvprintf+0x192>
		if (*++sp == 'h') {
    3504:	f108 0201 	add.w	r2, r8, #1
    3508:	f898 3001 	ldrb.w	r3, [r8, #1]
    350c:	2b68      	cmp	r3, #104	; 0x68
    350e:	d008      	beq.n	3522 <cbvprintf+0x242>
			conv->length_mod = LENGTH_H;
    3510:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3514:	2102      	movs	r1, #2
    3516:	f361 03c6 	bfi	r3, r1, #3, #4
    351a:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'h') {
    351e:	4690      	mov	r8, r2
    3520:	e02b      	b.n	357a <cbvprintf+0x29a>
			conv->length_mod = LENGTH_HH;
    3522:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3526:	2201      	movs	r2, #1
    3528:	f362 03c6 	bfi	r3, r2, #3, #4
    352c:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
    3530:	f108 0802 	add.w	r8, r8, #2
    3534:	e021      	b.n	357a <cbvprintf+0x29a>
		if (*++sp == 'l') {
    3536:	f108 0201 	add.w	r2, r8, #1
    353a:	f898 3001 	ldrb.w	r3, [r8, #1]
    353e:	2b6c      	cmp	r3, #108	; 0x6c
    3540:	d008      	beq.n	3554 <cbvprintf+0x274>
			conv->length_mod = LENGTH_L;
    3542:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3546:	2103      	movs	r1, #3
    3548:	f361 03c6 	bfi	r3, r1, #3, #4
    354c:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'l') {
    3550:	4690      	mov	r8, r2
    3552:	e012      	b.n	357a <cbvprintf+0x29a>
			conv->length_mod = LENGTH_LL;
    3554:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3558:	2204      	movs	r2, #4
    355a:	f362 03c6 	bfi	r3, r2, #3, #4
    355e:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
    3562:	f108 0802 	add.w	r8, r8, #2
    3566:	e008      	b.n	357a <cbvprintf+0x29a>
		conv->length_mod = LENGTH_J;
    3568:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    356c:	2205      	movs	r2, #5
    356e:	f362 03c6 	bfi	r3, r2, #3, #4
    3572:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    3576:	f108 0801 	add.w	r8, r8, #1
	conv->specifier = *sp++;
    357a:	f818 3b01 	ldrb.w	r3, [r8], #1
    357e:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
	switch (conv->specifier) {
    3582:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
    3586:	2a37      	cmp	r2, #55	; 0x37
    3588:	f200 8150 	bhi.w	382c <cbvprintf+0x54c>
    358c:	e8df f012 	tbh	[pc, r2, lsl #1]
    3590:	014e0126 	.word	0x014e0126
    3594:	014e014e 	.word	0x014e014e
    3598:	01260126 	.word	0x01260126
    359c:	014e0126 	.word	0x014e0126
    35a0:	014e014e 	.word	0x014e014e
    35a4:	014e014e 	.word	0x014e014e
    35a8:	014e014e 	.word	0x014e014e
    35ac:	014e014e 	.word	0x014e014e
    35b0:	014e014e 	.word	0x014e014e
    35b4:	014e014e 	.word	0x014e014e
    35b8:	014e014e 	.word	0x014e014e
    35bc:	0113014e 	.word	0x0113014e
    35c0:	014e014e 	.word	0x014e014e
    35c4:	014e014e 	.word	0x014e014e
    35c8:	014e014e 	.word	0x014e014e
    35cc:	014e014e 	.word	0x014e014e
    35d0:	014e0126 	.word	0x014e0126
    35d4:	00630113 	.word	0x00630113
    35d8:	01260126 	.word	0x01260126
    35dc:	014e0126 	.word	0x014e0126
    35e0:	014e0063 	.word	0x014e0063
    35e4:	014e014e 	.word	0x014e014e
    35e8:	012f014e 	.word	0x012f014e
    35ec:	013f0113 	.word	0x013f0113
    35f0:	014e014e 	.word	0x014e014e
    35f4:	014e013f 	.word	0x014e013f
    35f8:	014e0113 	.word	0x014e0113
    35fc:	0113014e 	.word	0x0113014e
		conv->length_mod = LENGTH_Z;
    3600:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3604:	2206      	movs	r2, #6
    3606:	f362 03c6 	bfi	r3, r2, #3, #4
    360a:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    360e:	f108 0801 	add.w	r8, r8, #1
		break;
    3612:	e7b2      	b.n	357a <cbvprintf+0x29a>
		conv->length_mod = LENGTH_T;
    3614:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3618:	2207      	movs	r2, #7
    361a:	f362 03c6 	bfi	r3, r2, #3, #4
    361e:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    3622:	f108 0801 	add.w	r8, r8, #1
		break;
    3626:	e7a8      	b.n	357a <cbvprintf+0x29a>
		conv->length_mod = LENGTH_UPPER_L;
    3628:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    362c:	2208      	movs	r2, #8
    362e:	f362 03c6 	bfi	r3, r2, #3, #4
    3632:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
    3636:	f108 0801 	add.w	r8, r8, #1
		conv->unsupported = true;
    363a:	f89d 3020 	ldrb.w	r3, [sp, #32]
    363e:	f043 0302 	orr.w	r3, r3, #2
    3642:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
    3646:	e798      	b.n	357a <cbvprintf+0x29a>
		conv->length_mod = LENGTH_NONE;
    3648:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    364c:	f36f 03c6 	bfc	r3, #3, #4
    3650:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		break;
    3654:	e791      	b.n	357a <cbvprintf+0x29a>
		conv->specifier_cat = SPECIFIER_SINT;
    3656:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
    365a:	2101      	movs	r1, #1
    365c:	f361 0202 	bfi	r2, r1, #0, #3
    3660:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
    3664:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
    3668:	f002 0278 	and.w	r2, r2, #120	; 0x78
    366c:	2a40      	cmp	r2, #64	; 0x40
    366e:	f000 80aa 	beq.w	37c6 <cbvprintf+0x4e6>
		if (conv->specifier == 'c') {
    3672:	2b63      	cmp	r3, #99	; 0x63
    3674:	f000 80ae 	beq.w	37d4 <cbvprintf+0x4f4>
	conv->unsupported |= unsupported;
    3678:	f89d 3020 	ldrb.w	r3, [sp, #32]
    367c:	f3c3 0240 	ubfx	r2, r3, #1, #1
    3680:	4317      	orrs	r7, r2
    3682:	f367 0341 	bfi	r3, r7, #1, #1
    3686:	f88d 3020 	strb.w	r3, [sp, #32]
		fp = extract_conversion(conv, sp);

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
    368a:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    368e:	f013 0f01 	tst.w	r3, #1
    3692:	f000 80da 	beq.w	384a <cbvprintf+0x56a>
			width = va_arg(ap, int);
    3696:	9b03      	ldr	r3, [sp, #12]
    3698:	1d1a      	adds	r2, r3, #4
    369a:	9203      	str	r2, [sp, #12]
    369c:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
    369e:	2f00      	cmp	r7, #0
    36a0:	f2c0 80cb 	blt.w	383a <cbvprintf+0x55a>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
    36a4:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    36a8:	f013 0f04 	tst.w	r3, #4
    36ac:	f000 80df 	beq.w	386e <cbvprintf+0x58e>
			int arg = va_arg(ap, int);
    36b0:	9b03      	ldr	r3, [sp, #12]
    36b2:	1d1a      	adds	r2, r3, #4
    36b4:	9203      	str	r2, [sp, #12]
    36b6:	f8d3 b000 	ldr.w	fp, [r3]

			if (arg < 0) {
    36ba:	f1bb 0f00 	cmp.w	fp, #0
    36be:	f2c0 80cd 	blt.w	385c <cbvprintf+0x57c>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
    36c2:	2300      	movs	r3, #0
    36c4:	9309      	str	r3, [sp, #36]	; 0x24
		conv->pad0_pre_exp = 0;
    36c6:	930a      	str	r3, [sp, #40]	; 0x28
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
    36c8:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    36cc:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
    36d0:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
    36d4:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
    36d8:	2b01      	cmp	r3, #1
    36da:	f000 80d1 	beq.w	3880 <cbvprintf+0x5a0>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
    36de:	2b02      	cmp	r3, #2
    36e0:	f000 8116 	beq.w	3910 <cbvprintf+0x630>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
    36e4:	2b04      	cmp	r3, #4
    36e6:	f000 8167 	beq.w	39b8 <cbvprintf+0x6d8>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
    36ea:	2b03      	cmp	r3, #3
    36ec:	f000 817e 	beq.w	39ec <cbvprintf+0x70c>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
    36f0:	f89d 9020 	ldrb.w	r9, [sp, #32]
    36f4:	f019 0303 	ands.w	r3, r9, #3
    36f8:	9302      	str	r3, [sp, #8]
    36fa:	f040 817d 	bne.w	39f8 <cbvprintf+0x718>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
    36fe:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    3702:	3b25      	subs	r3, #37	; 0x25
    3704:	2b53      	cmp	r3, #83	; 0x53
    3706:	f200 8233 	bhi.w	3b70 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xd8>
    370a:	e8df f013 	tbh	[pc, r3, lsl #1]
    370e:	0181      	.short	0x0181
    3710:	02310231 	.word	0x02310231
    3714:	02310231 	.word	0x02310231
    3718:	02310231 	.word	0x02310231
    371c:	02310231 	.word	0x02310231
    3720:	02310231 	.word	0x02310231
    3724:	02310231 	.word	0x02310231
    3728:	02310231 	.word	0x02310231
    372c:	02310231 	.word	0x02310231
    3730:	02310231 	.word	0x02310231
    3734:	02310231 	.word	0x02310231
    3738:	02310231 	.word	0x02310231
    373c:	02310231 	.word	0x02310231
    3740:	02310231 	.word	0x02310231
    3744:	02310231 	.word	0x02310231
    3748:	02310231 	.word	0x02310231
    374c:	02310231 	.word	0x02310231
    3750:	02310231 	.word	0x02310231
    3754:	02310231 	.word	0x02310231
    3758:	02310231 	.word	0x02310231
    375c:	02310231 	.word	0x02310231
    3760:	02310231 	.word	0x02310231
    3764:	02310231 	.word	0x02310231
    3768:	02310231 	.word	0x02310231
    376c:	02310231 	.word	0x02310231
    3770:	02310231 	.word	0x02310231
    3774:	023101c7 	.word	0x023101c7
    3778:	02310231 	.word	0x02310231
    377c:	02310231 	.word	0x02310231
    3780:	02310231 	.word	0x02310231
    3784:	02310231 	.word	0x02310231
    3788:	01a10231 	.word	0x01a10231
    378c:	023101ab 	.word	0x023101ab
    3790:	02310231 	.word	0x02310231
    3794:	01ab0231 	.word	0x01ab0231
    3798:	02310231 	.word	0x02310231
    379c:	02310231 	.word	0x02310231
    37a0:	01c70208 	.word	0x01c70208
    37a4:	023101ea 	.word	0x023101ea
    37a8:	018f0231 	.word	0x018f0231
    37ac:	01c70231 	.word	0x01c70231
    37b0:	02310231 	.word	0x02310231
    37b4:	01c7      	.short	0x01c7
		conv->specifier_cat = SPECIFIER_UINT;
    37b6:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
    37ba:	2102      	movs	r1, #2
    37bc:	f361 0202 	bfi	r2, r1, #0, #3
    37c0:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
    37c4:	e74e      	b.n	3664 <cbvprintf+0x384>
			conv->invalid = true;
    37c6:	f89d 1020 	ldrb.w	r1, [sp, #32]
    37ca:	f041 0101 	orr.w	r1, r1, #1
    37ce:	f88d 1020 	strb.w	r1, [sp, #32]
    37d2:	e74e      	b.n	3672 <cbvprintf+0x392>
			unsupported = (conv->length_mod != LENGTH_NONE);
    37d4:	1e17      	subs	r7, r2, #0
    37d6:	bf18      	it	ne
    37d8:	2701      	movne	r7, #1
    37da:	e74d      	b.n	3678 <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_FP;
    37dc:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    37e0:	2204      	movs	r2, #4
    37e2:	f362 0302 	bfi	r3, r2, #0, #3
    37e6:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
			unsupported = true;
    37ea:	2701      	movs	r7, #1
			break;
    37ec:	e744      	b.n	3678 <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_PTR;
    37ee:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    37f2:	2203      	movs	r2, #3
    37f4:	f362 0302 	bfi	r3, r2, #0, #3
    37f8:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
    37fc:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3800:	f003 0378 	and.w	r3, r3, #120	; 0x78
    3804:	2b40      	cmp	r3, #64	; 0x40
    3806:	f47f af37 	bne.w	3678 <cbvprintf+0x398>
			unsupported = true;
    380a:	2701      	movs	r7, #1
    380c:	e734      	b.n	3678 <cbvprintf+0x398>
		conv->specifier_cat = SPECIFIER_PTR;
    380e:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3812:	2203      	movs	r2, #3
    3814:	f362 0302 	bfi	r3, r2, #0, #3
    3818:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod != LENGTH_NONE) {
    381c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3820:	f013 0f78 	tst.w	r3, #120	; 0x78
    3824:	f43f af28 	beq.w	3678 <cbvprintf+0x398>
			unsupported = true;
    3828:	2701      	movs	r7, #1
    382a:	e725      	b.n	3678 <cbvprintf+0x398>
		conv->invalid = true;
    382c:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3830:	f043 0301 	orr.w	r3, r3, #1
    3834:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
    3838:	e71e      	b.n	3678 <cbvprintf+0x398>
				conv->flag_dash = true;
    383a:	f89d 3020 	ldrb.w	r3, [sp, #32]
    383e:	f043 0304 	orr.w	r3, r3, #4
    3842:	f88d 3020 	strb.w	r3, [sp, #32]
				width = -width;
    3846:	427f      	negs	r7, r7
    3848:	e72c      	b.n	36a4 <cbvprintf+0x3c4>
		} else if (conv->width_present) {
    384a:	f99d 3020 	ldrsb.w	r3, [sp, #32]
    384e:	2b00      	cmp	r3, #0
    3850:	db02      	blt.n	3858 <cbvprintf+0x578>
		int width = -1;
    3852:	f04f 37ff 	mov.w	r7, #4294967295
    3856:	e725      	b.n	36a4 <cbvprintf+0x3c4>
			width = conv->width_value;
    3858:	9f09      	ldr	r7, [sp, #36]	; 0x24
    385a:	e723      	b.n	36a4 <cbvprintf+0x3c4>
				conv->prec_present = false;
    385c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3860:	f36f 0341 	bfc	r3, #1, #1
    3864:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		int precision = -1;
    3868:	f04f 3bff 	mov.w	fp, #4294967295
    386c:	e729      	b.n	36c2 <cbvprintf+0x3e2>
		} else if (conv->prec_present) {
    386e:	f013 0f02 	tst.w	r3, #2
    3872:	d002      	beq.n	387a <cbvprintf+0x59a>
			precision = conv->prec_value;
    3874:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
    3878:	e723      	b.n	36c2 <cbvprintf+0x3e2>
		int precision = -1;
    387a:	f04f 3bff 	mov.w	fp, #4294967295
    387e:	e720      	b.n	36c2 <cbvprintf+0x3e2>
			switch (length_mod) {
    3880:	1ecb      	subs	r3, r1, #3
    3882:	2b04      	cmp	r3, #4
    3884:	d804      	bhi.n	3890 <cbvprintf+0x5b0>
    3886:	e8df f003 	tbb	[pc, r3]
    388a:	1d0b      	.short	0x1d0b
    388c:	3529      	.short	0x3529
    388e:	35          	.byte	0x35
    388f:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    3890:	9b03      	ldr	r3, [sp, #12]
    3892:	1d1a      	adds	r2, r3, #4
    3894:	9203      	str	r2, [sp, #12]
    3896:	681a      	ldr	r2, [r3, #0]
    3898:	17d3      	asrs	r3, r2, #31
    389a:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    389e:	e006      	b.n	38ae <cbvprintf+0x5ce>
					value->sint = va_arg(ap, long);
    38a0:	9b03      	ldr	r3, [sp, #12]
    38a2:	1d1a      	adds	r2, r3, #4
    38a4:	9203      	str	r2, [sp, #12]
    38a6:	681a      	ldr	r2, [r3, #0]
    38a8:	17d3      	asrs	r3, r2, #31
    38aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
    38ae:	2901      	cmp	r1, #1
    38b0:	d028      	beq.n	3904 <cbvprintf+0x624>
			} else if (length_mod == LENGTH_H) {
    38b2:	2902      	cmp	r1, #2
    38b4:	f47f af1c 	bne.w	36f0 <cbvprintf+0x410>
				value->sint = (short)value->sint;
    38b8:	f9bd 2018 	ldrsh.w	r2, [sp, #24]
    38bc:	17d3      	asrs	r3, r2, #31
    38be:	e9cd 2306 	strd	r2, r3, [sp, #24]
    38c2:	e715      	b.n	36f0 <cbvprintf+0x410>
					(sint_value_type)va_arg(ap, long long);
    38c4:	9b03      	ldr	r3, [sp, #12]
    38c6:	3307      	adds	r3, #7
    38c8:	f023 0307 	bic.w	r3, r3, #7
    38cc:	f103 0208 	add.w	r2, r3, #8
    38d0:	9203      	str	r2, [sp, #12]
    38d2:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    38d6:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    38da:	e7e8      	b.n	38ae <cbvprintf+0x5ce>
					(sint_value_type)va_arg(ap, intmax_t);
    38dc:	9b03      	ldr	r3, [sp, #12]
    38de:	3307      	adds	r3, #7
    38e0:	f023 0307 	bic.w	r3, r3, #7
    38e4:	f103 0208 	add.w	r2, r3, #8
    38e8:	9203      	str	r2, [sp, #12]
    38ea:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    38ee:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    38f2:	e7dc      	b.n	38ae <cbvprintf+0x5ce>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    38f4:	9b03      	ldr	r3, [sp, #12]
    38f6:	1d1a      	adds	r2, r3, #4
    38f8:	9203      	str	r2, [sp, #12]
    38fa:	681a      	ldr	r2, [r3, #0]
    38fc:	17d3      	asrs	r3, r2, #31
				value->sint =
    38fe:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    3902:	e7d4      	b.n	38ae <cbvprintf+0x5ce>
				value->sint = (char)value->sint;
    3904:	f89d 3018 	ldrb.w	r3, [sp, #24]
    3908:	9306      	str	r3, [sp, #24]
    390a:	2300      	movs	r3, #0
    390c:	9307      	str	r3, [sp, #28]
    390e:	e6ef      	b.n	36f0 <cbvprintf+0x410>
			switch (length_mod) {
    3910:	1ecb      	subs	r3, r1, #3
    3912:	2b04      	cmp	r3, #4
    3914:	d804      	bhi.n	3920 <cbvprintf+0x640>
    3916:	e8df f003 	tbb	[pc, r3]
    391a:	1f0b      	.short	0x1f0b
    391c:	4135      	.short	0x4135
    391e:	41          	.byte	0x41
    391f:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
    3920:	9b03      	ldr	r3, [sp, #12]
    3922:	1d1a      	adds	r2, r3, #4
    3924:	9203      	str	r2, [sp, #12]
    3926:	681b      	ldr	r3, [r3, #0]
    3928:	9306      	str	r3, [sp, #24]
    392a:	2300      	movs	r3, #0
    392c:	9307      	str	r3, [sp, #28]
				break;
    392e:	e01e      	b.n	396e <cbvprintf+0x68e>
				    && (conv->specifier == 'c')) {
    3930:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
				if ((!WCHAR_IS_SIGNED)
    3934:	2b63      	cmp	r3, #99	; 0x63
    3936:	d007      	beq.n	3948 <cbvprintf+0x668>
					value->uint = va_arg(ap, unsigned long);
    3938:	9b03      	ldr	r3, [sp, #12]
    393a:	1d1a      	adds	r2, r3, #4
    393c:	9203      	str	r2, [sp, #12]
    393e:	681b      	ldr	r3, [r3, #0]
    3940:	9306      	str	r3, [sp, #24]
    3942:	2300      	movs	r3, #0
    3944:	9307      	str	r3, [sp, #28]
    3946:	e012      	b.n	396e <cbvprintf+0x68e>
					value->uint = (wchar_t)va_arg(ap,
    3948:	9b03      	ldr	r3, [sp, #12]
    394a:	1d1a      	adds	r2, r3, #4
    394c:	9203      	str	r2, [sp, #12]
    394e:	681b      	ldr	r3, [r3, #0]
    3950:	9306      	str	r3, [sp, #24]
    3952:	2300      	movs	r3, #0
    3954:	9307      	str	r3, [sp, #28]
    3956:	e00a      	b.n	396e <cbvprintf+0x68e>
					(uint_value_type)va_arg(ap,
    3958:	9b03      	ldr	r3, [sp, #12]
    395a:	3307      	adds	r3, #7
    395c:	f023 0307 	bic.w	r3, r3, #7
    3960:	f103 0208 	add.w	r2, r3, #8
    3964:	9203      	str	r2, [sp, #12]
    3966:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    396a:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
    396e:	2901      	cmp	r1, #1
    3970:	d01c      	beq.n	39ac <cbvprintf+0x6cc>
			} else if (length_mod == LENGTH_H) {
    3972:	2902      	cmp	r1, #2
    3974:	f47f aebc 	bne.w	36f0 <cbvprintf+0x410>
				value->uint = (unsigned short)value->uint;
    3978:	f8bd 3018 	ldrh.w	r3, [sp, #24]
    397c:	9306      	str	r3, [sp, #24]
    397e:	2300      	movs	r3, #0
    3980:	9307      	str	r3, [sp, #28]
    3982:	e6b5      	b.n	36f0 <cbvprintf+0x410>
					(uint_value_type)va_arg(ap,
    3984:	9b03      	ldr	r3, [sp, #12]
    3986:	3307      	adds	r3, #7
    3988:	f023 0307 	bic.w	r3, r3, #7
    398c:	f103 0208 	add.w	r2, r3, #8
    3990:	9203      	str	r2, [sp, #12]
    3992:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    3996:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
    399a:	e7e8      	b.n	396e <cbvprintf+0x68e>
					(uint_value_type)va_arg(ap, size_t);
    399c:	9b03      	ldr	r3, [sp, #12]
    399e:	1d1a      	adds	r2, r3, #4
    39a0:	9203      	str	r2, [sp, #12]
    39a2:	681b      	ldr	r3, [r3, #0]
				value->uint =
    39a4:	9306      	str	r3, [sp, #24]
    39a6:	2300      	movs	r3, #0
    39a8:	9307      	str	r3, [sp, #28]
				break;
    39aa:	e7e0      	b.n	396e <cbvprintf+0x68e>
				value->uint = (unsigned char)value->uint;
    39ac:	f89d 3018 	ldrb.w	r3, [sp, #24]
    39b0:	9306      	str	r3, [sp, #24]
    39b2:	2300      	movs	r3, #0
    39b4:	9307      	str	r3, [sp, #28]
    39b6:	e69b      	b.n	36f0 <cbvprintf+0x410>
			if (length_mod == LENGTH_UPPER_L) {
    39b8:	2908      	cmp	r1, #8
    39ba:	d00b      	beq.n	39d4 <cbvprintf+0x6f4>
				value->dbl = va_arg(ap, double);
    39bc:	9b03      	ldr	r3, [sp, #12]
    39be:	3307      	adds	r3, #7
    39c0:	f023 0307 	bic.w	r3, r3, #7
    39c4:	f103 0208 	add.w	r2, r3, #8
    39c8:	9203      	str	r2, [sp, #12]
    39ca:	e9d3 2300 	ldrd	r2, r3, [r3]
    39ce:	e9cd 2306 	strd	r2, r3, [sp, #24]
    39d2:	e68d      	b.n	36f0 <cbvprintf+0x410>
				value->ldbl = va_arg(ap, long double);
    39d4:	9b03      	ldr	r3, [sp, #12]
    39d6:	3307      	adds	r3, #7
    39d8:	f023 0307 	bic.w	r3, r3, #7
    39dc:	f103 0208 	add.w	r2, r3, #8
    39e0:	9203      	str	r2, [sp, #12]
    39e2:	e9d3 2300 	ldrd	r2, r3, [r3]
    39e6:	e9cd 2306 	strd	r2, r3, [sp, #24]
    39ea:	e681      	b.n	36f0 <cbvprintf+0x410>
			value->ptr = va_arg(ap, void *);
    39ec:	9b03      	ldr	r3, [sp, #12]
    39ee:	1d1a      	adds	r2, r3, #4
    39f0:	9203      	str	r2, [sp, #12]
    39f2:	681b      	ldr	r3, [r3, #0]
    39f4:	9306      	str	r3, [sp, #24]
    39f6:	e67b      	b.n	36f0 <cbvprintf+0x410>
			OUTS(sp, fp);
    39f8:	4643      	mov	r3, r8
    39fa:	4652      	mov	r2, sl
    39fc:	4629      	mov	r1, r5
    39fe:	4630      	mov	r0, r6
    3a00:	f00e fc93 	bl	1232a <outs>
    3a04:	2800      	cmp	r0, #0
    3a06:	f2c0 814f 	blt.w	3ca8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x210>
    3a0a:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
    3a0c:	46c2      	mov	sl, r8
			continue;
    3a0e:	e46f      	b.n	32f0 <cbvprintf+0x10>
		case '%':
			OUTC('%');
    3a10:	4629      	mov	r1, r5
    3a12:	2025      	movs	r0, #37	; 0x25
    3a14:	47b0      	blx	r6
    3a16:	2800      	cmp	r0, #0
    3a18:	f2c0 8146 	blt.w	3ca8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x210>
    3a1c:	3401      	adds	r4, #1
		char sign = 0;
    3a1e:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
    3a22:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
    3a26:	f04f 0a00 	mov.w	sl, #0
			break;
    3a2a:	e0a7      	b.n	3b7c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xe4>
		case 's': {
			bps = (const char *)value->ptr;
    3a2c:	f8dd a018 	ldr.w	sl, [sp, #24]

			size_t len;

			if (precision >= 0) {
    3a30:	f1bb 0f00 	cmp.w	fp, #0
    3a34:	db08      	blt.n	3a48 <cbvprintf+0x768>
				len = strnlen(bps, precision);
    3a36:	4659      	mov	r1, fp
    3a38:	4650      	mov	r0, sl
    3a3a:	f012 fcf1 	bl	16420 <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
    3a3e:	eb0a 0b00 	add.w	fp, sl, r0
		char sign = 0;
    3a42:	f8dd 9008 	ldr.w	r9, [sp, #8]
			precision = -1;

			break;
    3a46:	e099      	b.n	3b7c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xe4>
				len = strlen(bps);
    3a48:	4650      	mov	r0, sl
    3a4a:	f7fd fd43 	bl	14d4 <strlen>
    3a4e:	e7f6      	b.n	3a3e <cbvprintf+0x75e>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    3a50:	9b06      	ldr	r3, [sp, #24]
    3a52:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
		char sign = 0;
    3a56:	f8dd 9008 	ldr.w	r9, [sp, #8]
			bpe = buf + 1;
    3a5a:	f10d 0b31 	add.w	fp, sp, #49	; 0x31
			bps = buf;
    3a5e:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
			break;
    3a62:	e08b      	b.n	3b7c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xe4>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
    3a64:	f019 0f08 	tst.w	r9, #8
    3a68:	d105      	bne.n	3a76 <cbvprintf+0x796>
				sign = '+';
			} else if (conv->flag_space) {
    3a6a:	f019 0910 	ands.w	r9, r9, #16
    3a6e:	d004      	beq.n	3a7a <cbvprintf+0x79a>
				sign = ' ';
    3a70:	f04f 0920 	mov.w	r9, #32
    3a74:	e001      	b.n	3a7a <cbvprintf+0x79a>
				sign = '+';
    3a76:	f04f 092b 	mov.w	r9, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
    3a7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
			if (sint < 0) {
    3a7e:	2a00      	cmp	r2, #0
    3a80:	f173 0100 	sbcs.w	r1, r3, #0
    3a84:	db02      	blt.n	3a8c <cbvprintf+0x7ac>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
    3a86:	e9cd 2306 	strd	r2, r3, [sp, #24]
    3a8a:	e009      	b.n	3aa0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x8>
				value->uint = (uint_value_type)-sint;
    3a8c:	4252      	negs	r2, r2
    3a8e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    3a92:	e9cd 2306 	strd	r2, r3, [sp, #24]
				sign = '-';
    3a96:	f04f 092d 	mov.w	r9, #45	; 0x2d
    3a9a:	e001      	b.n	3aa0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x8>
		switch (conv->specifier) {
    3a9c:	f8dd 9008 	ldr.w	r9, [sp, #8]
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
    3aa0:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    3aa4:	9300      	str	r3, [sp, #0]
    3aa6:	ab0c      	add	r3, sp, #48	; 0x30
    3aa8:	aa08      	add	r2, sp, #32
    3aaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    3aae:	f7ff fba7 	bl	3200 <encode_uint>
    3ab2:	4682      	mov	sl, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
    3ab4:	f1bb 0f00 	cmp.w	fp, #0
    3ab8:	f2c0 8090 	blt.w	3bdc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x144>
				size_t len = bpe - bps;
    3abc:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    3ac0:	eba3 030a 	sub.w	r3, r3, sl

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
    3ac4:	f89d 2020 	ldrb.w	r2, [sp, #32]
    3ac8:	f36f 1286 	bfc	r2, #6, #1
    3acc:	f88d 2020 	strb.w	r2, [sp, #32]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
    3ad0:	459b      	cmp	fp, r3
    3ad2:	f240 8086 	bls.w	3be2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x14a>
					conv->pad0_value = precision - (int)len;
    3ad6:	ebab 0303 	sub.w	r3, fp, r3
    3ada:	9309      	str	r3, [sp, #36]	; 0x24
		const char *bpe = buf + sizeof(buf);
    3adc:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3ae0:	e04c      	b.n	3b7c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xe4>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
    3ae2:	9806      	ldr	r0, [sp, #24]
    3ae4:	b930      	cbnz	r0, 3af4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x5c>
		char sign = 0;
    3ae6:	f8dd 9008 	ldr.w	r9, [sp, #8]

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
    3aea:	f8df b1c4 	ldr.w	fp, [pc, #452]	; 3cb0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x218>
			bps = "(nil)";
    3aee:	f1ab 0a05 	sub.w	sl, fp, #5
    3af2:	e043      	b.n	3b7c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xe4>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    3af4:	f10d 0346 	add.w	r3, sp, #70	; 0x46
    3af8:	9300      	str	r3, [sp, #0]
    3afa:	ab0c      	add	r3, sp, #48	; 0x30
    3afc:	aa08      	add	r2, sp, #32
    3afe:	2100      	movs	r1, #0
    3b00:	f7ff fb7e 	bl	3200 <encode_uint>
    3b04:	4682      	mov	sl, r0
				conv->altform_0c = true;
    3b06:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3b0a:	f043 0310 	orr.w	r3, r3, #16
    3b0e:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
				conv->specifier = 'x';
    3b12:	2378      	movs	r3, #120	; 0x78
    3b14:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		char sign = 0;
    3b18:	f8dd 9008 	ldr.w	r9, [sp, #8]
				goto prec_int_pad0;
    3b1c:	e7ca      	b.n	3ab4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
    3b1e:	9a06      	ldr	r2, [sp, #24]
	switch ((enum length_mod_enum)conv->length_mod) {
    3b20:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3b24:	f3c3 03c3 	ubfx	r3, r3, #3, #4
    3b28:	2b07      	cmp	r3, #7
    3b2a:	d806      	bhi.n	3b3a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa2>
    3b2c:	e8df f003 	tbb	[pc, r3]
    3b30:	100e0c04 	.word	0x100e0c04
    3b34:	1e1c1712 	.word	0x1e1c1712
		*(int *)dp = count;
    3b38:	6014      	str	r4, [r2, #0]
		char sign = 0;
    3b3a:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
    3b3e:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
    3b42:	f04f 0a00 	mov.w	sl, #0
}
    3b46:	e019      	b.n	3b7c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xe4>
		*(signed char *)dp = (signed char)count;
    3b48:	7014      	strb	r4, [r2, #0]
		break;
    3b4a:	e7f6      	b.n	3b3a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa2>
		*(short *)dp = (short)count;
    3b4c:	8014      	strh	r4, [r2, #0]
		break;
    3b4e:	e7f4      	b.n	3b3a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa2>
		*(long *)dp = (long)count;
    3b50:	6014      	str	r4, [r2, #0]
		break;
    3b52:	e7f2      	b.n	3b3a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa2>
		*(long long *)dp = (long long)count;
    3b54:	4620      	mov	r0, r4
    3b56:	17e1      	asrs	r1, r4, #31
    3b58:	e9c2 0100 	strd	r0, r1, [r2]
		break;
    3b5c:	e7ed      	b.n	3b3a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa2>
		*(intmax_t *)dp = (intmax_t)count;
    3b5e:	4620      	mov	r0, r4
    3b60:	17e1      	asrs	r1, r4, #31
    3b62:	e9c2 0100 	strd	r0, r1, [r2]
		break;
    3b66:	e7e8      	b.n	3b3a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa2>
		*(size_t *)dp = (size_t)count;
    3b68:	6014      	str	r4, [r2, #0]
		break;
    3b6a:	e7e6      	b.n	3b3a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa2>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    3b6c:	6014      	str	r4, [r2, #0]
		break;
    3b6e:	e7e4      	b.n	3b3a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa2>
		switch (conv->specifier) {
    3b70:	f8dd 9008 	ldr.w	r9, [sp, #8]
    3b74:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3b78:	f04f 0a00 	mov.w	sl, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
    3b7c:	f1ba 0f00 	cmp.w	sl, #0
    3b80:	f000 808e 	beq.w	3ca0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x208>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
    3b84:	ebab 020a 	sub.w	r2, fp, sl
		int pad_len = 0;

		if (sign != 0) {
    3b88:	f1b9 0f00 	cmp.w	r9, #0
    3b8c:	d000      	beq.n	3b90 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xf8>
			nj_len += 1U;
    3b8e:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
    3b90:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
    3b94:	f011 0f10 	tst.w	r1, #16
    3b98:	d026      	beq.n	3be8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x150>
			nj_len += 2U;
    3b9a:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
    3b9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3b9e:	4413      	add	r3, r2
		if (conv->pad_fp) {
    3ba0:	f011 0f40 	tst.w	r1, #64	; 0x40
    3ba4:	d001      	beq.n	3baa <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x112>
			nj_len += conv->pad0_pre_exp;
    3ba6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3ba8:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
    3baa:	2f00      	cmp	r7, #0
    3bac:	dd32      	ble.n	3c14 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x17c>
			width -= (int)nj_len;
    3bae:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
    3bb0:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3bb4:	f013 0f04 	tst.w	r3, #4
    3bb8:	d12c      	bne.n	3c14 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x17c>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
    3bba:	f013 0f40 	tst.w	r3, #64	; 0x40
    3bbe:	d018      	beq.n	3bf2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x15a>
					if (sign != 0) {
    3bc0:	f1b9 0f00 	cmp.w	r9, #0
    3bc4:	d018      	beq.n	3bf8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x160>
						OUTC(sign);
    3bc6:	4629      	mov	r1, r5
    3bc8:	4648      	mov	r0, r9
    3bca:	47b0      	blx	r6
    3bcc:	2800      	cmp	r0, #0
    3bce:	db6b      	blt.n	3ca8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x210>
    3bd0:	3401      	adds	r4, #1
						sign = 0;
    3bd2:	f8dd 9008 	ldr.w	r9, [sp, #8]
					}
					pad = '0';
    3bd6:	2330      	movs	r3, #48	; 0x30
    3bd8:	9302      	str	r3, [sp, #8]
    3bda:	e00f      	b.n	3bfc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x164>
		const char *bpe = buf + sizeof(buf);
    3bdc:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3be0:	e7cc      	b.n	3b7c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xe4>
    3be2:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
    3be6:	e7c9      	b.n	3b7c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xe4>
		} else if (conv->altform_0) {
    3be8:	f011 0f08 	tst.w	r1, #8
    3bec:	d0d6      	beq.n	3b9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x104>
			nj_len += 1U;
    3bee:	3201      	adds	r2, #1
    3bf0:	e7d4      	b.n	3b9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x104>
				char pad = ' ';
    3bf2:	2320      	movs	r3, #32
    3bf4:	9302      	str	r3, [sp, #8]
    3bf6:	e001      	b.n	3bfc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x164>
					pad = '0';
    3bf8:	2330      	movs	r3, #48	; 0x30
    3bfa:	9302      	str	r3, [sp, #8]
    3bfc:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
    3bfe:	1e5f      	subs	r7, r3, #1
    3c00:	2b00      	cmp	r3, #0
    3c02:	dd07      	ble.n	3c14 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x17c>
					OUTC(pad);
    3c04:	4629      	mov	r1, r5
    3c06:	9802      	ldr	r0, [sp, #8]
    3c08:	47b0      	blx	r6
    3c0a:	2800      	cmp	r0, #0
    3c0c:	db4c      	blt.n	3ca8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x210>
    3c0e:	3401      	adds	r4, #1
				while (width-- > 0) {
    3c10:	463b      	mov	r3, r7
    3c12:	e7f4      	b.n	3bfe <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x166>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
    3c14:	f1b9 0f00 	cmp.w	r9, #0
    3c18:	d005      	beq.n	3c26 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x18e>
			OUTC(sign);
    3c1a:	4629      	mov	r1, r5
    3c1c:	4648      	mov	r0, r9
    3c1e:	47b0      	blx	r6
    3c20:	2800      	cmp	r0, #0
    3c22:	db41      	blt.n	3ca8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x210>
    3c24:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
    3c26:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3c2a:	f3c3 1200 	ubfx	r2, r3, #4, #1
    3c2e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
    3c32:	4313      	orrs	r3, r2
    3c34:	d005      	beq.n	3c42 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1aa>
				OUTC('0');
    3c36:	4629      	mov	r1, r5
    3c38:	2030      	movs	r0, #48	; 0x30
    3c3a:	47b0      	blx	r6
    3c3c:	2800      	cmp	r0, #0
    3c3e:	db33      	blt.n	3ca8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x210>
    3c40:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
    3c42:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    3c46:	f013 0f10 	tst.w	r3, #16
    3c4a:	d006      	beq.n	3c5a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c2>
				OUTC(conv->specifier);
    3c4c:	4629      	mov	r1, r5
    3c4e:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
    3c52:	47b0      	blx	r6
    3c54:	2800      	cmp	r0, #0
    3c56:	db27      	blt.n	3ca8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x210>
    3c58:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
    3c5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
			while (pad_len-- > 0) {
    3c5c:	f103 39ff 	add.w	r9, r3, #4294967295
    3c60:	2b00      	cmp	r3, #0
    3c62:	dd07      	ble.n	3c74 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1dc>
				OUTC('0');
    3c64:	4629      	mov	r1, r5
    3c66:	2030      	movs	r0, #48	; 0x30
    3c68:	47b0      	blx	r6
    3c6a:	2800      	cmp	r0, #0
    3c6c:	db1c      	blt.n	3ca8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x210>
    3c6e:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
    3c70:	464b      	mov	r3, r9
    3c72:	e7f3      	b.n	3c5c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c4>
			}

			OUTS(bps, bpe);
    3c74:	465b      	mov	r3, fp
    3c76:	4652      	mov	r2, sl
    3c78:	4629      	mov	r1, r5
    3c7a:	4630      	mov	r0, r6
    3c7c:	f00e fb55 	bl	1232a <outs>
    3c80:	2800      	cmp	r0, #0
    3c82:	db11      	blt.n	3ca8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x210>
    3c84:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
    3c86:	2f00      	cmp	r7, #0
    3c88:	dd07      	ble.n	3c9a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x202>
			OUTC(' ');
    3c8a:	4629      	mov	r1, r5
    3c8c:	2020      	movs	r0, #32
    3c8e:	47b0      	blx	r6
    3c90:	2800      	cmp	r0, #0
    3c92:	db09      	blt.n	3ca8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x210>
    3c94:	3401      	adds	r4, #1
			--width;
    3c96:	3f01      	subs	r7, #1
    3c98:	e7f5      	b.n	3c86 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1ee>
		fp = extract_conversion(conv, sp);
    3c9a:	46c2      	mov	sl, r8
    3c9c:	f7ff bb28 	b.w	32f0 <cbvprintf+0x10>
    3ca0:	46c2      	mov	sl, r8
    3ca2:	f7ff bb25 	b.w	32f0 <cbvprintf+0x10>
		}
	}

	return count;
    3ca6:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
    3ca8:	b013      	add	sp, #76	; 0x4c
    3caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3cae:	bf00      	nop
    3cb0:	00024ac1 	.word	0x00024ac1

00003cb4 <sys_reboot>:

extern void sys_arch_reboot(int type);
extern void sys_clock_disable(void);

FUNC_NORETURN void sys_reboot(int type)
{
    3cb4:	b508      	push	{r3, lr}
    3cb6:	4604      	mov	r4, r0
    3cb8:	f04f 0220 	mov.w	r2, #32
    3cbc:	f3ef 8311 	mrs	r3, BASEPRI
    3cc0:	f382 8812 	msr	BASEPRI_MAX, r2
    3cc4:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
#ifdef CONFIG_SYS_CLOCK_EXISTS
	sys_clock_disable();
    3cc8:	f00f f93a 	bl	12f40 <sys_clock_disable>
#endif

	sys_arch_reboot(type);
    3ccc:	4620      	mov	r0, r4
    3cce:	f000 fd07 	bl	46e0 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    3cd2:	4803      	ldr	r0, [pc, #12]	; (3ce0 <sys_reboot+0x2c>)
    3cd4:	f00e f8ba 	bl	11e4c <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    3cd8:	f000 fa78 	bl	41cc <arch_cpu_idle>
    3cdc:	e7fc      	b.n	3cd8 <sys_reboot+0x24>
    3cde:	bf00      	nop
    3ce0:	00024ac4 	.word	0x00024ac4

00003ce4 <nordicsemi_nrf53_init>:

#define LOG_LEVEL CONFIG_SOC_LOG_LEVEL
LOG_MODULE_REGISTER(soc);

static int nordicsemi_nrf53_init(const struct device *arg)
{
    3ce4:	b410      	push	{r4}
    3ce6:	f04f 0320 	mov.w	r3, #32
    3cea:	f3ef 8411 	mrs	r4, BASEPRI
    3cee:	f383 8812 	msr	BASEPRI_MAX, r3
    3cf2:	f3bf 8f6f 	isb	sy

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_cache_enable(NRF_CACHE_Type * p_reg)
{
    p_reg->ENABLE = CACHE_ENABLE_ENABLE_Enabled;
    3cf6:	2101      	movs	r1, #1
    3cf8:	4b12      	ldr	r3, [pc, #72]	; (3d44 <nordicsemi_nrf53_init+0x60>)
    3cfa:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
}

NRF_STATIC_INLINE void nrf_oscillators_lfxo_cap_set(NRF_OSCILLATORS_Type *     p_reg,
                                                    nrf_oscillators_lfxo_cap_t cap)
{
    p_reg->XOSC32KI.INTCAP = (uint32_t)cap;
    3cfe:	4a12      	ldr	r2, [pc, #72]	; (3d48 <nordicsemi_nrf53_init+0x64>)
    3d00:	2302      	movs	r3, #2
    3d02:	f8c2 36d0 	str.w	r3, [r2, #1744]	; 0x6d0

#if defined(GPIO_PIN_CNF_MCUSEL_Msk)
NRF_STATIC_INLINE void nrf_gpio_pin_mcu_select(uint32_t pin_number, nrf_gpio_pin_mcusel_t mcu)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
    3d06:	4811      	ldr	r0, [pc, #68]	; (3d4c <nordicsemi_nrf53_init+0x68>)
    3d08:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
    3d0c:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (mcu << GPIO_PIN_CNF_MCUSEL_Pos);
    3d10:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
    3d14:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
    3d18:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
    3d1c:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (mcu << GPIO_PIN_CNF_MCUSEL_Pos);
    3d20:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
    3d24:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204
NRF_STATIC_INLINE void nrf_regulators_dcdcen_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
#if defined(REGULATORS_DCDCEN_DCDCEN_Msk)
    p_reg->DCDCEN = (enable ? REGULATORS_DCDCEN_DCDCEN_Msk : 0);
#else
    p_reg->VREGMAIN.DCDCEN = (enable ? REGULATORS_VREGMAIN_DCDCEN_DCDCEN_Msk : 0);
    3d28:	f8c2 1704 	str.w	r1, [r2, #1796]	; 0x704
#endif

#if NRF_REGULATORS_HAS_DCDCEN_RADIO
NRF_STATIC_INLINE void nrf_regulators_dcdcen_radio_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
    p_reg->VREGRADIO.DCDCEN = (enable) ? REGULATORS_VREGRADIO_DCDCEN_DCDCEN_Enabled :
    3d2c:	f8c2 1904 	str.w	r1, [r2, #2308]	; 0x904
    p_reg->VREGH.DCDCEN = (enable) ? REGULATORS_VREGH_DCDCEN_DCDCEN_Enabled :
    3d30:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
	__asm__ volatile(
    3d34:	f384 8811 	msr	BASEPRI, r4
    3d38:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    3d3c:	2000      	movs	r0, #0
    3d3e:	bc10      	pop	{r4}
    3d40:	4770      	bx	lr
    3d42:	bf00      	nop
    3d44:	50001000 	.word	0x50001000
    3d48:	50004000 	.word	0x50004000
    3d4c:	50842500 	.word	0x50842500

00003d50 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    3d50:	b170      	cbz	r0, 3d70 <arch_busy_wait+0x20>

void arch_busy_wait(uint32_t time_us)
{
    3d52:	b508      	push	{r3, lr}
    3d54:	4602      	mov	r2, r0

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    3d56:	4b07      	ldr	r3, [pc, #28]	; (3d74 <arch_busy_wait+0x24>)
    3d58:	681b      	ldr	r3, [r3, #0]
    3d5a:	4807      	ldr	r0, [pc, #28]	; (3d78 <arch_busy_wait+0x28>)
    3d5c:	fba0 1303 	umull	r1, r3, r0, r3
    3d60:	0c9b      	lsrs	r3, r3, #18
    delay_cycles(cycles);
    3d62:	fb03 f002 	mul.w	r0, r3, r2
    3d66:	4b05      	ldr	r3, [pc, #20]	; (3d7c <arch_busy_wait+0x2c>)
    3d68:	f043 0301 	orr.w	r3, r3, #1
    3d6c:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    3d6e:	bd08      	pop	{r3, pc}
    3d70:	4770      	bx	lr
    3d72:	bf00      	nop
    3d74:	20000060 	.word	0x20000060
    3d78:	431bde83 	.word	0x431bde83
    3d7c:	00017110 	.word	0x00017110

00003d80 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    3d80:	b084      	sub	sp, #16
    3d82:	ab04      	add	r3, sp, #16
    3d84:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    3d88:	f89d 3004 	ldrb.w	r3, [sp, #4]
    3d8c:	2b06      	cmp	r3, #6
    3d8e:	d001      	beq.n	3d94 <pm_power_state_set+0x14>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    3d90:	b004      	add	sp, #16
    3d92:	4770      	bx	lr
    p_reg->SYSTEMOFF = REGULATORS_SYSTEMOFF_SYSTEMOFF_Msk;
    3d94:	4b03      	ldr	r3, [pc, #12]	; (3da4 <pm_power_state_set+0x24>)
    3d96:	2201      	movs	r2, #1
    3d98:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    3d9c:	f3bf 8f4f 	dsb	sy
        __WFE();
    3da0:	bf20      	wfe
    while (true)
    3da2:	e7fd      	b.n	3da0 <pm_power_state_set+0x20>
    3da4:	50004000 	.word	0x50004000

00003da8 <tty_init>:
	return out_size;
}

int tty_init(struct tty_serial *tty, const struct device *uart_dev)
{
	if (!uart_dev) {
    3da8:	b1c1      	cbz	r1, 3ddc <tty_init+0x34>
{
    3daa:	b508      	push	{r3, lr}
    3dac:	4602      	mov	r2, r0
    3dae:	4608      	mov	r0, r1
		return -ENODEV;
	}

	tty->uart_dev = uart_dev;
    3db0:	6011      	str	r1, [r2, #0]

	/* We start in unbuffer mode. */
	tty->rx_ringbuf = NULL;
    3db2:	2300      	movs	r3, #0
    3db4:	6153      	str	r3, [r2, #20]
	tty->rx_ringbuf_sz = 0U;
    3db6:	6193      	str	r3, [r2, #24]
	tty->tx_ringbuf = NULL;
    3db8:	6353      	str	r3, [r2, #52]	; 0x34
	tty->tx_ringbuf_sz = 0U;
    3dba:	6393      	str	r3, [r2, #56]	; 0x38

	tty->rx_get = tty->rx_put = tty->tx_get = tty->tx_put = 0U;
    3dbc:	87d3      	strh	r3, [r2, #62]	; 0x3e
    3dbe:	8793      	strh	r3, [r2, #60]	; 0x3c
    3dc0:	83d3      	strh	r3, [r2, #30]
    3dc2:	8393      	strh	r3, [r2, #28]

	tty->rx_timeout = SYS_FOREVER_MS;
    3dc4:	f04f 33ff 	mov.w	r3, #4294967295
    3dc8:	6213      	str	r3, [r2, #32]
	tty->tx_timeout = SYS_FOREVER_MS;
    3dca:	6413      	str	r3, [r2, #64]	; 0x40
static inline void uart_irq_callback_user_data_set(const struct device *dev,
						   uart_irq_callback_user_data_t cb,
						   void *user_data)
{
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	const struct uart_driver_api *api =
    3dcc:	688b      	ldr	r3, [r1, #8]
		(const struct uart_driver_api *)dev->api;

	if ((api != NULL) && (api->irq_callback_set != NULL)) {
    3dce:	b143      	cbz	r3, 3de2 <tty_init+0x3a>
    3dd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3dd2:	b143      	cbz	r3, 3de6 <tty_init+0x3e>
		api->irq_callback_set(dev, cb, user_data);
    3dd4:	4905      	ldr	r1, [pc, #20]	; (3dec <tty_init+0x44>)
    3dd6:	4798      	blx	r3

	uart_irq_callback_user_data_set(uart_dev, tty_uart_isr, tty);

	return 0;
    3dd8:	2000      	movs	r0, #0
}
    3dda:	bd08      	pop	{r3, pc}
		return -ENODEV;
    3ddc:	f06f 0012 	mvn.w	r0, #18
}
    3de0:	4770      	bx	lr
	return 0;
    3de2:	2000      	movs	r0, #0
    3de4:	e7f9      	b.n	3dda <tty_init+0x32>
    3de6:	2000      	movs	r0, #0
    3de8:	e7f7      	b.n	3dda <tty_init+0x32>
    3dea:	bf00      	nop
    3dec:	00012555 	.word	0x00012555

00003df0 <console_getchar>:
{
	return tty_write(&console_serial, &c, 1);
}

int console_getchar(void)
{
    3df0:	b500      	push	{lr}
    3df2:	b083      	sub	sp, #12
	uint8_t c;
	int res;

	res = tty_read(&console_serial, &c, 1);
    3df4:	2201      	movs	r2, #1
    3df6:	f10d 0107 	add.w	r1, sp, #7
    3dfa:	4805      	ldr	r0, [pc, #20]	; (3e10 <console_getchar+0x20>)
    3dfc:	f00e fbf0 	bl	125e0 <tty_read>
	if (res < 0) {
    3e00:	2800      	cmp	r0, #0
    3e02:	db01      	blt.n	3e08 <console_getchar+0x18>
		return res;
	}

	return c;
    3e04:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
    3e08:	b003      	add	sp, #12
    3e0a:	f85d fb04 	ldr.w	pc, [sp], #4
    3e0e:	bf00      	nop
    3e10:	200064c4 	.word	0x200064c4

00003e14 <console_init>:

int console_init(void)
{
    3e14:	b538      	push	{r3, r4, r5, lr}
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    3e16:	4810      	ldr	r0, [pc, #64]	; (3e58 <console_init+0x44>)
    3e18:	f011 fedc 	bl	15bd4 <z_device_ready>
    3e1c:	b1b0      	cbz	r0, 3e4c <console_init+0x38>
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
	if (!device_is_ready(uart_dev)) {
		return -ENODEV;
	}

	ret = tty_init(&console_serial, uart_dev);
    3e1e:	490e      	ldr	r1, [pc, #56]	; (3e58 <console_init+0x44>)
    3e20:	480e      	ldr	r0, [pc, #56]	; (3e5c <console_init+0x48>)
    3e22:	f7ff ffc1 	bl	3da8 <tty_init>

	if (ret) {
    3e26:	4604      	mov	r4, r0
    3e28:	b970      	cbnz	r0, 3e48 <console_init+0x34>
		return ret;
	}

	/* Checks device driver supports for interrupt driven data transfers. */
	if (CONFIG_CONSOLE_GETCHAR_BUFSIZE + CONFIG_CONSOLE_PUTCHAR_BUFSIZE) {
		const struct uart_driver_api *api =
    3e2a:	4b0b      	ldr	r3, [pc, #44]	; (3e58 <console_init+0x44>)
    3e2c:	689b      	ldr	r3, [r3, #8]
			(const struct uart_driver_api *)uart_dev->api;
		if (!api->irq_callback_set) {
    3e2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3e30:	b17b      	cbz	r3, 3e52 <console_init+0x3e>
			return -ENOTSUP;
		}
	}

	tty_set_tx_buf(&console_serial, console_txbuf, sizeof(console_txbuf));
    3e32:	4d0a      	ldr	r5, [pc, #40]	; (3e5c <console_init+0x48>)
    3e34:	2210      	movs	r2, #16
    3e36:	490a      	ldr	r1, [pc, #40]	; (3e60 <console_init+0x4c>)
    3e38:	4628      	mov	r0, r5
    3e3a:	f00e fc12 	bl	12662 <tty_set_tx_buf>
	tty_set_rx_buf(&console_serial, console_rxbuf, sizeof(console_rxbuf));
    3e3e:	2210      	movs	r2, #16
    3e40:	4908      	ldr	r1, [pc, #32]	; (3e64 <console_init+0x50>)
    3e42:	4628      	mov	r0, r5
    3e44:	f00e fbf2 	bl	1262c <tty_set_rx_buf>

	return 0;
}
    3e48:	4620      	mov	r0, r4
    3e4a:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    3e4c:	f06f 0412 	mvn.w	r4, #18
    3e50:	e7fa      	b.n	3e48 <console_init+0x34>
			return -ENOTSUP;
    3e52:	f06f 0485 	mvn.w	r4, #133	; 0x85
    3e56:	e7f7      	b.n	3e48 <console_init+0x34>
    3e58:	00016d44 	.word	0x00016d44
    3e5c:	200064c4 	.word	0x200064c4
    3e60:	20006508 	.word	0x20006508
    3e64:	200064b4 	.word	0x200064b4

00003e68 <__do_init_array_aux>:
 * @brief Execute initialization routines referenced in .init_array section
 *
 * @return N/A
 */
void __do_init_array_aux(void)
{
    3e68:	b510      	push	{r4, lr}
	for (func_ptr *func = __init_array_start;
    3e6a:	4c04      	ldr	r4, [pc, #16]	; (3e7c <__do_init_array_aux+0x14>)
    3e6c:	4b04      	ldr	r3, [pc, #16]	; (3e80 <__do_init_array_aux+0x18>)
    3e6e:	429c      	cmp	r4, r3
    3e70:	d203      	bcs.n	3e7a <__do_init_array_aux+0x12>
		func < __init_array_end;
		func++) {
		(*func)();
    3e72:	f854 3b04 	ldr.w	r3, [r4], #4
    3e76:	4798      	blx	r3
		func++) {
    3e78:	e7f8      	b.n	3e6c <__do_init_array_aux+0x4>
	}
}
    3e7a:	bd10      	pop	{r4, pc}
    3e7c:	00016fd4 	.word	0x00016fd4
    3e80:	00016fd4 	.word	0x00016fd4

00003e84 <__do_global_ctors_aux>:
 */
void __do_global_ctors_aux(void)
{
	unsigned int nCtors;

	nCtors = (unsigned long)__CTOR_LIST__[0];
    3e84:	4b06      	ldr	r3, [pc, #24]	; (3ea0 <__do_global_ctors_aux+0x1c>)
    3e86:	681b      	ldr	r3, [r3, #0]

	while (nCtors >= 1U) {
    3e88:	b14b      	cbz	r3, 3e9e <__do_global_ctors_aux+0x1a>
{
    3e8a:	b510      	push	{r4, lr}
		__CTOR_LIST__[nCtors--]();
    3e8c:	1e5c      	subs	r4, r3, #1
    3e8e:	4a04      	ldr	r2, [pc, #16]	; (3ea0 <__do_global_ctors_aux+0x1c>)
    3e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3e94:	4798      	blx	r3
    3e96:	4623      	mov	r3, r4
	while (nCtors >= 1U) {
    3e98:	2c00      	cmp	r4, #0
    3e9a:	d1f7      	bne.n	3e8c <__do_global_ctors_aux+0x8>
	}
}
    3e9c:	bd10      	pop	{r4, pc}
    3e9e:	4770      	bx	lr
    3ea0:	00016fcc 	.word	0x00016fcc

00003ea4 <pm_system_resume>:
	 * and it may schedule another thread.
	 *
	 * Call pm_idle_exit_notification_disable() if this
	 * notification is not required.
	 */
	if (!post_ops_done) {
    3ea4:	4b1b      	ldr	r3, [pc, #108]	; (3f14 <pm_system_resume+0x70>)
    3ea6:	681b      	ldr	r3, [r3, #0]
    3ea8:	2b00      	cmp	r3, #0
    3eaa:	d132      	bne.n	3f12 <pm_system_resume+0x6e>
{
    3eac:	b530      	push	{r4, r5, lr}
    3eae:	b085      	sub	sp, #20
		post_ops_done = 1;
    3eb0:	4b18      	ldr	r3, [pc, #96]	; (3f14 <pm_system_resume+0x70>)
    3eb2:	2201      	movs	r2, #1
    3eb4:	601a      	str	r2, [r3, #0]
		exit_pos_ops(z_power_state);
    3eb6:	4b18      	ldr	r3, [pc, #96]	; (3f18 <pm_system_resume+0x74>)
    3eb8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    3ebc:	ab04      	add	r3, sp, #16
    3ebe:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    3ec2:	4b16      	ldr	r3, [pc, #88]	; (3f1c <pm_system_resume+0x78>)
    3ec4:	b163      	cbz	r3, 3ee0 <pm_system_resume+0x3c>
		pm_power_state_exit_post_ops(info);
    3ec6:	f00e fa4b 	bl	12360 <pm_power_state_exit_post_ops>
	__asm__ volatile(
    3eca:	f04f 0320 	mov.w	r3, #32
    3ece:	f3ef 8511 	mrs	r5, BASEPRI
    3ed2:	f383 8812 	msr	BASEPRI_MAX, r3
    3ed6:	f3bf 8f6f 	isb	sy
    3eda:	4b11      	ldr	r3, [pc, #68]	; (3f20 <pm_system_resume+0x7c>)
    3edc:	681c      	ldr	r4, [r3, #0]
    3ede:	e00a      	b.n	3ef6 <pm_system_resume+0x52>
	__asm__ volatile(
    3ee0:	2300      	movs	r3, #0
    3ee2:	f383 8811 	msr	BASEPRI, r3
    3ee6:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    3eea:	e7ee      	b.n	3eca <pm_system_resume+0x26>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3eec:	4623      	mov	r3, r4
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    3eee:	b10c      	cbz	r4, 3ef4 <pm_system_resume+0x50>
	return node->next;
    3ef0:	6823      	ldr	r3, [r4, #0]
    3ef2:	b143      	cbz	r3, 3f06 <pm_system_resume+0x62>
{
    3ef4:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3ef6:	b134      	cbz	r4, 3f06 <pm_system_resume+0x62>
			callback = notifier->state_exit;
    3ef8:	68a3      	ldr	r3, [r4, #8]
		if (callback) {
    3efa:	2b00      	cmp	r3, #0
    3efc:	d0f6      	beq.n	3eec <pm_system_resume+0x48>
			callback(z_power_state.state);
    3efe:	4a06      	ldr	r2, [pc, #24]	; (3f18 <pm_system_resume+0x74>)
    3f00:	7810      	ldrb	r0, [r2, #0]
    3f02:	4798      	blx	r3
    3f04:	e7f2      	b.n	3eec <pm_system_resume+0x48>
	__asm__ volatile(
    3f06:	f385 8811 	msr	BASEPRI, r5
    3f0a:	f3bf 8f6f 	isb	sy
		pm_state_notify(false);
	}
}
    3f0e:	b005      	add	sp, #20
    3f10:	bd30      	pop	{r4, r5, pc}
    3f12:	4770      	bx	lr
    3f14:	20000004 	.word	0x20000004
    3f18:	20006524 	.word	0x20006524
    3f1c:	00012361 	.word	0x00012361
    3f20:	2000651c 	.word	0x2000651c

00003f24 <pm_system_suspend>:
	return PM_STATE_ACTIVE;
}
#endif

enum pm_state pm_system_suspend(int32_t ticks)
{
    3f24:	b570      	push	{r4, r5, r6, lr}
    3f26:	b088      	sub	sp, #32
    3f28:	4606      	mov	r6, r0
	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);
	z_power_state = pm_policy_next_state(ticks);
    3f2a:	4c2a      	ldr	r4, [pc, #168]	; (3fd4 <pm_system_suspend+0xb0>)
    3f2c:	466d      	mov	r5, sp
    3f2e:	4601      	mov	r1, r0
    3f30:	4628      	mov	r0, r5
    3f32:	f00e fbb2 	bl	1269a <pm_policy_next_state>
    3f36:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    3f3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	if (z_power_state.state == PM_STATE_ACTIVE) {
    3f3e:	7820      	ldrb	r0, [r4, #0]
    3f40:	2800      	cmp	r0, #0
    3f42:	d045      	beq.n	3fd0 <pm_system_suspend+0xac>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks, z_power_state.state);
		return z_power_state.state;
	}
	post_ops_done = 0;
    3f44:	4b24      	ldr	r3, [pc, #144]	; (3fd8 <pm_system_suspend+0xb4>)
    3f46:	2200      	movs	r2, #0
    3f48:	601a      	str	r2, [r3, #0]

	if (ticks != K_TICKS_FOREVER) {
    3f4a:	f1b6 3fff 	cmp.w	r6, #4294967295
    3f4e:	d10c      	bne.n	3f6a <pm_system_suspend+0x46>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    3f50:	f00b fc48 	bl	f7e4 <k_sched_lock>
	__asm__ volatile(
    3f54:	f04f 0320 	mov.w	r3, #32
    3f58:	f3ef 8511 	mrs	r5, BASEPRI
    3f5c:	f383 8812 	msr	BASEPRI_MAX, r3
    3f60:	f3bf 8f6f 	isb	sy
	return list->head;
    3f64:	4b1d      	ldr	r3, [pc, #116]	; (3fdc <pm_system_suspend+0xb8>)
    3f66:	681c      	ldr	r4, [r3, #0]
    3f68:	e016      	b.n	3f98 <pm_system_suspend+0x74>
		     k_us_to_ticks_ceil32(z_power_state.exit_latency_us), true);
    3f6a:	68a3      	ldr	r3, [r4, #8]
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    3f6c:	0c59      	lsrs	r1, r3, #17
    3f6e:	03d8      	lsls	r0, r3, #15
    3f70:	4c1b      	ldr	r4, [pc, #108]	; (3fe0 <pm_system_suspend+0xbc>)
    3f72:	4a1c      	ldr	r2, [pc, #112]	; (3fe4 <pm_system_suspend+0xc0>)
    3f74:	2300      	movs	r3, #0
    3f76:	1900      	adds	r0, r0, r4
    3f78:	f04f 0400 	mov.w	r4, #0
    3f7c:	eb44 0101 	adc.w	r1, r4, r1
    3f80:	f7fd f8b2 	bl	10e8 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    3f84:	2101      	movs	r1, #1
    3f86:	1a30      	subs	r0, r6, r0
    3f88:	f012 f83f 	bl	1600a <z_set_timeout_expiry>
    3f8c:	e7e0      	b.n	3f50 <pm_system_suspend+0x2c>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3f8e:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    3f90:	b10c      	cbz	r4, 3f96 <pm_system_suspend+0x72>
	return node->next;
    3f92:	6823      	ldr	r3, [r4, #0]
    3f94:	b143      	cbz	r3, 3fa8 <pm_system_suspend+0x84>
{
    3f96:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3f98:	b134      	cbz	r4, 3fa8 <pm_system_suspend+0x84>
			callback = notifier->state_entry;
    3f9a:	6863      	ldr	r3, [r4, #4]
		if (callback) {
    3f9c:	2b00      	cmp	r3, #0
    3f9e:	d0f6      	beq.n	3f8e <pm_system_suspend+0x6a>
			callback(z_power_state.state);
    3fa0:	4a0c      	ldr	r2, [pc, #48]	; (3fd4 <pm_system_suspend+0xb0>)
    3fa2:	7810      	ldrb	r0, [r2, #0]
    3fa4:	4798      	blx	r3
    3fa6:	e7f2      	b.n	3f8e <pm_system_suspend+0x6a>
	__asm__ volatile(
    3fa8:	f385 8811 	msr	BASEPRI, r5
    3fac:	f3bf 8f6f 	isb	sy
	pm_debug_start_timer();
	/* Enter power state */
	pm_state_notify(true);
	pm_state_set(z_power_state);
    3fb0:	4b08      	ldr	r3, [pc, #32]	; (3fd4 <pm_system_suspend+0xb0>)
    3fb2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    3fb6:	ab08      	add	r3, sp, #32
    3fb8:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    3fbc:	4b0a      	ldr	r3, [pc, #40]	; (3fe8 <pm_system_suspend+0xc4>)
    3fbe:	b10b      	cbz	r3, 3fc4 <pm_system_suspend+0xa0>
		pm_power_state_set(info);
    3fc0:	f7ff fede 	bl	3d80 <pm_power_state_set>
		/* Turn on peripherals and restore device states as necessary */
		pm_resume_devices();
	}
#endif
	pm_log_debug_info(z_power_state.state);
	pm_system_resume();
    3fc4:	f7ff ff6e 	bl	3ea4 <pm_system_resume>
	k_sched_unlock();
    3fc8:	f00b fe0a 	bl	fbe0 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks, z_power_state.state);
	return z_power_state.state;
    3fcc:	4b01      	ldr	r3, [pc, #4]	; (3fd4 <pm_system_suspend+0xb0>)
    3fce:	7818      	ldrb	r0, [r3, #0]
}
    3fd0:	b008      	add	sp, #32
    3fd2:	bd70      	pop	{r4, r5, r6, pc}
    3fd4:	20006524 	.word	0x20006524
    3fd8:	20000004 	.word	0x20000004
    3fdc:	2000651c 	.word	0x2000651c
    3fe0:	000f423f 	.word	0x000f423f
    3fe4:	000f4240 	.word	0x000f4240
    3fe8:	00003d81 	.word	0x00003d81

00003fec <nrf_cc3xx_platform_abort_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
    3fec:	b508      	push	{r3, lr}
	nrf_cc3xx_platform_set_abort(&apis);
    3fee:	4802      	ldr	r0, [pc, #8]	; (3ff8 <nrf_cc3xx_platform_abort_init+0xc>)
    3ff0:	f00c f962 	bl	102b8 <nrf_cc3xx_platform_set_abort>
}
    3ff4:	bd08      	pop	{r3, pc}
    3ff6:	bf00      	nop
    3ff8:	00024af0 	.word	0x00024af0

00003ffc <mutex_unlock_platform>:
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    3ffc:	b308      	cbz	r0, 4042 <CONFIG_FPROTECT_BLOCK_SIZE+0x42>
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3ffe:	b508      	push	{r3, lr}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    4000:	6843      	ldr	r3, [r0, #4]
    4002:	2b04      	cmp	r3, #4
    4004:	d007      	beq.n	4016 <CONFIG_FPROTECT_BLOCK_SIZE+0x16>
    4006:	2b08      	cmp	r3, #8
    4008:	d012      	beq.n	4030 <CONFIG_FPROTECT_BLOCK_SIZE+0x30>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    400a:	b1fb      	cbz	r3, 404c <CONFIG_FPROTECT_BLOCK_SIZE+0x4c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    400c:	6800      	ldr	r0, [r0, #0]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    400e:	f00b fad9 	bl	f5c4 <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    4012:	2000      	movs	r0, #0
    4014:	e014      	b.n	4040 <CONFIG_FPROTECT_BLOCK_SIZE+0x40>
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
    4016:	6803      	ldr	r3, [r0, #0]
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    4018:	2200      	movs	r2, #0
    401a:	e8d3 1fef 	ldaex	r1, [r3]
    401e:	2901      	cmp	r1, #1
    4020:	d103      	bne.n	402a <CONFIG_FPROTECT_BLOCK_SIZE+0x2a>
    4022:	e8c3 2fe0 	stlex	r0, r2, [r3]
    4026:	2800      	cmp	r0, #0
    4028:	d1f7      	bne.n	401a <CONFIG_FPROTECT_BLOCK_SIZE+0x1a>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    402a:	d10d      	bne.n	4048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
    402c:	4610      	mov	r0, r2
    402e:	e007      	b.n	4040 <CONFIG_FPROTECT_BLOCK_SIZE+0x40>
        nrf_mutex_unlock(NRF_MUTEX, *((uint8_t *)mutex->mutex));
    4030:	6803      	ldr	r3, [r0, #0]
    4032:	781b      	ldrb	r3, [r3, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
}

NRF_STATIC_INLINE void nrf_mutex_unlock(NRF_MUTEX_Type * p_reg, uint8_t mutex)
{
    p_reg->MUTEX[mutex] = MUTEX_MUTEX_MUTEX_Unlocked;
    4034:	f503 7380 	add.w	r3, r3, #256	; 0x100
    4038:	2000      	movs	r0, #0
    403a:	4a05      	ldr	r2, [pc, #20]	; (4050 <CONFIG_FPROTECT_BLOCK_SIZE+0x50>)
    403c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    }
}
    4040:	bd08      	pop	{r3, pc}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    4042:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    4046:	4770      	bx	lr
                       NRF_CC3XX_PLATFORM_SUCCESS :
    4048:	4802      	ldr	r0, [pc, #8]	; (4054 <CONFIG_FPROTECT_BLOCK_SIZE+0x54>)
    404a:	e7f9      	b.n	4040 <CONFIG_FPROTECT_BLOCK_SIZE+0x40>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    404c:	4802      	ldr	r0, [pc, #8]	; (4058 <CONFIG_FPROTECT_BLOCK_SIZE+0x58>)
    404e:	e7f7      	b.n	4040 <CONFIG_FPROTECT_BLOCK_SIZE+0x40>
    4050:	50030000 	.word	0x50030000
    4054:	ffff8fe9 	.word	0xffff8fe9
    4058:	ffff8fea 	.word	0xffff8fea

0000405c <mutex_lock_platform>:
    if(mutex == NULL) {
    405c:	b370      	cbz	r0, 40bc <mutex_lock_platform+0x60>
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    405e:	b508      	push	{r3, lr}
    switch (mutex->flags) {
    4060:	6843      	ldr	r3, [r0, #4]
    4062:	2b04      	cmp	r3, #4
    4064:	d004      	beq.n	4070 <mutex_lock_platform+0x14>
    4066:	2b08      	cmp	r3, #8
    4068:	d00f      	beq.n	408a <mutex_lock_platform+0x2e>
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    406a:	b9c3      	cbnz	r3, 409e <mutex_lock_platform+0x42>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    406c:	4815      	ldr	r0, [pc, #84]	; (40c4 <mutex_lock_platform+0x68>)
    406e:	e00b      	b.n	4088 <mutex_lock_platform+0x2c>
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
    4070:	6803      	ldr	r3, [r0, #0]
    4072:	2201      	movs	r2, #1
    4074:	e8d3 1fef 	ldaex	r1, [r3]
    4078:	2900      	cmp	r1, #0
    407a:	d103      	bne.n	4084 <mutex_lock_platform+0x28>
    407c:	e8c3 2fe0 	stlex	r0, r2, [r3]
    4080:	2800      	cmp	r0, #0
    4082:	d1f7      	bne.n	4074 <mutex_lock_platform+0x18>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    4084:	d116      	bne.n	40b4 <mutex_lock_platform+0x58>
    4086:	2000      	movs	r0, #0
}
    4088:	bd08      	pop	{r3, pc}
        return nrf_mutex_lock(NRF_MUTEX, *((uint8_t *)mutex->mutex)) ?
    408a:	6803      	ldr	r3, [r0, #0]
    408c:	781b      	ldrb	r3, [r3, #0]
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
    408e:	f503 7380 	add.w	r3, r3, #256	; 0x100
    4092:	4a0d      	ldr	r2, [pc, #52]	; (40c8 <mutex_lock_platform+0x6c>)
    4094:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                       NRF_CC3XX_PLATFORM_SUCCESS :
    4098:	b973      	cbnz	r3, 40b8 <mutex_lock_platform+0x5c>
    409a:	2000      	movs	r0, #0
    409c:	e7f4      	b.n	4088 <mutex_lock_platform+0x2c>
        p_mutex = (struct k_mutex *)mutex->mutex;
    409e:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    40a0:	f04f 32ff 	mov.w	r2, #4294967295
    40a4:	f04f 33ff 	mov.w	r3, #4294967295
    40a8:	f00b fa02 	bl	f4b0 <z_impl_k_mutex_lock>
        if (ret == 0) {
    40ac:	2800      	cmp	r0, #0
    40ae:	d0eb      	beq.n	4088 <mutex_lock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    40b0:	4806      	ldr	r0, [pc, #24]	; (40cc <mutex_lock_platform+0x70>)
    40b2:	e7e9      	b.n	4088 <mutex_lock_platform+0x2c>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    40b4:	4805      	ldr	r0, [pc, #20]	; (40cc <mutex_lock_platform+0x70>)
    40b6:	e7e7      	b.n	4088 <mutex_lock_platform+0x2c>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    40b8:	4804      	ldr	r0, [pc, #16]	; (40cc <mutex_lock_platform+0x70>)
    40ba:	e7e5      	b.n	4088 <mutex_lock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    40bc:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    40c0:	4770      	bx	lr
    40c2:	bf00      	nop
    40c4:	ffff8fea 	.word	0xffff8fea
    40c8:	50030000 	.word	0x50030000
    40cc:	ffff8fe9 	.word	0xffff8fe9

000040d0 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    40d0:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    40d2:	4604      	mov	r4, r0
    40d4:	b190      	cbz	r0, 40fc <mutex_free_platform+0x2c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    40d6:	6863      	ldr	r3, [r4, #4]
    40d8:	2b04      	cmp	r3, #4
    40da:	d00e      	beq.n	40fa <mutex_free_platform+0x2a>
    40dc:	2b08      	cmp	r3, #8
    40de:	d00c      	beq.n	40fa <mutex_free_platform+0x2a>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    40e0:	b15b      	cbz	r3, 40fa <mutex_free_platform+0x2a>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    40e2:	f013 0f02 	tst.w	r3, #2
    40e6:	d10e      	bne.n	4106 <mutex_free_platform+0x36>
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    40e8:	6823      	ldr	r3, [r4, #0]

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
    40ea:	2200      	movs	r2, #0
    40ec:	601a      	str	r2, [r3, #0]
    40ee:	605a      	str	r2, [r3, #4]
    40f0:	609a      	str	r2, [r3, #8]
    40f2:	60da      	str	r2, [r3, #12]
    40f4:	611a      	str	r2, [r3, #16]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    40f6:	2300      	movs	r3, #0
    40f8:	6063      	str	r3, [r4, #4]
}
    40fa:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    40fc:	4b05      	ldr	r3, [pc, #20]	; (4114 <mutex_free_platform+0x44>)
    40fe:	685b      	ldr	r3, [r3, #4]
    4100:	4805      	ldr	r0, [pc, #20]	; (4118 <mutex_free_platform+0x48>)
    4102:	4798      	blx	r3
    4104:	e7e7      	b.n	40d6 <mutex_free_platform+0x6>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    4106:	4621      	mov	r1, r4
    4108:	4804      	ldr	r0, [pc, #16]	; (411c <mutex_free_platform+0x4c>)
    410a:	f011 fdb0 	bl	15c6e <k_mem_slab_free>
        mutex->mutex = NULL;
    410e:	2300      	movs	r3, #0
    4110:	6023      	str	r3, [r4, #0]
    4112:	e7f0      	b.n	40f6 <mutex_free_platform+0x26>
    4114:	2000006c 	.word	0x2000006c
    4118:	00024af8 	.word	0x00024af8
    411c:	20006530 	.word	0x20006530

00004120 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    4120:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    4122:	4604      	mov	r4, r0
    4124:	b178      	cbz	r0, 4146 <mutex_init_platform+0x26>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    4126:	6863      	ldr	r3, [r4, #4]
    4128:	2b04      	cmp	r3, #4
    412a:	d00b      	beq.n	4144 <mutex_init_platform+0x24>
    412c:	2b08      	cmp	r3, #8
    412e:	d009      	beq.n	4144 <mutex_init_platform+0x24>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    4130:	b90b      	cbnz	r3, 4136 <mutex_init_platform+0x16>
        mutex->mutex == NULL) {
    4132:	6823      	ldr	r3, [r4, #0]
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    4134:	b163      	cbz	r3, 4150 <mutex_init_platform+0x30>
    p_mutex = (struct k_mutex *)mutex->mutex;
    4136:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    4138:	f011 fe0e 	bl	15d58 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    413c:	6863      	ldr	r3, [r4, #4]
    413e:	f043 0301 	orr.w	r3, r3, #1
    4142:	6063      	str	r3, [r4, #4]
}
    4144:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    4146:	4b10      	ldr	r3, [pc, #64]	; (4188 <mutex_init_platform+0x68>)
    4148:	685b      	ldr	r3, [r3, #4]
    414a:	4810      	ldr	r0, [pc, #64]	; (418c <mutex_init_platform+0x6c>)
    414c:	4798      	blx	r3
    414e:	e7ea      	b.n	4126 <mutex_init_platform+0x6>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    4150:	f04f 32ff 	mov.w	r2, #4294967295
    4154:	f04f 33ff 	mov.w	r3, #4294967295
    4158:	4621      	mov	r1, r4
    415a:	480d      	ldr	r0, [pc, #52]	; (4190 <mutex_init_platform+0x70>)
    415c:	f00b f880 	bl	f260 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    4160:	b908      	cbnz	r0, 4166 <mutex_init_platform+0x46>
    4162:	6823      	ldr	r3, [r4, #0]
    4164:	b91b      	cbnz	r3, 416e <mutex_init_platform+0x4e>
            platform_abort_apis.abort_fn(
    4166:	4b08      	ldr	r3, [pc, #32]	; (4188 <mutex_init_platform+0x68>)
    4168:	685b      	ldr	r3, [r3, #4]
    416a:	480a      	ldr	r0, [pc, #40]	; (4194 <mutex_init_platform+0x74>)
    416c:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    416e:	6823      	ldr	r3, [r4, #0]
    4170:	2200      	movs	r2, #0
    4172:	601a      	str	r2, [r3, #0]
    4174:	605a      	str	r2, [r3, #4]
    4176:	609a      	str	r2, [r3, #8]
    4178:	60da      	str	r2, [r3, #12]
    417a:	611a      	str	r2, [r3, #16]
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    417c:	6863      	ldr	r3, [r4, #4]
    417e:	f043 0302 	orr.w	r3, r3, #2
    4182:	6063      	str	r3, [r4, #4]
    4184:	e7d7      	b.n	4136 <mutex_init_platform+0x16>
    4186:	bf00      	nop
    4188:	2000006c 	.word	0x2000006c
    418c:	00024af8 	.word	0x00024af8
    4190:	20006530 	.word	0x20006530
    4194:	00024b20 	.word	0x00024b20

00004198 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    4198:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    419a:	2340      	movs	r3, #64	; 0x40
    419c:	2214      	movs	r2, #20
    419e:	4904      	ldr	r1, [pc, #16]	; (41b0 <nrf_cc3xx_platform_mutex_init+0x18>)
    41a0:	4804      	ldr	r0, [pc, #16]	; (41b4 <nrf_cc3xx_platform_mutex_init+0x1c>)
    41a2:	f011 fd55 	bl	15c50 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    41a6:	4904      	ldr	r1, [pc, #16]	; (41b8 <nrf_cc3xx_platform_mutex_init+0x20>)
    41a8:	4804      	ldr	r0, [pc, #16]	; (41bc <nrf_cc3xx_platform_mutex_init+0x24>)
    41aa:	f00c f8e3 	bl	10374 <nrf_cc3xx_platform_set_mutexes>
}
    41ae:	bd08      	pop	{r3, pc}
    41b0:	20006550 	.word	0x20006550
    41b4:	20006530 	.word	0x20006530
    41b8:	00024b60 	.word	0x00024b60
    41bc:	00024b50 	.word	0x00024b50

000041c0 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    41c0:	4901      	ldr	r1, [pc, #4]	; (41c8 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    41c2:	2210      	movs	r2, #16
	str	r2, [r1]
    41c4:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    41c6:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    41c8:	e000ed10 	.word	0xe000ed10

000041cc <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    41cc:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    41ce:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    41d0:	f380 8811 	msr	BASEPRI, r0
	isb
    41d4:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    41d8:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    41dc:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    41de:	b662      	cpsie	i
	isb
    41e0:	f3bf 8f6f 	isb	sy

	bx	lr
    41e4:	4770      	bx	lr
    41e6:	bf00      	nop

000041e8 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    41e8:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    41ea:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    41ec:	f381 8811 	msr	BASEPRI, r1

	wfe
    41f0:	bf20      	wfe

	msr	BASEPRI, r0
    41f2:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    41f6:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    41f8:	4770      	bx	lr
    41fa:	bf00      	nop

000041fc <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    41fc:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    41fe:	2b00      	cmp	r3, #0
    4200:	db08      	blt.n	4214 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4202:	f000 001f 	and.w	r0, r0, #31
    4206:	095b      	lsrs	r3, r3, #5
    4208:	2201      	movs	r2, #1
    420a:	fa02 f000 	lsl.w	r0, r2, r0
    420e:	4a02      	ldr	r2, [pc, #8]	; (4218 <arch_irq_enable+0x1c>)
    4210:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    4214:	4770      	bx	lr
    4216:	bf00      	nop
    4218:	e000e100 	.word	0xe000e100

0000421c <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    421c:	0942      	lsrs	r2, r0, #5
    421e:	4b05      	ldr	r3, [pc, #20]	; (4234 <arch_irq_is_enabled+0x18>)
    4220:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    4224:	f000 001f 	and.w	r0, r0, #31
    4228:	2301      	movs	r3, #1
    422a:	fa03 f000 	lsl.w	r0, r3, r0
}
    422e:	4010      	ands	r0, r2
    4230:	4770      	bx	lr
    4232:	bf00      	nop
    4234:	e000e100 	.word	0xe000e100

00004238 <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    4238:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    423a:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    423c:	2b00      	cmp	r3, #0
    423e:	db08      	blt.n	4252 <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4240:	0149      	lsls	r1, r1, #5
    4242:	b2c9      	uxtb	r1, r1
    4244:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    4248:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    424c:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    4250:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4252:	f000 000f 	and.w	r0, r0, #15
    4256:	0149      	lsls	r1, r1, #5
    4258:	b2c9      	uxtb	r1, r1
    425a:	4b01      	ldr	r3, [pc, #4]	; (4260 <z_arm_irq_priority_set+0x28>)
    425c:	5419      	strb	r1, [r3, r0]
}
    425e:	4770      	bx	lr
    4260:	e000ed14 	.word	0xe000ed14

00004264 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    4264:	bf30      	wfi
    b z_SysNmiOnReset
    4266:	f7ff bffd 	b.w	4264 <z_SysNmiOnReset>
    426a:	bf00      	nop

0000426c <z_arm_prep_c>:
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    426c:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    426e:	4b0b      	ldr	r3, [pc, #44]	; (429c <z_arm_prep_c+0x30>)
    4270:	4a0b      	ldr	r2, [pc, #44]	; (42a0 <z_arm_prep_c+0x34>)
    4272:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    4276:	609a      	str	r2, [r3, #8]
    4278:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    427c:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    4280:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    4284:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    4288:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    428c:	f00a ff88 	bl	f1a0 <z_bss_zero>
	z_data_copy();
    4290:	f00b fe16 	bl	fec0 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    4294:	f000 f9da 	bl	464c <z_arm_interrupt_init>
	z_cstart();
    4298:	f00a ff8e 	bl	f1b8 <z_cstart>
    429c:	e000ed00 	.word	0xe000ed00
    42a0:	00000000 	.word	0x00000000

000042a4 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    42a4:	4a0a      	ldr	r2, [pc, #40]	; (42d0 <arch_swap+0x2c>)
    42a6:	6893      	ldr	r3, [r2, #8]
    42a8:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    42ac:	4909      	ldr	r1, [pc, #36]	; (42d4 <arch_swap+0x30>)
    42ae:	6809      	ldr	r1, [r1, #0]
    42b0:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    42b4:	4908      	ldr	r1, [pc, #32]	; (42d8 <arch_swap+0x34>)
    42b6:	684b      	ldr	r3, [r1, #4]
    42b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    42bc:	604b      	str	r3, [r1, #4]
    42be:	2300      	movs	r3, #0
    42c0:	f383 8811 	msr	BASEPRI, r3
    42c4:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    42c8:	6893      	ldr	r3, [r2, #8]
}
    42ca:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    42ce:	4770      	bx	lr
    42d0:	20006c04 	.word	0x20006c04
    42d4:	000277a4 	.word	0x000277a4
    42d8:	e000ed00 	.word	0xe000ed00

000042dc <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    42dc:	4914      	ldr	r1, [pc, #80]	; (4330 <z_arm_pendsv+0x54>)
    ldr r2, [r1, #_kernel_offset_to_current]
    42de:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    42e0:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    42e4:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    42e6:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    42ea:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    42ee:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    42f0:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    42f4:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    42f8:	4f0e      	ldr	r7, [pc, #56]	; (4334 <z_arm_pendsv+0x58>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    42fa:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    42fe:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    4300:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    4302:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    4304:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    4308:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    430a:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    430e:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    4312:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    4316:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    431a:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    431e:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    4322:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    4324:	f00e f9d8 	bl	126d8 <configure_builtin_stack_guard>
    pop {r2, lr}
    4328:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    432c:	4770      	bx	lr
    432e:	0000      	.short	0x0000
    ldr r1, =_kernel
    4330:	20006c04 	.word	0x20006c04
    ldr v4, =_SCS_ICSR
    4334:	e000ed04 	.word	0xe000ed04

00004338 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    4338:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    433c:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    433e:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    4342:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    4346:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    4348:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    434c:	2902      	cmp	r1, #2
    beq _oops
    434e:	d0ff      	beq.n	4350 <_oops>

00004350 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    4350:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    4352:	f00e f9af 	bl	126b4 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    4356:	bd01      	pop	{r0, pc}

00004358 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    4358:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    435a:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    435e:	490d      	ldr	r1, [pc, #52]	; (4394 <arch_new_thread+0x3c>)
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    4360:	f021 0101 	bic.w	r1, r1, #1
    4364:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    4368:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    436c:	9b01      	ldr	r3, [sp, #4]
    436e:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    4372:	9b02      	ldr	r3, [sp, #8]
    4374:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    4378:	9b03      	ldr	r3, [sp, #12]
    437a:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    437e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    4382:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
    4386:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    4388:	2300      	movs	r3, #0
    438a:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    438e:	bc10      	pop	{r4}
    4390:	4770      	bx	lr
    4392:	bf00      	nop
    4394:	0001212b 	.word	0x0001212b

00004398 <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    4398:	4b09      	ldr	r3, [pc, #36]	; (43c0 <arch_switch_to_main_thread+0x28>)
    439a:	6098      	str	r0, [r3, #8]
#endif

#if defined(CONFIG_BUILTIN_STACK_GUARD)
	/* Set PSPLIM register for built-in stack guarding of main thread. */
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
	__set_PSPLIM(main_thread->stack_info.start);
    439c:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    43a0:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    43a4:	4610      	mov	r0, r2
    43a6:	f381 8809 	msr	PSP, r1
    43aa:	2100      	movs	r1, #0
    43ac:	b663      	cpsie	if
    43ae:	f381 8811 	msr	BASEPRI, r1
    43b2:	f3bf 8f6f 	isb	sy
    43b6:	2200      	movs	r2, #0
    43b8:	2300      	movs	r3, #0
    43ba:	f00d feb6 	bl	1212a <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    43be:	bf00      	nop
    43c0:	20006c04 	.word	0x20006c04

000043c4 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    43c4:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    43c6:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    43c8:	4a0b      	ldr	r2, [pc, #44]	; (43f8 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    43ca:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    43cc:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    43ce:	bf1e      	ittt	ne
	movne	r1, #0
    43d0:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    43d2:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    43d4:	f011 fc98 	blne	15d08 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    43d8:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    43da:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    43de:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    43e2:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    43e6:	4905      	ldr	r1, [pc, #20]	; (43fc <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    43e8:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    43ea:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    43ec:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    43ee:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    43f2:	4903      	ldr	r1, [pc, #12]	; (4400 <_isr_wrapper+0x3c>)
	bx r1
    43f4:	4708      	bx	r1
    43f6:	0000      	.short	0x0000
	ldr r2, =_kernel
    43f8:	20006c04 	.word	0x20006c04
	ldr r1, =_sw_isr_table
    43fc:	00016da4 	.word	0x00016da4
	ldr r1, =z_arm_int_exit
    4400:	00004405 	.word	0x00004405

00004404 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    4404:	4b04      	ldr	r3, [pc, #16]	; (4418 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    4406:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    4408:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    440a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    440c:	d003      	beq.n	4416 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    440e:	4903      	ldr	r1, [pc, #12]	; (441c <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    4410:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    4414:	600a      	str	r2, [r1, #0]

00004416 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    4416:	4770      	bx	lr
	ldr r3, =_kernel
    4418:	20006c04 	.word	0x20006c04
	ldr r1, =_SCS_ICSR
    441c:	e000ed04 	.word	0xe000ed04

00004420 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    4420:	b510      	push	{r4, lr}
    4422:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    4424:	4b13      	ldr	r3, [pc, #76]	; (4474 <mem_manage_fault+0x54>)
    4426:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    4428:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    442a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    442c:	f013 0f02 	tst.w	r3, #2
    4430:	d00b      	beq.n	444a <mem_manage_fault+0x2a>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    4432:	4b10      	ldr	r3, [pc, #64]	; (4474 <mem_manage_fault+0x54>)
    4434:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    4436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4438:	f013 0f80 	tst.w	r3, #128	; 0x80
    443c:	d005      	beq.n	444a <mem_manage_fault+0x2a>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    443e:	b121      	cbz	r1, 444a <mem_manage_fault+0x2a>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    4440:	4a0c      	ldr	r2, [pc, #48]	; (4474 <mem_manage_fault+0x54>)
    4442:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4444:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4448:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    444a:	4b0a      	ldr	r3, [pc, #40]	; (4474 <mem_manage_fault+0x54>)
    444c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    444e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    4450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4452:	f013 0f10 	tst.w	r3, #16
    4456:	d101      	bne.n	445c <mem_manage_fault+0x3c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    4458:	4b06      	ldr	r3, [pc, #24]	; (4474 <mem_manage_fault+0x54>)
    445a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    445c:	4a05      	ldr	r2, [pc, #20]	; (4474 <mem_manage_fault+0x54>)
    445e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4460:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    4464:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    4466:	2101      	movs	r1, #1
    4468:	f00e f942 	bl	126f0 <memory_fault_recoverable>
    446c:	7020      	strb	r0, [r4, #0]

	return reason;
}
    446e:	2000      	movs	r0, #0
    4470:	bd10      	pop	{r4, pc}
    4472:	bf00      	nop
    4474:	e000ed00 	.word	0xe000ed00

00004478 <bus_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    4478:	b510      	push	{r4, lr}
    447a:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    447c:	4b12      	ldr	r3, [pc, #72]	; (44c8 <bus_fault+0x50>)
    447e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    4480:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    4482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4484:	f413 7f00 	tst.w	r3, #512	; 0x200
    4488:	d00b      	beq.n	44a2 <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    448a:	4b0f      	ldr	r3, [pc, #60]	; (44c8 <bus_fault+0x50>)
    448c:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    448e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4490:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    4494:	d005      	beq.n	44a2 <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    4496:	b121      	cbz	r1, 44a2 <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    4498:	4a0b      	ldr	r2, [pc, #44]	; (44c8 <bus_fault+0x50>)
    449a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    449c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    44a0:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    44a2:	4b09      	ldr	r3, [pc, #36]	; (44c8 <bus_fault+0x50>)
    44a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    44a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    44a8:	f413 7f80 	tst.w	r3, #256	; 0x100
    44ac:	d101      	bne.n	44b2 <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    44ae:	4b06      	ldr	r3, [pc, #24]	; (44c8 <bus_fault+0x50>)
    44b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    44b2:	4a05      	ldr	r2, [pc, #20]	; (44c8 <bus_fault+0x50>)
    44b4:	6a93      	ldr	r3, [r2, #40]	; 0x28
    44b6:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    44ba:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    44bc:	2101      	movs	r1, #1
    44be:	f00e f917 	bl	126f0 <memory_fault_recoverable>
    44c2:	7020      	strb	r0, [r4, #0]

	return reason;
}
    44c4:	2000      	movs	r0, #0
    44c6:	bd10      	pop	{r4, pc}
    44c8:	e000ed00 	.word	0xe000ed00

000044cc <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    44cc:	4b0a      	ldr	r3, [pc, #40]	; (44f8 <usage_fault+0x2c>)
    44ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    44d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    44d2:	6a98      	ldr	r0, [r3, #40]	; 0x28
    44d4:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
    44d8:	d10b      	bne.n	44f2 <usage_fault+0x26>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    44da:	4b07      	ldr	r3, [pc, #28]	; (44f8 <usage_fault+0x2c>)
    44dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    44de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    44e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    44e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    44e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    44e6:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    44ea:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    44ee:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    44f0:	4770      	bx	lr
		reason = K_ERR_STACK_CHK_FAIL;
    44f2:	2002      	movs	r0, #2
    44f4:	e7f1      	b.n	44da <usage_fault+0xe>
    44f6:	bf00      	nop
    44f8:	e000ed00 	.word	0xe000ed00

000044fc <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    44fc:	b510      	push	{r4, lr}
    44fe:	4604      	mov	r4, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    4500:	2300      	movs	r3, #0
    4502:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    4504:	4b1b      	ldr	r3, [pc, #108]	; (4574 <hard_fault+0x78>)
    4506:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    4508:	f010 0002 	ands.w	r0, r0, #2
    450c:	d12d      	bne.n	456a <hard_fault+0x6e>
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    450e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    4510:	2b00      	cmp	r3, #0
    4512:	db2b      	blt.n	456c <hard_fault+0x70>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    4514:	4b17      	ldr	r3, [pc, #92]	; (4574 <hard_fault+0x78>)
    4516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    4518:	f013 4380 	ands.w	r3, r3, #1073741824	; 0x40000000
    451c:	d027      	beq.n	456e <hard_fault+0x72>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    451e:	69a3      	ldr	r3, [r4, #24]
	uint16_t fault_insn = *(ret_addr - 1);
    4520:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    4524:	f64d 7302 	movw	r3, #57090	; 0xdf02
    4528:	429a      	cmp	r2, r3
    452a:	d010      	beq.n	454e <hard_fault+0x52>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
		} else if (SCB_MMFSR != 0) {
    452c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    4530:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    4534:	781b      	ldrb	r3, [r3, #0]
    4536:	b963      	cbnz	r3, 4552 <hard_fault+0x56>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    4538:	4b0f      	ldr	r3, [pc, #60]	; (4578 <hard_fault+0x7c>)
    453a:	781b      	ldrb	r3, [r3, #0]
    453c:	b97b      	cbnz	r3, 455e <hard_fault+0x62>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    453e:	4b0f      	ldr	r3, [pc, #60]	; (457c <hard_fault+0x80>)
    4540:	881b      	ldrh	r3, [r3, #0]
    4542:	b29b      	uxth	r3, r3
    4544:	b193      	cbz	r3, 456c <hard_fault+0x70>
			reason = usage_fault(esf);
    4546:	4620      	mov	r0, r4
    4548:	f7ff ffc0 	bl	44cc <usage_fault>
    454c:	e00e      	b.n	456c <hard_fault+0x70>
			reason = esf->basic.r0;
    454e:	6820      	ldr	r0, [r4, #0]
    4550:	e00c      	b.n	456c <hard_fault+0x70>
			reason = mem_manage_fault(esf, 1, recoverable);
    4552:	460a      	mov	r2, r1
    4554:	2101      	movs	r1, #1
    4556:	4620      	mov	r0, r4
    4558:	f7ff ff62 	bl	4420 <mem_manage_fault>
    455c:	e006      	b.n	456c <hard_fault+0x70>
			reason = bus_fault(esf, 1, recoverable);
    455e:	460a      	mov	r2, r1
    4560:	2101      	movs	r1, #1
    4562:	4620      	mov	r0, r4
    4564:	f7ff ff88 	bl	4478 <bus_fault>
    4568:	e000      	b.n	456c <hard_fault+0x70>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    456a:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    456c:	bd10      	pop	{r4, pc}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    456e:	4618      	mov	r0, r3
	return reason;
    4570:	e7fc      	b.n	456c <hard_fault+0x70>
    4572:	bf00      	nop
    4574:	e000ed00 	.word	0xe000ed00
    4578:	e000ed29 	.word	0xe000ed29
    457c:	e000ed2a 	.word	0xe000ed2a

00004580 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    4580:	b5f0      	push	{r4, r5, r6, r7, lr}
    4582:	b08b      	sub	sp, #44	; 0x2c
    4584:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    4586:	4b25      	ldr	r3, [pc, #148]	; (461c <z_arm_fault+0x9c>)
    4588:	6859      	ldr	r1, [r3, #4]
    458a:	f3c1 0108 	ubfx	r1, r1, #0, #9
    458e:	2300      	movs	r3, #0
    4590:	f383 8811 	msr	BASEPRI, r3
    4594:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    4598:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    459c:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    45a0:	d115      	bne.n	45ce <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    45a2:	f002 030c 	and.w	r3, r2, #12
    45a6:	2b08      	cmp	r3, #8
    45a8:	d014      	beq.n	45d4 <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    45aa:	f012 0f08 	tst.w	r2, #8
    45ae:	d00b      	beq.n	45c8 <z_arm_fault+0x48>
	*nested_exc = false;
    45b0:	2700      	movs	r7, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    45b2:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    45b6:	4620      	mov	r0, r4
    45b8:	f00e f89f 	bl	126fa <fault_handle>
    45bc:	4606      	mov	r6, r0
	if (recoverable) {
    45be:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    45c2:	b153      	cbz	r3, 45da <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    45c4:	b00b      	add	sp, #44	; 0x2c
    45c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    45c8:	4604      	mov	r4, r0
			*nested_exc = true;
    45ca:	2701      	movs	r7, #1
    45cc:	e7f1      	b.n	45b2 <z_arm_fault+0x32>
	*nested_exc = false;
    45ce:	2700      	movs	r7, #0
		return NULL;
    45d0:	463c      	mov	r4, r7
    45d2:	e7ee      	b.n	45b2 <z_arm_fault+0x32>
	*nested_exc = false;
    45d4:	2700      	movs	r7, #0
		return NULL;
    45d6:	463c      	mov	r4, r7
    45d8:	e7eb      	b.n	45b2 <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    45da:	ad01      	add	r5, sp, #4
    45dc:	6820      	ldr	r0, [r4, #0]
    45de:	6861      	ldr	r1, [r4, #4]
    45e0:	68a2      	ldr	r2, [r4, #8]
    45e2:	68e3      	ldr	r3, [r4, #12]
    45e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    45e6:	6920      	ldr	r0, [r4, #16]
    45e8:	6961      	ldr	r1, [r4, #20]
    45ea:	69a2      	ldr	r2, [r4, #24]
    45ec:	69e3      	ldr	r3, [r4, #28]
    45ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
	if (nested_exc) {
    45f0:	b14f      	cbz	r7, 4606 <z_arm_fault+0x86>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    45f2:	9b08      	ldr	r3, [sp, #32]
    45f4:	f3c3 0208 	ubfx	r2, r3, #0, #9
    45f8:	b95a      	cbnz	r2, 4612 <z_arm_fault+0x92>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    45fa:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    45fe:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    4602:	9308      	str	r3, [sp, #32]
    4604:	e005      	b.n	4612 <z_arm_fault+0x92>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    4606:	9b08      	ldr	r3, [sp, #32]
    4608:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    460c:	f023 0301 	bic.w	r3, r3, #1
    4610:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    4612:	a901      	add	r1, sp, #4
    4614:	4630      	mov	r0, r6
    4616:	f00e f849 	bl	126ac <z_arm_fatal_error>
    461a:	e7d3      	b.n	45c4 <z_arm_fault+0x44>
    461c:	e000ed00 	.word	0xe000ed00

00004620 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    4620:	4b04      	ldr	r3, [pc, #16]	; (4634 <z_arm_fault_init+0x14>)
    4622:	695a      	ldr	r2, [r3, #20]
    4624:	f042 0210 	orr.w	r2, r2, #16
    4628:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    462a:	695a      	ldr	r2, [r3, #20]
    462c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    4630:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    4632:	4770      	bx	lr
    4634:	e000ed00 	.word	0xe000ed00

00004638 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    4638:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    463c:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    4640:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    4642:	4672      	mov	r2, lr
	bl z_arm_fault
    4644:	f7ff ff9c 	bl	4580 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    4648:	bd01      	pop	{r0, pc}
    464a:	bf00      	nop

0000464c <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    464c:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    464e:	e006      	b.n	465e <z_arm_interrupt_init+0x12>
    4650:	f002 010f 	and.w	r1, r2, #15
    4654:	4b09      	ldr	r3, [pc, #36]	; (467c <z_arm_interrupt_init+0x30>)
    4656:	440b      	add	r3, r1
    4658:	2120      	movs	r1, #32
    465a:	7619      	strb	r1, [r3, #24]
    465c:	3201      	adds	r2, #1
    465e:	2a44      	cmp	r2, #68	; 0x44
    4660:	dc0a      	bgt.n	4678 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    4662:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    4664:	2b00      	cmp	r3, #0
    4666:	dbf3      	blt.n	4650 <z_arm_interrupt_init+0x4>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4668:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    466c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    4670:	2120      	movs	r1, #32
    4672:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    4676:	e7f1      	b.n	465c <z_arm_interrupt_init+0x10>
	}
}
    4678:	4770      	bx	lr
    467a:	bf00      	nop
    467c:	e000ecfc 	.word	0xe000ecfc

00004680 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    4680:	2000      	movs	r0, #0
    msr CONTROL, r0
    4682:	f380 8814 	msr	CONTROL, r0
    isb
    4686:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
    468a:	2000      	movs	r0, #0
    msr MSPLIM, r0
    468c:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
    4690:	f380 880b 	msr	PSPLIM, r0
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    4694:	f012 fb14 	bl	16cc0 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    4698:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    469a:	490e      	ldr	r1, [pc, #56]	; (46d4 <__start+0x54>)
    str r0, [r1]
    469c:	6008      	str	r0, [r1, #0]
    dsb
    469e:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    46a2:	480d      	ldr	r0, [pc, #52]	; (46d8 <__start+0x58>)
    msr msp, r0
    46a4:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    46a8:	f000 f83c 	bl	4724 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    46ac:	2020      	movs	r0, #32
    msr BASEPRI, r0
    46ae:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    46b2:	480a      	ldr	r0, [pc, #40]	; (46dc <__start+0x5c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    46b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    46b8:	1840      	adds	r0, r0, r1
    msr PSP, r0
    46ba:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    46be:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    46c2:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    46c4:	4308      	orrs	r0, r1
    msr CONTROL, r0
    46c6:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    46ca:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    46ce:	f7ff fdcd 	bl	426c <z_arm_prep_c>
    46d2:	0000      	.short	0x0000
    ldr r1, =_SCS_MPU_CTRL
    46d4:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    46d8:	2000ee38 	.word	0x2000ee38
    ldr r0, =z_interrupt_stacks
    46dc:	2000ef78 	.word	0x2000ef78

000046e0 <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    46e0:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    46e4:	4905      	ldr	r1, [pc, #20]	; (46fc <sys_arch_reboot+0x1c>)
    46e6:	68ca      	ldr	r2, [r1, #12]
    46e8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    46ec:	4b04      	ldr	r3, [pc, #16]	; (4700 <sys_arch_reboot+0x20>)
    46ee:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    46f0:	60cb      	str	r3, [r1, #12]
    46f2:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    46f6:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    46f8:	e7fd      	b.n	46f6 <sys_arch_reboot+0x16>
    46fa:	bf00      	nop
    46fc:	e000ed00 	.word	0xe000ed00
    4700:	05fa0004 	.word	0x05fa0004

00004704 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    4704:	4b06      	ldr	r3, [pc, #24]	; (4720 <z_arm_clear_arm_mpu_config+0x1c>)
    4706:	6818      	ldr	r0, [r3, #0]
	int num_regions =
    4708:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    470c:	2300      	movs	r3, #0
    470e:	4283      	cmp	r3, r0
    4710:	da05      	bge.n	471e <z_arm_clear_arm_mpu_config+0x1a>
* \param mpu Pointer to MPU to be used.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
    4712:	4a03      	ldr	r2, [pc, #12]	; (4720 <z_arm_clear_arm_mpu_config+0x1c>)
    4714:	6093      	str	r3, [r2, #8]
  mpu->RLAR = 0U;
    4716:	2100      	movs	r1, #0
    4718:	6111      	str	r1, [r2, #16]
    471a:	3301      	adds	r3, #1
    471c:	e7f7      	b.n	470e <z_arm_clear_arm_mpu_config+0xa>
		ARM_MPU_ClrRegion(i);
	}
}
    471e:	4770      	bx	lr
    4720:	e000ed90 	.word	0xe000ed90

00004724 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    4724:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    4726:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    4728:	2400      	movs	r4, #0
    472a:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    472e:	f7ff ffe9 	bl	4704 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    4732:	4623      	mov	r3, r4
    4734:	2b0f      	cmp	r3, #15
    4736:	d809      	bhi.n	474c <z_arm_init_arch_hw_at_boot+0x28>
		NVIC->ICER[i] = 0xFFFFFFFF;
    4738:	f103 0120 	add.w	r1, r3, #32
    473c:	4a0d      	ldr	r2, [pc, #52]	; (4774 <z_arm_init_arch_hw_at_boot+0x50>)
    473e:	f04f 30ff 	mov.w	r0, #4294967295
    4742:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    4746:	3301      	adds	r3, #1
    4748:	b2db      	uxtb	r3, r3
    474a:	e7f3      	b.n	4734 <z_arm_init_arch_hw_at_boot+0x10>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    474c:	2300      	movs	r3, #0
    474e:	2b0f      	cmp	r3, #15
    4750:	d809      	bhi.n	4766 <z_arm_init_arch_hw_at_boot+0x42>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    4752:	f103 0160 	add.w	r1, r3, #96	; 0x60
    4756:	4a07      	ldr	r2, [pc, #28]	; (4774 <z_arm_init_arch_hw_at_boot+0x50>)
    4758:	f04f 30ff 	mov.w	r0, #4294967295
    475c:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    4760:	3301      	adds	r3, #1
    4762:	b2db      	uxtb	r3, r3
    4764:	e7f3      	b.n	474e <z_arm_init_arch_hw_at_boot+0x2a>
  __ASM volatile ("cpsie i" : : : "memory");
    4766:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    4768:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    476c:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    4770:	bd10      	pop	{r4, pc}
    4772:	bf00      	nop
    4774:	e000e100 	.word	0xe000e100

00004778 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    4778:	b508      	push	{r3, lr}
	if (_current == thread) {
    477a:	4b08      	ldr	r3, [pc, #32]	; (479c <z_impl_k_thread_abort+0x24>)
    477c:	689b      	ldr	r3, [r3, #8]
    477e:	4283      	cmp	r3, r0
    4780:	d002      	beq.n	4788 <z_impl_k_thread_abort+0x10>
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	z_thread_abort(thread);
    4782:	f00b fb75 	bl	fe70 <z_thread_abort>
}
    4786:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    4788:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    478c:	2b00      	cmp	r3, #0
    478e:	d0f8      	beq.n	4782 <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    4790:	4a03      	ldr	r2, [pc, #12]	; (47a0 <z_impl_k_thread_abort+0x28>)
    4792:	6853      	ldr	r3, [r2, #4]
    4794:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    4798:	6053      	str	r3, [r2, #4]
    479a:	e7f2      	b.n	4782 <z_impl_k_thread_abort+0xa>
    479c:	20006c04 	.word	0x20006c04
    47a0:	e000ed00 	.word	0xe000ed00

000047a4 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    47a4:	b510      	push	{r4, lr}
    47a6:	b084      	sub	sp, #16
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    47a8:	4c09      	ldr	r4, [pc, #36]	; (47d0 <z_arm_configure_static_mpu_regions+0x2c>)
    47aa:	4623      	mov	r3, r4
    47ac:	4a09      	ldr	r2, [pc, #36]	; (47d4 <z_arm_configure_static_mpu_regions+0x30>)
    47ae:	2101      	movs	r1, #1
    47b0:	4809      	ldr	r0, [pc, #36]	; (47d8 <z_arm_configure_static_mpu_regions+0x34>)
    47b2:	f00e f807 	bl	127c4 <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    47b6:	2300      	movs	r3, #0
    47b8:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    47ba:	4b08      	ldr	r3, [pc, #32]	; (47dc <z_arm_configure_static_mpu_regions+0x38>)
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    47bc:	9301      	str	r3, [sp, #4]
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    47be:	1ae4      	subs	r4, r4, r3
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    47c0:	9402      	str	r4, [sp, #8]
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    47c2:	2101      	movs	r1, #1
    47c4:	a801      	add	r0, sp, #4
    47c6:	f00e f801 	bl	127cc <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    47ca:	b004      	add	sp, #16
    47cc:	bd10      	pop	{r4, pc}
    47ce:	bf00      	nop
    47d0:	20070000 	.word	0x20070000
    47d4:	20000000 	.word	0x20000000
    47d8:	00024b74 	.word	0x00024b74
    47dc:	20000340 	.word	0x20000340

000047e0 <mpu_init>:

	/* Flash region(s): Attribute-0
	 * SRAM region(s): Attribute-1
	 * SRAM no cache-able regions(s): Attribute-2
	 */
	MPU->MAIR0 =
    47e0:	4b01      	ldr	r3, [pc, #4]	; (47e8 <mpu_init+0x8>)
    47e2:	4a02      	ldr	r2, [pc, #8]	; (47ec <mpu_init+0xc>)
    47e4:	631a      	str	r2, [r3, #48]	; 0x30
		((MPU_MAIR_ATTR_SRAM << MPU_MAIR0_Attr1_Pos) &
			MPU_MAIR0_Attr1_Msk)
		|
		((MPU_MAIR_ATTR_SRAM_NOCACHE << MPU_MAIR0_Attr2_Pos) &
			MPU_MAIR0_Attr2_Msk);
}
    47e6:	4770      	bx	lr
    47e8:	e000ed90 	.word	0xe000ed90
    47ec:	0044ffaa 	.word	0x0044ffaa

000047f0 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
    47f0:	b410      	push	{r4}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    47f2:	680b      	ldr	r3, [r1, #0]
    47f4:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    47f8:	7a0c      	ldrb	r4, [r1, #8]
    47fa:	f004 031f 	and.w	r3, r4, #31
    47fe:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    4800:	68cb      	ldr	r3, [r1, #12]
    4802:	f023 031f 	bic.w	r3, r3, #31
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    4806:	0964      	lsrs	r4, r4, #5
    4808:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    480c:	f043 0301 	orr.w	r3, r3, #1
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    4810:	4902      	ldr	r1, [pc, #8]	; (481c <region_init+0x2c>)
    4812:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    4814:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    4816:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    4818:	bc10      	pop	{r4}
    481a:	4770      	bx	lr
    481c:	e000ed90 	.word	0xe000ed90

00004820 <mpu_configure_regions_and_partition>:
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    4820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4824:	b087      	sub	sp, #28
    4826:	4681      	mov	r9, r0
    4828:	9100      	str	r1, [sp, #0]
    482a:	9301      	str	r3, [sp, #4]
	int i;
	int reg_index = start_reg_index;
    482c:	4614      	mov	r4, r2

	for (i = 0; i < regions_num; i++) {
    482e:	2700      	movs	r7, #0
    4830:	e034      	b.n	489c <mpu_configure_regions_and_partition+0x7c>
	return -EINVAL;
    4832:	f06f 0615 	mvn.w	r6, #21
    4836:	e053      	b.n	48e0 <mpu_configure_regions_and_partition+0xc0>
		 */
		uint32_t u_reg_base = mpu_region_get_base(u_reg_index);
		uint32_t u_reg_last = mpu_region_get_last_addr(u_reg_index);
		uint32_t reg_last = regions[i].start + regions[i].size - 1;

		if ((regions[i].start == u_reg_base) &&
    4838:	45d8      	cmp	r8, fp
    483a:	d169      	bne.n	4910 <mpu_configure_regions_and_partition+0xf0>
			 * underlying region. In this case we simply
			 * update the partition attributes of the
			 * underlying region with those of the new
			 * region.
			 */
			mpu_configure_region(u_reg_index, &regions[i]);
    483c:	4629      	mov	r1, r5
    483e:	b2f0      	uxtb	r0, r6
    4840:	f00d ffa5 	bl	1278e <mpu_configure_region>
    4844:	e029      	b.n	489a <mpu_configure_regions_and_partition+0x7a>
	MPU->RNR = index;
    4846:	4b58      	ldr	r3, [pc, #352]	; (49a8 <mpu_configure_regions_and_partition+0x188>)
    4848:	6098      	str	r0, [r3, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    484a:	68d9      	ldr	r1, [r3, #12]
    484c:	f001 011f 	and.w	r1, r1, #31
		| (base & MPU_RBAR_BASE_Msk);
    4850:	f022 021f 	bic.w	r2, r2, #31
    4854:	430a      	orrs	r2, r1
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    4856:	60da      	str	r2, [r3, #12]
			 */
			mpu_region_set_base(u_reg_index,
				regions[i].start + regions[i].size);

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    4858:	4629      	mov	r1, r5
    485a:	b2e0      	uxtb	r0, r4
    485c:	f00d ff97 	bl	1278e <mpu_configure_region>
    4860:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    4862:	f110 0f16 	cmn.w	r0, #22
    4866:	f000 8097 	beq.w	4998 <mpu_configure_regions_and_partition+0x178>
				return reg_index;
			}

			reg_index++;
    486a:	3401      	adds	r4, #1
    486c:	e015      	b.n	489a <mpu_configure_regions_and_partition+0x7a>
			 * underlying region; the end of the underlying
			 * region needs to be set to the start of the
			 * new region.
			 */
			mpu_region_set_limit(u_reg_index,
				regions[i].start - 1);
    486e:	3b01      	subs	r3, #1
	MPU->RNR = index;
    4870:	494d      	ldr	r1, [pc, #308]	; (49a8 <mpu_configure_regions_and_partition+0x188>)
    4872:	6088      	str	r0, [r1, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    4874:	690a      	ldr	r2, [r1, #16]
    4876:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    487a:	f023 031f 	bic.w	r3, r3, #31
    487e:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    4880:	610b      	str	r3, [r1, #16]

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);
    4882:	4629      	mov	r1, r5
    4884:	b2e0      	uxtb	r0, r4
    4886:	f00d ff82 	bl	1278e <mpu_configure_region>
    488a:	4604      	mov	r4, r0

			if (reg_index == -EINVAL) {
    488c:	f110 0f16 	cmn.w	r0, #22
    4890:	f000 8082 	beq.w	4998 <mpu_configure_regions_and_partition+0x178>
				return reg_index;
			}

			reg_index++;
    4894:	3401      	adds	r4, #1
    4896:	e000      	b.n	489a <mpu_configure_regions_and_partition+0x7a>

			if (reg_index == -EINVAL) {
				return reg_index;
			}

			reg_index++;
    4898:	3401      	adds	r4, #1
	for (i = 0; i < regions_num; i++) {
    489a:	3701      	adds	r7, #1
    489c:	9b00      	ldr	r3, [sp, #0]
    489e:	429f      	cmp	r7, r3
    48a0:	da7a      	bge.n	4998 <mpu_configure_regions_and_partition+0x178>
		if (regions[i].size == 0U) {
    48a2:	eb07 0547 	add.w	r5, r7, r7, lsl #1
    48a6:	ea4f 0a85 	mov.w	sl, r5, lsl #2
    48aa:	eb09 0585 	add.w	r5, r9, r5, lsl #2
    48ae:	f8d5 8004 	ldr.w	r8, [r5, #4]
    48b2:	f1b8 0f00 	cmp.w	r8, #0
    48b6:	d0f0      	beq.n	489a <mpu_configure_regions_and_partition+0x7a>
		if (do_sanity_check &&
    48b8:	9b01      	ldr	r3, [sp, #4]
    48ba:	b123      	cbz	r3, 48c6 <mpu_configure_regions_and_partition+0xa6>
			(!mpu_partition_is_valid(&regions[i]))) {
    48bc:	4628      	mov	r0, r5
    48be:	f00d ff49 	bl	12754 <mpu_partition_is_valid>
		if (do_sanity_check &&
    48c2:	2800      	cmp	r0, #0
    48c4:	d064      	beq.n	4990 <mpu_configure_regions_and_partition+0x170>
			get_region_index(regions[i].start, regions[i].size);
    48c6:	f859 b00a 	ldr.w	fp, [r9, sl]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    48ca:	4658      	mov	r0, fp
    48cc:	f00d ff38 	bl	12740 <arm_cmse_mpu_region_get>
    48d0:	4606      	mov	r6, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    48d2:	eb08 000b 	add.w	r0, r8, fp
    48d6:	3801      	subs	r0, #1
    48d8:	f00d ff32 	bl	12740 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    48dc:	4286      	cmp	r6, r0
    48de:	d1a8      	bne.n	4832 <mpu_configure_regions_and_partition+0x12>
		if ((u_reg_index == -EINVAL) ||
    48e0:	f116 0f16 	cmn.w	r6, #22
    48e4:	d057      	beq.n	4996 <mpu_configure_regions_and_partition+0x176>
			(u_reg_index > (reg_index - 1))) {
    48e6:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    48e8:	42b3      	cmp	r3, r6
    48ea:	db59      	blt.n	49a0 <mpu_configure_regions_and_partition+0x180>
		uint32_t u_reg_base = mpu_region_get_base(u_reg_index);
    48ec:	4630      	mov	r0, r6
	MPU->RNR = index;
    48ee:	4b2e      	ldr	r3, [pc, #184]	; (49a8 <mpu_configure_regions_and_partition+0x188>)
    48f0:	609e      	str	r6, [r3, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    48f2:	68d9      	ldr	r1, [r3, #12]
    48f4:	f021 011f 	bic.w	r1, r1, #31
	MPU->RNR = index;
    48f8:	609e      	str	r6, [r3, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    48fa:	691b      	ldr	r3, [r3, #16]
    48fc:	f043 081f 	orr.w	r8, r3, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    4900:	f859 300a 	ldr.w	r3, [r9, sl]
    4904:	686a      	ldr	r2, [r5, #4]
    4906:	441a      	add	r2, r3
    4908:	f102 3bff 	add.w	fp, r2, #4294967295
		if ((regions[i].start == u_reg_base) &&
    490c:	4299      	cmp	r1, r3
    490e:	d093      	beq.n	4838 <mpu_configure_regions_and_partition+0x18>
		} else if (regions[i].start == u_reg_base) {
    4910:	4299      	cmp	r1, r3
    4912:	d098      	beq.n	4846 <mpu_configure_regions_and_partition+0x26>
		} else if (reg_last == u_reg_last) {
    4914:	45d8      	cmp	r8, fp
    4916:	d0aa      	beq.n	486e <mpu_configure_regions_and_partition+0x4e>
				regions[i].start - 1);
    4918:	3b01      	subs	r3, #1
	MPU->RNR = index;
    491a:	4923      	ldr	r1, [pc, #140]	; (49a8 <mpu_configure_regions_and_partition+0x188>)
    491c:	4606      	mov	r6, r0
    491e:	6088      	str	r0, [r1, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    4920:	690a      	ldr	r2, [r1, #16]
    4922:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    4926:	f023 031f 	bic.w	r3, r3, #31
    492a:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    492c:	610b      	str	r3, [r1, #16]
				mpu_configure_region(reg_index, &regions[i]);
    492e:	4629      	mov	r1, r5
    4930:	b2e0      	uxtb	r0, r4
    4932:	f00d ff2c 	bl	1278e <mpu_configure_region>
    4936:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    4938:	f110 0f16 	cmn.w	r0, #22
    493c:	d02c      	beq.n	4998 <mpu_configure_regions_and_partition+0x178>
			reg_index++;
    493e:	3001      	adds	r0, #1
	MPU->RNR = index;
    4940:	4b19      	ldr	r3, [pc, #100]	; (49a8 <mpu_configure_regions_and_partition+0x188>)
    4942:	609e      	str	r6, [r3, #8]
	attr->rbar = MPU->RBAR &
    4944:	68d9      	ldr	r1, [r3, #12]
    4946:	f89d 2010 	ldrb.w	r2, [sp, #16]
    494a:	f361 0204 	bfi	r2, r1, #0, #5
    494e:	f88d 2010 	strb.w	r2, [sp, #16]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    4952:	691b      	ldr	r3, [r3, #16]
    4954:	f3c3 0342 	ubfx	r3, r3, #1, #3
    4958:	b2d2      	uxtb	r2, r2
    495a:	f363 1247 	bfi	r2, r3, #5, #3
    495e:	f88d 2010 	strb.w	r2, [sp, #16]
			fill_region.base = regions[i].start +
    4962:	f859 300a 	ldr.w	r3, [r9, sl]
				regions[i].size;
    4966:	686a      	ldr	r2, [r5, #4]
			fill_region.base = regions[i].start +
    4968:	4413      	add	r3, r2
    496a:	9302      	str	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i].start +
    496c:	f023 031f 	bic.w	r3, r3, #31
    4970:	eba8 080b 	sub.w	r8, r8, fp
    4974:	4443      	add	r3, r8
    4976:	3b01      	subs	r3, #1
    4978:	f023 031f 	bic.w	r3, r3, #31
			fill_region.attr.r_limit =
    497c:	9305      	str	r3, [sp, #20]
				region_allocate_and_init(reg_index,
    497e:	a902      	add	r1, sp, #8
    4980:	b2c0      	uxtb	r0, r0
    4982:	f00d fef9 	bl	12778 <region_allocate_and_init>
    4986:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    4988:	f110 0f16 	cmn.w	r0, #22
    498c:	d184      	bne.n	4898 <mpu_configure_regions_and_partition+0x78>
    498e:	e003      	b.n	4998 <mpu_configure_regions_and_partition+0x178>
			return -EINVAL;
    4990:	f06f 0415 	mvn.w	r4, #21
    4994:	e000      	b.n	4998 <mpu_configure_regions_and_partition+0x178>
			return -EINVAL;
    4996:	4634      	mov	r4, r6
		}
	}

	return reg_index;
}
    4998:	4620      	mov	r0, r4
    499a:	b007      	add	sp, #28
    499c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return -EINVAL;
    49a0:	f06f 0415 	mvn.w	r4, #21
    49a4:	e7f8      	b.n	4998 <mpu_configure_regions_and_partition+0x178>
    49a6:	bf00      	nop
    49a8:	e000ed90 	.word	0xe000ed90

000049ac <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    49ac:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    49ae:	4c03      	ldr	r4, [pc, #12]	; (49bc <mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    49b0:	2301      	movs	r3, #1
    49b2:	7822      	ldrb	r2, [r4, #0]
    49b4:	f7ff ff34 	bl	4820 <mpu_configure_regions_and_partition>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    49b8:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    49ba:	bd10      	pop	{r4, pc}
    49bc:	20006c71 	.word	0x20006c71

000049c0 <mpu_mark_areas_for_dynamic_regions>:
 * -EINVAL on error.
 */
static int mpu_mark_areas_for_dynamic_regions(
		const struct z_arm_mpu_partition dyn_region_areas[],
		const uint8_t dyn_region_areas_num)
{
    49c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    49c4:	4607      	mov	r7, r0
    49c6:	4688      	mov	r8, r1
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    49c8:	2400      	movs	r4, #0
    49ca:	e003      	b.n	49d4 <mpu_mark_areas_for_dynamic_regions+0x14>
	return -EINVAL;
    49cc:	f06f 0515 	mvn.w	r5, #21
    49d0:	e017      	b.n	4a02 <mpu_mark_areas_for_dynamic_regions+0x42>
	for (int i = 0; i < dyn_region_areas_num; i++) {
    49d2:	3401      	adds	r4, #1
    49d4:	45a0      	cmp	r8, r4
    49d6:	dd3c      	ble.n	4a52 <mpu_mark_areas_for_dynamic_regions+0x92>
		if (dyn_region_areas[i].size == 0U) {
    49d8:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    49dc:	009a      	lsls	r2, r3, #2
    49de:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    49e2:	685e      	ldr	r6, [r3, #4]
    49e4:	2e00      	cmp	r6, #0
    49e6:	d0f4      	beq.n	49d2 <mpu_mark_areas_for_dynamic_regions+0x12>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    49e8:	f857 9002 	ldr.w	r9, [r7, r2]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    49ec:	4648      	mov	r0, r9
    49ee:	f00d fea7 	bl	12740 <arm_cmse_mpu_region_get>
    49f2:	4605      	mov	r5, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    49f4:	eb06 0009 	add.w	r0, r6, r9
    49f8:	3801      	subs	r0, #1
    49fa:	f00d fea1 	bl	12740 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    49fe:	4285      	cmp	r5, r0
    4a00:	d1e4      	bne.n	49cc <mpu_mark_areas_for_dynamic_regions+0xc>
		dyn_reg_info[i].index =
    4a02:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    4a06:	4a16      	ldr	r2, [pc, #88]	; (4a60 <mpu_mark_areas_for_dynamic_regions+0xa0>)
    4a08:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    4a0c:	f115 0f16 	cmn.w	r5, #22
    4a10:	d020      	beq.n	4a54 <mpu_mark_areas_for_dynamic_regions+0x94>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    4a12:	4b14      	ldr	r3, [pc, #80]	; (4a64 <mpu_mark_areas_for_dynamic_regions+0xa4>)
    4a14:	781b      	ldrb	r3, [r3, #0]
    4a16:	42ab      	cmp	r3, r5
    4a18:	dd1f      	ble.n	4a5a <mpu_mark_areas_for_dynamic_regions+0x9a>

			return -EINVAL;
		}

		/* Store default configuration */
		mpu_region_get_conf(dyn_reg_info[i].index,
    4a1a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    4a1e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
	MPU->RNR = index;
    4a22:	4a11      	ldr	r2, [pc, #68]	; (4a68 <mpu_mark_areas_for_dynamic_regions+0xa8>)
    4a24:	6095      	str	r5, [r2, #8]
	MPU->RNR = index;
    4a26:	6095      	str	r5, [r2, #8]
	attr->rbar = MPU->RBAR &
    4a28:	68d5      	ldr	r5, [r2, #12]
    4a2a:	7b18      	ldrb	r0, [r3, #12]
    4a2c:	f365 0004 	bfi	r0, r5, #0, #5
    4a30:	7318      	strb	r0, [r3, #12]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    4a32:	6910      	ldr	r0, [r2, #16]
    4a34:	f3c0 0042 	ubfx	r0, r0, #1, #3
    4a38:	7b1d      	ldrb	r5, [r3, #12]
    4a3a:	f360 1547 	bfi	r5, r0, #5, #3
    4a3e:	731d      	strb	r5, [r3, #12]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    4a40:	68d1      	ldr	r1, [r2, #12]
    4a42:	f021 011f 	bic.w	r1, r1, #31
    4a46:	6059      	str	r1, [r3, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    4a48:	6912      	ldr	r2, [r2, #16]
    4a4a:	f022 021f 	bic.w	r2, r2, #31
    4a4e:	611a      	str	r2, [r3, #16]
}
    4a50:	e7bf      	b.n	49d2 <mpu_mark_areas_for_dynamic_regions+0x12>
			&dyn_reg_info[i].region_conf);
	}

	return 0;
    4a52:	2500      	movs	r5, #0
}
    4a54:	4628      	mov	r0, r5
    4a56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return -EINVAL;
    4a5a:	f06f 0515 	mvn.w	r5, #21
    4a5e:	e7f9      	b.n	4a54 <mpu_mark_areas_for_dynamic_regions+0x94>
    4a60:	20006a50 	.word	0x20006a50
    4a64:	20006c71 	.word	0x20006c71
    4a68:	e000ed90 	.word	0xe000ed90

00004a6c <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    4a6c:	4b03      	ldr	r3, [pc, #12]	; (4a7c <arm_core_mpu_enable+0x10>)
    4a6e:	2205      	movs	r2, #5
    4a70:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    4a72:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4a76:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    4a7a:	4770      	bx	lr
    4a7c:	e000ed90 	.word	0xe000ed90

00004a80 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    4a80:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    4a84:	4b01      	ldr	r3, [pc, #4]	; (4a8c <arm_core_mpu_disable+0xc>)
    4a86:	2200      	movs	r2, #0
    4a88:	605a      	str	r2, [r3, #4]
}
    4a8a:	4770      	bx	lr
    4a8c:	e000ed90 	.word	0xe000ed90

00004a90 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    4a90:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    4a92:	4b0e      	ldr	r3, [pc, #56]	; (4acc <z_arm_mpu_init+0x3c>)
    4a94:	681d      	ldr	r5, [r3, #0]
    4a96:	2d08      	cmp	r5, #8
    4a98:	d815      	bhi.n	4ac6 <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    4a9a:	f7ff fff1 	bl	4a80 <arm_core_mpu_disable>
	}
#endif
#endif /* CONFIG_NOCACHE_MEMORY */

	/* Architecture-specific configuration */
	mpu_init();
    4a9e:	f7ff fe9f 	bl	47e0 <mpu_init>

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    4aa2:	2400      	movs	r4, #0
    4aa4:	42a5      	cmp	r5, r4
    4aa6:	d908      	bls.n	4aba <z_arm_mpu_init+0x2a>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    4aa8:	4b08      	ldr	r3, [pc, #32]	; (4acc <z_arm_mpu_init+0x3c>)
    4aaa:	6859      	ldr	r1, [r3, #4]
    4aac:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    4ab0:	4620      	mov	r0, r4
    4ab2:	f7ff fe9d 	bl	47f0 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    4ab6:	3401      	adds	r4, #1
    4ab8:	e7f4      	b.n	4aa4 <z_arm_mpu_init+0x14>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    4aba:	4b05      	ldr	r3, [pc, #20]	; (4ad0 <z_arm_mpu_init+0x40>)
    4abc:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    4abe:	f7ff ffd5 	bl	4a6c <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    4ac2:	2000      	movs	r0, #0
}
    4ac4:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    4ac6:	f04f 30ff 	mov.w	r0, #4294967295
    4aca:	e7fb      	b.n	4ac4 <z_arm_mpu_init+0x34>
    4acc:	00024b98 	.word	0x00024b98
    4ad0:	20006c71 	.word	0x20006c71

00004ad4 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    4ad4:	4b01      	ldr	r3, [pc, #4]	; (4adc <__stdout_hook_install+0x8>)
    4ad6:	6018      	str	r0, [r3, #0]
}
    4ad8:	4770      	bx	lr
    4ada:	bf00      	nop
    4adc:	2000002c 	.word	0x2000002c

00004ae0 <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
    4ae0:	b570      	push	{r4, r5, r6, lr}
    4ae2:	4606      	mov	r6, r0
    4ae4:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
    4ae6:	2400      	movs	r4, #0
    4ae8:	e000      	b.n	4aec <z_impl_zephyr_read_stdin+0xc>
    4aea:	3401      	adds	r4, #1
    4aec:	42ac      	cmp	r4, r5
    4aee:	da08      	bge.n	4b02 <z_impl_zephyr_read_stdin+0x22>
		*(buf + i) = _stdin_hook();
    4af0:	4b05      	ldr	r3, [pc, #20]	; (4b08 <z_impl_zephyr_read_stdin+0x28>)
    4af2:	681b      	ldr	r3, [r3, #0]
    4af4:	4798      	blx	r3
    4af6:	5530      	strb	r0, [r6, r4]
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
    4af8:	280a      	cmp	r0, #10
    4afa:	d001      	beq.n	4b00 <z_impl_zephyr_read_stdin+0x20>
    4afc:	280d      	cmp	r0, #13
    4afe:	d1f4      	bne.n	4aea <z_impl_zephyr_read_stdin+0xa>
			i++;
    4b00:	3401      	adds	r4, #1
			break;
		}
	}
	return i;
}
    4b02:	4620      	mov	r0, r4
    4b04:	bd70      	pop	{r4, r5, r6, pc}
    4b06:	bf00      	nop
    4b08:	20000028 	.word	0x20000028

00004b0c <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
    4b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4b0e:	4605      	mov	r5, r0
    4b10:	460f      	mov	r7, r1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
    4b12:	2400      	movs	r4, #0
    4b14:	e004      	b.n	4b20 <z_impl_zephyr_write_stdout+0x14>
		if (*(buf + i) == '\n') {
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
    4b16:	4b09      	ldr	r3, [pc, #36]	; (4b3c <z_impl_zephyr_write_stdout+0x30>)
    4b18:	681b      	ldr	r3, [r3, #0]
    4b1a:	7830      	ldrb	r0, [r6, #0]
    4b1c:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
    4b1e:	3401      	adds	r4, #1
    4b20:	42bc      	cmp	r4, r7
    4b22:	da08      	bge.n	4b36 <z_impl_zephyr_write_stdout+0x2a>
		if (*(buf + i) == '\n') {
    4b24:	192e      	adds	r6, r5, r4
    4b26:	5d2b      	ldrb	r3, [r5, r4]
    4b28:	2b0a      	cmp	r3, #10
    4b2a:	d1f4      	bne.n	4b16 <z_impl_zephyr_write_stdout+0xa>
			_stdout_hook('\r');
    4b2c:	4b03      	ldr	r3, [pc, #12]	; (4b3c <z_impl_zephyr_write_stdout+0x30>)
    4b2e:	681b      	ldr	r3, [r3, #0]
    4b30:	200d      	movs	r0, #13
    4b32:	4798      	blx	r3
    4b34:	e7ef      	b.n	4b16 <z_impl_zephyr_write_stdout+0xa>
	}
	return nbytes;
}
    4b36:	4638      	mov	r0, r7
    4b38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4b3a:	bf00      	nop
    4b3c:	2000002c 	.word	0x2000002c

00004b40 <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
    4b40:	b508      	push	{r3, lr}
	_write(1, "exit\n", 5);
    4b42:	2205      	movs	r2, #5
    4b44:	4902      	ldr	r1, [pc, #8]	; (4b50 <_exit+0x10>)
    4b46:	2001      	movs	r0, #1
    4b48:	f00d fe51 	bl	127ee <_write>
	while (1) {
    4b4c:	e7fe      	b.n	4b4c <_exit+0xc>
    4b4e:	bf00      	nop
    4b50:	00024b80 	.word	0x00024b80

00004b54 <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
    4b54:	4602      	mov	r2, r0
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
    4b56:	4b08      	ldr	r3, [pc, #32]	; (4b78 <_sbrk+0x24>)
    4b58:	6819      	ldr	r1, [r3, #0]
    4b5a:	4b08      	ldr	r3, [pc, #32]	; (4b7c <_sbrk+0x28>)
    4b5c:	18c8      	adds	r0, r1, r3

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
    4b5e:	440a      	add	r2, r1
    4b60:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
    4b64:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
    4b68:	429a      	cmp	r2, r3
    4b6a:	d202      	bcs.n	4b72 <_sbrk+0x1e>
		heap_sz += count;
    4b6c:	4b02      	ldr	r3, [pc, #8]	; (4b78 <_sbrk+0x24>)
    4b6e:	601a      	str	r2, [r3, #0]
		ret = ptr;
    4b70:	4770      	bx	lr
	} else {
		ret = (void *)-1;
    4b72:	f04f 30ff 	mov.w	r0, #4294967295
	}

	return ret;
}
    4b76:	4770      	bx	lr
    4b78:	20006a64 	.word	0x20006a64
    4b7c:	2000f778 	.word	0x2000f778

00004b80 <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    4b80:	4800      	ldr	r0, [pc, #0]	; (4b84 <get_hf_flags+0x4>)
    4b82:	4770      	bx	lr
    4b84:	20006b00 	.word	0x20006b00

00004b88 <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    4b88:	4b01      	ldr	r3, [pc, #4]	; (4b90 <get_subsys+0x8>)
    4b8a:	1ac0      	subs	r0, r0, r3

	return (clock_control_subsys_t)offset;
}
    4b8c:	1140      	asrs	r0, r0, #5
    4b8e:	4770      	bx	lr
    4b90:	20006a78 	.word	0x20006a78

00004b94 <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4b94:	b538      	push	{r3, r4, r5, lr}
    4b96:	4605      	mov	r5, r0
    4b98:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    4b9a:	f7ff fff5 	bl	4b88 <get_subsys>
    4b9e:	4601      	mov	r1, r0
    4ba0:	2240      	movs	r2, #64	; 0x40
    4ba2:	4803      	ldr	r0, [pc, #12]	; (4bb0 <onoff_stop+0x1c>)
    4ba4:	f00d feca 	bl	1293c <stop>
    4ba8:	4601      	mov	r1, r0
	notify(mgr, res);
    4baa:	4628      	mov	r0, r5
    4bac:	47a0      	blx	r4
}
    4bae:	bd38      	pop	{r3, r4, r5, pc}
    4bb0:	00016d2c 	.word	0x00016d2c

00004bb4 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4bb4:	b530      	push	{r4, r5, lr}
    4bb6:	b083      	sub	sp, #12
    4bb8:	4605      	mov	r5, r0
    4bba:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4bbc:	f7ff ffe4 	bl	4b88 <get_subsys>
    4bc0:	4601      	mov	r1, r0
    4bc2:	2340      	movs	r3, #64	; 0x40
    4bc4:	9300      	str	r3, [sp, #0]
    4bc6:	4623      	mov	r3, r4
    4bc8:	4a05      	ldr	r2, [pc, #20]	; (4be0 <onoff_start+0x2c>)
    4bca:	4806      	ldr	r0, [pc, #24]	; (4be4 <onoff_start+0x30>)
    4bcc:	f00d fed0 	bl	12970 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    4bd0:	1e01      	subs	r1, r0, #0
    4bd2:	db01      	blt.n	4bd8 <onoff_start+0x24>
		notify(mgr, err);
	}
}
    4bd4:	b003      	add	sp, #12
    4bd6:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    4bd8:	4628      	mov	r0, r5
    4bda:	47a0      	blx	r4
}
    4bdc:	e7fa      	b.n	4bd4 <onoff_start+0x20>
    4bde:	bf00      	nop
    4be0:	000129b9 	.word	0x000129b9
    4be4:	00016d2c 	.word	0x00016d2c

00004be8 <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    4be8:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    4bea:	2805      	cmp	r0, #5
    4bec:	d815      	bhi.n	4c1a <clock_event_handler+0x32>
    4bee:	e8df f000 	tbb	[pc, r0]
    4bf2:	1a03      	.short	0x1a03
    4bf4:	10151414 	.word	0x10151414
	case NRFX_CLOCK_EVT_HFCLK_STARTED:
	{
		struct nrf_clock_control_sub_data *data =
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    4bf8:	2100      	movs	r1, #0
    4bfa:	480d      	ldr	r0, [pc, #52]	; (4c30 <clock_event_handler+0x48>)
    4bfc:	f00d fe29 	bl	12852 <get_sub_data>

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    4c00:	6883      	ldr	r3, [r0, #8]
    4c02:	f013 0f07 	tst.w	r3, #7
    4c06:	d108      	bne.n	4c1a <clock_event_handler+0x32>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    4c08:	2100      	movs	r1, #0
    4c0a:	4809      	ldr	r0, [pc, #36]	; (4c30 <clock_event_handler+0x48>)
    4c0c:	f00d fe84 	bl	12918 <clkstarted_handle>
    4c10:	e003      	b.n	4c1a <clock_event_handler+0x32>

		break;
	}
#if NRF_CLOCK_HAS_HFCLK192M
	case NRFX_CLOCK_EVT_HFCLK192M_STARTED:
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK192M);
    4c12:	2102      	movs	r1, #2
    4c14:	4806      	ldr	r0, [pc, #24]	; (4c30 <clock_event_handler+0x48>)
    4c16:	f00d fe7f 	bl	12918 <clkstarted_handle>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    4c1a:	bd08      	pop	{r3, pc}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLKAUDIO);
    4c1c:	2103      	movs	r1, #3
    4c1e:	4804      	ldr	r0, [pc, #16]	; (4c30 <clock_event_handler+0x48>)
    4c20:	f00d fe7a 	bl	12918 <clkstarted_handle>
		break;
    4c24:	e7f9      	b.n	4c1a <clock_event_handler+0x32>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    4c26:	2101      	movs	r1, #1
    4c28:	4801      	ldr	r0, [pc, #4]	; (4c30 <clock_event_handler+0x48>)
    4c2a:	f00d fe75 	bl	12918 <clkstarted_handle>
}
    4c2e:	e7f4      	b.n	4c1a <clock_event_handler+0x32>
    4c30:	00016d2c 	.word	0x00016d2c

00004c34 <generic_hfclk_start>:
{
    4c34:	b510      	push	{r4, lr}
	__asm__ volatile(
    4c36:	f04f 0320 	mov.w	r3, #32
    4c3a:	f3ef 8411 	mrs	r4, BASEPRI
    4c3e:	f383 8812 	msr	BASEPRI_MAX, r3
    4c42:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    4c46:	4a13      	ldr	r2, [pc, #76]	; (4c94 <generic_hfclk_start+0x60>)
    4c48:	6813      	ldr	r3, [r2, #0]
    4c4a:	f043 0302 	orr.w	r3, r3, #2
    4c4e:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    4c50:	f013 0f01 	tst.w	r3, #1
    4c54:	d108      	bne.n	4c68 <generic_hfclk_start+0x34>
	bool already_started = false;
    4c56:	2300      	movs	r3, #0
	__asm__ volatile(
    4c58:	f384 8811 	msr	BASEPRI, r4
    4c5c:	f3bf 8f6f 	isb	sy
	if (already_started) {
    4c60:	b99b      	cbnz	r3, 4c8a <generic_hfclk_start+0x56>
	hfclk_start();
    4c62:	f00d feb1 	bl	129c8 <hfclk_start>
}
    4c66:	bd10      	pop	{r4, pc}
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    4c68:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4c6c:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4c70:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    4c74:	f012 0f01 	tst.w	r2, #1
    4c78:	d101      	bne.n	4c7e <generic_hfclk_start+0x4a>
	bool already_started = false;
    4c7a:	2300      	movs	r3, #0
    4c7c:	e7ec      	b.n	4c58 <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
    4c7e:	f7ff ff7f 	bl	4b80 <get_hf_flags>
    4c82:	f00d fe36 	bl	128f2 <set_on_state>
			already_started = true;
    4c86:	2301      	movs	r3, #1
    4c88:	e7e6      	b.n	4c58 <generic_hfclk_start+0x24>
		clkstarted_handle(CLOCK_DEVICE,
    4c8a:	2100      	movs	r1, #0
    4c8c:	4802      	ldr	r0, [pc, #8]	; (4c98 <generic_hfclk_start+0x64>)
    4c8e:	f00d fe43 	bl	12918 <clkstarted_handle>
		return;
    4c92:	e7e8      	b.n	4c66 <generic_hfclk_start+0x32>
    4c94:	20006b28 	.word	0x20006b28
    4c98:	00016d2c 	.word	0x00016d2c

00004c9c <generic_hfclk_stop>:
{
    4c9c:	b508      	push	{r3, lr}
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    4c9e:	4b08      	ldr	r3, [pc, #32]	; (4cc0 <generic_hfclk_stop+0x24>)
    4ca0:	e8d3 2fef 	ldaex	r2, [r3]
    4ca4:	f022 0102 	bic.w	r1, r2, #2
    4ca8:	e8c3 1fe0 	stlex	r0, r1, [r3]
    4cac:	2800      	cmp	r0, #0
    4cae:	d1f7      	bne.n	4ca0 <generic_hfclk_stop+0x4>
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    4cb0:	f012 0f01 	tst.w	r2, #1
    4cb4:	d000      	beq.n	4cb8 <generic_hfclk_stop+0x1c>
}
    4cb6:	bd08      	pop	{r3, pc}
	hfclk_stop();
    4cb8:	f00d fe9a 	bl	129f0 <hfclk_stop>
    4cbc:	e7fb      	b.n	4cb6 <generic_hfclk_stop+0x1a>
    4cbe:	bf00      	nop
    4cc0:	20006b28 	.word	0x20006b28

00004cc4 <api_blocking_start>:
{
    4cc4:	b500      	push	{lr}
    4cc6:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    4cc8:	f8cd d000 	str.w	sp, [sp]
    4ccc:	f8cd d004 	str.w	sp, [sp, #4]
    4cd0:	2300      	movs	r3, #0
    4cd2:	9302      	str	r3, [sp, #8]
    4cd4:	2301      	movs	r3, #1
    4cd6:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    4cd8:	466b      	mov	r3, sp
    4cda:	4a07      	ldr	r2, [pc, #28]	; (4cf8 <api_blocking_start+0x34>)
    4cdc:	f00d fe64 	bl	129a8 <api_start>
	if (err < 0) {
    4ce0:	2800      	cmp	r0, #0
    4ce2:	db05      	blt.n	4cf0 <api_blocking_start+0x2c>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    4ce4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    4ce8:	2300      	movs	r3, #0
    4cea:	4668      	mov	r0, sp
    4cec:	f00a fcd2 	bl	f694 <z_impl_k_sem_take>
}
    4cf0:	b005      	add	sp, #20
    4cf2:	f85d fb04 	ldr.w	pc, [sp], #4
    4cf6:	bf00      	nop
    4cf8:	00012a19 	.word	0x00012a19

00004cfc <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    4cfc:	b570      	push	{r4, r5, r6, lr}
    4cfe:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    4d00:	2200      	movs	r2, #0
    4d02:	2101      	movs	r1, #1
    4d04:	2005      	movs	r0, #5
    4d06:	f7ff fa97 	bl	4238 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    4d0a:	2005      	movs	r0, #5
    4d0c:	f7ff fa76 	bl	41fc <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    4d10:	4811      	ldr	r0, [pc, #68]	; (4d58 <clk_init+0x5c>)
    4d12:	f001 f917 	bl	5f44 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    4d16:	4b11      	ldr	r3, [pc, #68]	; (4d5c <clk_init+0x60>)
    4d18:	4298      	cmp	r0, r3
    4d1a:	d119      	bne.n	4d50 <clk_init+0x54>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    4d1c:	f00e f99f 	bl	1305e <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    4d20:	2400      	movs	r4, #0
    4d22:	2c03      	cmp	r4, #3
    4d24:	d812      	bhi.n	4d4c <clk_init+0x50>
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    4d26:	4621      	mov	r1, r4
    4d28:	4630      	mov	r0, r6
    4d2a:	f00d fd92 	bl	12852 <get_sub_data>
    4d2e:	4605      	mov	r5, r0

		err = onoff_manager_init(get_onoff_manager(dev, i),
    4d30:	4621      	mov	r1, r4
    4d32:	4630      	mov	r0, r6
    4d34:	f00d fd98 	bl	12868 <get_onoff_manager>
    4d38:	4909      	ldr	r1, [pc, #36]	; (4d60 <clk_init+0x64>)
    4d3a:	f00d f97e 	bl	1203a <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    4d3e:	2800      	cmp	r0, #0
    4d40:	db05      	blt.n	4d4e <clk_init+0x52>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    4d42:	2301      	movs	r3, #1
    4d44:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    4d46:	441c      	add	r4, r3
    4d48:	b2e4      	uxtb	r4, r4
    4d4a:	e7ea      	b.n	4d22 <clk_init+0x26>
	}

	return 0;
    4d4c:	2000      	movs	r0, #0
}
    4d4e:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    4d50:	f06f 0004 	mvn.w	r0, #4
    4d54:	e7fb      	b.n	4d4e <clk_init+0x52>
    4d56:	bf00      	nop
    4d58:	00004be9 	.word	0x00004be9
    4d5c:	0bad0000 	.word	0x0bad0000
    4d60:	00024bfc 	.word	0x00024bfc

00004d64 <lfclk_spinwait>:
{
    4d64:	b570      	push	{r4, r5, r6, lr}
    4d66:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    4d68:	2801      	cmp	r0, #1
    4d6a:	d107      	bne.n	4d7c <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    4d6c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4d70:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    4d74:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    4d78:	2b02      	cmp	r3, #2
    4d7a:	d03f      	beq.n	4dfc <lfclk_spinwait+0x98>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4d7c:	f010 ffaf 	bl	15cde <k_is_in_isr>
    4d80:	b920      	cbnz	r0, 4d8c <lfclk_spinwait+0x28>
	return !z_sys_post_kernel;
    4d82:	4b30      	ldr	r3, [pc, #192]	; (4e44 <lfclk_spinwait+0xe0>)
    4d84:	781b      	ldrb	r3, [r3, #0]
    4d86:	b19b      	cbz	r3, 4db0 <lfclk_spinwait+0x4c>
    4d88:	2300      	movs	r3, #0
    4d8a:	e000      	b.n	4d8e <lfclk_spinwait+0x2a>
    4d8c:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
    4d8e:	461c      	mov	r4, r3
    4d90:	b183      	cbz	r3, 4db4 <lfclk_spinwait+0x50>
	__asm__ volatile(
    4d92:	f04f 0320 	mov.w	r3, #32
    4d96:	f3ef 8611 	mrs	r6, BASEPRI
    4d9a:	f383 8812 	msr	BASEPRI_MAX, r3
    4d9e:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
    4da2:	b9a4      	cbnz	r4, 4dce <lfclk_spinwait+0x6a>
    p_reg->INTENCLR = mask;
    4da4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4da8:	2202      	movs	r2, #2
    4daa:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    4dae:	e00e      	b.n	4dce <lfclk_spinwait+0x6a>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4db0:	2301      	movs	r3, #1
    4db2:	e7ec      	b.n	4d8e <lfclk_spinwait+0x2a>
	int key = isr_mode ? irq_lock() : 0;
    4db4:	2600      	movs	r6, #0
    4db6:	e7f4      	b.n	4da2 <lfclk_spinwait+0x3e>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    4db8:	b30c      	cbz	r4, 4dfe <lfclk_spinwait+0x9a>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    4dba:	4630      	mov	r0, r6
    4dbc:	f7ff fa14 	bl	41e8 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    4dc0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4dc4:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
    4dc8:	b2db      	uxtb	r3, r3
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    4dca:	2b01      	cmp	r3, #1
    4dcc:	d01c      	beq.n	4e08 <lfclk_spinwait+0xa4>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4dce:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    4dd2:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    4dd6:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4dda:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    4dde:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    4de2:	d126      	bne.n	4e32 <lfclk_spinwait+0xce>
    return false;
    4de4:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
    4de6:	2a00      	cmp	r2, #0
    4de8:	d0e6      	beq.n	4db8 <lfclk_spinwait+0x54>
    4dea:	2b02      	cmp	r3, #2
    4dec:	d001      	beq.n	4df2 <lfclk_spinwait+0x8e>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    4dee:	2d01      	cmp	r5, #1
    4df0:	d1e2      	bne.n	4db8 <lfclk_spinwait+0x54>
	if (isr_mode) {
    4df2:	b304      	cbz	r4, 4e36 <lfclk_spinwait+0xd2>
	__asm__ volatile(
    4df4:	f386 8811 	msr	BASEPRI, r6
    4df8:	f3bf 8f6f 	isb	sy
}
    4dfc:	bd70      	pop	{r4, r5, r6, pc}
	return z_impl_k_sleep(timeout);
    4dfe:	2021      	movs	r0, #33	; 0x21
    4e00:	2100      	movs	r1, #0
    4e02:	f00b f803 	bl	fe0c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    4e06:	e7db      	b.n	4dc0 <lfclk_spinwait+0x5c>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4e08:	4b0f      	ldr	r3, [pc, #60]	; (4e48 <lfclk_spinwait+0xe4>)
    4e0a:	681b      	ldr	r3, [r3, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    4e0c:	2b00      	cmp	r3, #0
    4e0e:	d0de      	beq.n	4dce <lfclk_spinwait+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4e10:	4b0d      	ldr	r3, [pc, #52]	; (4e48 <lfclk_spinwait+0xe4>)
    4e12:	2200      	movs	r2, #0
    4e14:	601a      	str	r2, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    4e16:	681b      	ldr	r3, [r3, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    4e18:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4e1c:	2202      	movs	r2, #2
    4e1e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4e22:	4b0a      	ldr	r3, [pc, #40]	; (4e4c <lfclk_spinwait+0xe8>)
    4e24:	2220      	movs	r2, #32
    4e26:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4e2a:	4b09      	ldr	r3, [pc, #36]	; (4e50 <lfclk_spinwait+0xec>)
    4e2c:	2201      	movs	r2, #1
    4e2e:	601a      	str	r2, [r3, #0]
}
    4e30:	e7cd      	b.n	4dce <lfclk_spinwait+0x6a>
                return true;
    4e32:	2201      	movs	r2, #1
    4e34:	e7d7      	b.n	4de6 <lfclk_spinwait+0x82>
    p_reg->INTENSET = mask;
    4e36:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4e3a:	2202      	movs	r2, #2
    4e3c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    4e40:	e7dc      	b.n	4dfc <lfclk_spinwait+0x98>
    4e42:	bf00      	nop
    4e44:	20006c73 	.word	0x20006c73
    4e48:	50005104 	.word	0x50005104
    4e4c:	e000e100 	.word	0xe000e100
    4e50:	50005008 	.word	0x50005008

00004e54 <z_nrf_clock_control_lf_on>:
{
    4e54:	b510      	push	{r4, lr}
    4e56:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    4e58:	4b0e      	ldr	r3, [pc, #56]	; (4e94 <z_nrf_clock_control_lf_on+0x40>)
    4e5a:	2101      	movs	r1, #1
    4e5c:	e8d3 2fef 	ldaex	r2, [r3]
    4e60:	e8c3 1fe0 	stlex	r0, r1, [r3]
    4e64:	2800      	cmp	r0, #0
    4e66:	d1f9      	bne.n	4e5c <z_nrf_clock_control_lf_on+0x8>
	if (atomic_set(&on, 1) == 0) {
    4e68:	b11a      	cbz	r2, 4e72 <z_nrf_clock_control_lf_on+0x1e>
	switch (start_mode) {
    4e6a:	1e63      	subs	r3, r4, #1
    4e6c:	2b01      	cmp	r3, #1
    4e6e:	d90c      	bls.n	4e8a <z_nrf_clock_control_lf_on+0x36>
}
    4e70:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
    4e72:	4809      	ldr	r0, [pc, #36]	; (4e98 <z_nrf_clock_control_lf_on+0x44>)
    4e74:	f00d fcf8 	bl	12868 <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    4e78:	4908      	ldr	r1, [pc, #32]	; (4e9c <z_nrf_clock_control_lf_on+0x48>)
    4e7a:	2300      	movs	r3, #0
    4e7c:	604b      	str	r3, [r1, #4]
    4e7e:	60cb      	str	r3, [r1, #12]
    4e80:	2301      	movs	r3, #1
    4e82:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    4e84:	f00d f8f5 	bl	12072 <onoff_request>
    4e88:	e7ef      	b.n	4e6a <z_nrf_clock_control_lf_on+0x16>
		lfclk_spinwait(start_mode);
    4e8a:	4620      	mov	r0, r4
    4e8c:	f7ff ff6a 	bl	4d64 <lfclk_spinwait>
		break;
    4e90:	e7ee      	b.n	4e70 <z_nrf_clock_control_lf_on+0x1c>
    4e92:	bf00      	nop
    4e94:	20006b2c 	.word	0x20006b2c
    4e98:	00016d2c 	.word	0x00016d2c
    4e9c:	20006a68 	.word	0x20006a68

00004ea0 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    4ea0:	b538      	push	{r3, r4, r5, lr}
    4ea2:	4604      	mov	r4, r0
#ifdef CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS

	int handled_by_debug_server = HANDLE_DEBUG_HOOK_OUT(c);
    4ea4:	b2c5      	uxtb	r5, r0
    4ea6:	4b0b      	ldr	r3, [pc, #44]	; (4ed4 <console_out+0x34>)
    4ea8:	681b      	ldr	r3, [r3, #0]
    4eaa:	4628      	mov	r0, r5
    4eac:	4798      	blx	r3

	if (handled_by_debug_server) {
    4eae:	2801      	cmp	r0, #1
    4eb0:	d007      	beq.n	4ec2 <console_out+0x22>
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    4eb2:	2c0a      	cmp	r4, #10
    4eb4:	d007      	beq.n	4ec6 <console_out+0x26>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    4eb6:	4b08      	ldr	r3, [pc, #32]	; (4ed8 <console_out+0x38>)
    4eb8:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    4eba:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    4ebc:	685b      	ldr	r3, [r3, #4]
    4ebe:	4629      	mov	r1, r5
    4ec0:	4798      	blx	r3

	return c;
}
    4ec2:	4620      	mov	r0, r4
    4ec4:	bd38      	pop	{r3, r4, r5, pc}
		uart_poll_out(uart_console_dev, '\r');
    4ec6:	4b04      	ldr	r3, [pc, #16]	; (4ed8 <console_out+0x38>)
    4ec8:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    4eca:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    4ecc:	685b      	ldr	r3, [r3, #4]
    4ece:	210d      	movs	r1, #13
    4ed0:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    4ed2:	e7f0      	b.n	4eb6 <console_out+0x16>
    4ed4:	20000030 	.word	0x20000030
    4ed8:	20006b30 	.word	0x20006b30

00004edc <uart_console_hook_install>:
 *
 * @return N/A
 */

static void uart_console_hook_install(void)
{
    4edc:	b510      	push	{r4, lr}
	__stdout_hook_install(console_out);
    4ede:	4c04      	ldr	r4, [pc, #16]	; (4ef0 <uart_console_hook_install+0x14>)
    4ee0:	4620      	mov	r0, r4
    4ee2:	f7ff fdf7 	bl	4ad4 <__stdout_hook_install>
	__printk_hook_install(console_out);
    4ee6:	4620      	mov	r0, r4
    4ee8:	f7fe f89c 	bl	3024 <__printk_hook_install>
}
    4eec:	bd10      	pop	{r4, pc}
    4eee:	bf00      	nop
    4ef0:	00004ea1 	.word	0x00004ea1

00004ef4 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    4ef4:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    4ef6:	4806      	ldr	r0, [pc, #24]	; (4f10 <uart_console_init+0x1c>)
    4ef8:	4b06      	ldr	r3, [pc, #24]	; (4f14 <uart_console_init+0x20>)
    4efa:	6018      	str	r0, [r3, #0]
    4efc:	f010 fe6a 	bl	15bd4 <z_device_ready>
    4f00:	b118      	cbz	r0, 4f0a <uart_console_init+0x16>
	if (!device_is_ready(uart_console_dev)) {
		return -ENODEV;
	}

	uart_console_hook_install();
    4f02:	f7ff ffeb 	bl	4edc <uart_console_hook_install>

	return 0;
    4f06:	2000      	movs	r0, #0
}
    4f08:	bd08      	pop	{r3, pc}
		return -ENODEV;
    4f0a:	f06f 0012 	mvn.w	r0, #18
    4f0e:	e7fb      	b.n	4f08 <uart_console_init+0x14>
    4f10:	00016d44 	.word	0x00016d44
    4f14:	20006b30 	.word	0x20006b30

00004f18 <gpio_nrfx_config>:
	return res;
}

static int gpio_nrfx_config(const struct device *port,
			    gpio_pin_t pin, gpio_flags_t flags)
{
    4f18:	b4f0      	push	{r4, r5, r6, r7}
	return port->config;
    4f1a:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4f1c:	f8d3 c004 	ldr.w	ip, [r3, #4]
	nrf_gpio_pin_pull_t pull;
	nrf_gpio_pin_drive_t drive;
	nrf_gpio_pin_dir_t dir;
	nrf_gpio_pin_input_t input;

	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4f20:	4b38      	ldr	r3, [pc, #224]	; (5004 <gpio_nrfx_config+0xec>)
    4f22:	4013      	ands	r3, r2
    4f24:	4c38      	ldr	r4, [pc, #224]	; (5008 <gpio_nrfx_config+0xf0>)
    4f26:	42a3      	cmp	r3, r4
    4f28:	d027      	beq.n	4f7a <gpio_nrfx_config+0x62>
    4f2a:	d812      	bhi.n	4f52 <gpio_nrfx_config+0x3a>
    4f2c:	2b06      	cmp	r3, #6
    4f2e:	d026      	beq.n	4f7e <gpio_nrfx_config+0x66>
    4f30:	d904      	bls.n	4f3c <gpio_nrfx_config+0x24>
    4f32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    4f36:	d109      	bne.n	4f4c <gpio_nrfx_config+0x34>
	case GPIO_DS_DFLT_LOW | GPIO_OPEN_DRAIN:
		drive = NRF_GPIO_PIN_S0D1;
		break;

	case GPIO_DS_ALT_LOW | GPIO_DS_DFLT_HIGH:
		drive = NRF_GPIO_PIN_H0S1;
    4f38:	2501      	movs	r5, #1
    4f3a:	e016      	b.n	4f6a <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4f3c:	b30b      	cbz	r3, 4f82 <gpio_nrfx_config+0x6a>
    4f3e:	2b02      	cmp	r3, #2
    4f40:	d101      	bne.n	4f46 <gpio_nrfx_config+0x2e>
	case GPIO_DS_ALT_LOW | GPIO_OPEN_DRAIN:
		drive = NRF_GPIO_PIN_H0D1;
		break;

	case GPIO_DS_DFLT_HIGH | GPIO_OPEN_SOURCE:
		drive = NRF_GPIO_PIN_D0S1;
    4f42:	2504      	movs	r5, #4
    4f44:	e011      	b.n	4f6a <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4f46:	f06f 0015 	mvn.w	r0, #21
    4f4a:	e049      	b.n	4fe0 <gpio_nrfx_config+0xc8>
    4f4c:	f06f 0015 	mvn.w	r0, #21
    4f50:	e046      	b.n	4fe0 <gpio_nrfx_config+0xc8>
    4f52:	4c2e      	ldr	r4, [pc, #184]	; (500c <gpio_nrfx_config+0xf4>)
    4f54:	42a3      	cmp	r3, r4
    4f56:	d016      	beq.n	4f86 <gpio_nrfx_config+0x6e>
    4f58:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    4f5c:	d101      	bne.n	4f62 <gpio_nrfx_config+0x4a>
		drive = NRF_GPIO_PIN_H0H1;
    4f5e:	2503      	movs	r5, #3
    4f60:	e003      	b.n	4f6a <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4f62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    4f66:	d149      	bne.n	4ffc <gpio_nrfx_config+0xe4>
		drive = NRF_GPIO_PIN_S0H1;
    4f68:	2502      	movs	r5, #2

	default:
		return -EINVAL;
	}

	if ((flags & GPIO_PULL_UP) != 0) {
    4f6a:	f012 0f10 	tst.w	r2, #16
    4f6e:	d10c      	bne.n	4f8a <gpio_nrfx_config+0x72>
		pull = NRF_GPIO_PIN_PULLUP;
	} else if ((flags & GPIO_PULL_DOWN) != 0) {
    4f70:	f012 0f20 	tst.w	r2, #32
    4f74:	d036      	beq.n	4fe4 <gpio_nrfx_config+0xcc>
		pull = NRF_GPIO_PIN_PULLDOWN;
    4f76:	2601      	movs	r6, #1
    4f78:	e008      	b.n	4f8c <gpio_nrfx_config+0x74>
		drive = NRF_GPIO_PIN_H0D1;
    4f7a:	2507      	movs	r5, #7
    4f7c:	e7f5      	b.n	4f6a <gpio_nrfx_config+0x52>
		drive = NRF_GPIO_PIN_S0D1;
    4f7e:	2506      	movs	r5, #6
    4f80:	e7f3      	b.n	4f6a <gpio_nrfx_config+0x52>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4f82:	2500      	movs	r5, #0
    4f84:	e7f1      	b.n	4f6a <gpio_nrfx_config+0x52>
		drive = NRF_GPIO_PIN_D0H1;
    4f86:	2505      	movs	r5, #5
    4f88:	e7ef      	b.n	4f6a <gpio_nrfx_config+0x52>
		pull = NRF_GPIO_PIN_PULLUP;
    4f8a:	2603      	movs	r6, #3
	} else {
		pull = NRF_GPIO_PIN_NOPULL;
	}

	dir = ((flags & GPIO_OUTPUT) != 0)
    4f8c:	f3c2 2440 	ubfx	r4, r2, #9, #1
	      ? NRF_GPIO_PIN_DIR_OUTPUT
	      : NRF_GPIO_PIN_DIR_INPUT;

	input = ((flags & GPIO_INPUT) != 0)
		? NRF_GPIO_PIN_INPUT_CONNECT
		: NRF_GPIO_PIN_INPUT_DISCONNECT;
    4f90:	f412 7f80 	tst.w	r2, #256	; 0x100
    4f94:	bf0c      	ite	eq
    4f96:	2701      	moveq	r7, #1
    4f98:	2700      	movne	r7, #0

	if ((flags & GPIO_OUTPUT) != 0) {
    4f9a:	f412 7f00 	tst.w	r2, #512	; 0x200
    4f9e:	d006      	beq.n	4fae <gpio_nrfx_config+0x96>
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
    4fa0:	f412 6f00 	tst.w	r2, #2048	; 0x800
    4fa4:	d020      	beq.n	4fe8 <gpio_nrfx_config+0xd0>
			nrf_gpio_port_out_set(reg, BIT(pin));
    4fa6:	2301      	movs	r3, #1
    4fa8:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    4faa:	f8cc 3008 	str.w	r3, [ip, #8]
	return port->config;
    4fae:	6843      	ldr	r3, [r0, #4]
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
			nrf_gpio_port_out_clear(reg, BIT(pin));
		}
	}

	nrf_gpio_cfg(NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin),
    4fb0:	7a18      	ldrb	r0, [r3, #8]
    4fb2:	f001 031f 	and.w	r3, r1, #31
    4fb6:	ea43 1140 	orr.w	r1, r3, r0, lsl #5
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    4fba:	0949      	lsrs	r1, r1, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4fbc:	2901      	cmp	r1, #1
    4fbe:	d01b      	beq.n	4ff8 <gpio_nrfx_config+0xe0>
        case 0: return NRF_P0;
    4fc0:	4813      	ldr	r0, [pc, #76]	; (5010 <gpio_nrfx_config+0xf8>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    4fc2:	3380      	adds	r3, #128	; 0x80
    4fc4:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
    4fc8:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    4fcc:	ea44 0247 	orr.w	r2, r4, r7, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    4fd0:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    4fd4:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    4fd8:	430a      	orrs	r2, r1
    reg->PIN_CNF[pin_number] = cnf;
    4fda:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		     dir, input, pull, drive, NRF_GPIO_PIN_NOSENSE);

	return 0;
    4fde:	2000      	movs	r0, #0
}
    4fe0:	bcf0      	pop	{r4, r5, r6, r7}
    4fe2:	4770      	bx	lr
		pull = NRF_GPIO_PIN_NOPULL;
    4fe4:	2600      	movs	r6, #0
    4fe6:	e7d1      	b.n	4f8c <gpio_nrfx_config+0x74>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
    4fe8:	f412 6f80 	tst.w	r2, #1024	; 0x400
    4fec:	d0df      	beq.n	4fae <gpio_nrfx_config+0x96>
			nrf_gpio_port_out_clear(reg, BIT(pin));
    4fee:	2301      	movs	r3, #1
    4ff0:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
    4ff2:	f8cc 300c 	str.w	r3, [ip, #12]
}
    4ff6:	e7da      	b.n	4fae <gpio_nrfx_config+0x96>
        case 1: return NRF_P1;
    4ff8:	4806      	ldr	r0, [pc, #24]	; (5014 <gpio_nrfx_config+0xfc>)
    4ffa:	e7e2      	b.n	4fc2 <gpio_nrfx_config+0xaa>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    4ffc:	f06f 0015 	mvn.w	r0, #21
    5000:	e7ee      	b.n	4fe0 <gpio_nrfx_config+0xc8>
    5002:	bf00      	nop
    5004:	00f00006 	.word	0x00f00006
    5008:	00100006 	.word	0x00100006
    500c:	00400002 	.word	0x00400002
    5010:	50842500 	.word	0x50842500
    5014:	50842800 	.word	0x50842800

00005018 <cfg_level_pins>:
	 */
	return out;
}

static void cfg_level_pins(const struct device *port)
{
    5018:	b4f0      	push	{r4, r5, r6, r7}
	return port->data;
    501a:	6905      	ldr	r5, [r0, #16]
	return port->config;
    501c:	6846      	ldr	r6, [r0, #4]
	uint32_t out = data->pin_int_en;
    501e:	68e9      	ldr	r1, [r5, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    5020:	696a      	ldr	r2, [r5, #20]
    5022:	69ab      	ldr	r3, [r5, #24]
    5024:	4313      	orrs	r3, r2
    5026:	ea21 0103 	bic.w	r1, r1, r3
	const struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	uint32_t pin = 0U;
	uint32_t bit = 1U << pin;
    502a:	2301      	movs	r3, #1
	uint32_t pin = 0U;
    502c:	2000      	movs	r0, #0
	uint32_t level_pins = get_level_pins(port);

	/* Configure sense detection on all pins that use it. */
	while (level_pins) {
    502e:	e010      	b.n	5052 <cfg_level_pins+0x3a>
		return NRF_GPIO_PIN_SENSE_HIGH;
    5030:	f04f 0c02 	mov.w	ip, #2
    5034:	e01c      	b.n	5070 <cfg_level_pins+0x58>
    5036:	4f13      	ldr	r7, [pc, #76]	; (5084 <cfg_level_pins+0x6c>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    5038:	3480      	adds	r4, #128	; 0x80
    503a:	f857 2024 	ldr.w	r2, [r7, r4, lsl #2]
    503e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    5042:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
    5046:	f847 2024 	str.w	r2, [r7, r4, lsl #2]
		if (level_pins & bit) {
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
			uint32_t sense = sense_for_pin(data, pin);

			nrf_gpio_cfg_sense_set(abs_pin, sense);
			level_pins &= ~bit;
    504a:	ea21 0103 	bic.w	r1, r1, r3
		}
		++pin;
    504e:	3001      	adds	r0, #1
		bit <<= 1;
    5050:	005b      	lsls	r3, r3, #1
	while (level_pins) {
    5052:	b1a1      	cbz	r1, 507e <cfg_level_pins+0x66>
		if (level_pins & bit) {
    5054:	420b      	tst	r3, r1
    5056:	d0fa      	beq.n	504e <cfg_level_pins+0x36>
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    5058:	7a34      	ldrb	r4, [r6, #8]
    505a:	f000 021f 	and.w	r2, r0, #31
    505e:	ea42 1244 	orr.w	r2, r2, r4, lsl #5
	if ((BIT(pin) & data->int_active_level) != 0U) {
    5062:	692c      	ldr	r4, [r5, #16]
    5064:	40c4      	lsrs	r4, r0
    5066:	f014 0f01 	tst.w	r4, #1
    506a:	d1e1      	bne.n	5030 <cfg_level_pins+0x18>
	return NRF_GPIO_PIN_SENSE_LOW;
    506c:	f04f 0c03 	mov.w	ip, #3
    *p_pin = pin_number & 0x1F;
    5070:	f002 041f 	and.w	r4, r2, #31
    return pin_number >> 5;
    5074:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5076:	2a01      	cmp	r2, #1
    5078:	d0dd      	beq.n	5036 <cfg_level_pins+0x1e>
        case 0: return NRF_P0;
    507a:	4f03      	ldr	r7, [pc, #12]	; (5088 <cfg_level_pins+0x70>)
    507c:	e7dc      	b.n	5038 <cfg_level_pins+0x20>
	}
}
    507e:	bcf0      	pop	{r4, r5, r6, r7}
    5080:	4770      	bx	lr
    5082:	bf00      	nop
    5084:	50842800 	.word	0x50842800
    5088:	50842500 	.word	0x50842500

0000508c <check_level_trigger_pins>:
 *
 * @return Bitmask where 1 marks pin as trigger source.
 */
static uint32_t check_level_trigger_pins(const struct device *port,
					 uint32_t *sense_levels)
{
    508c:	b5f0      	push	{r4, r5, r6, r7, lr}
    508e:	468c      	mov	ip, r1
	return port->data;
    5090:	6903      	ldr	r3, [r0, #16]
	return port->config;
    5092:	6841      	ldr	r1, [r0, #4]
	uint32_t out = data->pin_int_en;
    5094:	68df      	ldr	r7, [r3, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    5096:	695a      	ldr	r2, [r3, #20]
    5098:	6998      	ldr	r0, [r3, #24]
    509a:	4302      	orrs	r2, r0
    509c:	ea27 0702 	bic.w	r7, r7, r2
	struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	uint32_t level_pins = get_level_pins(port);
	uint32_t port_in = nrf_gpio_port_in_read(cfg->port);
    50a0:	684a      	ldr	r2, [r1, #4]
    return p_reg->IN;
    50a2:	6912      	ldr	r2, [r2, #16]

	/* Extract which pins have logic level same as interrupt trigger level.
	 */
	uint32_t pin_states = ~(port_in ^ data->int_active_level);
    50a4:	6918      	ldr	r0, [r3, #16]
    50a6:	4050      	eors	r0, r2

	/* Discard pins that aren't configured for level. */
	uint32_t out = pin_states & level_pins;
    50a8:	ea27 0000 	bic.w	r0, r7, r0
	uint32_t pin = 0U;
	uint32_t bit = 1U << pin;

	uint32_t port_latch = 0;

	uint32_t check_pins = level_pins;
    50ac:	463c      	mov	r4, r7
	uint32_t bit = 1U << pin;
    50ae:	2301      	movs	r3, #1
	uint32_t pin = 0U;
    50b0:	2500      	movs	r5, #0
#if IS_ENABLED(CONFIG_GPIO_NRF_INT_EDGE_USING_SENSE)
	/* Read LATCH, which will tell us which pin has changed its state. */
	port_latch = cfg->port->LATCH;
#endif

	while (check_pins) {
    50b2:	e015      	b.n	50e0 <check_level_trigger_pins+0x54>
        case 1: return NRF_P1;
    50b4:	f8df e070 	ldr.w	lr, [pc, #112]	; 5128 <check_level_trigger_pins+0x9c>
    50b8:	e025      	b.n	5106 <check_level_trigger_pins+0x7a>
    *p_pin = pin_number & 0x1F;
    50ba:	f002 061f 	and.w	r6, r2, #31
    return pin_number >> 5;
    50be:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    50c0:	2a01      	cmp	r2, #1
    50c2:	d02d      	beq.n	5120 <check_level_trigger_pins+0x94>
        case 0: return NRF_P0;
    50c4:	f8df e064 	ldr.w	lr, [pc, #100]	; 512c <check_level_trigger_pins+0xa0>
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    50c8:	f106 0280 	add.w	r2, r6, #128	; 0x80
    50cc:	f85e 6022 	ldr.w	r6, [lr, r2, lsl #2]
    50d0:	f426 3640 	bic.w	r6, r6, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    50d4:	f84e 6022 	str.w	r6, [lr, r2, lsl #2]
					*sense_levels |= bit;
				}
			}

			nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);
			check_pins &= ~bit;
    50d8:	ea24 0403 	bic.w	r4, r4, r3
		}
		++pin;
    50dc:	3501      	adds	r5, #1
		bit <<= 1;
    50de:	005b      	lsls	r3, r3, #1
	while (check_pins) {
    50e0:	b30c      	cbz	r4, 5126 <check_level_trigger_pins+0x9a>
		if (check_pins & bit) {
    50e2:	4223      	tst	r3, r4
    50e4:	d0fa      	beq.n	50dc <check_level_trigger_pins+0x50>
			uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    50e6:	7a0e      	ldrb	r6, [r1, #8]
    50e8:	f005 021f 	and.w	r2, r5, #31
    50ec:	ea42 1246 	orr.w	r2, r2, r6, lsl #5
			if (!(level_pins & bit)) {
    50f0:	423b      	tst	r3, r7
    50f2:	d1e2      	bne.n	50ba <check_level_trigger_pins+0x2e>
    *p_pin = pin_number & 0x1F;
    50f4:	f002 061f 	and.w	r6, r2, #31
    return pin_number >> 5;
    50f8:	ea4f 1e52 	mov.w	lr, r2, lsr #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    50fc:	f1be 0f01 	cmp.w	lr, #1
    5100:	d0d8      	beq.n	50b4 <check_level_trigger_pins+0x28>
        case 0: return NRF_P0;
    5102:	f8df e028 	ldr.w	lr, [pc, #40]	; 512c <check_level_trigger_pins+0xa0>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    5106:	3680      	adds	r6, #128	; 0x80
    5108:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    510c:	f3c6 4601 	ubfx	r6, r6, #16, #2
				if (high) {
    5110:	2e02      	cmp	r6, #2
    5112:	d1d2      	bne.n	50ba <check_level_trigger_pins+0x2e>
					*sense_levels |= bit;
    5114:	f8dc 6000 	ldr.w	r6, [ip]
    5118:	431e      	orrs	r6, r3
    511a:	f8cc 6000 	str.w	r6, [ip]
    511e:	e7cc      	b.n	50ba <check_level_trigger_pins+0x2e>
        case 1: return NRF_P1;
    5120:	f8df e004 	ldr.w	lr, [pc, #4]	; 5128 <check_level_trigger_pins+0x9c>
    5124:	e7d0      	b.n	50c8 <check_level_trigger_pins+0x3c>
	 */
	cfg->port->LATCH = port_latch;
#endif

	return out;
}
    5126:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5128:	50842800 	.word	0x50842800
    512c:	50842500 	.word	0x50842500

00005130 <gpiote_pin_cleanup>:
{
    5130:	b510      	push	{r4, lr}
    p_reg->INTENCLR = mask;
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_int_enable_check(NRF_GPIOTE_Type const * p_reg, uint32_t mask)
{
    return p_reg->INTENSET & mask;
    5132:	4b14      	ldr	r3, [pc, #80]	; (5184 <gpiote_pin_cleanup+0x54>)
    5134:	f8d3 4304 	ldr.w	r4, [r3, #772]	; 0x304
    5138:	b2e4      	uxtb	r4, r4
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    513a:	2300      	movs	r3, #0
    513c:	e000      	b.n	5140 <gpiote_pin_cleanup+0x10>
    513e:	3301      	adds	r3, #1
    5140:	2b07      	cmp	r3, #7
    5142:	d81d      	bhi.n	5180 <gpiote_pin_cleanup+0x50>
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_event_pin_get(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
{
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    5144:	f503 72a2 	add.w	r2, r3, #324	; 0x144
    5148:	490e      	ldr	r1, [pc, #56]	; (5184 <gpiote_pin_cleanup+0x54>)
    514a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    514e:	f3c2 2205 	ubfx	r2, r2, #8, #6
		if ((nrf_gpiote_event_pin_get(NRF_GPIOTE, i) == abs_pin)
    5152:	4290      	cmp	r0, r2
    5154:	d1f3      	bne.n	513e <gpiote_pin_cleanup+0xe>
		    && (intenset & BIT(i))) {
    5156:	fa24 f203 	lsr.w	r2, r4, r3
    515a:	f012 0f01 	tst.w	r2, #1
    515e:	d0ee      	beq.n	513e <gpiote_pin_cleanup+0xe>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
    5160:	460a      	mov	r2, r1
    5162:	f503 70a2 	add.w	r0, r3, #324	; 0x144
    5166:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
    516a:	f021 0101 	bic.w	r1, r1, #1
    516e:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
			nrf_gpiote_int_disable(NRF_GPIOTE, BIT(i));
    5172:	2101      	movs	r1, #1
    5174:	4099      	lsls	r1, r3
    p_reg->INTENCLR = mask;
    5176:	f8c2 1308 	str.w	r1, [r2, #776]	; 0x308
			nrfx_gpiote_channel_free(i);
    517a:	b2d8      	uxtb	r0, r3
    517c:	f001 f8d8 	bl	6330 <nrfx_gpiote_channel_free>
}
    5180:	bd10      	pop	{r4, pc}
    5182:	bf00      	nop
    5184:	5000d000 	.word	0x5000d000

00005188 <gpiote_channel_alloc>:
{
    5188:	b570      	push	{r4, r5, r6, lr}
    518a:	b082      	sub	sp, #8
    518c:	4604      	mov	r4, r0
    518e:	460d      	mov	r5, r1
	if (nrfx_gpiote_channel_alloc(&channel) != NRFX_SUCCESS) {
    5190:	f10d 0007 	add.w	r0, sp, #7
    5194:	f001 f8e8 	bl	6368 <nrfx_gpiote_channel_alloc>
    5198:	4b1c      	ldr	r3, [pc, #112]	; (520c <gpiote_channel_alloc+0x84>)
    519a:	4298      	cmp	r0, r3
    519c:	d132      	bne.n	5204 <gpiote_channel_alloc+0x7c>
	nrf_gpiote_event_t evt = offsetof(NRF_GPIOTE_Type, EVENTS_IN[channel]);
    519e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    51a2:	f103 0240 	add.w	r2, r3, #64	; 0x40
    51a6:	0092      	lsls	r2, r2, #2
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    51a8:	4e19      	ldr	r6, [pc, #100]	; (5210 <gpiote_channel_alloc+0x88>)
    51aa:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    51ae:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
    51b2:	f421 314f 	bic.w	r1, r1, #211968	; 0x33c00
    51b6:	f421 7140 	bic.w	r1, r1, #768	; 0x300
    51ba:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    51be:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
    51c2:	0224      	lsls	r4, r4, #8
    51c4:	f404 547c 	and.w	r4, r4, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    51c8:	042d      	lsls	r5, r5, #16
    51ca:	f405 3540 	and.w	r5, r5, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    51ce:	432c      	orrs	r4, r5
    51d0:	430c      	orrs	r4, r1
    51d2:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
    return ((uint32_t)p_reg + event);
    51d6:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    51da:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    51de:	2000      	movs	r0, #0
    51e0:	6018      	str	r0, [r3, #0]
    51e2:	681b      	ldr	r3, [r3, #0]
	nrf_gpiote_event_enable(NRF_GPIOTE, channel);
    51e4:	f89d 1007 	ldrb.w	r1, [sp, #7]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    51e8:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    51ec:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
    51f0:	f042 0201 	orr.w	r2, r2, #1
    51f4:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
	nrf_gpiote_int_enable(NRF_GPIOTE, BIT(channel));
    51f8:	2301      	movs	r3, #1
    51fa:	408b      	lsls	r3, r1
    p_reg->INTENSET = mask;
    51fc:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
}
    5200:	b002      	add	sp, #8
    5202:	bd70      	pop	{r4, r5, r6, pc}
		return -ENODEV;
    5204:	f06f 0012 	mvn.w	r0, #18
    5208:	e7fa      	b.n	5200 <gpiote_channel_alloc+0x78>
    520a:	bf00      	nop
    520c:	0bad0000 	.word	0x0bad0000
    5210:	5000d000 	.word	0x5000d000

00005214 <gpiote_pin_int_cfg>:
{
    5214:	b570      	push	{r4, r5, r6, lr}
    5216:	460d      	mov	r5, r1
	return port->data;
    5218:	6906      	ldr	r6, [r0, #16]
	return port->config;
    521a:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    521c:	7a1b      	ldrb	r3, [r3, #8]
    521e:	f001 041f 	and.w	r4, r1, #31
    5222:	ea44 1443 	orr.w	r4, r4, r3, lsl #5
	gpiote_pin_cleanup(abs_pin);
    5226:	4620      	mov	r0, r4
    5228:	f7ff ff82 	bl	5130 <gpiote_pin_cleanup>
    *p_pin = pin_number & 0x1F;
    522c:	f004 001f 	and.w	r0, r4, #31
    return pin_number >> 5;
    5230:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5232:	2b01      	cmp	r3, #1
    5234:	d01f      	beq.n	5276 <gpiote_pin_int_cfg+0x62>
        case 0: return NRF_P0;
    5236:	4a1f      	ldr	r2, [pc, #124]	; (52b4 <gpiote_pin_int_cfg+0xa0>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    5238:	f100 0180 	add.w	r1, r0, #128	; 0x80
    523c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    5240:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    5244:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	if (data->pin_int_en & BIT(pin)) {
    5248:	68f3      	ldr	r3, [r6, #12]
    524a:	40eb      	lsrs	r3, r5
    524c:	f013 0f01 	tst.w	r3, #1
    5250:	d02e      	beq.n	52b0 <gpiote_pin_int_cfg+0x9c>
		if (data->trig_edge & BIT(pin)) {
    5252:	6973      	ldr	r3, [r6, #20]
    5254:	40eb      	lsrs	r3, r5
    5256:	f013 0f01 	tst.w	r3, #1
    525a:	d015      	beq.n	5288 <gpiote_pin_int_cfg+0x74>
				if (data->double_edge & BIT(pin)) {
    525c:	69b3      	ldr	r3, [r6, #24]
    525e:	40eb      	lsrs	r3, r5
    5260:	f013 0f01 	tst.w	r3, #1
    5264:	d109      	bne.n	527a <gpiote_pin_int_cfg+0x66>
				} else if ((data->int_active_level & BIT(pin)) != 0U) {
    5266:	6931      	ldr	r1, [r6, #16]
    5268:	fa21 f505 	lsr.w	r5, r1, r5
    526c:	f015 0f01 	tst.w	r5, #1
    5270:	d008      	beq.n	5284 <gpiote_pin_int_cfg+0x70>
					pol = NRF_GPIOTE_POLARITY_LOTOHI;
    5272:	2101      	movs	r1, #1
    5274:	e002      	b.n	527c <gpiote_pin_int_cfg+0x68>
        case 1: return NRF_P1;
    5276:	4a10      	ldr	r2, [pc, #64]	; (52b8 <gpiote_pin_int_cfg+0xa4>)
    5278:	e7de      	b.n	5238 <gpiote_pin_int_cfg+0x24>
					pol = NRF_GPIOTE_POLARITY_TOGGLE;
    527a:	2103      	movs	r1, #3
				res = gpiote_channel_alloc(abs_pin, pol);
    527c:	4620      	mov	r0, r4
    527e:	f7ff ff83 	bl	5188 <gpiote_channel_alloc>
    5282:	e016      	b.n	52b2 <gpiote_pin_int_cfg+0x9e>
					pol = NRF_GPIOTE_POLARITY_HITOLO;
    5284:	2102      	movs	r1, #2
    5286:	e7f9      	b.n	527c <gpiote_pin_int_cfg+0x68>
	if ((BIT(pin) & data->int_active_level) != 0U) {
    5288:	6931      	ldr	r1, [r6, #16]
    528a:	fa21 f505 	lsr.w	r5, r1, r5
    528e:	f015 0f01 	tst.w	r5, #1
    5292:	d10b      	bne.n	52ac <gpiote_pin_int_cfg+0x98>
	return NRF_GPIO_PIN_SENSE_LOW;
    5294:	2103      	movs	r1, #3
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    5296:	3080      	adds	r0, #128	; 0x80
    5298:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
    529c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    52a0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    52a4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
	int res = 0;
    52a8:	2000      	movs	r0, #0
}
    52aa:	e002      	b.n	52b2 <gpiote_pin_int_cfg+0x9e>
		return NRF_GPIO_PIN_SENSE_HIGH;
    52ac:	2102      	movs	r1, #2
    52ae:	e7f2      	b.n	5296 <gpiote_pin_int_cfg+0x82>
	int res = 0;
    52b0:	2000      	movs	r0, #0
}
    52b2:	bd70      	pop	{r4, r5, r6, pc}
    52b4:	50842500 	.word	0x50842500
    52b8:	50842800 	.word	0x50842800

000052bc <gpio_nrfx_pin_interrupt_configure>:
{
    52bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return port->data;
    52be:	6904      	ldr	r4, [r0, #16]
	return port->config;
    52c0:	6845      	ldr	r5, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    52c2:	7a2e      	ldrb	r6, [r5, #8]
    52c4:	f001 051f 	and.w	r5, r1, #31
    52c8:	ea45 1546 	orr.w	r5, r5, r6, lsl #5
	if (!IS_ENABLED(CONFIG_GPIO_NRF_INT_EDGE_USING_SENSE) &&
    52cc:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    52d0:	d025      	beq.n	531e <gpio_nrfx_pin_interrupt_configure+0x62>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    52d2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    52d6:	d034      	beq.n	5342 <gpio_nrfx_pin_interrupt_configure+0x86>
    52d8:	68e5      	ldr	r5, [r4, #12]
    52da:	2601      	movs	r6, #1
    52dc:	408e      	lsls	r6, r1
    52de:	4335      	orrs	r5, r6
    52e0:	60e5      	str	r5, [r4, #12]
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    52e2:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    52e6:	d032      	beq.n	534e <gpio_nrfx_pin_interrupt_configure+0x92>
    52e8:	6962      	ldr	r2, [r4, #20]
    52ea:	2501      	movs	r5, #1
    52ec:	408d      	lsls	r5, r1
    52ee:	ea22 0205 	bic.w	r2, r2, r5
    52f2:	6162      	str	r2, [r4, #20]
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    52f4:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    52f8:	d02e      	beq.n	5358 <gpio_nrfx_pin_interrupt_configure+0x9c>
    52fa:	69a2      	ldr	r2, [r4, #24]
    52fc:	2501      	movs	r5, #1
    52fe:	408d      	lsls	r5, r1
    5300:	ea22 0205 	bic.w	r2, r2, r5
    5304:	61a2      	str	r2, [r4, #24]
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    5306:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    530a:	d02a      	beq.n	5362 <gpio_nrfx_pin_interrupt_configure+0xa6>
    530c:	6923      	ldr	r3, [r4, #16]
    530e:	2201      	movs	r2, #1
    5310:	408a      	lsls	r2, r1
    5312:	ea23 0302 	bic.w	r3, r3, r2
    5316:	6123      	str	r3, [r4, #16]
	return gpiote_pin_int_cfg(port, pin);
    5318:	f7ff ff7c 	bl	5214 <gpiote_pin_int_cfg>
}
    531c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *p_pin = pin_number & 0x1F;
    531e:	f005 061f 	and.w	r6, r5, #31
    return pin_number >> 5;
    5322:	096d      	lsrs	r5, r5, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5324:	2d01      	cmp	r5, #1
    5326:	d00a      	beq.n	533e <gpio_nrfx_pin_interrupt_configure+0x82>
        case 0: return NRF_P0;
    5328:	4f10      	ldr	r7, [pc, #64]	; (536c <gpio_nrfx_pin_interrupt_configure+0xb0>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    532a:	f106 0580 	add.w	r5, r6, #128	; 0x80
    532e:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    5332:	f015 0f01 	tst.w	r5, #1
    5336:	d0cc      	beq.n	52d2 <gpio_nrfx_pin_interrupt_configure+0x16>
		return -ENOTSUP;
    5338:	f06f 0085 	mvn.w	r0, #133	; 0x85
    533c:	e7ee      	b.n	531c <gpio_nrfx_pin_interrupt_configure+0x60>
        case 1: return NRF_P1;
    533e:	4f0c      	ldr	r7, [pc, #48]	; (5370 <gpio_nrfx_pin_interrupt_configure+0xb4>)
    5340:	e7f3      	b.n	532a <gpio_nrfx_pin_interrupt_configure+0x6e>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    5342:	68e5      	ldr	r5, [r4, #12]
    5344:	2601      	movs	r6, #1
    5346:	408e      	lsls	r6, r1
    5348:	ea25 0506 	bic.w	r5, r5, r6
    534c:	e7c8      	b.n	52e0 <gpio_nrfx_pin_interrupt_configure+0x24>
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    534e:	6962      	ldr	r2, [r4, #20]
    5350:	2501      	movs	r5, #1
    5352:	408d      	lsls	r5, r1
    5354:	432a      	orrs	r2, r5
    5356:	e7cc      	b.n	52f2 <gpio_nrfx_pin_interrupt_configure+0x36>
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    5358:	69a2      	ldr	r2, [r4, #24]
    535a:	2501      	movs	r5, #1
    535c:	408d      	lsls	r5, r1
    535e:	432a      	orrs	r2, r5
    5360:	e7d0      	b.n	5304 <gpio_nrfx_pin_interrupt_configure+0x48>
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    5362:	6923      	ldr	r3, [r4, #16]
    5364:	2201      	movs	r2, #1
    5366:	408a      	lsls	r2, r1
    5368:	4313      	orrs	r3, r2
    536a:	e7d4      	b.n	5316 <gpio_nrfx_pin_interrupt_configure+0x5a>
    536c:	50842500 	.word	0x50842500
    5370:	50842800 	.word	0x50842800

00005374 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    5374:	b508      	push	{r3, lr}
	static bool gpio_initialized;

	if (!gpio_initialized) {
    5376:	4b0b      	ldr	r3, [pc, #44]	; (53a4 <gpio_nrfx_init+0x30>)
    5378:	781b      	ldrb	r3, [r3, #0]
    537a:	b10b      	cbz	r3, 5380 <gpio_nrfx_init+0xc>
		irq_enable(DT_IRQN(GPIOTE_NODE));
		nrf_gpiote_int_enable(NRF_GPIOTE, NRF_GPIOTE_INT_PORT_MASK);
	}

	return 0;
}
    537c:	2000      	movs	r0, #0
    537e:	bd08      	pop	{r3, pc}
		gpio_initialized = true;
    5380:	4b08      	ldr	r3, [pc, #32]	; (53a4 <gpio_nrfx_init+0x30>)
    5382:	2201      	movs	r2, #1
    5384:	701a      	strb	r2, [r3, #0]
		IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    5386:	2200      	movs	r2, #0
    5388:	2105      	movs	r1, #5
    538a:	200d      	movs	r0, #13
    538c:	f7fe ff54 	bl	4238 <z_arm_irq_priority_set>
		irq_enable(DT_IRQN(GPIOTE_NODE));
    5390:	200d      	movs	r0, #13
    5392:	f7fe ff33 	bl	41fc <arch_irq_enable>
    5396:	4b04      	ldr	r3, [pc, #16]	; (53a8 <gpio_nrfx_init+0x34>)
    5398:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    539c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    53a0:	e7ec      	b.n	537c <gpio_nrfx_init+0x8>
    53a2:	bf00      	nop
    53a4:	20006c72 	.word	0x20006c72
    53a8:	5000d000 	.word	0x5000d000

000053ac <gpiote_event_handler>:
{
    53ac:	b570      	push	{r4, r5, r6, lr}
    53ae:	b084      	sub	sp, #16
	uint32_t fired_triggers[GPIO_COUNT] = {0};
    53b0:	2300      	movs	r3, #0
    53b2:	9302      	str	r3, [sp, #8]
    53b4:	9303      	str	r3, [sp, #12]
	uint32_t sense_levels[GPIO_COUNT] = {0};
    53b6:	9300      	str	r3, [sp, #0]
    53b8:	9301      	str	r3, [sp, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    53ba:	4b46      	ldr	r3, [pc, #280]	; (54d4 <gpiote_event_handler+0x128>)
    53bc:	681c      	ldr	r4, [r3, #0]
	if (port_event) {
    53be:	b90c      	cbnz	r4, 53c4 <gpiote_event_handler+0x18>
{
    53c0:	2100      	movs	r1, #0
    53c2:	e011      	b.n	53e8 <gpiote_event_handler+0x3c>
			check_level_trigger_pins(DEVICE_DT_GET(GPIO(0)),
    53c4:	4d44      	ldr	r5, [pc, #272]	; (54d8 <gpiote_event_handler+0x12c>)
    53c6:	4669      	mov	r1, sp
    53c8:	4628      	mov	r0, r5
    53ca:	f7ff fe5f 	bl	508c <check_level_trigger_pins>
		fired_triggers[0] =
    53ce:	9002      	str	r0, [sp, #8]
			check_level_trigger_pins(DEVICE_DT_GET(GPIO(1)),
    53d0:	a901      	add	r1, sp, #4
    53d2:	f105 0018 	add.w	r0, r5, #24
    53d6:	f7ff fe59 	bl	508c <check_level_trigger_pins>
		fired_triggers[1] =
    53da:	9003      	str	r0, [sp, #12]
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    53dc:	4b3d      	ldr	r3, [pc, #244]	; (54d4 <gpiote_event_handler+0x128>)
    53de:	2200      	movs	r2, #0
    53e0:	601a      	str	r2, [r3, #0]
    53e2:	681b      	ldr	r3, [r3, #0]
}
    53e4:	e7ec      	b.n	53c0 <gpiote_event_handler+0x14>
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    53e6:	3101      	adds	r1, #1
    53e8:	2907      	cmp	r1, #7
    53ea:	d82d      	bhi.n	5448 <gpiote_event_handler+0x9c>
		nrf_gpiote_event_t evt =
    53ec:	f101 0340 	add.w	r3, r1, #64	; 0x40
    53f0:	009b      	lsls	r3, r3, #2
    53f2:	b29a      	uxth	r2, r3
		if (nrf_gpiote_int_enable_check(NRF_GPIOTE, BIT(i)) &&
    53f4:	2301      	movs	r3, #1
    53f6:	408b      	lsls	r3, r1
    return p_reg->INTENSET & mask;
    53f8:	4838      	ldr	r0, [pc, #224]	; (54dc <gpiote_event_handler+0x130>)
    53fa:	f8d0 0304 	ldr.w	r0, [r0, #772]	; 0x304
    53fe:	4203      	tst	r3, r0
    5400:	d0f1      	beq.n	53e6 <gpiote_event_handler+0x3a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5402:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    5406:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    540a:	681b      	ldr	r3, [r3, #0]
    540c:	2b00      	cmp	r3, #0
    540e:	d0ea      	beq.n	53e6 <gpiote_event_handler+0x3a>
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    5410:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    5414:	4831      	ldr	r0, [pc, #196]	; (54dc <gpiote_event_handler+0x130>)
    5416:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
			fired_triggers[abs_pin / 32U] |= BIT(abs_pin % 32);
    541a:	f3c0 3340 	ubfx	r3, r0, #13, #1
    541e:	f3c0 2004 	ubfx	r0, r0, #8, #5
    5422:	2501      	movs	r5, #1
    5424:	fa05 f000 	lsl.w	r0, r5, r0
    5428:	ad04      	add	r5, sp, #16
    542a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    542e:	f853 5c08 	ldr.w	r5, [r3, #-8]
    5432:	4305      	orrs	r5, r0
    5434:	f843 5c08 	str.w	r5, [r3, #-8]
    return ((uint32_t)p_reg + event);
    5438:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    543c:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5440:	2200      	movs	r2, #0
    5442:	601a      	str	r2, [r3, #0]
    5444:	681b      	ldr	r3, [r3, #0]
}
    5446:	e7ce      	b.n	53e6 <gpiote_event_handler+0x3a>
	if (fired_triggers[0]) {
    5448:	9e02      	ldr	r6, [sp, #8]
    544a:	b92e      	cbnz	r6, 5458 <gpiote_event_handler+0xac>
	if (fired_triggers[1]) {
    544c:	9e03      	ldr	r6, [sp, #12]
    544e:	b9ee      	cbnz	r6, 548c <gpiote_event_handler+0xe0>
	if (port_event) {
    5450:	2c00      	cmp	r4, #0
    5452:	d135      	bne.n	54c0 <gpiote_event_handler+0x114>
}
    5454:	b004      	add	sp, #16
    5456:	bd70      	pop	{r4, r5, r6, pc}
	return list->head;
    5458:	4b21      	ldr	r3, [pc, #132]	; (54e0 <gpiote_event_handler+0x134>)
    545a:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    545c:	b119      	cbz	r1, 5466 <gpiote_event_handler+0xba>
    545e:	460d      	mov	r5, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    5460:	b149      	cbz	r1, 5476 <gpiote_event_handler+0xca>
	return node->next;
    5462:	680d      	ldr	r5, [r1, #0]
    5464:	e007      	b.n	5476 <gpiote_event_handler+0xca>
    5466:	460d      	mov	r5, r1
    5468:	e005      	b.n	5476 <gpiote_event_handler+0xca>
    546a:	b16d      	cbz	r5, 5488 <gpiote_event_handler+0xdc>
    546c:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    546e:	b105      	cbz	r5, 5472 <gpiote_event_handler+0xc6>
	return node->next;
    5470:	682b      	ldr	r3, [r5, #0]
    5472:	4629      	mov	r1, r5
    5474:	461d      	mov	r5, r3
    5476:	2900      	cmp	r1, #0
    5478:	d0e8      	beq.n	544c <gpiote_event_handler+0xa0>
		if (cb->pin_mask & pins) {
    547a:	688a      	ldr	r2, [r1, #8]
    547c:	4032      	ands	r2, r6
    547e:	d0f4      	beq.n	546a <gpiote_event_handler+0xbe>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    5480:	684b      	ldr	r3, [r1, #4]
    5482:	4815      	ldr	r0, [pc, #84]	; (54d8 <gpiote_event_handler+0x12c>)
    5484:	4798      	blx	r3
    5486:	e7f0      	b.n	546a <gpiote_event_handler+0xbe>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5488:	462b      	mov	r3, r5
    548a:	e7f2      	b.n	5472 <gpiote_event_handler+0xc6>
	return list->head;
    548c:	4b15      	ldr	r3, [pc, #84]	; (54e4 <gpiote_event_handler+0x138>)
    548e:	6859      	ldr	r1, [r3, #4]
    5490:	b119      	cbz	r1, 549a <gpiote_event_handler+0xee>
    5492:	460d      	mov	r5, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    5494:	b149      	cbz	r1, 54aa <gpiote_event_handler+0xfe>
	return node->next;
    5496:	680d      	ldr	r5, [r1, #0]
    5498:	e007      	b.n	54aa <gpiote_event_handler+0xfe>
    549a:	460d      	mov	r5, r1
    549c:	e005      	b.n	54aa <gpiote_event_handler+0xfe>
    549e:	b16d      	cbz	r5, 54bc <gpiote_event_handler+0x110>
    54a0:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    54a2:	b105      	cbz	r5, 54a6 <gpiote_event_handler+0xfa>
	return node->next;
    54a4:	682b      	ldr	r3, [r5, #0]
    54a6:	4629      	mov	r1, r5
    54a8:	461d      	mov	r5, r3
    54aa:	2900      	cmp	r1, #0
    54ac:	d0d0      	beq.n	5450 <gpiote_event_handler+0xa4>
		if (cb->pin_mask & pins) {
    54ae:	688a      	ldr	r2, [r1, #8]
    54b0:	4032      	ands	r2, r6
    54b2:	d0f4      	beq.n	549e <gpiote_event_handler+0xf2>
			cb->handler(port, cb, cb->pin_mask & pins);
    54b4:	684b      	ldr	r3, [r1, #4]
    54b6:	480c      	ldr	r0, [pc, #48]	; (54e8 <gpiote_event_handler+0x13c>)
    54b8:	4798      	blx	r3
    54ba:	e7f0      	b.n	549e <gpiote_event_handler+0xf2>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    54bc:	462b      	mov	r3, r5
    54be:	e7f2      	b.n	54a6 <gpiote_event_handler+0xfa>
		cfg_level_pins(DEVICE_DT_GET(GPIO(0)));
    54c0:	4c05      	ldr	r4, [pc, #20]	; (54d8 <gpiote_event_handler+0x12c>)
    54c2:	4620      	mov	r0, r4
    54c4:	f7ff fda8 	bl	5018 <cfg_level_pins>
		cfg_level_pins(DEVICE_DT_GET(GPIO(1)));
    54c8:	f104 0018 	add.w	r0, r4, #24
    54cc:	f7ff fda4 	bl	5018 <cfg_level_pins>
}
    54d0:	e7c0      	b.n	5454 <gpiote_event_handler+0xa8>
    54d2:	bf00      	nop
    54d4:	5000d17c 	.word	0x5000d17c
    54d8:	00016d74 	.word	0x00016d74
    54dc:	5000d000 	.word	0x5000d000
    54e0:	20006b34 	.word	0x20006b34
    54e4:	20006b50 	.word	0x20006b50
    54e8:	00016d8c 	.word	0x00016d8c

000054ec <baudrate_set>:
	return dev->data;
}

static inline const struct uarte_nrfx_config *get_dev_config(const struct device *dev)
{
	return dev->config;
    54ec:	6843      	ldr	r3, [r0, #4]

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = get_dev_config(dev);

	return config->uarte_regs;
    54ee:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    54f0:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    54f4:	d06f      	beq.n	55d6 <baudrate_set+0xea>
    54f6:	d83a      	bhi.n	556e <baudrate_set+0x82>
    54f8:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    54fc:	d06e      	beq.n	55dc <baudrate_set+0xf0>
    54fe:	d90a      	bls.n	5516 <baudrate_set+0x2a>
    5500:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    5504:	d075      	beq.n	55f2 <baudrate_set+0x106>
    5506:	d924      	bls.n	5552 <baudrate_set+0x66>
    5508:	f647 2312 	movw	r3, #31250	; 0x7a12
    550c:	4299      	cmp	r1, r3
    550e:	d12b      	bne.n	5568 <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    5510:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    5514:	e013      	b.n	553e <baudrate_set+0x52>
	switch (baudrate) {
    5516:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    551a:	d061      	beq.n	55e0 <baudrate_set+0xf4>
    551c:	d907      	bls.n	552e <baudrate_set+0x42>
    551e:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    5522:	d063      	beq.n	55ec <baudrate_set+0x100>
    5524:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    5528:	d110      	bne.n	554c <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    552a:	4b3c      	ldr	r3, [pc, #240]	; (561c <baudrate_set+0x130>)
    552c:	e007      	b.n	553e <baudrate_set+0x52>
	switch (baudrate) {
    552e:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    5532:	d058      	beq.n	55e6 <baudrate_set+0xfa>
    5534:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    5538:	d105      	bne.n	5546 <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    553a:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    553e:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    5542:	2000      	movs	r0, #0
    5544:	4770      	bx	lr
	switch (baudrate) {
    5546:	f06f 0015 	mvn.w	r0, #21
    554a:	4770      	bx	lr
    554c:	f06f 0015 	mvn.w	r0, #21
    5550:	4770      	bx	lr
    5552:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    5556:	d04e      	beq.n	55f6 <baudrate_set+0x10a>
    5558:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    555c:	d101      	bne.n	5562 <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    555e:	4b30      	ldr	r3, [pc, #192]	; (5620 <baudrate_set+0x134>)
    5560:	e7ed      	b.n	553e <baudrate_set+0x52>
	switch (baudrate) {
    5562:	f06f 0015 	mvn.w	r0, #21
    5566:	4770      	bx	lr
    5568:	f06f 0015 	mvn.w	r0, #21
    556c:	4770      	bx	lr
    556e:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    5572:	d042      	beq.n	55fa <baudrate_set+0x10e>
    5574:	d909      	bls.n	558a <baudrate_set+0x9e>
    5576:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    557a:	d046      	beq.n	560a <baudrate_set+0x11e>
    557c:	d91f      	bls.n	55be <baudrate_set+0xd2>
    557e:	4b29      	ldr	r3, [pc, #164]	; (5624 <baudrate_set+0x138>)
    5580:	4299      	cmp	r1, r3
    5582:	d148      	bne.n	5616 <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    5584:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5588:	e7d9      	b.n	553e <baudrate_set+0x52>
	switch (baudrate) {
    558a:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    558e:	d037      	beq.n	5600 <baudrate_set+0x114>
    5590:	d905      	bls.n	559e <baudrate_set+0xb2>
    5592:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    5596:	d10f      	bne.n	55b8 <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    5598:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    559c:	e7cf      	b.n	553e <baudrate_set+0x52>
	switch (baudrate) {
    559e:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    55a2:	4299      	cmp	r1, r3
    55a4:	d02e      	beq.n	5604 <baudrate_set+0x118>
    55a6:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    55aa:	d102      	bne.n	55b2 <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    55ac:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    55b0:	e7c5      	b.n	553e <baudrate_set+0x52>
	switch (baudrate) {
    55b2:	f06f 0015 	mvn.w	r0, #21
    55b6:	4770      	bx	lr
    55b8:	f06f 0015 	mvn.w	r0, #21
    55bc:	4770      	bx	lr
    55be:	4b1a      	ldr	r3, [pc, #104]	; (5628 <baudrate_set+0x13c>)
    55c0:	4299      	cmp	r1, r3
    55c2:	d025      	beq.n	5610 <baudrate_set+0x124>
    55c4:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    55c8:	d102      	bne.n	55d0 <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    55ca:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    55ce:	e7b6      	b.n	553e <baudrate_set+0x52>
	switch (baudrate) {
    55d0:	f06f 0015 	mvn.w	r0, #21
    55d4:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    55d6:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    55da:	e7b0      	b.n	553e <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    55dc:	4b13      	ldr	r3, [pc, #76]	; (562c <baudrate_set+0x140>)
    55de:	e7ae      	b.n	553e <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    55e0:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    55e4:	e7ab      	b.n	553e <baudrate_set+0x52>
	switch (baudrate) {
    55e6:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    55ea:	e7a8      	b.n	553e <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    55ec:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    55f0:	e7a5      	b.n	553e <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    55f2:	4b0f      	ldr	r3, [pc, #60]	; (5630 <baudrate_set+0x144>)
    55f4:	e7a3      	b.n	553e <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    55f6:	4b0f      	ldr	r3, [pc, #60]	; (5634 <baudrate_set+0x148>)
    55f8:	e7a1      	b.n	553e <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    55fa:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    55fe:	e79e      	b.n	553e <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    5600:	4b0d      	ldr	r3, [pc, #52]	; (5638 <baudrate_set+0x14c>)
    5602:	e79c      	b.n	553e <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    5604:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    5608:	e799      	b.n	553e <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    560a:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    560e:	e796      	b.n	553e <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    5610:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    5614:	e793      	b.n	553e <baudrate_set+0x52>
	switch (baudrate) {
    5616:	f06f 0015 	mvn.w	r0, #21
}
    561a:	4770      	bx	lr
    561c:	0013b000 	.word	0x0013b000
    5620:	004ea000 	.word	0x004ea000
    5624:	000f4240 	.word	0x000f4240
    5628:	0003d090 	.word	0x0003d090
    562c:	00275000 	.word	0x00275000
    5630:	0075c000 	.word	0x0075c000
    5634:	003af000 	.word	0x003af000
    5638:	013a9000 	.word	0x013a9000

0000563c <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    563c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5640:	4605      	mov	r5, r0
    5642:	460f      	mov	r7, r1
	return dev->data;
    5644:	f8d0 8010 	ldr.w	r8, [r0, #16]
	struct uarte_nrfx_data *data = get_dev_data(dev);
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    5648:	f010 fb49 	bl	15cde <k_is_in_isr>
    564c:	b920      	cbnz	r0, 5658 <uarte_nrfx_poll_out+0x1c>
	return !z_sys_post_kernel;
    564e:	4b16      	ldr	r3, [pc, #88]	; (56a8 <uarte_nrfx_poll_out+0x6c>)
    5650:	781b      	ldrb	r3, [r3, #0]
    5652:	b1ab      	cbz	r3, 5680 <uarte_nrfx_poll_out+0x44>
    5654:	2300      	movs	r3, #0
    5656:	e000      	b.n	565a <uarte_nrfx_poll_out+0x1e>
    5658:	2301      	movs	r3, #1
	int key;

	if (isr_mode) {
    565a:	b19b      	cbz	r3, 5684 <uarte_nrfx_poll_out+0x48>
	__asm__ volatile(
    565c:	f04f 0320 	mov.w	r3, #32
    5660:	f3ef 8411 	mrs	r4, BASEPRI
    5664:	f383 8812 	msr	BASEPRI_MAX, r3
    5668:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
    566c:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
    566e:	4628      	mov	r0, r5
    5670:	f00d fb11 	bl	12c96 <is_tx_ready>
    5674:	b950      	cbnz	r0, 568c <uarte_nrfx_poll_out+0x50>
	__asm__ volatile(
    5676:	f384 8811 	msr	BASEPRI, r4
    567a:	f3bf 8f6f 	isb	sy
}
    567e:	e7ed      	b.n	565c <uarte_nrfx_poll_out+0x20>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    5680:	2301      	movs	r3, #1
    5682:	e7ea      	b.n	565a <uarte_nrfx_poll_out+0x1e>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    5684:	4628      	mov	r0, r5
    5686:	f00d fc23 	bl	12ed0 <wait_tx_ready>
    568a:	4606      	mov	r6, r0
	}

	data->char_out = c;
    568c:	4641      	mov	r1, r8
    568e:	f801 7f14 	strb.w	r7, [r1, #20]!
	tx_start(dev, &data->char_out, 1);
    5692:	2201      	movs	r2, #1
    5694:	4628      	mov	r0, r5
    5696:	f00d fb18 	bl	12cca <tx_start>
	__asm__ volatile(
    569a:	f386 8811 	msr	BASEPRI, r6
    569e:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    56a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    56a6:	bf00      	nop
    56a8:	20006c73 	.word	0x20006c73

000056ac <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    56ac:	b538      	push	{r3, r4, r5, lr}
    56ae:	4605      	mov	r5, r0
    56b0:	460c      	mov	r4, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    56b2:	f101 0016 	add.w	r0, r1, #22
    56b6:	f000 fded 	bl	6294 <nrfx_dppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    56ba:	4b0a      	ldr	r3, [pc, #40]	; (56e4 <endtx_stoptx_ppi_init+0x38>)
    56bc:	4298      	cmp	r0, r3
    56be:	d10e      	bne.n	56de <endtx_stoptx_ppi_init+0x32>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    56c0:	7da3      	ldrb	r3, [r4, #22]
}

__STATIC_INLINE void nrfx_gppi_event_endpoint_setup(uint8_t channel, uint32_t eep)
{
    NRFX_ASSERT(eep);
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    56c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    56c6:	f8c5 31a0 	str.w	r3, [r5, #416]	; 0x1a0
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    56ca:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    56ce:	7da2      	ldrb	r2, [r4, #22]
    56d0:	2301      	movs	r3, #1
    56d2:	4093      	lsls	r3, r2
    p_reg->CHENCLR = 0xFFFFFFFFuL;
}

NRF_STATIC_INLINE void nrf_dppi_channels_enable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENSET = mask;
    56d4:	4a04      	ldr	r2, [pc, #16]	; (56e8 <endtx_stoptx_ppi_init+0x3c>)
    56d6:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    56da:	2000      	movs	r0, #0
}
    56dc:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    56de:	f06f 0004 	mvn.w	r0, #4
    56e2:	e7fb      	b.n	56dc <endtx_stoptx_ppi_init+0x30>
    56e4:	0bad0000 	.word	0x0bad0000
    56e8:	50017000 	.word	0x50017000

000056ec <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    56ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return dev->config;
    56ee:	6844      	ldr	r4, [r0, #4]
	return config->uarte_regs;
    56f0:	6825      	ldr	r5, [r4, #0]
	return dev->data;
    56f2:	6906      	ldr	r6, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    56f4:	2300      	movs	r3, #0
    56f6:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
	struct uarte_nrfx_data *data = get_dev_data(dev);
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    56fa:	6030      	str	r0, [r6, #0]

	nrf_gpio_pin_write(cfg->pseltxd, 1);
    56fc:	68a3      	ldr	r3, [r4, #8]
    *p_pin = pin_number & 0x1F;
    56fe:	f003 011f 	and.w	r1, r3, #31
    return pin_number >> 5;
    5702:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5704:	2b01      	cmp	r3, #1
    5706:	f000 80a0 	beq.w	584a <uarte_instance_init+0x15e>
        case 0: return NRF_P0;
    570a:	4a5a      	ldr	r2, [pc, #360]	; (5874 <uarte_instance_init+0x188>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    570c:	2301      	movs	r3, #1
    570e:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    5710:	6093      	str	r3, [r2, #8]
	nrf_gpio_cfg_output(cfg->pseltxd);
    5712:	68a3      	ldr	r3, [r4, #8]
    *p_pin = pin_number & 0x1F;
    5714:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    5718:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    571a:	2b01      	cmp	r3, #1
    571c:	f000 8097 	beq.w	584e <uarte_instance_init+0x162>
        case 0: return NRF_P0;
    5720:	4954      	ldr	r1, [pc, #336]	; (5874 <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    5722:	3280      	adds	r2, #128	; 0x80
    5724:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    5728:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    572c:	f043 0303 	orr.w	r3, r3, #3
    reg->PIN_CNF[pin_number] = cnf;
    5730:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

	if (cfg->pselrxd !=  NRF_UARTE_PSEL_DISCONNECTED) {
    5734:	68e3      	ldr	r3, [r4, #12]
    5736:	f1b3 3fff 	cmp.w	r3, #4294967295
    573a:	d010      	beq.n	575e <uarte_instance_init+0x72>
		nrf_gpio_cfg_input(cfg->pselrxd, cfg->rxd_pull);
    573c:	7e27      	ldrb	r7, [r4, #24]
    *p_pin = pin_number & 0x1F;
    573e:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    5742:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5744:	2b01      	cmp	r3, #1
    5746:	f000 8084 	beq.w	5852 <uarte_instance_init+0x166>
        case 0: return NRF_P0;
    574a:	494a      	ldr	r1, [pc, #296]	; (5874 <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    574c:	3280      	adds	r2, #128	; 0x80
    574e:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    5752:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    5756:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    575a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	}

	nrf_uarte_txrx_pins_set(uarte, cfg->pseltxd, cfg->pselrxd);
    575e:	68a2      	ldr	r2, [r4, #8]
    5760:	68e3      	ldr	r3, [r4, #12]
    p_reg->PSEL.TXD = pseltxd;
    5762:	f8c5 250c 	str.w	r2, [r5, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    5766:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514

	if (cfg->pselcts != NRF_UARTE_PSEL_DISCONNECTED) {
    576a:	6923      	ldr	r3, [r4, #16]
    576c:	f1b3 3fff 	cmp.w	r3, #4294967295
    5770:	d00f      	beq.n	5792 <uarte_instance_init+0xa6>
		nrf_gpio_cfg_input(cfg->pselcts, cfg->cts_pull);
    5772:	7e67      	ldrb	r7, [r4, #25]
    *p_pin = pin_number & 0x1F;
    5774:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    5778:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    577a:	2b01      	cmp	r3, #1
    577c:	d06b      	beq.n	5856 <uarte_instance_init+0x16a>
        case 0: return NRF_P0;
    577e:	493d      	ldr	r1, [pc, #244]	; (5874 <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    5780:	3280      	adds	r2, #128	; 0x80
    5782:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    5786:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    578a:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    578e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	}

	if (cfg->pselrts != NRF_UARTE_PSEL_DISCONNECTED) {
    5792:	6963      	ldr	r3, [r4, #20]
    5794:	f1b3 3fff 	cmp.w	r3, #4294967295
    5798:	d018      	beq.n	57cc <uarte_instance_init+0xe0>
    *p_pin = pin_number & 0x1F;
    579a:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    579e:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    57a0:	2b01      	cmp	r3, #1
    57a2:	d05a      	beq.n	585a <uarte_instance_init+0x16e>
        case 0: return NRF_P0;
    57a4:	4933      	ldr	r1, [pc, #204]	; (5874 <uarte_instance_init+0x188>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    57a6:	2301      	movs	r3, #1
    57a8:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    57aa:	608b      	str	r3, [r1, #8]
		nrf_gpio_pin_write(cfg->pselrts, 1);
		nrf_gpio_cfg_output(cfg->pselrts);
    57ac:	6963      	ldr	r3, [r4, #20]
    *p_pin = pin_number & 0x1F;
    57ae:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    57b2:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    57b4:	2b01      	cmp	r3, #1
    57b6:	d052      	beq.n	585e <uarte_instance_init+0x172>
        case 0: return NRF_P0;
    57b8:	492e      	ldr	r1, [pc, #184]	; (5874 <uarte_instance_init+0x188>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    57ba:	3280      	adds	r2, #128	; 0x80
    57bc:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    57c0:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    57c4:	f043 0303 	orr.w	r3, r3, #3
    reg->PIN_CNF[pin_number] = cnf;
    57c8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	}

	nrf_uarte_hwfc_pins_set(uarte, cfg->pselrts, cfg->pselcts);
    57cc:	6962      	ldr	r2, [r4, #20]
    57ce:	6923      	ldr	r3, [r4, #16]
    p_reg->PSEL.RTS = pselrts;
    57d0:	f8c5 2508 	str.w	r2, [r5, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    57d4:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
	return dev->data;
    57d8:	6901      	ldr	r1, [r0, #16]

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    57da:	3104      	adds	r1, #4
    57dc:	f00d f9df 	bl	12b9e <uarte_nrfx_configure>
	if (err) {
    57e0:	4607      	mov	r7, r0
    57e2:	bb80      	cbnz	r0, 5846 <uarte_instance_init+0x15a>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    57e4:	6863      	ldr	r3, [r4, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    57e6:	f013 0f08 	tst.w	r3, #8
    57ea:	d13a      	bne.n	5862 <uarte_instance_init+0x176>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    57ec:	2308      	movs	r3, #8
    57ee:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (cfg->pselrxd != NRF_UARTE_PSEL_DISCONNECTED) {
    57f2:	68e3      	ldr	r3, [r4, #12]
    57f4:	f1b3 3fff 	cmp.w	r3, #4294967295
    57f8:	d00c      	beq.n	5814 <uarte_instance_init+0x128>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    57fa:	2300      	movs	r3, #0
    57fc:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    5800:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    5804:	f106 0315 	add.w	r3, r6, #21

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    5808:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    580c:	2301      	movs	r3, #1
    580e:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5812:	602b      	str	r3, [r5, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    5814:	6863      	ldr	r3, [r4, #4]
    5816:	f013 0f08 	tst.w	r3, #8
    581a:	d103      	bne.n	5824 <uarte_instance_init+0x138>
    p_reg->INTENSET = mask;
    581c:	f44f 7380 	mov.w	r3, #256	; 0x100
    5820:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5824:	6863      	ldr	r3, [r4, #4]
    5826:	f013 0f10 	tst.w	r3, #16
    582a:	d003      	beq.n	5834 <uarte_instance_init+0x148>
    582c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    5830:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    5834:	3614      	adds	r6, #20
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5836:	f8c5 6544 	str.w	r6, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    583a:	2300      	movs	r3, #0
    583c:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5840:	2301      	movs	r3, #1
    5842:	60ab      	str	r3, [r5, #8]
    5844:	60eb      	str	r3, [r5, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    5846:	4638      	mov	r0, r7
    5848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        case 1: return NRF_P1;
    584a:	4a0b      	ldr	r2, [pc, #44]	; (5878 <uarte_instance_init+0x18c>)
    584c:	e75e      	b.n	570c <uarte_instance_init+0x20>
    584e:	490a      	ldr	r1, [pc, #40]	; (5878 <uarte_instance_init+0x18c>)
    5850:	e767      	b.n	5722 <uarte_instance_init+0x36>
    5852:	4909      	ldr	r1, [pc, #36]	; (5878 <uarte_instance_init+0x18c>)
    5854:	e77a      	b.n	574c <uarte_instance_init+0x60>
    5856:	4908      	ldr	r1, [pc, #32]	; (5878 <uarte_instance_init+0x18c>)
    5858:	e792      	b.n	5780 <uarte_instance_init+0x94>
    585a:	4907      	ldr	r1, [pc, #28]	; (5878 <uarte_instance_init+0x18c>)
    585c:	e7a3      	b.n	57a6 <uarte_instance_init+0xba>
    585e:	4906      	ldr	r1, [pc, #24]	; (5878 <uarte_instance_init+0x18c>)
    5860:	e7ab      	b.n	57ba <uarte_instance_init+0xce>
		err = endtx_stoptx_ppi_init(uarte, data);
    5862:	4631      	mov	r1, r6
    5864:	4628      	mov	r0, r5
    5866:	f7ff ff21 	bl	56ac <endtx_stoptx_ppi_init>
		if (err < 0) {
    586a:	2800      	cmp	r0, #0
    586c:	dabe      	bge.n	57ec <uarte_instance_init+0x100>
			return err;
    586e:	4607      	mov	r7, r0
    5870:	e7e9      	b.n	5846 <uarte_instance_init+0x15a>
    5872:	bf00      	nop
    5874:	50842500 	.word	0x50842500
    5878:	50842800 	.word	0x50842800

0000587c <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    587c:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    5880:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    5884:	4b01      	ldr	r3, [pc, #4]	; (588c <set_comparator+0x10>)
    5886:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    588a:	4770      	bx	lr
    588c:	50015000 	.word	0x50015000

00005890 <get_comparator>:
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    5890:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    5894:	4b01      	ldr	r3, [pc, #4]	; (589c <get_comparator+0xc>)
    5896:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
    589a:	4770      	bx	lr
    589c:	50015000 	.word	0x50015000

000058a0 <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    58a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    58a4:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    58a6:	4a02      	ldr	r2, [pc, #8]	; (58b0 <event_enable+0x10>)
    58a8:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    58ac:	4770      	bx	lr
    58ae:	bf00      	nop
    58b0:	50015000 	.word	0x50015000

000058b4 <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    58b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    58b8:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    58ba:	4a02      	ldr	r2, [pc, #8]	; (58c4 <event_disable+0x10>)
    58bc:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    58c0:	4770      	bx	lr
    58c2:	bf00      	nop
    58c4:	50015000 	.word	0x50015000

000058c8 <counter>:
     return p_reg->COUNTER;
    58c8:	4b01      	ldr	r3, [pc, #4]	; (58d0 <counter+0x8>)
    58ca:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    58ce:	4770      	bx	lr
    58d0:	50015000 	.word	0x50015000

000058d4 <compare_int_lock>:
	__ASSERT_NO_MSG(chan < CHAN_COUNT);
	return nrf_rtc_event_address_get(RTC, nrf_rtc_compare_event_get(chan));
}

static bool compare_int_lock(int32_t chan)
{
    58d4:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    58d6:	2301      	movs	r3, #1
    58d8:	4083      	lsls	r3, r0
    58da:	43dc      	mvns	r4, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    58dc:	4a0d      	ldr	r2, [pc, #52]	; (5914 <compare_int_lock+0x40>)
    58de:	e8d2 1fef 	ldaex	r1, [r2]
    58e2:	ea01 0c04 	and.w	ip, r1, r4
    58e6:	e8c2 cfee 	stlex	lr, ip, [r2]
    58ea:	f1be 0f00 	cmp.w	lr, #0
    58ee:	d1f6      	bne.n	58de <compare_int_lock+0xa>

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    58f0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    58f4:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    58f8:	f102 2250 	add.w	r2, r2, #1342197760	; 0x50005000
    58fc:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
    5900:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5904:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    5908:	420b      	tst	r3, r1
}
    590a:	bf14      	ite	ne
    590c:	2001      	movne	r0, #1
    590e:	2000      	moveq	r0, #0
    5910:	bd10      	pop	{r4, pc}
    5912:	bf00      	nop
    5914:	20006b90 	.word	0x20006b90

00005918 <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
    5918:	b570      	push	{r4, r5, r6, lr}
    591a:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
    591c:	f00d fb24 	bl	12f68 <full_int_lock>
    5920:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    5922:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    5926:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
    5928:	4a15      	ldr	r2, [pc, #84]	; (5980 <channel_processing_check_and_clear+0x68>)
    592a:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    592e:	4213      	tst	r3, r2
    5930:	d105      	bne.n	593e <channel_processing_check_and_clear+0x26>
	bool result = false;
    5932:	2600      	movs	r6, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
    5934:	4628      	mov	r0, r5
    5936:	f00d fb20 	bl	12f7a <full_int_unlock>

	return result;
}
    593a:	4630      	mov	r0, r6
    593c:	bd70      	pop	{r4, r5, r6, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    593e:	2301      	movs	r3, #1
    5940:	40a3      	lsls	r3, r4
    5942:	43db      	mvns	r3, r3
    5944:	4a0f      	ldr	r2, [pc, #60]	; (5984 <channel_processing_check_and_clear+0x6c>)
    5946:	e8d2 1fef 	ldaex	r1, [r2]
    594a:	ea01 0003 	and.w	r0, r1, r3
    594e:	e8c2 0fe6 	stlex	r6, r0, [r2]
    5952:	2e00      	cmp	r6, #0
    5954:	d1f7      	bne.n	5946 <channel_processing_check_and_clear+0x2e>
    5956:	b959      	cbnz	r1, 5970 <channel_processing_check_and_clear+0x58>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    5958:	f104 0350 	add.w	r3, r4, #80	; 0x50
    595c:	009b      	lsls	r3, r3, #2
    595e:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5960:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    5964:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    5968:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    596a:	b113      	cbz	r3, 5972 <channel_processing_check_and_clear+0x5a>
    596c:	2301      	movs	r3, #1
    596e:	e000      	b.n	5972 <channel_processing_check_and_clear+0x5a>
    5970:	2301      	movs	r3, #1
		if (result) {
    5972:	461e      	mov	r6, r3
    5974:	2b00      	cmp	r3, #0
    5976:	d0dd      	beq.n	5934 <channel_processing_check_and_clear+0x1c>
			event_clear(chan);
    5978:	4620      	mov	r0, r4
    597a:	f00d fae6 	bl	12f4a <event_clear>
    597e:	e7d9      	b.n	5934 <channel_processing_check_and_clear+0x1c>
    5980:	50015000 	.word	0x50015000
    5984:	20006b8c 	.word	0x20006b8c

00005988 <compare_int_unlock>:
	if (key) {
    5988:	b901      	cbnz	r1, 598c <compare_int_unlock+0x4>
}
    598a:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    598c:	2301      	movs	r3, #1
    598e:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    5990:	4a0e      	ldr	r2, [pc, #56]	; (59cc <compare_int_unlock+0x44>)
    5992:	e8d2 1fef 	ldaex	r1, [r2]
    5996:	4319      	orrs	r1, r3
    5998:	e8c2 1fec 	stlex	ip, r1, [r2]
    599c:	f1bc 0f00 	cmp.w	ip, #0
    59a0:	d1f7      	bne.n	5992 <compare_int_unlock+0xa>
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    59a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    59a6:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    59a8:	4a09      	ldr	r2, [pc, #36]	; (59d0 <compare_int_unlock+0x48>)
    59aa:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    59ae:	4b09      	ldr	r3, [pc, #36]	; (59d4 <compare_int_unlock+0x4c>)
    59b0:	e8d3 3faf 	lda	r3, [r3]
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    59b4:	fa23 f000 	lsr.w	r0, r3, r0
    59b8:	f010 0f01 	tst.w	r0, #1
    59bc:	d0e5      	beq.n	598a <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    59be:	4b06      	ldr	r3, [pc, #24]	; (59d8 <compare_int_unlock+0x50>)
    59c0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    59c4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    59c8:	e7df      	b.n	598a <compare_int_unlock+0x2>
    59ca:	bf00      	nop
    59cc:	20006b90 	.word	0x20006b90
    59d0:	50015000 	.word	0x50015000
    59d4:	20006b8c 	.word	0x20006b8c
    59d8:	e000e100 	.word	0xe000e100

000059dc <sys_clock_timeout_handler>:
{
    59dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    59de:	4607      	mov	r7, r0
    59e0:	4614      	mov	r4, r2
    59e2:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    59e4:	4610      	mov	r0, r2
    59e6:	4619      	mov	r1, r3
    59e8:	f00d fabb 	bl	12f62 <absolute_time_to_cc>
    59ec:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    59ee:	4b15      	ldr	r3, [pc, #84]	; (5a44 <sys_clock_timeout_handler+0x68>)
    59f0:	681a      	ldr	r2, [r3, #0]
    59f2:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
    59f4:	601c      	str	r4, [r3, #0]
    59f6:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    59f8:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    59fc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    5a00:	d308      	bcc.n	5a14 <sys_clock_timeout_handler+0x38>
	return false;
    5a02:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    5a04:	f00a fb68 	bl	100d8 <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
    5a08:	4638      	mov	r0, r7
    5a0a:	f7ff ff41 	bl	5890 <get_comparator>
    5a0e:	42a8      	cmp	r0, r5
    5a10:	d00c      	beq.n	5a2c <sys_clock_timeout_handler+0x50>
}
    5a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    5a14:	4b0c      	ldr	r3, [pc, #48]	; (5a48 <sys_clock_timeout_handler+0x6c>)
    5a16:	6819      	ldr	r1, [r3, #0]
    5a18:	0a0b      	lsrs	r3, r1, #8
    5a1a:	060a      	lsls	r2, r1, #24
    5a1c:	1952      	adds	r2, r2, r5
    5a1e:	f143 0300 	adc.w	r3, r3, #0
    5a22:	490a      	ldr	r1, [pc, #40]	; (5a4c <sys_clock_timeout_handler+0x70>)
    5a24:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    5a28:	2401      	movs	r4, #1
    5a2a:	e7eb      	b.n	5a04 <sys_clock_timeout_handler+0x28>
		if (!anchor_updated) {
    5a2c:	b11c      	cbz	r4, 5a36 <sys_clock_timeout_handler+0x5a>
		event_enable(chan);
    5a2e:	4638      	mov	r0, r7
    5a30:	f7ff ff36 	bl	58a0 <event_enable>
}
    5a34:	e7ed      	b.n	5a12 <sys_clock_timeout_handler+0x36>
			set_comparator(chan, COUNTER_HALF_SPAN);
    5a36:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
    5a3a:	4638      	mov	r0, r7
    5a3c:	f7ff ff1e 	bl	587c <set_comparator>
    5a40:	e7f5      	b.n	5a2e <sys_clock_timeout_handler+0x52>
    5a42:	bf00      	nop
    5a44:	20005f58 	.word	0x20005f58
    5a48:	20006b94 	.word	0x20006b94
    5a4c:	20005f40 	.word	0x20005f40

00005a50 <z_nrf_rtc_timer_read>:
{
    5a50:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    5a52:	4b0d      	ldr	r3, [pc, #52]	; (5a88 <z_nrf_rtc_timer_read+0x38>)
    5a54:	681b      	ldr	r3, [r3, #0]
    5a56:	0a1d      	lsrs	r5, r3, #8
    5a58:	061c      	lsls	r4, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    5a5a:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    5a5e:	f7ff ff33 	bl	58c8 <counter>
    5a62:	4603      	mov	r3, r0
	val += cntr;
    5a64:	1820      	adds	r0, r4, r0
    5a66:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    5a6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    5a6e:	d20a      	bcs.n	5a86 <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    5a70:	4b06      	ldr	r3, [pc, #24]	; (5a8c <z_nrf_rtc_timer_read+0x3c>)
    5a72:	e9d3 2300 	ldrd	r2, r3, [r3]
    5a76:	4299      	cmp	r1, r3
    5a78:	bf08      	it	eq
    5a7a:	4290      	cmpeq	r0, r2
    5a7c:	d203      	bcs.n	5a86 <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    5a7e:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    5a82:	f141 0100 	adc.w	r1, r1, #0
}
    5a86:	bd38      	pop	{r3, r4, r5, pc}
    5a88:	20006b94 	.word	0x20006b94
    5a8c:	20005f40 	.word	0x20005f40

00005a90 <compare_set_nolocks>:
{
    5a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5a94:	4606      	mov	r6, r0
    5a96:	4614      	mov	r4, r2
    5a98:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    5a9a:	4610      	mov	r0, r2
    5a9c:	4619      	mov	r1, r3
    5a9e:	f00d fa60 	bl	12f62 <absolute_time_to_cc>
    5aa2:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    5aa4:	f7ff ffd4 	bl	5a50 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    5aa8:	42a9      	cmp	r1, r5
    5aaa:	bf08      	it	eq
    5aac:	42a0      	cmpeq	r0, r4
    5aae:	d21e      	bcs.n	5aee <compare_set_nolocks+0x5e>
		if (target_time - curr_time > COUNTER_SPAN) {
    5ab0:	ebb4 0800 	subs.w	r8, r4, r0
    5ab4:	eb65 0901 	sbc.w	r9, r5, r1
    5ab8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    5abc:	2300      	movs	r3, #0
    5abe:	454b      	cmp	r3, r9
    5ac0:	bf08      	it	eq
    5ac2:	4542      	cmpeq	r2, r8
    5ac4:	d32a      	bcc.n	5b1c <compare_set_nolocks+0x8c>
		if (target_time != cc_data[chan].target_time) {
    5ac6:	4b17      	ldr	r3, [pc, #92]	; (5b24 <compare_set_nolocks+0x94>)
    5ac8:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    5acc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    5ad0:	42ab      	cmp	r3, r5
    5ad2:	bf08      	it	eq
    5ad4:	42a2      	cmpeq	r2, r4
    5ad6:	d014      	beq.n	5b02 <compare_set_nolocks+0x72>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
    5ad8:	4639      	mov	r1, r7
    5ada:	4630      	mov	r0, r6
    5adc:	f00d fa52 	bl	12f84 <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
    5ae0:	4639      	mov	r1, r7
    5ae2:	f00d fa2e 	bl	12f42 <counter_sub>
    5ae6:	1824      	adds	r4, r4, r0
    5ae8:	f145 0500 	adc.w	r5, r5, #0
    5aec:	e009      	b.n	5b02 <compare_set_nolocks+0x72>
		atomic_or(&force_isr_mask, BIT(chan));
    5aee:	2301      	movs	r3, #1
    5af0:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    5af2:	4a0d      	ldr	r2, [pc, #52]	; (5b28 <compare_set_nolocks+0x98>)
    5af4:	e8d2 1fef 	ldaex	r1, [r2]
    5af8:	4319      	orrs	r1, r3
    5afa:	e8c2 1fe0 	stlex	r0, r1, [r2]
    5afe:	2800      	cmp	r0, #0
    5b00:	d1f8      	bne.n	5af4 <compare_set_nolocks+0x64>
	cc_data[chan].target_time = target_time;
    5b02:	4b08      	ldr	r3, [pc, #32]	; (5b24 <compare_set_nolocks+0x94>)
    5b04:	0132      	lsls	r2, r6, #4
    5b06:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    5b0a:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    5b0e:	9908      	ldr	r1, [sp, #32]
    5b10:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    5b12:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5b14:	6073      	str	r3, [r6, #4]
	return ret;
    5b16:	2000      	movs	r0, #0
}
    5b18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return -EINVAL;
    5b1c:	f06f 0015 	mvn.w	r0, #21
    5b20:	e7fa      	b.n	5b18 <compare_set_nolocks+0x88>
    5b22:	bf00      	nop
    5b24:	20005f48 	.word	0x20005f48
    5b28:	20006b8c 	.word	0x20006b8c

00005b2c <process_channel>:

static void process_channel(int32_t chan)
{
    5b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5b30:	b082      	sub	sp, #8
    5b32:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    5b34:	f7ff fef0 	bl	5918 <channel_processing_check_and_clear>
    5b38:	b910      	cbnz	r0, 5b40 <process_channel+0x14>

		if (handler) {
			handler(chan, expire_time, user_context);
		}
	}
}
    5b3a:	b002      	add	sp, #8
    5b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    5b40:	f7ff ff86 	bl	5a50 <z_nrf_rtc_timer_read>
    5b44:	4606      	mov	r6, r0
    5b46:	460f      	mov	r7, r1
		mcu_critical_state = full_int_lock();
    5b48:	f00d fa0e 	bl	12f68 <full_int_lock>
    5b4c:	4682      	mov	sl, r0
		expire_time = cc_data[chan].target_time;
    5b4e:	4b13      	ldr	r3, [pc, #76]	; (5b9c <process_channel+0x70>)
    5b50:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    5b54:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    5b58:	454f      	cmp	r7, r9
    5b5a:	bf08      	it	eq
    5b5c:	4546      	cmpeq	r6, r8
    5b5e:	d20b      	bcs.n	5b78 <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    5b60:	2600      	movs	r6, #0
		full_int_unlock(mcu_critical_state);
    5b62:	4650      	mov	r0, sl
    5b64:	f00d fa09 	bl	12f7a <full_int_unlock>
		if (handler) {
    5b68:	2e00      	cmp	r6, #0
    5b6a:	d0e6      	beq.n	5b3a <process_channel+0xe>
			handler(chan, expire_time, user_context);
    5b6c:	9500      	str	r5, [sp, #0]
    5b6e:	4642      	mov	r2, r8
    5b70:	464b      	mov	r3, r9
    5b72:	4620      	mov	r0, r4
    5b74:	47b0      	blx	r6
}
    5b76:	e7e0      	b.n	5b3a <process_channel+0xe>
			handler = cc_data[chan].callback;
    5b78:	4a08      	ldr	r2, [pc, #32]	; (5b9c <process_channel+0x70>)
    5b7a:	0123      	lsls	r3, r4, #4
    5b7c:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    5b80:	58d6      	ldr	r6, [r2, r3]
			user_context = cc_data[chan].user_context;
    5b82:	684d      	ldr	r5, [r1, #4]
			cc_data[chan].callback = NULL;
    5b84:	2000      	movs	r0, #0
    5b86:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    5b88:	f04f 32ff 	mov.w	r2, #4294967295
    5b8c:	f04f 33ff 	mov.w	r3, #4294967295
    5b90:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    5b94:	4620      	mov	r0, r4
    5b96:	f7ff fe8d 	bl	58b4 <event_disable>
    5b9a:	e7e2      	b.n	5b62 <process_channel+0x36>
    5b9c:	20005f48 	.word	0x20005f48

00005ba0 <rtc_nrf_isr>:
 * probably better abstract that at some point (e.g. query and reset
 * it by pointer at runtime, maybe?) so we don't have this leaky
 * symbol.
 */
void rtc_nrf_isr(const void *arg)
{
    5ba0:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    5ba2:	4b0d      	ldr	r3, [pc, #52]	; (5bd8 <rtc_nrf_isr+0x38>)
    5ba4:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	ARG_UNUSED(arg);

	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    5ba8:	f013 0f02 	tst.w	r3, #2
    5bac:	d00a      	beq.n	5bc4 <rtc_nrf_isr+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5bae:	4b0b      	ldr	r3, [pc, #44]	; (5bdc <rtc_nrf_isr+0x3c>)
    5bb0:	681b      	ldr	r3, [r3, #0]
    5bb2:	b13b      	cbz	r3, 5bc4 <rtc_nrf_isr+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    5bb4:	4b09      	ldr	r3, [pc, #36]	; (5bdc <rtc_nrf_isr+0x3c>)
    5bb6:	2200      	movs	r2, #0
    5bb8:	601a      	str	r2, [r3, #0]
    5bba:	681b      	ldr	r3, [r3, #0]
	    nrf_rtc_event_check(RTC, NRF_RTC_EVENT_OVERFLOW)) {
		nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_OVERFLOW);
		overflow_cnt++;
    5bbc:	4a08      	ldr	r2, [pc, #32]	; (5be0 <rtc_nrf_isr+0x40>)
    5bbe:	6813      	ldr	r3, [r2, #0]
    5bc0:	3301      	adds	r3, #1
    5bc2:	6013      	str	r3, [r2, #0]
{
    5bc4:	2400      	movs	r4, #0
	}

	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    5bc6:	2c00      	cmp	r4, #0
    5bc8:	dd00      	ble.n	5bcc <rtc_nrf_isr+0x2c>
		process_channel(chan);
	}
}
    5bca:	bd10      	pop	{r4, pc}
		process_channel(chan);
    5bcc:	4620      	mov	r0, r4
    5bce:	f7ff ffad 	bl	5b2c <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    5bd2:	3401      	adds	r4, #1
    5bd4:	e7f7      	b.n	5bc6 <rtc_nrf_isr+0x26>
    5bd6:	bf00      	nop
    5bd8:	50015000 	.word	0x50015000
    5bdc:	50015104 	.word	0x50015104
    5be0:	20006b94 	.word	0x20006b94

00005be4 <sys_clock_driver_init>:

	atomic_or(&alloc_mask, BIT(chan));
}

int sys_clock_driver_init(const struct device *dev)
{
    5be4:	b530      	push	{r4, r5, lr}
    5be6:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    5be8:	2300      	movs	r3, #0
    5bea:	4a1f      	ldr	r2, [pc, #124]	; (5c68 <sys_clock_driver_init+0x84>)
    5bec:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    5bf0:	2b00      	cmp	r3, #0
    5bf2:	dd27      	ble.n	5c44 <sys_clock_driver_init+0x60>
    p_reg->INTENSET = mask;
    5bf4:	4c1c      	ldr	r4, [pc, #112]	; (5c68 <sys_clock_driver_init+0x84>)
    5bf6:	2502      	movs	r5, #2
    5bf8:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5bfc:	4b1b      	ldr	r3, [pc, #108]	; (5c6c <sys_clock_driver_init+0x88>)
    5bfe:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    5c02:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    5c06:	2200      	movs	r2, #0
    5c08:	2101      	movs	r1, #1
    5c0a:	2015      	movs	r0, #21
    5c0c:	f7fe fb14 	bl	4238 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    5c10:	2015      	movs	r0, #21
    5c12:	f7fe faf3 	bl	41fc <arch_irq_enable>
    5c16:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    5c1a:	2301      	movs	r3, #1
    5c1c:	4a14      	ldr	r2, [pc, #80]	; (5c70 <sys_clock_driver_init+0x8c>)
    5c1e:	6013      	str	r3, [r2, #0]
    5c20:	6023      	str	r3, [r4, #0]

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    5c22:	4a14      	ldr	r2, [pc, #80]	; (5c74 <sys_clock_driver_init+0x90>)
    5c24:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
				(COUNTER_HALF_SPAN - 1) :
				(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    5c26:	2400      	movs	r4, #0
    5c28:	9401      	str	r4, [sp, #4]
    5c2a:	4b13      	ldr	r3, [pc, #76]	; (5c78 <sys_clock_driver_init+0x94>)
    5c2c:	9300      	str	r3, [sp, #0]
    5c2e:	4a13      	ldr	r2, [pc, #76]	; (5c7c <sys_clock_driver_init+0x98>)
    5c30:	2300      	movs	r3, #0
    5c32:	4620      	mov	r0, r4
    5c34:	f00d f9e1 	bl	12ffa <compare_set>

	z_nrf_clock_control_lf_on(mode);
    5c38:	4628      	mov	r0, r5
    5c3a:	f7ff f90b 	bl	4e54 <z_nrf_clock_control_lf_on>

	return 0;
}
    5c3e:	4620      	mov	r0, r4
    5c40:	b003      	add	sp, #12
    5c42:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    5c44:	4a0e      	ldr	r2, [pc, #56]	; (5c80 <sys_clock_driver_init+0x9c>)
    5c46:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    5c4a:	f04f 30ff 	mov.w	r0, #4294967295
    5c4e:	f04f 31ff 	mov.w	r1, #4294967295
    5c52:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5c56:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    5c5a:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    5c5c:	4902      	ldr	r1, [pc, #8]	; (5c68 <sys_clock_driver_init+0x84>)
    5c5e:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    5c62:	3301      	adds	r3, #1
    5c64:	e7c4      	b.n	5bf0 <sys_clock_driver_init+0xc>
    5c66:	bf00      	nop
    5c68:	50015000 	.word	0x50015000
    5c6c:	e000e100 	.word	0xe000e100
    5c70:	50015008 	.word	0x50015008
    5c74:	20006b90 	.word	0x20006b90
    5c78:	000059dd 	.word	0x000059dd
    5c7c:	007fffff 	.word	0x007fffff
    5c80:	20005f48 	.word	0x20005f48

00005c84 <sys_clock_set_timeout>:

void sys_clock_set_timeout(int32_t ticks, bool idle)
{
    5c84:	b510      	push	{r4, lr}
    5c86:	b082      	sub	sp, #8

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return;
	}

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    5c88:	f1b0 3fff 	cmp.w	r0, #4294967295
    5c8c:	d007      	beq.n	5c9e <sys_clock_set_timeout+0x1a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    5c8e:	1e44      	subs	r4, r0, #1
    5c90:	2c00      	cmp	r4, #0
    5c92:	dd07      	ble.n	5ca4 <sys_clock_set_timeout+0x20>
    5c94:	4b11      	ldr	r3, [pc, #68]	; (5cdc <sys_clock_set_timeout+0x58>)
    5c96:	429c      	cmp	r4, r3
    5c98:	dd05      	ble.n	5ca6 <sys_clock_set_timeout+0x22>
    5c9a:	4c11      	ldr	r4, [pc, #68]	; (5ce0 <sys_clock_set_timeout+0x5c>)
    5c9c:	e003      	b.n	5ca6 <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    5c9e:	f500 0000 	add.w	r0, r0, #8388608	; 0x800000
    5ca2:	e7f4      	b.n	5c8e <sys_clock_set_timeout+0xa>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    5ca4:	2400      	movs	r4, #0

	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    5ca6:	f7ff fed3 	bl	5a50 <z_nrf_rtc_timer_read>
    5caa:	4b0e      	ldr	r3, [pc, #56]	; (5ce4 <sys_clock_set_timeout+0x60>)
    5cac:	e9d3 2300 	ldrd	r2, r3, [r3]
    5cb0:	1a80      	subs	r0, r0, r2
	/* If we haven't announced for more than half the 24-bit wrap
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
    5cb2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    5cb6:	d300      	bcc.n	5cba <sys_clock_set_timeout+0x36>
		ticks = 0;
    5cb8:	2400      	movs	r4, #0
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    5cba:	4404      	add	r4, r0
    5cbc:	3401      	adds	r4, #1
	cyc = (cyc / CYC_PER_TICK) * CYC_PER_TICK;

	/* Due to elapsed time the calculation above might produce a
	 * duration that laps the counter.  Don't let it.
	 */
	if (cyc > MAX_CYCLES) {
    5cbe:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
    5cc2:	d300      	bcc.n	5cc6 <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    5cc4:	4c06      	ldr	r4, [pc, #24]	; (5ce0 <sys_clock_set_timeout+0x5c>)
	}

	uint64_t target_time = cyc + last_count;

	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    5cc6:	2000      	movs	r0, #0
    5cc8:	9001      	str	r0, [sp, #4]
    5cca:	4907      	ldr	r1, [pc, #28]	; (5ce8 <sys_clock_set_timeout+0x64>)
    5ccc:	9100      	str	r1, [sp, #0]
    5cce:	1912      	adds	r2, r2, r4
    5cd0:	f143 0300 	adc.w	r3, r3, #0
    5cd4:	f00d f991 	bl	12ffa <compare_set>
}
    5cd8:	b002      	add	sp, #8
    5cda:	bd10      	pop	{r4, pc}
    5cdc:	007ffffe 	.word	0x007ffffe
    5ce0:	007fffff 	.word	0x007fffff
    5ce4:	20005f58 	.word	0x20005f58
    5ce8:	000059dd 	.word	0x000059dd

00005cec <sys_clock_elapsed>:

uint32_t sys_clock_elapsed(void)
{
    5cec:	b508      	push	{r3, lr}
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    5cee:	f7ff feaf 	bl	5a50 <z_nrf_rtc_timer_read>
    5cf2:	4b02      	ldr	r3, [pc, #8]	; (5cfc <sys_clock_elapsed+0x10>)
    5cf4:	681b      	ldr	r3, [r3, #0]
}
    5cf6:	1ac0      	subs	r0, r0, r3
    5cf8:	bd08      	pop	{r3, pc}
    5cfa:	bf00      	nop
    5cfc:	20005f58 	.word	0x20005f58

00005d00 <nrf53_errata_42>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5d00:	4b08      	ldr	r3, [pc, #32]	; (5d24 <nrf53_errata_42+0x24>)
    5d02:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5d04:	3304      	adds	r3, #4
    5d06:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5d08:	2a07      	cmp	r2, #7
    5d0a:	d001      	beq.n	5d10 <nrf53_errata_42+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5d0c:	2000      	movs	r0, #0
    5d0e:	4770      	bx	lr
                    switch(var2)
    5d10:	3b02      	subs	r3, #2
    5d12:	2b00      	cmp	r3, #0
    5d14:	d804      	bhi.n	5d20 <nrf53_errata_42+0x20>
    5d16:	e8df f003 	tbb	[pc, r3]
    5d1a:	01          	.byte	0x01
    5d1b:	00          	.byte	0x00
                if (var1 == 0x07)
    5d1c:	2001      	movs	r0, #1
    5d1e:	4770      	bx	lr
                            return false;
    5d20:	2000      	movs	r0, #0
    #endif
}
    5d22:	4770      	bx	lr
    5d24:	00ff0130 	.word	0x00ff0130

00005d28 <nrf53_errata_46>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5d28:	4b0a      	ldr	r3, [pc, #40]	; (5d54 <nrf53_errata_46+0x2c>)
    5d2a:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5d2c:	3304      	adds	r3, #4
    5d2e:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5d30:	2a07      	cmp	r2, #7
    5d32:	d001      	beq.n	5d38 <nrf53_errata_46+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5d34:	2000      	movs	r0, #0
    5d36:	4770      	bx	lr
                    switch(var2)
    5d38:	2b04      	cmp	r3, #4
    5d3a:	d007      	beq.n	5d4c <nrf53_errata_46+0x24>
    5d3c:	d808      	bhi.n	5d50 <nrf53_errata_46+0x28>
    5d3e:	3b02      	subs	r3, #2
    5d40:	2b01      	cmp	r3, #1
    5d42:	d801      	bhi.n	5d48 <nrf53_errata_46+0x20>
    5d44:	2001      	movs	r0, #1
    #endif
}
    5d46:	4770      	bx	lr
                            return false;
    5d48:	2000      	movs	r0, #0
    5d4a:	4770      	bx	lr
                            return false;
    5d4c:	2000      	movs	r0, #0
    5d4e:	4770      	bx	lr
                            return false;
    5d50:	2000      	movs	r0, #0
    5d52:	4770      	bx	lr
    5d54:	00ff0130 	.word	0x00ff0130

00005d58 <nrf53_errata_49>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5d58:	4b08      	ldr	r3, [pc, #32]	; (5d7c <nrf53_errata_49+0x24>)
    5d5a:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5d5c:	3304      	adds	r3, #4
    5d5e:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    5d60:	2a07      	cmp	r2, #7
    5d62:	d001      	beq.n	5d68 <nrf53_errata_49+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5d64:	2000      	movs	r0, #0
    5d66:	4770      	bx	lr
                    switch(var2)
    5d68:	3b02      	subs	r3, #2
    5d6a:	2b00      	cmp	r3, #0
    5d6c:	d804      	bhi.n	5d78 <nrf53_errata_49+0x20>
    5d6e:	e8df f003 	tbb	[pc, r3]
    5d72:	01          	.byte	0x01
    5d73:	00          	.byte	0x00
                if (var1 == 0x07)
    5d74:	2001      	movs	r0, #1
    5d76:	4770      	bx	lr
                            return false;
    5d78:	2000      	movs	r0, #0
    #endif
}
    5d7a:	4770      	bx	lr
    5d7c:	00ff0130 	.word	0x00ff0130

00005d80 <nrf53_errata_55>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5d80:	4b03      	ldr	r3, [pc, #12]	; (5d90 <nrf53_errata_55+0x10>)
    5d82:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    5d84:	2b07      	cmp	r3, #7
    5d86:	d001      	beq.n	5d8c <nrf53_errata_55+0xc>
                            return true;
                    }
                }
            #endif
        #endif
        return false;
    5d88:	2000      	movs	r0, #0
    5d8a:	4770      	bx	lr
                            return true;
    5d8c:	2001      	movs	r0, #1
    #endif
}
    5d8e:	4770      	bx	lr
    5d90:	00ff0130 	.word	0x00ff0130

00005d94 <nrf53_errata_64>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5d94:	4b08      	ldr	r3, [pc, #32]	; (5db8 <nrf53_errata_64+0x24>)
    5d96:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5d98:	3304      	adds	r3, #4
    5d9a:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5d9c:	2a07      	cmp	r2, #7
    5d9e:	d001      	beq.n	5da4 <nrf53_errata_64+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5da0:	2000      	movs	r0, #0
    5da2:	4770      	bx	lr
                    switch(var2)
    5da4:	3b02      	subs	r3, #2
    5da6:	2b00      	cmp	r3, #0
    5da8:	d804      	bhi.n	5db4 <nrf53_errata_64+0x20>
    5daa:	e8df f003 	tbb	[pc, r3]
    5dae:	01          	.byte	0x01
    5daf:	00          	.byte	0x00
                if (var1 == 0x07)
    5db0:	2001      	movs	r0, #1
    5db2:	4770      	bx	lr
                            return false;
    5db4:	2000      	movs	r0, #0
    #endif
}
    5db6:	4770      	bx	lr
    5db8:	00ff0130 	.word	0x00ff0130

00005dbc <nrf53_errata_69>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5dbc:	4b08      	ldr	r3, [pc, #32]	; (5de0 <nrf53_errata_69+0x24>)
    5dbe:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5dc0:	3304      	adds	r3, #4
    5dc2:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    5dc4:	2a07      	cmp	r2, #7
    5dc6:	d001      	beq.n	5dcc <nrf53_errata_69+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5dc8:	2000      	movs	r0, #0
    5dca:	4770      	bx	lr
                    switch(var2)
    5dcc:	3b02      	subs	r3, #2
    5dce:	2b00      	cmp	r3, #0
    5dd0:	d804      	bhi.n	5ddc <nrf53_errata_69+0x20>
    5dd2:	e8df f003 	tbb	[pc, r3]
    5dd6:	01          	.byte	0x01
    5dd7:	00          	.byte	0x00
                if (var1 == 0x07)
    5dd8:	2001      	movs	r0, #1
    5dda:	4770      	bx	lr
                            return false;
    5ddc:	2000      	movs	r0, #0
    #endif
}
    5dde:	4770      	bx	lr
    5de0:	00ff0130 	.word	0x00ff0130

00005de4 <nrf53_errata_97>:
    #ifndef NRF53_SERIES
        return false;
    #else
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined(NRF_APPLICATION)
                uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    5de4:	4b08      	ldr	r3, [pc, #32]	; (5e08 <nrf53_errata_97+0x24>)
    5de6:	681a      	ldr	r2, [r3, #0]
                uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    5de8:	3304      	adds	r3, #4
    5dea:	681b      	ldr	r3, [r3, #0]
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    5dec:	2a07      	cmp	r2, #7
    5dee:	d001      	beq.n	5df4 <nrf53_errata_97+0x10>
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    5df0:	2000      	movs	r0, #0
    5df2:	4770      	bx	lr
                    switch(var2)
    5df4:	3b02      	subs	r3, #2
    5df6:	2b00      	cmp	r3, #0
    5df8:	d804      	bhi.n	5e04 <nrf53_errata_97+0x20>
    5dfa:	e8df f003 	tbb	[pc, r3]
    5dfe:	01          	.byte	0x01
    5dff:	00          	.byte	0x00
                if (var1 == 0x07)
    5e00:	2001      	movs	r0, #1
    5e02:	4770      	bx	lr
                            return false;
    5e04:	2000      	movs	r0, #0
    #endif
}
    5e06:	4770      	bx	lr
    5e08:	00ff0130 	.word	0x00ff0130

00005e0c <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
#if defined(NRF_TRUSTZONE_NONSECURE)
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_NS->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
#else
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_S->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
    5e0c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5e10:	f8d3 2558 	ldr.w	r2, [r3, #1368]	; 0x558
    5e14:	f002 0203 	and.w	r2, r2, #3
    5e18:	4b02      	ldr	r3, [pc, #8]	; (5e24 <SystemCoreClockUpdate+0x18>)
    5e1a:	40d3      	lsrs	r3, r2
    5e1c:	4a02      	ldr	r2, [pc, #8]	; (5e28 <SystemCoreClockUpdate+0x1c>)
    5e1e:	6013      	str	r3, [r2, #0]
#endif
}
    5e20:	4770      	bx	lr
    5e22:	bf00      	nop
    5e24:	07a12000 	.word	0x07a12000
    5e28:	20000060 	.word	0x20000060

00005e2c <SystemInit>:

void SystemInit(void)
{
    5e2c:	b508      	push	{r3, lr}
            SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
        #endif

        /* Workaround for Errata 97 "ERASEPROTECT, APPROTECT, or startup problems" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_97())
    5e2e:	f7ff ffd9 	bl	5de4 <nrf53_errata_97>
    5e32:	b158      	cbz	r0, 5e4c <SystemInit+0x20>
        {
            if (*((volatile uint32_t *)0x50004A20ul) == 0)
    5e34:	4b3b      	ldr	r3, [pc, #236]	; (5f24 <SystemInit+0xf8>)
    5e36:	681b      	ldr	r3, [r3, #0]
    5e38:	b943      	cbnz	r3, 5e4c <SystemInit+0x20>
            {
                *((volatile uint32_t *)0x50004A20ul) = 0xDul;
    5e3a:	4b3a      	ldr	r3, [pc, #232]	; (5f24 <SystemInit+0xf8>)
    5e3c:	220d      	movs	r2, #13
    5e3e:	601a      	str	r2, [r3, #0]
                *((volatile uint32_t *)0x5000491Cul) = 0x1ul;
    5e40:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
    5e44:	2201      	movs	r2, #1
    5e46:	601a      	str	r2, [r3, #0]
                *((volatile uint32_t *)0x5000491Cul) = 0x0ul;
    5e48:	2200      	movs	r2, #0
    5e4a:	601a      	str	r2, [r3, #0]
{
    5e4c:	2200      	movs	r2, #0
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    5e4e:	2a1f      	cmp	r2, #31
    5e50:	d815      	bhi.n	5e7e <SystemInit+0x52>
    5e52:	f102 0360 	add.w	r3, r2, #96	; 0x60
    5e56:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    5e5a:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
    5e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
    5e62:	d00c      	beq.n	5e7e <SystemInit+0x52>
            #if defined ( __ICCARM__ )
                /* IAR will complain about the order of volatile pointer accesses. */
                #pragma diag_suppress=Pa082
            #endif
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    5e64:	f102 0360 	add.w	r3, r2, #96	; 0x60
    5e68:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    5e6c:	f851 1033 	ldr.w	r1, [r1, r3, lsl #3]
    5e70:	00db      	lsls	r3, r3, #3
    5e72:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
    5e76:	685b      	ldr	r3, [r3, #4]
    5e78:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    5e7a:	3201      	adds	r2, #1
    5e7c:	e7e7      	b.n	5e4e <SystemInit+0x22>
        }

        /* errata 64 must be before errata 42, as errata 42 is dependant on the changes in errata 64*/
        /* Workaround for Errata 64 "VREGMAIN has invalid configuration when CPU is running at 128 MHz" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_64())
    5e7e:	f7ff ff89 	bl	5d94 <nrf53_errata_64>
    5e82:	b128      	cbz	r0, 5e90 <SystemInit+0x64>
        {
            *((volatile uint32_t *)0x5000470Cul) = 0x29ul;
    5e84:	4b28      	ldr	r3, [pc, #160]	; (5f28 <SystemInit+0xfc>)
    5e86:	2229      	movs	r2, #41	; 0x29
    5e88:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x5000473Cul) = 0x3ul;
    5e8a:	3330      	adds	r3, #48	; 0x30
    5e8c:	2203      	movs	r2, #3
    5e8e:	601a      	str	r2, [r3, #0]
        }

        /* Workaround for Errata 42 "Reset value of HFCLKCTRL is invalid" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_42())
    5e90:	f7ff ff36 	bl	5d00 <nrf53_errata_42>
    5e94:	b138      	cbz	r0, 5ea6 <SystemInit+0x7a>
        {
            *((volatile uint32_t *)0x50039530ul) = 0xBEEF0044ul;
    5e96:	4b25      	ldr	r3, [pc, #148]	; (5f2c <SystemInit+0x100>)
    5e98:	4a25      	ldr	r2, [pc, #148]	; (5f30 <SystemInit+0x104>)
    5e9a:	601a      	str	r2, [r3, #0]
            NRF_CLOCK_S->HFCLKCTRL = CLOCK_HFCLKCTRL_HCLK_Div2 << CLOCK_HFCLKCTRL_HCLK_Pos;
    5e9c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5ea0:	2201      	movs	r2, #1
    5ea2:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558
        }

        /* Workaround for Errata 46 "Higher power consumption of LFRC" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_46())
    5ea6:	f7ff ff3f 	bl	5d28 <nrf53_errata_46>
    5eaa:	b110      	cbz	r0, 5eb2 <SystemInit+0x86>
        {
            *((volatile uint32_t *)0x5003254Cul) = 0;
    5eac:	4b21      	ldr	r3, [pc, #132]	; (5f34 <SystemInit+0x108>)
    5eae:	2200      	movs	r2, #0
    5eb0:	601a      	str	r2, [r3, #0]
        }

        /* Workaround for Errata 49 "SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_49())
    5eb2:	f7ff ff51 	bl	5d58 <nrf53_errata_49>
    5eb6:	b168      	cbz	r0, 5ed4 <SystemInit+0xa8>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
    5eb8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5ebc:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    5ec0:	f013 0f01 	tst.w	r3, #1
    5ec4:	d006      	beq.n	5ed4 <SystemInit+0xa8>
            {
                NRF_POWER_S->EVENTS_SLEEPENTER = 0;
    5ec6:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5eca:	2200      	movs	r2, #0
    5ecc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
                NRF_POWER_S->EVENTS_SLEEPEXIT = 0;
    5ed0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
            }
        }

        /* Workaround for Errata 55 "Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_55())
    5ed4:	f7ff ff54 	bl	5d80 <nrf53_errata_55>
    5ed8:	b160      	cbz	r0, 5ef4 <SystemInit+0xc8>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk){
    5eda:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5ede:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    5ee2:	f013 0f01 	tst.w	r3, #1
    5ee6:	d005      	beq.n	5ef4 <SystemInit+0xc8>
                NRF_RESET_S->RESETREAS = ~RESET_RESETREAS_RESETPIN_Msk;
    5ee8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5eec:	f06f 0201 	mvn.w	r2, #1
    5ef0:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            }
        }

        /* Workaround for Errata 69 "VREGMAIN configuration is not retained in System OFF" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_69())
    5ef4:	f7ff ff62 	bl	5dbc <nrf53_errata_69>
    5ef8:	b110      	cbz	r0, 5f00 <SystemInit+0xd4>
        {
            *((volatile uint32_t *)0x5000470Cul) =0x65ul;
    5efa:	4b0b      	ldr	r3, [pc, #44]	; (5f28 <SystemInit+0xfc>)
    5efc:	2265      	movs	r2, #101	; 0x65
    5efe:	601a      	str	r2, [r3, #0]

        #endif

        /* Allow Non-Secure code to run FPU instructions.
         * If only the secure code should control FPU power state these registers should be configured accordingly in the secure application code. */
        SCB->NSACR |= (3UL << 10);
    5f00:	4a0d      	ldr	r2, [pc, #52]	; (5f38 <SystemInit+0x10c>)
    5f02:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    5f06:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    5f0a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                /* Do nothing, allow user code to handle APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load APPROTECT soft branch from UICR.
               If UICR->APPROTECT is disabled, CTRLAP->APPROTECT will be disabled. */
            NRF_CTRLAP_S->APPROTECT.DISABLE = NRF_UICR_S->APPROTECT;
    5f0e:	4a0b      	ldr	r2, [pc, #44]	; (5f3c <SystemInit+0x110>)
    5f10:	6811      	ldr	r1, [r2, #0]
    5f12:	4b0b      	ldr	r3, [pc, #44]	; (5f40 <SystemInit+0x114>)
    5f14:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
                /* Do nothing, allow user code to handle SECURE APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load SECURE APPROTECT soft branch from UICR.
               If UICR->SECUREAPPROTECT is disabled, CTRLAP->SECUREAPPROTECT will be disabled. */
            NRF_CTRLAP_S->SECUREAPPROTECT.DISABLE = NRF_UICR_S->SECUREAPPROTECT;
    5f18:	69d2      	ldr	r2, [r2, #28]
    5f1a:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        SCB->CPACR |= (3UL << 20) | (3UL << 22);
        __DSB();
        __ISB();
    #endif

    SystemCoreClockUpdate();
    5f1e:	f7ff ff75 	bl	5e0c <SystemCoreClockUpdate>
}
    5f22:	bd08      	pop	{r3, pc}
    5f24:	50004a20 	.word	0x50004a20
    5f28:	5000470c 	.word	0x5000470c
    5f2c:	50039530 	.word	0x50039530
    5f30:	beef0044 	.word	0xbeef0044
    5f34:	5003254c 	.word	0x5003254c
    5f38:	e000ed00 	.word	0xe000ed00
    5f3c:	00ff8000 	.word	0x00ff8000
    5f40:	50006000 	.word	0x50006000

00005f44 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    5f44:	4b05      	ldr	r3, [pc, #20]	; (5f5c <nrfx_clock_init+0x18>)
    5f46:	791b      	ldrb	r3, [r3, #4]
    5f48:	b92b      	cbnz	r3, 5f56 <nrfx_clock_init+0x12>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    5f4a:	4b04      	ldr	r3, [pc, #16]	; (5f5c <nrfx_clock_init+0x18>)
    5f4c:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    5f4e:	2201      	movs	r2, #1
    5f50:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    5f52:	4803      	ldr	r0, [pc, #12]	; (5f60 <nrfx_clock_init+0x1c>)
    5f54:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    5f56:	4803      	ldr	r0, [pc, #12]	; (5f64 <nrfx_clock_init+0x20>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5f58:	4770      	bx	lr
    5f5a:	bf00      	nop
    5f5c:	20006b98 	.word	0x20006b98
    5f60:	0bad0000 	.word	0x0bad0000
    5f64:	0bad000c 	.word	0x0bad000c

00005f68 <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    5f68:	2803      	cmp	r0, #3
    5f6a:	d84e      	bhi.n	600a <nrfx_clock_start+0xa2>
    5f6c:	e8df f000 	tbb	[pc, r0]
    5f70:	40322702 	.word	0x40322702
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5f74:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    5f78:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    5f7c:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5f80:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    5f84:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    5f88:	d111      	bne.n	5fae <nrfx_clock_start+0x46>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5f8a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5f8e:	2201      	movs	r2, #1
    5f90:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5f94:	4b1d      	ldr	r3, [pc, #116]	; (600c <nrfx_clock_start+0xa4>)
    5f96:	2200      	movs	r2, #0
    5f98:	601a      	str	r2, [r3, #0]
    5f9a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5f9c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5fa0:	2202      	movs	r2, #2
    5fa2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5fa6:	3308      	adds	r3, #8
    5fa8:	2201      	movs	r2, #1
    5faa:	601a      	str	r2, [r3, #0]
}
    5fac:	4770      	bx	lr
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    5fae:	2b02      	cmp	r3, #2
    5fb0:	d1eb      	bne.n	5f8a <nrfx_clock_start+0x22>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5fb2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5fb6:	2202      	movs	r2, #2
    5fb8:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    5fbc:	e7ea      	b.n	5f94 <nrfx_clock_start+0x2c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5fbe:	4b14      	ldr	r3, [pc, #80]	; (6010 <nrfx_clock_start+0xa8>)
    5fc0:	2200      	movs	r2, #0
    5fc2:	601a      	str	r2, [r3, #0]
    5fc4:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5fc6:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5fca:	2201      	movs	r2, #1
    5fcc:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5fd0:	601a      	str	r2, [r3, #0]
}
    5fd2:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5fd4:	4b0f      	ldr	r3, [pc, #60]	; (6014 <nrfx_clock_start+0xac>)
    5fd6:	2200      	movs	r2, #0
    5fd8:	601a      	str	r2, [r3, #0]
    5fda:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5fdc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5fe0:	f44f 7200 	mov.w	r2, #512	; 0x200
    5fe4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5fe8:	3320      	adds	r3, #32
    5fea:	2201      	movs	r2, #1
    5fec:	601a      	str	r2, [r3, #0]
}
    5fee:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5ff0:	4b09      	ldr	r3, [pc, #36]	; (6018 <nrfx_clock_start+0xb0>)
    5ff2:	2200      	movs	r2, #0
    5ff4:	601a      	str	r2, [r3, #0]
    5ff6:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5ff8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5ffc:	f44f 7280 	mov.w	r2, #256	; 0x100
    6000:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6004:	3318      	adds	r3, #24
    6006:	2201      	movs	r2, #1
    6008:	601a      	str	r2, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    600a:	4770      	bx	lr
    600c:	50005104 	.word	0x50005104
    6010:	50005100 	.word	0x50005100
    6014:	50005124 	.word	0x50005124
    6018:	50005120 	.word	0x50005120

0000601c <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    601c:	b570      	push	{r4, r5, r6, lr}
    601e:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    6020:	2803      	cmp	r0, #3
    6022:	f200 80cd 	bhi.w	61c0 <nrfx_clock_stop+0x1a4>
    6026:	e8df f000 	tbb	[pc, r0]
    602a:	1402      	.short	0x1402
    602c:	3021      	.short	0x3021
    p_reg->INTENCLR = mask;
    602e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6032:	2202      	movs	r2, #2
    6034:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6038:	f503 7382 	add.w	r3, r3, #260	; 0x104
    603c:	2200      	movs	r2, #0
    603e:	601a      	str	r2, [r3, #0]
    6040:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6042:	4b60      	ldr	r3, [pc, #384]	; (61c4 <nrfx_clock_stop+0x1a8>)
    6044:	2201      	movs	r2, #1
    6046:	601a      	str	r2, [r3, #0]
            NRFX_ASSERT(0);
            return;
    }

    bool stopped;
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    6048:	2c01      	cmp	r4, #1
    604a:	d02d      	beq.n	60a8 <nrfx_clock_stop+0x8c>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
                       (clk_src != NRF_CLOCK_HFCLK_HIGH_ACCURACY)), 10000, 1, stopped);
    }
    else
    {
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    604c:	f242 7510 	movw	r5, #10000	; 0x2710
    6050:	e0a1      	b.n	6196 <nrfx_clock_stop+0x17a>
    p_reg->INTENCLR = mask;
    6052:	2301      	movs	r3, #1
    6054:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    6058:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    605c:	f502 7280 	add.w	r2, r2, #256	; 0x100
    6060:	2100      	movs	r1, #0
    6062:	6011      	str	r1, [r2, #0]
    6064:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6066:	4a58      	ldr	r2, [pc, #352]	; (61c8 <nrfx_clock_stop+0x1ac>)
    6068:	6013      	str	r3, [r2, #0]
}
    606a:	e7ed      	b.n	6048 <nrfx_clock_stop+0x2c>
    p_reg->INTENCLR = mask;
    606c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6070:	f44f 7200 	mov.w	r2, #512	; 0x200
    6074:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6078:	f503 7392 	add.w	r3, r3, #292	; 0x124
    607c:	2200      	movs	r2, #0
    607e:	601a      	str	r2, [r3, #0]
    6080:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6082:	4b52      	ldr	r3, [pc, #328]	; (61cc <nrfx_clock_stop+0x1b0>)
    6084:	2201      	movs	r2, #1
    6086:	601a      	str	r2, [r3, #0]
}
    6088:	e7de      	b.n	6048 <nrfx_clock_stop+0x2c>
    p_reg->INTENCLR = mask;
    608a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    608e:	f44f 7280 	mov.w	r2, #256	; 0x100
    6092:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6096:	f503 7390 	add.w	r3, r3, #288	; 0x120
    609a:	2200      	movs	r2, #0
    609c:	601a      	str	r2, [r3, #0]
    609e:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    60a0:	4b4b      	ldr	r3, [pc, #300]	; (61d0 <nrfx_clock_stop+0x1b4>)
    60a2:	2201      	movs	r2, #1
    60a4:	601a      	str	r2, [r3, #0]
}
    60a6:	e7cf      	b.n	6048 <nrfx_clock_stop+0x2c>
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    60a8:	4626      	mov	r6, r4
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    60aa:	f242 7510 	movw	r5, #10000	; 0x2710
    60ae:	e035      	b.n	611c <nrfx_clock_stop+0x100>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    60b0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    60b4:	f8d3 6418 	ldr.w	r6, [r3, #1048]	; 0x418
    60b8:	f006 0603 	and.w	r6, r6, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    60bc:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    60c0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    60c4:	d13a      	bne.n	613c <nrfx_clock_stop+0x120>
    return false;
    60c6:	2300      	movs	r3, #0
    60c8:	e01f      	b.n	610a <nrfx_clock_stop+0xee>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    60ca:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    60ce:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
    60d2:	f006 0601 	and.w	r6, r6, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    60d6:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    60da:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    60de:	d12f      	bne.n	6140 <nrfx_clock_stop+0x124>
    return false;
    60e0:	2300      	movs	r3, #0
    60e2:	e012      	b.n	610a <nrfx_clock_stop+0xee>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
    60e4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    60e8:	f8d3 645c 	ldr.w	r6, [r3, #1116]	; 0x45c
    60ec:	f006 0601 	and.w	r6, r6, #1
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    60f0:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
    60f4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    60f8:	d124      	bne.n	6144 <nrfx_clock_stop+0x128>
    return false;
    60fa:	2300      	movs	r3, #0
    60fc:	e005      	b.n	610a <nrfx_clock_stop+0xee>
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    60fe:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6102:	f8d3 3454 	ldr.w	r3, [r3, #1108]	; 0x454
    6106:	f3c3 4300 	ubfx	r3, r3, #16, #1
    610a:	2b00      	cmp	r3, #0
    610c:	d058      	beq.n	61c0 <nrfx_clock_stop+0x1a4>
    610e:	2e01      	cmp	r6, #1
    6110:	d156      	bne.n	61c0 <nrfx_clock_stop+0x1a4>
    6112:	2001      	movs	r0, #1
    6114:	f00c ff9f 	bl	13056 <nrfx_busy_wait>
    6118:	3d01      	subs	r5, #1
    611a:	d051      	beq.n	61c0 <nrfx_clock_stop+0x1a4>
    switch (domain)
    611c:	2c03      	cmp	r4, #3
    611e:	d80b      	bhi.n	6138 <nrfx_clock_stop+0x11c>
    6120:	a301      	add	r3, pc, #4	; (adr r3, 6128 <nrfx_clock_stop+0x10c>)
    6122:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
    6126:	bf00      	nop
    6128:	000060b1 	.word	0x000060b1
    612c:	000060cb 	.word	0x000060cb
    6130:	000060e5 	.word	0x000060e5
    6134:	000060ff 	.word	0x000060ff
    6138:	2300      	movs	r3, #0
    613a:	e7e6      	b.n	610a <nrfx_clock_stop+0xee>
                return true;
    613c:	2301      	movs	r3, #1
    613e:	e7e4      	b.n	610a <nrfx_clock_stop+0xee>
                return true;
    6140:	2301      	movs	r3, #1
    6142:	e7e2      	b.n	610a <nrfx_clock_stop+0xee>
                return true;
    6144:	2301      	movs	r3, #1
    6146:	e7e0      	b.n	610a <nrfx_clock_stop+0xee>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    6148:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    614c:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    6150:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    6154:	d12e      	bne.n	61b4 <nrfx_clock_stop+0x198>
    return false;
    6156:	2300      	movs	r3, #0
    6158:	e017      	b.n	618a <nrfx_clock_stop+0x16e>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    615a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    615e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    6162:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    6166:	d127      	bne.n	61b8 <nrfx_clock_stop+0x19c>
    return false;
    6168:	2300      	movs	r3, #0
    616a:	e00e      	b.n	618a <nrfx_clock_stop+0x16e>
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    616c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6170:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
    6174:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    6178:	d120      	bne.n	61bc <nrfx_clock_stop+0x1a0>
    return false;
    617a:	2300      	movs	r3, #0
    617c:	e005      	b.n	618a <nrfx_clock_stop+0x16e>
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    617e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6182:	f8d3 3454 	ldr.w	r3, [r3, #1108]	; 0x454
    6186:	f3c3 4300 	ubfx	r3, r3, #16, #1
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    618a:	b1cb      	cbz	r3, 61c0 <nrfx_clock_stop+0x1a4>
    618c:	2001      	movs	r0, #1
    618e:	f00c ff62 	bl	13056 <nrfx_busy_wait>
    6192:	3d01      	subs	r5, #1
    6194:	d014      	beq.n	61c0 <nrfx_clock_stop+0x1a4>
    switch (domain)
    6196:	2c03      	cmp	r4, #3
    6198:	d80a      	bhi.n	61b0 <nrfx_clock_stop+0x194>
    619a:	a301      	add	r3, pc, #4	; (adr r3, 61a0 <nrfx_clock_stop+0x184>)
    619c:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
    61a0:	00006149 	.word	0x00006149
    61a4:	0000615b 	.word	0x0000615b
    61a8:	0000616d 	.word	0x0000616d
    61ac:	0000617f 	.word	0x0000617f
    61b0:	2300      	movs	r3, #0
    61b2:	e7ea      	b.n	618a <nrfx_clock_stop+0x16e>
                return true;
    61b4:	2301      	movs	r3, #1
    61b6:	e7e8      	b.n	618a <nrfx_clock_stop+0x16e>
                return true;
    61b8:	2301      	movs	r3, #1
    61ba:	e7e6      	b.n	618a <nrfx_clock_stop+0x16e>
                return true;
    61bc:	2301      	movs	r3, #1
    61be:	e7e4      	b.n	618a <nrfx_clock_stop+0x16e>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    61c0:	bd70      	pop	{r4, r5, r6, pc}
    61c2:	bf00      	nop
    61c4:	5000500c 	.word	0x5000500c
    61c8:	50005004 	.word	0x50005004
    61cc:	50005024 	.word	0x50005024
    61d0:	5000501c 	.word	0x5000501c

000061d4 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    61d4:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    61d6:	4b2a      	ldr	r3, [pc, #168]	; (6280 <nrfx_power_clock_irq_handler+0xac>)
    61d8:	681b      	ldr	r3, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    61da:	b15b      	cbz	r3, 61f4 <nrfx_power_clock_irq_handler+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    61dc:	4b28      	ldr	r3, [pc, #160]	; (6280 <nrfx_power_clock_irq_handler+0xac>)
    61de:	2000      	movs	r0, #0
    61e0:	6018      	str	r0, [r3, #0]
    61e2:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    61e4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    61e8:	2201      	movs	r2, #1
    61ea:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    61ee:	4b25      	ldr	r3, [pc, #148]	; (6284 <nrfx_power_clock_irq_handler+0xb0>)
    61f0:	681b      	ldr	r3, [r3, #0]
    61f2:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    61f4:	4b24      	ldr	r3, [pc, #144]	; (6288 <nrfx_power_clock_irq_handler+0xb4>)
    61f6:	681b      	ldr	r3, [r3, #0]
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    61f8:	b1b3      	cbz	r3, 6228 <nrfx_power_clock_irq_handler+0x54>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    61fa:	4b23      	ldr	r3, [pc, #140]	; (6288 <nrfx_power_clock_irq_handler+0xb4>)
    61fc:	2200      	movs	r2, #0
    61fe:	601a      	str	r2, [r3, #0]
    6200:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    6202:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    6206:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    620a:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    620e:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    6212:	2b01      	cmp	r3, #1
    6214:	d02b      	beq.n	626e <nrfx_power_clock_irq_handler+0x9a>
    p_reg->INTENCLR = mask;
    6216:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    621a:	2202      	movs	r2, #2
    621c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        else
#endif
        {
            // After the LF clock external source start invoke user callback.
            nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_LF_STARTED_MASK);
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    6220:	4b18      	ldr	r3, [pc, #96]	; (6284 <nrfx_power_clock_irq_handler+0xb0>)
    6222:	681b      	ldr	r3, [r3, #0]
    6224:	2001      	movs	r0, #1
    6226:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    6228:	4b18      	ldr	r3, [pc, #96]	; (628c <nrfx_power_clock_irq_handler+0xb8>)
    622a:	681b      	ldr	r3, [r3, #0]
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    }
#endif // NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)

#if NRF_CLOCK_HAS_HFCLKAUDIO
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED))
    622c:	b16b      	cbz	r3, 624a <nrfx_power_clock_irq_handler+0x76>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    622e:	4b17      	ldr	r3, [pc, #92]	; (628c <nrfx_power_clock_irq_handler+0xb8>)
    6230:	2200      	movs	r2, #0
    6232:	601a      	str	r2, [r3, #0]
    6234:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    6236:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    623a:	f44f 7280 	mov.w	r2, #256	; 0x100
    623e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLKAUDIO_STARTED);
    6242:	4b10      	ldr	r3, [pc, #64]	; (6284 <nrfx_power_clock_irq_handler+0xb0>)
    6244:	681b      	ldr	r3, [r3, #0]
    6246:	2004      	movs	r0, #4
    6248:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    624a:	4b11      	ldr	r3, [pc, #68]	; (6290 <nrfx_power_clock_irq_handler+0xbc>)
    624c:	681b      	ldr	r3, [r3, #0]
    }
#endif

#if NRF_CLOCK_HAS_HFCLK192M
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED))
    624e:	b16b      	cbz	r3, 626c <nrfx_power_clock_irq_handler+0x98>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6250:	4b0f      	ldr	r3, [pc, #60]	; (6290 <nrfx_power_clock_irq_handler+0xbc>)
    6252:	2200      	movs	r2, #0
    6254:	601a      	str	r2, [r3, #0]
    6256:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    6258:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    625c:	f44f 7200 	mov.w	r2, #512	; 0x200
    6260:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLK192MSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    6264:	4b07      	ldr	r3, [pc, #28]	; (6284 <nrfx_power_clock_irq_handler+0xb0>)
    6266:	681b      	ldr	r3, [r3, #0]
    6268:	2005      	movs	r0, #5
    626a:	4798      	blx	r3
    }
#endif
}
    626c:	bd08      	pop	{r3, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    626e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6272:	2202      	movs	r2, #2
    6274:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6278:	3308      	adds	r3, #8
    627a:	2201      	movs	r2, #1
    627c:	601a      	str	r2, [r3, #0]
}
    627e:	e7d3      	b.n	6228 <nrfx_power_clock_irq_handler+0x54>
    6280:	50005100 	.word	0x50005100
    6284:	20006b98 	.word	0x20006b98
    6288:	50005104 	.word	0x50005104
    628c:	50005120 	.word	0x50005120
    6290:	50005124 	.word	0x50005124

00006294 <nrfx_dppi_channel_alloc>:
    // Clear all allocated groups.
    m_allocated_groups = 0;
}

nrfx_err_t nrfx_dppi_channel_alloc(uint8_t * p_channel)
{
    6294:	b470      	push	{r4, r5, r6}
	__asm__ volatile(
    6296:	f04f 0320 	mov.w	r3, #32
    629a:	f3ef 8611 	mrs	r6, BASEPRI
    629e:	f383 8812 	msr	BASEPRI_MAX, r3
    62a2:	f3bf 8f6f 	isb	sy
    nrfx_err_t err_code;

    NRFX_CRITICAL_SECTION_ENTER();
    // Get mask of available DPPI channels
    uint32_t remaining_channels = DPPI_AVAILABLE_CHANNELS_MASK & ~(m_allocated_channels);
    62a6:	4b0e      	ldr	r3, [pc, #56]	; (62e0 <nrfx_dppi_channel_alloc+0x4c>)
    62a8:	681d      	ldr	r5, [r3, #0]
    uint8_t channel = 0;

    if (!remaining_channels)
    62aa:	43e9      	mvns	r1, r5
    62ac:	d016      	beq.n	62dc <nrfx_dppi_channel_alloc+0x48>
    uint8_t channel = 0;
    62ae:	2300      	movs	r3, #0
        err_code = NRFX_ERROR_NO_MEM;
    }
    else
    {
        // Find first free channel
        while (!(remaining_channels & DPPI_BIT_SET(channel)))
    62b0:	fa21 f203 	lsr.w	r2, r1, r3
    62b4:	f012 0f01 	tst.w	r2, #1
    62b8:	d102      	bne.n	62c0 <nrfx_dppi_channel_alloc+0x2c>
        {
            channel++;
    62ba:	3301      	adds	r3, #1
    62bc:	b2db      	uxtb	r3, r3
    62be:	e7f7      	b.n	62b0 <nrfx_dppi_channel_alloc+0x1c>
        }

        m_allocated_channels |= DPPI_BIT_SET(channel);
    62c0:	2201      	movs	r2, #1
    62c2:	fa02 f403 	lsl.w	r4, r2, r3
    62c6:	4325      	orrs	r5, r4
    62c8:	4a05      	ldr	r2, [pc, #20]	; (62e0 <nrfx_dppi_channel_alloc+0x4c>)
    62ca:	6015      	str	r5, [r2, #0]
        *p_channel = channel;
    62cc:	7003      	strb	r3, [r0, #0]

        err_code = NRFX_SUCCESS;
    62ce:	4805      	ldr	r0, [pc, #20]	; (62e4 <nrfx_dppi_channel_alloc+0x50>)
	__asm__ volatile(
    62d0:	f386 8811 	msr	BASEPRI, r6
    62d4:	f3bf 8f6f 	isb	sy
        NRFX_LOG_INFO("Function: %s, error code: %s.",
                      __func__,
                      NRFX_LOG_ERROR_STRING_GET(err_code));
    }
    return err_code;
}
    62d8:	bc70      	pop	{r4, r5, r6}
    62da:	4770      	bx	lr
        err_code = NRFX_ERROR_NO_MEM;
    62dc:	4802      	ldr	r0, [pc, #8]	; (62e8 <nrfx_dppi_channel_alloc+0x54>)
    62de:	e7f7      	b.n	62d0 <nrfx_dppi_channel_alloc+0x3c>
    62e0:	20006ba0 	.word	0x20006ba0
    62e4:	0bad0000 	.word	0x0bad0000
    62e8:	0bad0002 	.word	0x0bad0002

000062ec <is_allocated_channel>:
    NRFX_LOG_INFO("Uninitialized.");
}

static bool is_allocated_channel(uint8_t index)
{
    return m_cb.allocated_channels_mask & (1UL << index);
    62ec:	4b04      	ldr	r3, [pc, #16]	; (6300 <is_allocated_channel+0x14>)
    62ee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    62f0:	2301      	movs	r3, #1
    62f2:	4083      	lsls	r3, r0
    62f4:	421a      	tst	r2, r3
}
    62f6:	bf14      	ite	ne
    62f8:	2001      	movne	r0, #1
    62fa:	2000      	moveq	r0, #0
    62fc:	4770      	bx	lr
    62fe:	bf00      	nop
    6300:	20006ba4 	.word	0x20006ba4

00006304 <channel_allocated_set>:
    return NRFX_GPIOTE_APP_CHANNELS_MASK & (1UL << index);
}

static void channel_allocated_set(uint8_t index)
{
    m_cb.allocated_channels_mask |= (1UL << index);
    6304:	2301      	movs	r3, #1
    6306:	fa03 f000 	lsl.w	r0, r3, r0
    630a:	4a02      	ldr	r2, [pc, #8]	; (6314 <channel_allocated_set+0x10>)
    630c:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
    630e:	4303      	orrs	r3, r0
    6310:	65d3      	str	r3, [r2, #92]	; 0x5c
}
    6312:	4770      	bx	lr
    6314:	20006ba4 	.word	0x20006ba4

00006318 <channel_allocated_clr>:

static void channel_allocated_clr(uint8_t index)
{
    m_cb.allocated_channels_mask &= ~(1UL << index);
    6318:	2301      	movs	r3, #1
    631a:	fa03 f000 	lsl.w	r0, r3, r0
    631e:	4a03      	ldr	r2, [pc, #12]	; (632c <channel_allocated_clr+0x14>)
    6320:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
    6322:	ea23 0300 	bic.w	r3, r3, r0
    6326:	65d3      	str	r3, [r2, #92]	; 0x5c
}
    6328:	4770      	bx	lr
    632a:	bf00      	nop
    632c:	20006ba4 	.word	0x20006ba4

00006330 <nrfx_gpiote_channel_free>:

nrfx_err_t nrfx_gpiote_channel_free(uint8_t channel)
{
    6330:	b538      	push	{r3, r4, r5, lr}
    6332:	4604      	mov	r4, r0
    nrfx_err_t err_code = NRFX_SUCCESS;

    if (!is_app_channel(channel))
    6334:	f00c fea4 	bl	13080 <is_app_channel>
    6338:	b908      	cbnz	r0, 633e <nrfx_gpiote_channel_free+0xe>
    {
        err_code = NRFX_ERROR_INVALID_PARAM;
    633a:	4809      	ldr	r0, [pc, #36]	; (6360 <nrfx_gpiote_channel_free+0x30>)
        NRFX_CRITICAL_SECTION_EXIT();
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    633c:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    633e:	f04f 0320 	mov.w	r3, #32
    6342:	f3ef 8511 	mrs	r5, BASEPRI
    6346:	f383 8812 	msr	BASEPRI_MAX, r3
    634a:	f3bf 8f6f 	isb	sy
        channel_allocated_clr(channel);
    634e:	4620      	mov	r0, r4
    6350:	f7ff ffe2 	bl	6318 <channel_allocated_clr>
	__asm__ volatile(
    6354:	f385 8811 	msr	BASEPRI, r5
    6358:	f3bf 8f6f 	isb	sy
    nrfx_err_t err_code = NRFX_SUCCESS;
    635c:	4801      	ldr	r0, [pc, #4]	; (6364 <nrfx_gpiote_channel_free+0x34>)
}
    635e:	e7ed      	b.n	633c <nrfx_gpiote_channel_free+0xc>
    6360:	0bad0004 	.word	0x0bad0004
    6364:	0bad0000 	.word	0x0bad0000

00006368 <nrfx_gpiote_channel_alloc>:

nrfx_err_t nrfx_gpiote_channel_alloc(uint8_t * p_channel)
{
    6368:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    636c:	4680      	mov	r8, r0
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    uint32_t mask = NRFX_GPIOTE_APP_CHANNELS_MASK;

    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    636e:	2400      	movs	r4, #0
    uint32_t mask = NRFX_GPIOTE_APP_CHANNELS_MASK;
    6370:	25ff      	movs	r5, #255	; 0xff
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    6372:	4f17      	ldr	r7, [pc, #92]	; (63d0 <nrfx_gpiote_channel_alloc+0x68>)
    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    6374:	e013      	b.n	639e <nrfx_gpiote_channel_alloc+0x36>
    {
        NRFX_CRITICAL_SECTION_ENTER();
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
        {
            channel_allocated_set(ch_idx);
    6376:	4620      	mov	r0, r4
    6378:	f7ff ffc4 	bl	6304 <channel_allocated_set>
            *p_channel = ch_idx;
    637c:	f888 4000 	strb.w	r4, [r8]
            err_code = NRFX_SUCCESS;
    6380:	4f14      	ldr	r7, [pc, #80]	; (63d4 <nrfx_gpiote_channel_alloc+0x6c>)
	__asm__ volatile(
    6382:	f386 8811 	msr	BASEPRI, r6
    6386:	f3bf 8f6f 	isb	sy
        }
        NRFX_CRITICAL_SECTION_EXIT();

        if (err_code == NRFX_SUCCESS)
    638a:	4b12      	ldr	r3, [pc, #72]	; (63d4 <nrfx_gpiote_channel_alloc+0x6c>)
    638c:	429f      	cmp	r7, r3
    638e:	d01b      	beq.n	63c8 <nrfx_gpiote_channel_alloc+0x60>
        {
            NRFX_LOG_INFO("Allocated channel: %d.", ch_idx);
            break;
        }

        mask &= ~(1UL << ch_idx);
    6390:	2301      	movs	r3, #1
    6392:	fa03 f309 	lsl.w	r3, r3, r9
    6396:	ea25 0503 	bic.w	r5, r5, r3
    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    639a:	3401      	adds	r4, #1
    639c:	b2e4      	uxtb	r4, r4
    639e:	b19d      	cbz	r5, 63c8 <nrfx_gpiote_channel_alloc+0x60>
	__asm__ volatile(
    63a0:	f04f 0320 	mov.w	r3, #32
    63a4:	f3ef 8611 	mrs	r6, BASEPRI
    63a8:	f383 8812 	msr	BASEPRI_MAX, r3
    63ac:	f3bf 8f6f 	isb	sy
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
    63b0:	46a1      	mov	r9, r4
    63b2:	fa25 f304 	lsr.w	r3, r5, r4
    63b6:	f013 0f01 	tst.w	r3, #1
    63ba:	d0e2      	beq.n	6382 <nrfx_gpiote_channel_alloc+0x1a>
    63bc:	4620      	mov	r0, r4
    63be:	f7ff ff95 	bl	62ec <is_allocated_channel>
    63c2:	2800      	cmp	r0, #0
    63c4:	d1dd      	bne.n	6382 <nrfx_gpiote_channel_alloc+0x1a>
    63c6:	e7d6      	b.n	6376 <nrfx_gpiote_channel_alloc+0xe>
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    63c8:	4638      	mov	r0, r7
    63ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    63ce:	bf00      	nop
    63d0:	0bad0002 	.word	0x0bad0002
    63d4:	0bad0000 	.word	0x0bad0000

000063d8 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj>:
}

SimpleMemoryAllocator::~SimpleMemoryAllocator() {}

TfLiteStatus SimpleMemoryAllocator::SetHeadBufferSize(size_t size,
                                                      size_t alignment) {
    63d8:	b570      	push	{r4, r5, r6, lr}
    63da:	b082      	sub	sp, #8
    63dc:	4604      	mov	r4, r0
  if (head_ != temp_) {
    63de:	6905      	ldr	r5, [r0, #16]
    63e0:	6983      	ldr	r3, [r0, #24]
    63e2:	429d      	cmp	r5, r3
    63e4:	d006      	beq.n	63f4 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x1c>
    TF_LITE_REPORT_ERROR(
    63e6:	490f      	ldr	r1, [pc, #60]	; (6424 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x4c>)
    63e8:	6840      	ldr	r0, [r0, #4]
    63ea:	f00d fc4d 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Internal error: SetHeadBufferSize() needs to be called "
        "after ResetTempAllocations().");
    return kTfLiteError;
    63ee:	2001      	movs	r0, #1
  }
  head_ = aligned_result + size;
  temp_ = head_;

  return kTfLiteOk;
}
    63f0:	b002      	add	sp, #8
    63f2:	bd70      	pop	{r4, r5, r6, pc}
    63f4:	460e      	mov	r6, r1
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
    63f6:	4611      	mov	r1, r2
    63f8:	6880      	ldr	r0, [r0, #8]
    63fa:	f00c fe85 	bl	13108 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
    63fe:	6963      	ldr	r3, [r4, #20]
    6400:	1a1b      	subs	r3, r3, r0
  if (available_memory < size) {
    6402:	42b3      	cmp	r3, r6
    6404:	d304      	bcc.n	6410 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x38>
  head_ = aligned_result + size;
    6406:	4430      	add	r0, r6
    6408:	6120      	str	r0, [r4, #16]
  temp_ = head_;
    640a:	61a0      	str	r0, [r4, #24]
  return kTfLiteOk;
    640c:	2000      	movs	r0, #0
    640e:	e7ef      	b.n	63f0 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x18>
    TF_LITE_REPORT_ERROR(
    6410:	1af2      	subs	r2, r6, r3
    6412:	9200      	str	r2, [sp, #0]
    6414:	4632      	mov	r2, r6
    6416:	4904      	ldr	r1, [pc, #16]	; (6428 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x50>)
    6418:	6860      	ldr	r0, [r4, #4]
    641a:	f00d fc35 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    641e:	2001      	movs	r0, #1
    6420:	e7e6      	b.n	63f0 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x18>
    6422:	bf00      	nop
    6424:	00024cd0 	.word	0x00024cd0
    6428:	00024d28 	.word	0x00024d28

0000642c <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj>:
  }
  tail_ = aligned_result;
  return aligned_result;
}

uint8_t* SimpleMemoryAllocator::AllocateTemp(size_t size, size_t alignment) {
    642c:	b530      	push	{r4, r5, lr}
    642e:	b083      	sub	sp, #12
    6430:	4605      	mov	r5, r0
    6432:	460c      	mov	r4, r1
  uint8_t* const aligned_result = AlignPointerUp(temp_, alignment);
    6434:	4611      	mov	r1, r2
    6436:	6980      	ldr	r0, [r0, #24]
    6438:	f00c fe66 	bl	13108 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
    643c:	696b      	ldr	r3, [r5, #20]
    643e:	1a1b      	subs	r3, r3, r0
  if (available_memory < size) {
    6440:	42a3      	cmp	r3, r4
    6442:	d303      	bcc.n	644c <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x20>
                         "Failed to allocate temp memory. Requested: %u, "
                         "available %u, missing: %u",
                         size, available_memory, size - available_memory);
    return nullptr;
  }
  temp_ = aligned_result + size;
    6444:	4404      	add	r4, r0
    6446:	61ac      	str	r4, [r5, #24]
  return aligned_result;
}
    6448:	b003      	add	sp, #12
    644a:	bd30      	pop	{r4, r5, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    644c:	1ae2      	subs	r2, r4, r3
    644e:	9200      	str	r2, [sp, #0]
    6450:	4622      	mov	r2, r4
    6452:	4903      	ldr	r1, [pc, #12]	; (6460 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x34>)
    6454:	6868      	ldr	r0, [r5, #4]
    6456:	f00d fc17 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    645a:	2000      	movs	r0, #0
    645c:	e7f4      	b.n	6448 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x1c>
    645e:	bf00      	nop
    6460:	00024d6c 	.word	0x00024d6c

00006464 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>:
                                                 size_t alignment) {
    6464:	b530      	push	{r4, r5, lr}
    6466:	b083      	sub	sp, #12
    6468:	4604      	mov	r4, r0
    646a:	460d      	mov	r5, r1
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
    646c:	6940      	ldr	r0, [r0, #20]
    646e:	4611      	mov	r1, r2
    6470:	1b40      	subs	r0, r0, r5
    6472:	f00c fe50 	bl	13116 <_ZN6tflite16AlignPointerDownEPhj>
  if (aligned_result < head_) {
    6476:	6923      	ldr	r3, [r4, #16]
    6478:	4283      	cmp	r3, r0
    647a:	d802      	bhi.n	6482 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x1e>
  tail_ = aligned_result;
    647c:	6160      	str	r0, [r4, #20]
}
    647e:	b003      	add	sp, #12
    6480:	bd30      	pop	{r4, r5, pc}
    const size_t missing_memory = head_ - aligned_result;
    6482:	1a1b      	subs	r3, r3, r0
    TF_LITE_REPORT_ERROR(error_reporter_,
    6484:	9300      	str	r3, [sp, #0]
    6486:	1aeb      	subs	r3, r5, r3
    6488:	462a      	mov	r2, r5
    648a:	4903      	ldr	r1, [pc, #12]	; (6498 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x34>)
    648c:	6860      	ldr	r0, [r4, #4]
    648e:	f00d fbfb 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    6492:	2000      	movs	r0, #0
    6494:	e7f3      	b.n	647e <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x1a>
    6496:	bf00      	nop
    6498:	00024db8 	.word	0x00024db8

0000649c <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_>:
SimpleMemoryAllocator::SimpleMemoryAllocator(ErrorReporter* error_reporter,
    649c:	b430      	push	{r4, r5}
      temp_(buffer_head_) {}
    649e:	4d05      	ldr	r5, [pc, #20]	; (64b4 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_+0x18>)
    64a0:	6005      	str	r5, [r0, #0]
    64a2:	6041      	str	r1, [r0, #4]
    64a4:	6082      	str	r2, [r0, #8]
    64a6:	60c3      	str	r3, [r0, #12]
    64a8:	6102      	str	r2, [r0, #16]
    64aa:	6143      	str	r3, [r0, #20]
    64ac:	6182      	str	r2, [r0, #24]
    64ae:	bc30      	pop	{r4, r5}
    64b0:	4770      	bx	lr
    64b2:	bf00      	nop
    64b4:	00024e0c 	.word	0x00024e0c

000064b8 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>:
    ErrorReporter* error_reporter, uint8_t* buffer_head, size_t buffer_size) {
    64b8:	b510      	push	{r4, lr}
    64ba:	b088      	sub	sp, #32
  TFLITE_DCHECK(error_reporter != nullptr);
    64bc:	b300      	cbz	r0, 6500 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x48>
    64be:	460c      	mov	r4, r1
    64c0:	4613      	mov	r3, r2
    64c2:	4601      	mov	r1, r0
  TFLITE_DCHECK(buffer_head != nullptr);
    64c4:	b1f4      	cbz	r4, 6504 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x4c>
      SimpleMemoryAllocator(error_reporter, buffer_head, buffer_size);
    64c6:	4622      	mov	r2, r4
    64c8:	a801      	add	r0, sp, #4
    64ca:	f00c fdeb 	bl	130a4 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhj>
  uint8_t* allocator_buffer = tmp.AllocateFromTail(
    64ce:	2204      	movs	r2, #4
    64d0:	211c      	movs	r1, #28
    64d2:	eb0d 0002 	add.w	r0, sp, r2
    64d6:	f7ff ffc5 	bl	6464 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>
  return new (allocator_buffer) SimpleMemoryAllocator(tmp);
    64da:	4603      	mov	r3, r0
    64dc:	b168      	cbz	r0, 64fa <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x42>
namespace tflite {

// TODO(petewarden): This allocator never frees up or reuses  any memory, even
// though we have enough information about lifetimes of the tensors to do so.
// This makes it pretty wasteful, so we should use a more intelligent method.
class SimpleMemoryAllocator {
    64de:	4a0a      	ldr	r2, [pc, #40]	; (6508 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x50>)
    64e0:	6002      	str	r2, [r0, #0]
    64e2:	9a02      	ldr	r2, [sp, #8]
    64e4:	6042      	str	r2, [r0, #4]
    64e6:	9a03      	ldr	r2, [sp, #12]
    64e8:	6082      	str	r2, [r0, #8]
    64ea:	9a04      	ldr	r2, [sp, #16]
    64ec:	60c2      	str	r2, [r0, #12]
    64ee:	9a05      	ldr	r2, [sp, #20]
    64f0:	6102      	str	r2, [r0, #16]
    64f2:	9a06      	ldr	r2, [sp, #24]
    64f4:	6142      	str	r2, [r0, #20]
    64f6:	9a07      	ldr	r2, [sp, #28]
    64f8:	6182      	str	r2, [r0, #24]
}
    64fa:	4618      	mov	r0, r3
    64fc:	b008      	add	sp, #32
    64fe:	bd10      	pop	{r4, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
    6500:	f00f fddc 	bl	160bc <abort>
  TFLITE_DCHECK(buffer_head != nullptr);
    6504:	f00f fdda 	bl	160bc <abort>
    6508:	00024e0c 	.word	0x00024e0c

0000650c <DebugLog>:

#ifndef TF_LITE_STRIP_ERROR_STRINGS
#include <cstdio>
#endif

extern "C" void DebugLog(const char* s) {
    650c:	b508      	push	{r3, lr}
    650e:	4602      	mov	r2, r0
#ifndef TF_LITE_STRIP_ERROR_STRINGS
  // Reusing TF_LITE_STRIP_ERROR_STRINGS to disable DebugLog completely to get
  // maximum reduction in binary size. This is because we have DebugLog calls
  // via TF_LITE_CHECK that are not stubbed out by TF_LITE_REPORT_ERROR.
  fprintf(stderr, "%s", s);
    6510:	4b03      	ldr	r3, [pc, #12]	; (6520 <DebugLog+0x14>)
    6512:	681b      	ldr	r3, [r3, #0]
    6514:	4903      	ldr	r1, [pc, #12]	; (6524 <DebugLog+0x18>)
    6516:	68d8      	ldr	r0, [r3, #12]
    6518:	f00a fa2c 	bl	10974 <fiprintf>
#endif
}
    651c:	bd08      	pop	{r3, pc}
    651e:	bf00      	nop
    6520:	200000cc 	.word	0x200000cc
    6524:	00024e24 	.word	0x00024e24

00006528 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>:

namespace {
uint8_t micro_error_reporter_buffer[sizeof(tflite::MicroErrorReporter)];
tflite::MicroErrorReporter* error_reporter_ = nullptr;

void Log(const char* format, va_list args) {
    6528:	b500      	push	{lr}
    652a:	b0c1      	sub	sp, #260	; 0x104
    652c:	4602      	mov	r2, r0
    652e:	460b      	mov	r3, r1
  // Only pulling in the implementation of this function for builds where we
  // expect to make use of it to be extra cautious about not increasing the code
  // size.
  static constexpr int kMaxLogLen = 256;
  char log_buffer[kMaxLogLen];
  MicroVsnprintf(log_buffer, kMaxLogLen, format, args);
    6530:	f44f 7180 	mov.w	r1, #256	; 0x100
    6534:	4668      	mov	r0, sp
    6536:	f000 f917 	bl	6768 <MicroVsnprintf>
  DebugLog(log_buffer);
    653a:	4668      	mov	r0, sp
    653c:	f7ff ffe6 	bl	650c <DebugLog>
  DebugLog("\r\n");
    6540:	4802      	ldr	r0, [pc, #8]	; (654c <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list+0x24>)
    6542:	f7ff ffe3 	bl	650c <DebugLog>
#endif
}
    6546:	b041      	add	sp, #260	; 0x104
    6548:	f85d fb04 	ldr.w	pc, [sp], #4
    654c:	00027858 	.word	0x00027858

00006550 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>:
  return kTfLiteOk;
}

TfLiteStatus BytesRequiredForTensor(const tflite::Tensor& flatbuffer_tensor,
                                    size_t* bytes, size_t* type_size,
                                    ErrorReporter* error_reporter) {
    6550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6554:	b083      	sub	sp, #12
    6556:	4680      	mov	r8, r0
    6558:	468b      	mov	fp, r1
    655a:	4692      	mov	sl, r2
    655c:	4699      	mov	r9, r3
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_SHAPE);
    655e:	4606      	mov	r6, r0
// "tables" use an offset table (possibly shared) that allows fields to be
// omitted and added at will, but uses an extra indirection to read.
class Table {
 public:
  const uint8_t *GetVTable() const {
    return data_ - ReadScalar<soffset_t>(data_);
    6560:	f00c fe4f 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6564:	eba8 0400 	sub.w	r4, r8, r0
  // if the field was not present.
  voffset_t GetOptionalFieldOffset(voffset_t field) const {
    // The vtable offset is always at the start.
    auto vtable = GetVTable();
    // The first element is the size of the vtable (fields + type id + itself).
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6568:	4620      	mov	r0, r4
    656a:	f00c fe50 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    // If the field we're accessing is outside the vtable, we're reading older
    // data, so it's the same as if the offset was 0 (not present).
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    656e:	2804      	cmp	r0, #4
    6570:	d90d      	bls.n	658e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x3e>
    6572:	1d20      	adds	r0, r4, #4
    6574:	f00c fe4b 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
  }

  template<typename P> P GetPointer(voffset_t field) {
    auto field_offset = GetOptionalFieldOffset(field);
    auto p = data_ + field_offset;
    6578:	eb08 0400 	add.w	r4, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    657c:	b148      	cbz	r0, 6592 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x42>
    657e:	4620      	mov	r0, r4
    6580:	f00c fe39 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6584:	4404      	add	r4, r0
  int element_count = 1;
  // If flatbuffer_tensor.shape == nullptr, then flatbuffer_tensor is a scalar
  // so has 1 element.
  if (flatbuffer_tensor.shape() != nullptr) {
    6586:	b3ac      	cbz	r4, 65f4 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xa4>
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    6588:	2500      	movs	r5, #0
  int element_count = 1;
    658a:	2701      	movs	r7, #1
    658c:	e01e      	b.n	65cc <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x7c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    658e:	2000      	movs	r0, #0
    6590:	e7f2      	b.n	6578 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6592:	2400      	movs	r4, #0
    6594:	e7f7      	b.n	6586 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x36>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6596:	1d20      	adds	r0, r4, #4
    6598:	f00c fe39 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    659c:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    659e:	b300      	cbz	r0, 65e2 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x92>
    65a0:	4620      	mov	r0, r4
    65a2:	f00c fe28 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    65a6:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    65a8:	6820      	ldr	r0, [r4, #0]
    65aa:	f00b fc05 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    65ae:	4285      	cmp	r5, r0
    65b0:	d221      	bcs.n	65f6 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xa6>
    65b2:	6820      	ldr	r0, [r4, #0]
    65b4:	f00b fc00 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    65b8:	4285      	cmp	r5, r0
    65ba:	d214      	bcs.n	65e6 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x96>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    65bc:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    65be:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
    65c2:	f00c fe1d 	bl	13200 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      element_count *= flatbuffer_tensor.shape()->Get(n);
    65c6:	fb00 f707 	mul.w	r7, r0, r7
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
    65ca:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    65cc:	4630      	mov	r0, r6
    65ce:	f00c fe18 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    65d2:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    65d4:	4620      	mov	r0, r4
    65d6:	f00c fe1a 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    65da:	2804      	cmp	r0, #4
    65dc:	d8db      	bhi.n	6596 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x46>
    65de:	2000      	movs	r0, #0
    65e0:	e7dc      	b.n	659c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x4c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    65e2:	2400      	movs	r4, #0
    65e4:	e7e0      	b.n	65a8 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x58>
    FLATBUFFERS_ASSERT(i < size());
    65e6:	4b1a      	ldr	r3, [pc, #104]	; (6650 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x100>)
    65e8:	4a1a      	ldr	r2, [pc, #104]	; (6654 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x104>)
    65ea:	f44f 7183 	mov.w	r1, #262	; 0x106
    65ee:	481a      	ldr	r0, [pc, #104]	; (6658 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x108>)
    65f0:	f00a f9a2 	bl	10938 <__assert_func>
  int element_count = 1;
    65f4:	2701      	movs	r7, #1
    return data_ - ReadScalar<soffset_t>(data_);
    65f6:	4640      	mov	r0, r8
    65f8:	f00c fe03 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    65fc:	eba8 0400 	sub.w	r4, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6600:	4620      	mov	r0, r4
    6602:	f00c fe04 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6606:	2806      	cmp	r0, #6
    6608:	d910      	bls.n	662c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xdc>
    660a:	1da0      	adds	r0, r4, #6
    660c:	f00c fdff 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6610:	b170      	cbz	r0, 6630 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xe0>
    6612:	4440      	add	r0, r8
    6614:	f00c fe01 	bl	1321a <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    }
  }

  TfLiteType tf_lite_type;
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    6618:	464a      	mov	r2, r9
    661a:	f10d 0107 	add.w	r1, sp, #7
    661e:	b2c0      	uxtb	r0, r0
    6620:	f003 f98a 	bl	9938 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    6624:	b130      	cbz	r0, 6634 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xe4>
                                          &tf_lite_type, error_reporter));
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
  *bytes = element_count * (*type_size);
  return kTfLiteOk;
}
    6626:	b003      	add	sp, #12
    6628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    662c:	2000      	movs	r0, #0
    662e:	e7ef      	b.n	6610 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xc0>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6630:	2000      	movs	r0, #0
    6632:	e7f1      	b.n	6618 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xc8>
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
    6634:	4651      	mov	r1, sl
    6636:	f89d 0007 	ldrb.w	r0, [sp, #7]
    663a:	f00c fd78 	bl	1312e <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
    663e:	2800      	cmp	r0, #0
    6640:	d1f1      	bne.n	6626 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xd6>
  *bytes = element_count * (*type_size);
    6642:	f8da 3000 	ldr.w	r3, [sl]
    6646:	fb07 f703 	mul.w	r7, r7, r3
    664a:	f8cb 7000 	str.w	r7, [fp]
  return kTfLiteOk;
    664e:	e7ea      	b.n	6626 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xd6>
    6650:	00024e3c 	.word	0x00024e3c
    6654:	00024e48 	.word	0x00024e48
    6658:	00024f08 	.word	0x00024f08

0000665c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>:

// Populates the provided buffer with ASCII representation of the float number.
// Avoids the use of any floating point instructions (since these aren't
// supported on many microcontrollers) and as a consequence prints values with
// power-of-two exponents.
char* FastFloatToBufferLeft(float f, char* buffer) {
    665c:	b5f0      	push	{r4, r5, r6, r7, lr}
    665e:	b089      	sub	sp, #36	; 0x24
    6660:	9001      	str	r0, [sp, #4]
    6662:	460e      	mov	r6, r1
  char* current = buffer;
  char* current_end = buffer + (kFastToBufferSize - 1);
    6664:	f101 052f 	add.w	r5, r1, #47	; 0x2f
  const uint32_t exponent_mask = 0x7f800000;
  const int32_t exponent_shift = 23;
  const int32_t exponent_bias = 127;
  const uint32_t fraction_mask = 0x007fffff;
  uint32_t u;
  memcpy(&u, &f, sizeof(int32_t));
    6668:	2204      	movs	r2, #4
    666a:	eb0d 0102 	add.w	r1, sp, r2
    666e:	a807      	add	r0, sp, #28
    6670:	f00f fd3d 	bl	160ee <memcpy>
  const int32_t exponent =
      ((u & exponent_mask) >> exponent_shift) - exponent_bias;
    6674:	9b07      	ldr	r3, [sp, #28]
    6676:	f3c3 54c7 	ubfx	r4, r3, #23, #8
    667a:	3c7f      	subs	r4, #127	; 0x7f
  const uint32_t fraction = (u & fraction_mask);
    667c:	f3c3 0716 	ubfx	r7, r3, #0, #23
  // Expect ~0x2B1B9D3 for fraction.
  if (u & sign_mask) {
    6680:	2b00      	cmp	r3, #0
    6682:	db0e      	blt.n	66a2 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x46>
    *current = '-';
    current += 1;
  }
  *current = 0;
    6684:	2300      	movs	r3, #0
    6686:	7033      	strb	r3, [r6, #0]
  // These are special cases for infinities and not-a-numbers.
  if (exponent == 128) {
    6688:	2c80      	cmp	r4, #128	; 0x80
    668a:	d00e      	beq.n	66aa <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x4e>
  // conversion function. This scale should be 10000000/8388608 = 1.1920928955.
  // We can approximate this using multiply-adds and right-shifts using the
  // values in this array. The 1. portion of the number string is printed out
  // in a fixed way before the fraction, below.
  const int32_t scale_shifts_size = 13;
  const int8_t scale_shifts[13] = {3,  4,  8,  11, 13, 14, 17,
    668c:	4b32      	ldr	r3, [pc, #200]	; (6758 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xfc>)
    668e:	f10d 0c0c 	add.w	ip, sp, #12
    6692:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6694:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6698:	f88c 3000 	strb.w	r3, [ip]
                                   18, 19, 20, 21, 22, 23};
  uint32_t scaled_fraction = fraction;
    669c:	463a      	mov	r2, r7
  for (int i = 0; i < scale_shifts_size; ++i) {
    669e:	2300      	movs	r3, #0
    66a0:	e01a      	b.n	66d8 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x7c>
    *current = '-';
    66a2:	232d      	movs	r3, #45	; 0x2d
    66a4:	f806 3b01 	strb.w	r3, [r6], #1
    current += 1;
    66a8:	e7ec      	b.n	6684 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x28>
    if (fraction == 0) {
    66aa:	b937      	cbnz	r7, 66ba <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x5e>
      current = StrCatStr(current, (current_end - current), "Inf");
    66ac:	4a2b      	ldr	r2, [pc, #172]	; (675c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x100>)
    66ae:	1ba9      	subs	r1, r5, r6
    66b0:	4630      	mov	r0, r6
    66b2:	f00c fdc9 	bl	13248 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
    66b6:	4607      	mov	r7, r0
      return current;
    66b8:	e04a      	b.n	6750 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
      current = StrCatStr(current, (current_end - current), "NaN");
    66ba:	4a29      	ldr	r2, [pc, #164]	; (6760 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x104>)
    66bc:	1ba9      	subs	r1, r5, r6
    66be:	4630      	mov	r0, r6
    66c0:	f00c fdc2 	bl	13248 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
    66c4:	4607      	mov	r7, r0
      return current;
    66c6:	e043      	b.n	6750 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
    scaled_fraction += (fraction >> scale_shifts[i]);
    66c8:	a908      	add	r1, sp, #32
    66ca:	18c8      	adds	r0, r1, r3
    66cc:	f910 0c14 	ldrsb.w	r0, [r0, #-20]
    66d0:	fa27 f000 	lsr.w	r0, r7, r0
    66d4:	4402      	add	r2, r0
  for (int i = 0; i < scale_shifts_size; ++i) {
    66d6:	3301      	adds	r3, #1
    66d8:	2b0c      	cmp	r3, #12
    66da:	ddf5      	ble.n	66c8 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x6c>
  }
  *current = '1';
    66dc:	2331      	movs	r3, #49	; 0x31
    66de:	7033      	strb	r3, [r6, #0]
  current += 1;
  *current = '.';
    66e0:	232e      	movs	r3, #46	; 0x2e
    66e2:	7073      	strb	r3, [r6, #1]
  current += 1;
    66e4:	1cb7      	adds	r7, r6, #2
  *current = 0;
    66e6:	2300      	movs	r3, #0
    66e8:	70b3      	strb	r3, [r6, #2]
  // For example, 2500 would be written into the buffer as 0002500 since it
  // represents .00025.
  constexpr int kMaxFractionalDigits = 7;

  // Abort early if there is not enough space in the buffer.
  if (current_end - current <= kMaxFractionalDigits) {
    66ea:	1be9      	subs	r1, r5, r7
    66ec:	2907      	cmp	r1, #7
    66ee:	dd2f      	ble.n	6750 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xf4>
    return current;
  }

  // Pre-fill buffer with zeros to ensure zero-truncation works properly.
  for (int i = 1; i < kMaxFractionalDigits; i++) {
    66f0:	2301      	movs	r3, #1
    66f2:	2b06      	cmp	r3, #6
    66f4:	dc03      	bgt.n	66fe <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xa2>
    *(current + i) = '0';
    66f6:	2030      	movs	r0, #48	; 0x30
    66f8:	54f8      	strb	r0, [r7, r3]
  for (int i = 1; i < kMaxFractionalDigits; i++) {
    66fa:	3301      	adds	r3, #1
    66fc:	e7f9      	b.n	66f2 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x96>
  }

  // Track how large the fraction is to add leading zeros.
  char* previous = current;
  current = StrCatUInt32(current, (current_end - current), scaled_fraction, 10);
    66fe:	230a      	movs	r3, #10
    6700:	4638      	mov	r0, r7
    6702:	f00c fdee 	bl	132e2 <_ZN12_GLOBAL__N_112StrCatUInt32EPciji>
  int fraction_digits = current - previous;
    6706:	1bc1      	subs	r1, r0, r7
  int leading_zeros = kMaxFractionalDigits - fraction_digits;

  // Overwrite the null terminator from StrCatUInt32 to ensure zero-trunctaion
  // works properly.
  *current = '0';
    6708:	2330      	movs	r3, #48	; 0x30
    670a:	7003      	strb	r3, [r0, #0]

  // Shift fraction values and prepend zeros if necessary.
  if (leading_zeros != 0) {
    670c:	f1d1 0607 	rsbs	r6, r1, #7
    6710:	d00c      	beq.n	672c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xd0>
    for (int i = 0; i < fraction_digits; i++) {
    6712:	2300      	movs	r3, #0
    6714:	428b      	cmp	r3, r1
    6716:	da06      	bge.n	6726 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xca>
      current--;
      *(current + leading_zeros) = *current;
    6718:	f810 2d01 	ldrb.w	r2, [r0, #-1]!
    671c:	5582      	strb	r2, [r0, r6]
      *current = '0';
    671e:	2230      	movs	r2, #48	; 0x30
    6720:	7002      	strb	r2, [r0, #0]
    for (int i = 0; i < fraction_digits; i++) {
    6722:	3301      	adds	r3, #1
    6724:	e7f6      	b.n	6714 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xb8>
    }
    current += kMaxFractionalDigits;
    6726:	3007      	adds	r0, #7
    6728:	e000      	b.n	672c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xd0>
  }

  // Truncate trailing zeros for cleaner logs. Ensure we leave at least one
  // fractional character for the case when scaled_fraction is 0.
  while (*(current - 1) == '0' && (current - 1) > previous) {
    current--;
    672a:	4618      	mov	r0, r3
  while (*(current - 1) == '0' && (current - 1) > previous) {
    672c:	f810 3c01 	ldrb.w	r3, [r0, #-1]
    6730:	2b30      	cmp	r3, #48	; 0x30
    6732:	d102      	bne.n	673a <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xde>
    6734:	1e43      	subs	r3, r0, #1
    6736:	42bb      	cmp	r3, r7
    6738:	d8f7      	bhi.n	672a <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xce>
  }
  *current = 0;
    673a:	2300      	movs	r3, #0
    673c:	7003      	strb	r3, [r0, #0]
  current = StrCatStr(current, (current_end - current), "*2^");
    673e:	4a09      	ldr	r2, [pc, #36]	; (6764 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x108>)
    6740:	1a29      	subs	r1, r5, r0
    6742:	f00c fd81 	bl	13248 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
  current = StrCatInt32(current, (current_end - current), exponent);
    6746:	4622      	mov	r2, r4
    6748:	1a29      	subs	r1, r5, r0
    674a:	f00c fdbb 	bl	132c4 <_ZN12_GLOBAL__N_111StrCatInt32EPcii>
    674e:	4607      	mov	r7, r0
  return current;
}
    6750:	4638      	mov	r0, r7
    6752:	b009      	add	sp, #36	; 0x24
    6754:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6756:	bf00      	nop
    6758:	00024f7c 	.word	0x00024f7c
    675c:	00024f70 	.word	0x00024f70
    6760:	00024f74 	.word	0x00024f74
    6764:	00024f78 	.word	0x00024f78

00006768 <MicroVsnprintf>:
}

}  // namespace

extern "C" int MicroVsnprintf(char* output, int len, const char* format,
                              va_list args) {
    6768:	b5f0      	push	{r4, r5, r6, r7, lr}
    676a:	b083      	sub	sp, #12
    676c:	4607      	mov	r7, r0
    676e:	4615      	mov	r5, r2
    6770:	9301      	str	r3, [sp, #4]
  int output_index = 0;
  const char* current = format;
  // One extra character must be left for the null terminator.
  const int usable_length = len - 1;
    6772:	1e4e      	subs	r6, r1, #1
  int output_index = 0;
    6774:	2400      	movs	r4, #0
    6776:	e07c      	b.n	6872 <MicroVsnprintf+0x10a>
    if (*current == '%') {
      current++;
      switch (*current) {
        case 'd':
          // Cut off log message if format could exceed log buffer length.
          if (usable_length - output_index < kMaxIntCharsNeeded) {
    6778:	1b33      	subs	r3, r6, r4
    677a:	2b0a      	cmp	r3, #10
    677c:	dd09      	ble.n	6792 <MicroVsnprintf+0x2a>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatInt32(&output[output_index], va_arg(args, int32_t));
    677e:	9b01      	ldr	r3, [sp, #4]
    6780:	1d1a      	adds	r2, r3, #4
    6782:	9201      	str	r2, [sp, #4]
    6784:	6819      	ldr	r1, [r3, #0]
    6786:	1938      	adds	r0, r7, r4
    6788:	f00c fdbb 	bl	13302 <_ZN12_GLOBAL__N_111FormatInt32EPci>
          output_index +=
    678c:	4404      	add	r4, r0
          current++;
    678e:	1caa      	adds	r2, r5, #2
          break;
    6790:	e06e      	b.n	6870 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    6792:	1c60      	adds	r0, r4, #1
    6794:	2300      	movs	r3, #0
    6796:	553b      	strb	r3, [r7, r4]
            return output_index;
    6798:	e0b1      	b.n	68fe <MicroVsnprintf+0x196>
        case 'u':
          if (usable_length - output_index < kMaxIntCharsNeeded) {
    679a:	1b33      	subs	r3, r6, r4
    679c:	2b0a      	cmp	r3, #10
    679e:	dd09      	ble.n	67b4 <MicroVsnprintf+0x4c>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatUInt32(&output[output_index], va_arg(args, uint32_t));
    67a0:	9b01      	ldr	r3, [sp, #4]
    67a2:	1d1a      	adds	r2, r3, #4
    67a4:	9201      	str	r2, [sp, #4]
    67a6:	6819      	ldr	r1, [r3, #0]
    67a8:	1938      	adds	r0, r7, r4
    67aa:	f00c fdb2 	bl	13312 <_ZN12_GLOBAL__N_112FormatUInt32EPcj>
          output_index +=
    67ae:	4404      	add	r4, r0
          current++;
    67b0:	1caa      	adds	r2, r5, #2
          break;
    67b2:	e05d      	b.n	6870 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    67b4:	1c60      	adds	r0, r4, #1
    67b6:	2300      	movs	r3, #0
    67b8:	553b      	strb	r3, [r7, r4]
            return output_index;
    67ba:	e0a0      	b.n	68fe <MicroVsnprintf+0x196>
        case 'x':
          if (usable_length - output_index < kMaxHexCharsNeeded) {
    67bc:	1b33      	subs	r3, r6, r4
    67be:	2b09      	cmp	r3, #9
    67c0:	dd0f      	ble.n	67e2 <MicroVsnprintf+0x7a>
            output[output_index++] = '\0';
            return output_index;
          }
          output[output_index++] = '0';
    67c2:	1c63      	adds	r3, r4, #1
    67c4:	2230      	movs	r2, #48	; 0x30
    67c6:	553a      	strb	r2, [r7, r4]
          output[output_index++] = 'x';
    67c8:	3402      	adds	r4, #2
    67ca:	2278      	movs	r2, #120	; 0x78
    67cc:	54fa      	strb	r2, [r7, r3]
          output_index +=
              FormatHex(&output[output_index], va_arg(args, uint32_t));
    67ce:	9b01      	ldr	r3, [sp, #4]
    67d0:	1d1a      	adds	r2, r3, #4
    67d2:	9201      	str	r2, [sp, #4]
    67d4:	6819      	ldr	r1, [r3, #0]
    67d6:	1938      	adds	r0, r7, r4
    67d8:	f00c fda4 	bl	13324 <_ZN12_GLOBAL__N_19FormatHexEPcj>
          output_index +=
    67dc:	4404      	add	r4, r0
          current++;
    67de:	1caa      	adds	r2, r5, #2
          break;
    67e0:	e046      	b.n	6870 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    67e2:	1c60      	adds	r0, r4, #1
    67e4:	2300      	movs	r3, #0
    67e6:	553b      	strb	r3, [r7, r4]
            return output_index;
    67e8:	e089      	b.n	68fe <MicroVsnprintf+0x196>
        case 'f':
          if (usable_length - output_index < kMaxFloatCharsNeeded) {
    67ea:	1b30      	subs	r0, r6, r4
    67ec:	f7fa fa3c 	bl	c68 <__aeabi_i2f>
    67f0:	4944      	ldr	r1, [pc, #272]	; (6904 <MicroVsnprintf+0x19c>)
    67f2:	f7fa fc2b 	bl	104c <__aeabi_fcmplt>
    67f6:	b988      	cbnz	r0, 681c <MicroVsnprintf+0xb4>
            output[output_index++] = '\0';
            return output_index;
          }
          output_index +=
              FormatFloat(&output[output_index], va_arg(args, double));
    67f8:	9b01      	ldr	r3, [sp, #4]
    67fa:	3307      	adds	r3, #7
    67fc:	f023 0307 	bic.w	r3, r3, #7
    6800:	f103 0208 	add.w	r2, r3, #8
    6804:	9201      	str	r2, [sp, #4]
    6806:	e9d3 0100 	ldrd	r0, r1, [r3]
    680a:	f7fa f923 	bl	a54 <__aeabi_d2f>
    680e:	4601      	mov	r1, r0
    6810:	1938      	adds	r0, r7, r4
    6812:	f00c fd90 	bl	13336 <_ZN12_GLOBAL__N_111FormatFloatEPcf>
          output_index +=
    6816:	4404      	add	r4, r0
          current++;
    6818:	1caa      	adds	r2, r5, #2
          break;
    681a:	e029      	b.n	6870 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    681c:	1c60      	adds	r0, r4, #1
    681e:	2300      	movs	r3, #0
    6820:	553b      	strb	r3, [r7, r4]
            return output_index;
    6822:	e06c      	b.n	68fe <MicroVsnprintf+0x196>
        case '%':
          output[output_index++] = *current++;
    6824:	1caa      	adds	r2, r5, #2
    6826:	553b      	strb	r3, [r7, r4]
    6828:	3401      	adds	r4, #1
          break;
    682a:	e021      	b.n	6870 <MicroVsnprintf+0x108>
        case 'c':
          if (usable_length - output_index < 1) {
    682c:	1b33      	subs	r3, r6, r4
    682e:	2b00      	cmp	r3, #0
    6830:	dd07      	ble.n	6842 <MicroVsnprintf+0xda>
            output[output_index++] = '\0';
            return output_index;
          }
          output[output_index++] = va_arg(args, int32_t);
    6832:	9b01      	ldr	r3, [sp, #4]
    6834:	1d1a      	adds	r2, r3, #4
    6836:	9201      	str	r2, [sp, #4]
    6838:	681b      	ldr	r3, [r3, #0]
    683a:	553b      	strb	r3, [r7, r4]
          current++;
    683c:	1caa      	adds	r2, r5, #2
          output[output_index++] = va_arg(args, int32_t);
    683e:	3401      	adds	r4, #1
          break;
    6840:	e016      	b.n	6870 <MicroVsnprintf+0x108>
            output[output_index++] = '\0';
    6842:	1c60      	adds	r0, r4, #1
    6844:	2300      	movs	r3, #0
    6846:	553b      	strb	r3, [r7, r4]
            return output_index;
    6848:	e059      	b.n	68fe <MicroVsnprintf+0x196>
        case 's':
          char* string = va_arg(args, char*);
    684a:	9b01      	ldr	r3, [sp, #4]
    684c:	1d1a      	adds	r2, r3, #4
    684e:	9201      	str	r2, [sp, #4]
    6850:	6819      	ldr	r1, [r3, #0]
          int string_idx = 0;
    6852:	2300      	movs	r3, #0
          while (string_idx + output_index < usable_length &&
    6854:	18e2      	adds	r2, r4, r3
    6856:	42b2      	cmp	r2, r6
    6858:	da05      	bge.n	6866 <MicroVsnprintf+0xfe>
                 string[string_idx] != '\0') {
    685a:	5cca      	ldrb	r2, [r1, r3]
          while (string_idx + output_index < usable_length &&
    685c:	b11a      	cbz	r2, 6866 <MicroVsnprintf+0xfe>
            output[output_index++] = string[string_idx++];
    685e:	3301      	adds	r3, #1
    6860:	553a      	strb	r2, [r7, r4]
    6862:	3401      	adds	r4, #1
          while (string_idx + output_index < usable_length &&
    6864:	e7f6      	b.n	6854 <MicroVsnprintf+0xec>
          }
          current++;
    6866:	1caa      	adds	r2, r5, #2
    6868:	e002      	b.n	6870 <MicroVsnprintf+0x108>
      }
    } else {
      output[output_index++] = *current++;
    686a:	1c6a      	adds	r2, r5, #1
    686c:	553b      	strb	r3, [r7, r4]
    686e:	3401      	adds	r4, #1
          output[output_index++] = va_arg(args, int32_t);
    6870:	4615      	mov	r5, r2
  while (*current != '\0' && output_index < usable_length) {
    6872:	782b      	ldrb	r3, [r5, #0]
    6874:	2b00      	cmp	r3, #0
    6876:	d03f      	beq.n	68f8 <MicroVsnprintf+0x190>
    6878:	42b4      	cmp	r4, r6
    687a:	da3d      	bge.n	68f8 <MicroVsnprintf+0x190>
    if (*current == '%') {
    687c:	2b25      	cmp	r3, #37	; 0x25
    687e:	d1f4      	bne.n	686a <MicroVsnprintf+0x102>
      current++;
    6880:	1c6a      	adds	r2, r5, #1
      switch (*current) {
    6882:	786b      	ldrb	r3, [r5, #1]
    6884:	2b25      	cmp	r3, #37	; 0x25
    6886:	d0cd      	beq.n	6824 <MicroVsnprintf+0xbc>
    6888:	d3f2      	bcc.n	6870 <MicroVsnprintf+0x108>
    688a:	2b78      	cmp	r3, #120	; 0x78
    688c:	d8f0      	bhi.n	6870 <MicroVsnprintf+0x108>
    688e:	2b63      	cmp	r3, #99	; 0x63
    6890:	d3ee      	bcc.n	6870 <MicroVsnprintf+0x108>
    6892:	3b63      	subs	r3, #99	; 0x63
    6894:	2b15      	cmp	r3, #21
    6896:	d8eb      	bhi.n	6870 <MicroVsnprintf+0x108>
    6898:	a101      	add	r1, pc, #4	; (adr r1, 68a0 <MicroVsnprintf+0x138>)
    689a:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
    689e:	bf00      	nop
    68a0:	0000682d 	.word	0x0000682d
    68a4:	00006779 	.word	0x00006779
    68a8:	00006871 	.word	0x00006871
    68ac:	000067eb 	.word	0x000067eb
    68b0:	00006871 	.word	0x00006871
    68b4:	00006871 	.word	0x00006871
    68b8:	00006871 	.word	0x00006871
    68bc:	00006871 	.word	0x00006871
    68c0:	00006871 	.word	0x00006871
    68c4:	00006871 	.word	0x00006871
    68c8:	00006871 	.word	0x00006871
    68cc:	00006871 	.word	0x00006871
    68d0:	00006871 	.word	0x00006871
    68d4:	00006871 	.word	0x00006871
    68d8:	00006871 	.word	0x00006871
    68dc:	00006871 	.word	0x00006871
    68e0:	0000684b 	.word	0x0000684b
    68e4:	00006871 	.word	0x00006871
    68e8:	0000679b 	.word	0x0000679b
    68ec:	00006871 	.word	0x00006871
    68f0:	00006871 	.word	0x00006871
    68f4:	000067bd 	.word	0x000067bd
    }
  }
  output[output_index++] = '\0';
    68f8:	1c60      	adds	r0, r4, #1
    68fa:	2300      	movs	r3, #0
    68fc:	553b      	strb	r3, [r7, r4]
  return output_index;
}
    68fe:	b003      	add	sp, #12
    6900:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6902:	bf00      	nop
    6904:	41600000 	.word	0x41600000

00006908 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>:
  } else {
    return 0;
  }
}
// TODO(b/192589496): Ops must always be there. Remove this function when fixed
uint32_t NumSubgraphOperators(const Model* model, int subgraph_idx) {
    6908:	b570      	push	{r4, r5, r6, lr}
    690a:	4604      	mov	r4, r0
    690c:	460d      	mov	r5, r1
    return data_ - ReadScalar<soffset_t>(data_);
    690e:	f00c fc78 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6912:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6914:	4630      	mov	r0, r6
    6916:	f00c fc7a 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    691a:	2808      	cmp	r0, #8
    691c:	d918      	bls.n	6950 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x48>
    691e:	f106 0008 	add.w	r0, r6, #8
    6922:	f00c fc74 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6926:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6928:	b1a0      	cbz	r0, 6954 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x4c>
    692a:	4620      	mov	r0, r4
    692c:	f00c fc63 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6930:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6932:	6820      	ldr	r0, [r4, #0]
    6934:	f00b fa40 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6938:	4285      	cmp	r5, r0
    693a:	d20d      	bcs.n	6958 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x50>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    693c:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    693e:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6942:	4620      	mov	r0, r4
    6944:	f00c fc57 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  return NumSubgraphOperators(subgraph);
    6948:	4420      	add	r0, r4
    694a:	f00c fd0a 	bl	13362 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
}
    694e:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6950:	2000      	movs	r0, #0
    6952:	e7e8      	b.n	6926 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x1e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6954:	2400      	movs	r4, #0
    6956:	e7ec      	b.n	6932 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x2a>
    FLATBUFFERS_ASSERT(i < size());
    6958:	4b03      	ldr	r3, [pc, #12]	; (6968 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x60>)
    695a:	4a04      	ldr	r2, [pc, #16]	; (696c <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x64>)
    695c:	f44f 7183 	mov.w	r1, #262	; 0x106
    6960:	4803      	ldr	r0, [pc, #12]	; (6970 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x68>)
    6962:	f009 ffe9 	bl	10938 <__assert_func>
    6966:	bf00      	nop
    6968:	00024e3c 	.word	0x00024e3c
    696c:	00024f8c 	.word	0x00024f8c
    6970:	00024f08 	.word	0x00024f08

00006974 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>:
namespace tflite {
namespace {

#ifndef TF_LITE_STRIP_ERROR_STRINGS
const char* OpNameFromRegistration(const TfLiteRegistration* registration) {
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
    6974:	6943      	ldr	r3, [r0, #20]
    6976:	2b20      	cmp	r3, #32
    6978:	d007      	beq.n	698a <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x16>
    return registration->custom_name;
  } else {
    return EnumNameBuiltinOperator(BuiltinOperator(registration->builtin_code));
    697a:	b2da      	uxtb	r2, r3
  return (v < low) || (high < v);
    697c:	2a91      	cmp	r2, #145	; 0x91
    697e:	d806      	bhi.n	698e <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x1a>
  const size_t index = static_cast<size_t>(e);
    6980:	4613      	mov	r3, r2
  return EnumNamesBuiltinOperator()[index];
    6982:	4a04      	ldr	r2, [pc, #16]	; (6994 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x20>)
    6984:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    6988:	4770      	bx	lr
    return registration->custom_name;
    698a:	6980      	ldr	r0, [r0, #24]
    698c:	4770      	bx	lr
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    698e:	4802      	ldr	r0, [pc, #8]	; (6998 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x24>)
  }
}
    6990:	4770      	bx	lr
    6992:	bf00      	nop
    6994:	00025998 	.word	0x00025998
    6998:	000173b0 	.word	0x000173b0

0000699c <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>:
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}

TfLiteStatus MicroGraph::PrepareSubgraphs() {
    699c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    69a0:	4605      	mov	r5, r0
  int previous_subgraph_idx = current_subgraph_index_;
    69a2:	f8d0 8014 	ldr.w	r8, [r0, #20]

  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    69a6:	2600      	movs	r6, #0
    69a8:	e024      	b.n	69f4 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x58>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
                      OpNameFromRegistration(registration), i, prepare_status);
          return kTfLiteError;
        }
      }
      allocator_->FinishPrepareNodeAllocations(/*node_id=*/i);
    69aa:	4621      	mov	r1, r4
    69ac:	68e8      	ldr	r0, [r5, #12]
    69ae:	f00c ff14 	bl	137da <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>
    for (size_t i = 0; i < operators_size; ++i) {
    69b2:	3401      	adds	r4, #1
    69b4:	42bc      	cmp	r4, r7
    69b6:	d21c      	bcs.n	69f2 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x56>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    69b8:	692b      	ldr	r3, [r5, #16]
    69ba:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
    69be:	212c      	movs	r1, #44	; 0x2c
    69c0:	fb01 3104 	mla	r1, r1, r4, r3
      const TfLiteRegistration* registration =
    69c4:	f8d1 9028 	ldr.w	r9, [r1, #40]	; 0x28
      if (registration->prepare != nullptr) {
    69c8:	f8d9 3008 	ldr.w	r3, [r9, #8]
    69cc:	2b00      	cmp	r3, #0
    69ce:	d0ec      	beq.n	69aa <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xe>
        TfLiteStatus prepare_status = registration->prepare(context_, node);
    69d0:	6868      	ldr	r0, [r5, #4]
    69d2:	4798      	blx	r3
        if (prepare_status != kTfLiteOk) {
    69d4:	4682      	mov	sl, r0
    69d6:	2800      	cmp	r0, #0
    69d8:	d0e7      	beq.n	69aa <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xe>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
    69da:	4648      	mov	r0, r9
    69dc:	f7ff ffca 	bl	6974 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    69e0:	4601      	mov	r1, r0
    69e2:	4653      	mov	r3, sl
    69e4:	4622      	mov	r2, r4
    69e6:	480c      	ldr	r0, [pc, #48]	; (6a18 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x7c>)
    69e8:	f00c fb80 	bl	130ec <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    69ec:	2001      	movs	r0, #1
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}
    69ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    69f2:	3601      	adds	r6, #1
    69f4:	69ab      	ldr	r3, [r5, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    69f6:	6818      	ldr	r0, [r3, #0]
    69f8:	f00b f9de 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    69fc:	4286      	cmp	r6, r0
    69fe:	d207      	bcs.n	6a10 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x74>
    current_subgraph_index_ = subgraph_idx;
    6a00:	616e      	str	r6, [r5, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    6a02:	4631      	mov	r1, r6
    6a04:	68a8      	ldr	r0, [r5, #8]
    6a06:	f7ff ff7f 	bl	6908 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    6a0a:	4607      	mov	r7, r0
    for (size_t i = 0; i < operators_size; ++i) {
    6a0c:	2400      	movs	r4, #0
    6a0e:	e7d1      	b.n	69b4 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x18>
  current_subgraph_index_ = previous_subgraph_idx;
    6a10:	f8c5 8014 	str.w	r8, [r5, #20]
  return kTfLiteOk;
    6a14:	2000      	movs	r0, #0
    6a16:	e7ea      	b.n	69ee <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x52>
    6a18:	00025084 	.word	0x00025084

00006a1c <_ZN6tflite10MicroGraph14InvokeSubgraphEi>:
  current_subgraph_index_ = previous_subgraph_idx;

  return kTfLiteOk;
}

TfLiteStatus MicroGraph::InvokeSubgraph(int subgraph_idx) {
    6a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6a20:	b083      	sub	sp, #12
    6a22:	4606      	mov	r6, r0
    6a24:	460c      	mov	r4, r1
  int previous_subgraph_idx = current_subgraph_index_;
    6a26:	f8d0 b014 	ldr.w	fp, [r0, #20]
  current_subgraph_index_ = subgraph_idx;
    6a2a:	6141      	str	r1, [r0, #20]

  if (static_cast<size_t>(subgraph_idx) >= subgraphs_->size()) {
    6a2c:	6983      	ldr	r3, [r0, #24]
    6a2e:	6818      	ldr	r0, [r3, #0]
    6a30:	f00b f9c2 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6a34:	4284      	cmp	r4, r0
    6a36:	d207      	bcs.n	6a48 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x2c>
    6a38:	46a2      	mov	sl, r4
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
                subgraph_idx, subgraphs_->size());
    return kTfLiteError;
  }
  uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
    6a3a:	4621      	mov	r1, r4
    6a3c:	68b0      	ldr	r0, [r6, #8]
    6a3e:	f7ff ff63 	bl	6908 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    6a42:	4681      	mov	r9, r0
  for (size_t i = 0; i < operators_size; ++i) {
    6a44:	2700      	movs	r7, #0
    6a46:	e01d      	b.n	6a84 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x68>
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
    6a48:	4602      	mov	r2, r0
    6a4a:	4621      	mov	r1, r4
    6a4c:	4827      	ldr	r0, [pc, #156]	; (6aec <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xd0>)
    6a4e:	f00c fb4d 	bl	130ec <_Z11MicroPrintfPKcz>
    return kTfLiteError;
    6a52:	2501      	movs	r5, #1
      return invoke_status;
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;
  return kTfLiteOk;
}
    6a54:	4628      	mov	r0, r5
    6a56:	b003      	add	sp, #12
    6a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TFLITE_DCHECK(registration->invoke);
    6a5c:	f00f fb2e 	bl	160bc <abort>
      MicroPrintf("Node %s (number %d) failed to invoke with status %d",
    6a60:	4640      	mov	r0, r8
    6a62:	f7ff ff87 	bl	6974 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    6a66:	4601      	mov	r1, r0
    6a68:	462b      	mov	r3, r5
    6a6a:	463a      	mov	r2, r7
    6a6c:	4820      	ldr	r0, [pc, #128]	; (6af0 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xd4>)
    6a6e:	f00c fb3d 	bl	130ec <_Z11MicroPrintfPKcz>
      event_handle_ = profiler_->BeginEvent(tag);
    }
  }

  ~ScopedMicroProfiler() {
    if (profiler_ != nullptr) {
    6a72:	2c00      	cmp	r4, #0
    6a74:	d0ee      	beq.n	6a54 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
      profiler_->EndEvent(event_handle_);
    6a76:	6823      	ldr	r3, [r4, #0]
    6a78:	68db      	ldr	r3, [r3, #12]
    6a7a:	9900      	ldr	r1, [sp, #0]
    6a7c:	4620      	mov	r0, r4
    6a7e:	4798      	blx	r3
    6a80:	e7e8      	b.n	6a54 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
  for (size_t i = 0; i < operators_size; ++i) {
    6a82:	3701      	adds	r7, #1
    6a84:	454f      	cmp	r7, r9
    6a86:	d22d      	bcs.n	6ae4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xc8>
        &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
    6a88:	6933      	ldr	r3, [r6, #16]
    6a8a:	f853 303a 	ldr.w	r3, [r3, sl, lsl #3]
    6a8e:	252c      	movs	r5, #44	; 0x2c
    6a90:	fb05 3507 	mla	r5, r5, r7, r3
    const TfLiteRegistration* registration = subgraph_allocations_[subgraph_idx]
    6a94:	f8d5 8028 	ldr.w	r8, [r5, #40]	; 0x28
        reinterpret_cast<MicroProfiler*>(context_->profiler));
    6a98:	4640      	mov	r0, r8
    6a9a:	f7ff ff6b 	bl	6974 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
    6a9e:	4601      	mov	r1, r0
    6aa0:	6873      	ldr	r3, [r6, #4]
    6aa2:	6b5c      	ldr	r4, [r3, #52]	; 0x34
      : profiler_(profiler) {
    6aa4:	2300      	movs	r3, #0
    6aa6:	9300      	str	r3, [sp, #0]
    if (profiler_ != nullptr) {
    6aa8:	b124      	cbz	r4, 6ab4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x98>
      event_handle_ = profiler_->BeginEvent(tag);
    6aaa:	6823      	ldr	r3, [r4, #0]
    6aac:	689b      	ldr	r3, [r3, #8]
    6aae:	4620      	mov	r0, r4
    6ab0:	4798      	blx	r3
    6ab2:	9000      	str	r0, [sp, #0]
    TFLITE_DCHECK(registration->invoke);
    6ab4:	f8d8 300c 	ldr.w	r3, [r8, #12]
    6ab8:	2b00      	cmp	r3, #0
    6aba:	d0cf      	beq.n	6a5c <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x40>
    TfLiteStatus invoke_status = registration->invoke(context_, node);
    6abc:	4629      	mov	r1, r5
    6abe:	6870      	ldr	r0, [r6, #4]
    6ac0:	4798      	blx	r3
    6ac2:	4605      	mov	r5, r0
    allocator_->ResetTempAllocations();
    6ac4:	68f0      	ldr	r0, [r6, #12]
    6ac6:	6803      	ldr	r3, [r0, #0]
    6ac8:	689b      	ldr	r3, [r3, #8]
    6aca:	4798      	blx	r3
    if (invoke_status == kTfLiteError) {
    6acc:	2d01      	cmp	r5, #1
    6ace:	d0c7      	beq.n	6a60 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x44>
    } else if (invoke_status != kTfLiteOk) {
    6ad0:	2d00      	cmp	r5, #0
    6ad2:	d1ce      	bne.n	6a72 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x56>
    if (profiler_ != nullptr) {
    6ad4:	2c00      	cmp	r4, #0
    6ad6:	d0d4      	beq.n	6a82 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x66>
      profiler_->EndEvent(event_handle_);
    6ad8:	6823      	ldr	r3, [r4, #0]
    6ada:	68db      	ldr	r3, [r3, #12]
    6adc:	9900      	ldr	r1, [sp, #0]
    6ade:	4620      	mov	r0, r4
    6ae0:	4798      	blx	r3
    6ae2:	e7ce      	b.n	6a82 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x66>
  current_subgraph_index_ = previous_subgraph_idx;
    6ae4:	f8c6 b014 	str.w	fp, [r6, #20]
  return kTfLiteOk;
    6ae8:	2500      	movs	r5, #0
    6aea:	e7b3      	b.n	6a54 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x38>
    6aec:	000250bc 	.word	0x000250bc
    6af0:	000250f0 	.word	0x000250f0

00006af4 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE>:
MicroGraph::MicroGraph(TfLiteContext* context, const Model* model,
    6af4:	b570      	push	{r4, r5, r6, lr}
    6af6:	4604      	mov	r4, r0
    6af8:	4615      	mov	r5, r2
      current_subgraph_index_(0) {
    6afa:	4a11      	ldr	r2, [pc, #68]	; (6b40 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x4c>)
    6afc:	6002      	str	r2, [r0, #0]
    6afe:	6041      	str	r1, [r0, #4]
    6b00:	6085      	str	r5, [r0, #8]
    6b02:	60c3      	str	r3, [r0, #12]
    6b04:	2300      	movs	r3, #0
    6b06:	6103      	str	r3, [r0, #16]
    6b08:	6143      	str	r3, [r0, #20]
  if (model != nullptr) {
    6b0a:	b19d      	cbz	r5, 6b34 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x40>
    return data_ - ReadScalar<soffset_t>(data_);
    6b0c:	4628      	mov	r0, r5
    6b0e:	f00c fb78 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6b12:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6b14:	4630      	mov	r0, r6
    6b16:	f00c fb7a 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b1a:	2808      	cmp	r0, #8
    6b1c:	d90c      	bls.n	6b38 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x44>
    6b1e:	f106 0008 	add.w	r0, r6, #8
    6b22:	f00c fb74 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6b26:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b28:	b140      	cbz	r0, 6b3c <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x48>
    6b2a:	4628      	mov	r0, r5
    6b2c:	f00c fb63 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b30:	4405      	add	r5, r0
    subgraphs_ = model->subgraphs();
    6b32:	61a5      	str	r5, [r4, #24]
}
    6b34:	4620      	mov	r0, r4
    6b36:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b38:	2000      	movs	r0, #0
    6b3a:	e7f4      	b.n	6b26 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x32>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b3c:	2500      	movs	r5, #0
    6b3e:	e7f8      	b.n	6b32 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE+0x3e>
    6b40:	00025bec 	.word	0x00025bec

00006b44 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi>:
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
}

size_t MicroGraph::NumSubgraphOutputs(int subgraph_idx) {
    6b44:	b570      	push	{r4, r5, r6, lr}
    6b46:	460d      	mov	r5, r1
  return model_->subgraphs()->Get(subgraph_idx)->outputs()->size();
    6b48:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6b4a:	4620      	mov	r0, r4
    6b4c:	f00c fb59 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6b50:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6b52:	4630      	mov	r0, r6
    6b54:	f00c fb5b 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b58:	2808      	cmp	r0, #8
    6b5a:	d92c      	bls.n	6bb6 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x72>
    6b5c:	f106 0008 	add.w	r0, r6, #8
    6b60:	f00c fb55 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6b64:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6b66:	b340      	cbz	r0, 6bba <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x76>
    6b68:	4620      	mov	r0, r4
    6b6a:	f00c fb44 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b6e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6b70:	6820      	ldr	r0, [r4, #0]
    6b72:	f00b f921 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6b76:	4285      	cmp	r5, r0
    6b78:	d221      	bcs.n	6bbe <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x7a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6b7a:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6b7c:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6b80:	4620      	mov	r0, r4
    6b82:	f00c fb38 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6b86:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6b88:	4620      	mov	r0, r4
    6b8a:	f00c fb3a 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6b8e:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6b90:	4628      	mov	r0, r5
    6b92:	f00c fb3c 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6b96:	2808      	cmp	r0, #8
    6b98:	d918      	bls.n	6bcc <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x88>
    6b9a:	f105 0008 	add.w	r0, r5, #8
    6b9e:	f00c fb36 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6ba2:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6ba4:	b1a0      	cbz	r0, 6bd0 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x8c>
    6ba6:	4620      	mov	r0, r4
    6ba8:	f00c fb25 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6bac:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6bae:	6820      	ldr	r0, [r4, #0]
    6bb0:	f00b f902 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    6bb4:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6bb6:	2000      	movs	r0, #0
    6bb8:	e7d4      	b.n	6b64 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x20>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6bba:	2400      	movs	r4, #0
    6bbc:	e7d8      	b.n	6b70 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x2c>
    FLATBUFFERS_ASSERT(i < size());
    6bbe:	4b05      	ldr	r3, [pc, #20]	; (6bd4 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x90>)
    6bc0:	4a05      	ldr	r2, [pc, #20]	; (6bd8 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x94>)
    6bc2:	f44f 7183 	mov.w	r1, #262	; 0x106
    6bc6:	4805      	ldr	r0, [pc, #20]	; (6bdc <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x98>)
    6bc8:	f009 feb6 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6bcc:	2000      	movs	r0, #0
    6bce:	e7e8      	b.n	6ba2 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x5e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6bd0:	2400      	movs	r4, #0
    6bd2:	e7ec      	b.n	6bae <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi+0x6a>
    6bd4:	00024e3c 	.word	0x00024e3c
    6bd8:	00024f8c 	.word	0x00024f8c
    6bdc:	00024f08 	.word	0x00024f08

00006be0 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi>:
size_t MicroGraph::NumSubgraphInputs(int subgraph_idx) {
    6be0:	b570      	push	{r4, r5, r6, lr}
    6be2:	460d      	mov	r5, r1
  return model_->subgraphs()->Get(subgraph_idx)->inputs()->size();
    6be4:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6be6:	4620      	mov	r0, r4
    6be8:	f00c fb0b 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6bec:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6bee:	4630      	mov	r0, r6
    6bf0:	f00c fb0d 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6bf4:	2808      	cmp	r0, #8
    6bf6:	d92b      	bls.n	6c50 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x70>
    6bf8:	f106 0008 	add.w	r0, r6, #8
    6bfc:	f00c fb07 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6c00:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c02:	b338      	cbz	r0, 6c54 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x74>
    6c04:	4620      	mov	r0, r4
    6c06:	f00c faf6 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6c0a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6c0c:	6820      	ldr	r0, [r4, #0]
    6c0e:	f00b f8d3 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6c12:	4285      	cmp	r5, r0
    6c14:	d220      	bcs.n	6c58 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x78>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6c16:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6c18:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6c1c:	4620      	mov	r0, r4
    6c1e:	f00c faea 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6c22:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6c24:	4620      	mov	r0, r4
    6c26:	f00c faec 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6c2a:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6c2c:	4628      	mov	r0, r5
    6c2e:	f00c faee 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c32:	2806      	cmp	r0, #6
    6c34:	d917      	bls.n	6c66 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x86>
    6c36:	1da8      	adds	r0, r5, #6
    6c38:	f00c fae9 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6c3c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c3e:	b1a0      	cbz	r0, 6c6a <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x8a>
    6c40:	4620      	mov	r0, r4
    6c42:	f00c fad8 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6c46:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6c48:	6820      	ldr	r0, [r4, #0]
    6c4a:	f00b f8b5 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
    6c4e:	bd70      	pop	{r4, r5, r6, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c50:	2000      	movs	r0, #0
    6c52:	e7d5      	b.n	6c00 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x20>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c54:	2400      	movs	r4, #0
    6c56:	e7d9      	b.n	6c0c <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x2c>
    FLATBUFFERS_ASSERT(i < size());
    6c58:	4b05      	ldr	r3, [pc, #20]	; (6c70 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x90>)
    6c5a:	4a06      	ldr	r2, [pc, #24]	; (6c74 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x94>)
    6c5c:	f44f 7183 	mov.w	r1, #262	; 0x106
    6c60:	4805      	ldr	r0, [pc, #20]	; (6c78 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x98>)
    6c62:	f009 fe69 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c66:	2000      	movs	r0, #0
    6c68:	e7e8      	b.n	6c3c <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x5c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6c6a:	2400      	movs	r4, #0
    6c6c:	e7ec      	b.n	6c48 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi+0x68>
    6c6e:	bf00      	nop
    6c70:	00024e3c 	.word	0x00024e3c
    6c74:	00024f8c 	.word	0x00024f8c
    6c78:	00024f08 	.word	0x00024f08

00006c7c <_ZN6tflite10MicroGraph17GetSubgraphOutputEii>:

TfLiteEvalTensor* MicroGraph::GetSubgraphOutput(int subgraph_idx,
                                                int output_idx) {
    6c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6c80:	4606      	mov	r6, r0
    6c82:	460d      	mov	r5, r1
    6c84:	4617      	mov	r7, r2
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->outputs()->Get(output_idx);
    6c86:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6c88:	4620      	mov	r0, r4
    6c8a:	f00c faba 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6c8e:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6c92:	4640      	mov	r0, r8
    6c94:	f00c fabb 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6c98:	2808      	cmp	r0, #8
    6c9a:	d93d      	bls.n	6d18 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x9c>
    6c9c:	f108 0008 	add.w	r0, r8, #8
    6ca0:	f00c fab5 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6ca4:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6ca6:	b3c8      	cbz	r0, 6d1c <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xa0>
    6ca8:	4620      	mov	r0, r4
    6caa:	f00c faa4 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6cae:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6cb0:	6820      	ldr	r0, [r4, #0]
    6cb2:	f00b f881 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6cb6:	4285      	cmp	r5, r0
    6cb8:	d232      	bcs.n	6d20 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xa4>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6cba:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6cbc:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6cc0:	4620      	mov	r0, r4
    6cc2:	f00c fa98 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6cc6:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6cc8:	4620      	mov	r0, r4
    6cca:	f00c fa9a 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6cce:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6cd2:	4640      	mov	r0, r8
    6cd4:	f00c fa9b 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6cd8:	2808      	cmp	r0, #8
    6cda:	d928      	bls.n	6d2e <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xb2>
    6cdc:	f108 0008 	add.w	r0, r8, #8
    6ce0:	f00c fa95 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6ce4:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6ce6:	b320      	cbz	r0, 6d32 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xb6>
    6ce8:	4620      	mov	r0, r4
    6cea:	f00c fa84 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6cee:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6cf0:	6820      	ldr	r0, [r4, #0]
    6cf2:	f00b f861 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6cf6:	4287      	cmp	r7, r0
    6cf8:	d21d      	bcs.n	6d36 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6cfa:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6cfc:	f854 0027 	ldr.w	r0, [r4, r7, lsl #2]
    6d00:	f00c fa7e 	bl	13200 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
    6d04:	6931      	ldr	r1, [r6, #16]
    6d06:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
    6d0a:	686b      	ldr	r3, [r5, #4]
    6d0c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    6d10:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    6d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d18:	2000      	movs	r0, #0
    6d1a:	e7c3      	b.n	6ca4 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d1c:	2400      	movs	r4, #0
    6d1e:	e7c7      	b.n	6cb0 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x34>
    FLATBUFFERS_ASSERT(i < size());
    6d20:	4b08      	ldr	r3, [pc, #32]	; (6d44 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xc8>)
    6d22:	4a09      	ldr	r2, [pc, #36]	; (6d48 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xcc>)
    6d24:	f44f 7183 	mov.w	r1, #262	; 0x106
    6d28:	4808      	ldr	r0, [pc, #32]	; (6d4c <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd0>)
    6d2a:	f009 fe05 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d2e:	2000      	movs	r0, #0
    6d30:	e7d8      	b.n	6ce4 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x68>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d32:	2400      	movs	r4, #0
    6d34:	e7dc      	b.n	6cf0 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0x74>
    FLATBUFFERS_ASSERT(i < size());
    6d36:	4b03      	ldr	r3, [pc, #12]	; (6d44 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xc8>)
    6d38:	4a05      	ldr	r2, [pc, #20]	; (6d50 <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd4>)
    6d3a:	f44f 7183 	mov.w	r1, #262	; 0x106
    6d3e:	4803      	ldr	r0, [pc, #12]	; (6d4c <_ZN6tflite10MicroGraph17GetSubgraphOutputEii+0xd0>)
    6d40:	f009 fdfa 	bl	10938 <__assert_func>
    6d44:	00024e3c 	.word	0x00024e3c
    6d48:	00024f8c 	.word	0x00024f8c
    6d4c:	00024f08 	.word	0x00024f08
    6d50:	00024e48 	.word	0x00024e48

00006d54 <_ZN6tflite10MicroGraph16GetSubgraphInputEii>:
                                               int input_idx) {
    6d54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6d58:	4606      	mov	r6, r0
    6d5a:	460d      	mov	r5, r1
    6d5c:	4617      	mov	r7, r2
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
    6d5e:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    6d60:	4620      	mov	r0, r4
    6d62:	f00c fa4e 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6d66:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6d6a:	4640      	mov	r0, r8
    6d6c:	f00c fa4f 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6d70:	2808      	cmp	r0, #8
    6d72:	d93d      	bls.n	6df0 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x9c>
    6d74:	f108 0008 	add.w	r0, r8, #8
    6d78:	f00c fa49 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6d7c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6d7e:	b3c8      	cbz	r0, 6df4 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xa0>
    6d80:	4620      	mov	r0, r4
    6d82:	f00c fa38 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6d86:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6d88:	6820      	ldr	r0, [r4, #0]
    6d8a:	f00b f815 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6d8e:	4285      	cmp	r5, r0
    6d90:	d232      	bcs.n	6df8 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xa4>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6d92:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6d94:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6d98:	4620      	mov	r0, r4
    6d9a:	f00c fa2c 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6d9e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6da0:	4620      	mov	r0, r4
    6da2:	f00c fa2e 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6da6:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6daa:	4640      	mov	r0, r8
    6dac:	f00c fa2f 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6db0:	2806      	cmp	r0, #6
    6db2:	d928      	bls.n	6e06 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xb2>
    6db4:	f108 0006 	add.w	r0, r8, #6
    6db8:	f00c fa29 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6dbc:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6dbe:	b320      	cbz	r0, 6e0a <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xb6>
    6dc0:	4620      	mov	r0, r4
    6dc2:	f00c fa18 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6dc6:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6dc8:	6820      	ldr	r0, [r4, #0]
    6dca:	f00a fff5 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6dce:	4287      	cmp	r7, r0
    6dd0:	d21d      	bcs.n	6e0e <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6dd2:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6dd4:	f854 0027 	ldr.w	r0, [r4, r7, lsl #2]
    6dd8:	f00c fa12 	bl	13200 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
    6ddc:	6931      	ldr	r1, [r6, #16]
    6dde:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
    6de2:	686b      	ldr	r3, [r5, #4]
    6de4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    6de8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    6dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6df0:	2000      	movs	r0, #0
    6df2:	e7c3      	b.n	6d7c <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x28>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6df4:	2400      	movs	r4, #0
    6df6:	e7c7      	b.n	6d88 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x34>
    FLATBUFFERS_ASSERT(i < size());
    6df8:	4b08      	ldr	r3, [pc, #32]	; (6e1c <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xc8>)
    6dfa:	4a09      	ldr	r2, [pc, #36]	; (6e20 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xcc>)
    6dfc:	f44f 7183 	mov.w	r1, #262	; 0x106
    6e00:	4808      	ldr	r0, [pc, #32]	; (6e24 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd0>)
    6e02:	f009 fd99 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e06:	2000      	movs	r0, #0
    6e08:	e7d8      	b.n	6dbc <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x68>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e0a:	2400      	movs	r4, #0
    6e0c:	e7dc      	b.n	6dc8 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0x74>
    FLATBUFFERS_ASSERT(i < size());
    6e0e:	4b03      	ldr	r3, [pc, #12]	; (6e1c <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xc8>)
    6e10:	4a05      	ldr	r2, [pc, #20]	; (6e28 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd4>)
    6e12:	f44f 7183 	mov.w	r1, #262	; 0x106
    6e16:	4803      	ldr	r0, [pc, #12]	; (6e24 <_ZN6tflite10MicroGraph16GetSubgraphInputEii+0xd0>)
    6e18:	f009 fd8e 	bl	10938 <__assert_func>
    6e1c:	00024e3c 	.word	0x00024e3c
    6e20:	00024f8c 	.word	0x00024f8c
    6e24:	00024f08 	.word	0x00024f08
    6e28:	00024e48 	.word	0x00024e48

00006e2c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>:
TfLiteStatus MicroGraph::ResetVariableTensors() {
    6e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6e30:	b083      	sub	sp, #12
    6e32:	4680      	mov	r8, r0
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    6e34:	2700      	movs	r7, #0
    6e36:	e0c8      	b.n	6fca <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x19e>
    6e38:	4b71      	ldr	r3, [pc, #452]	; (7000 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6e3a:	4a72      	ldr	r2, [pc, #456]	; (7004 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d8>)
    6e3c:	f44f 7183 	mov.w	r1, #262	; 0x106
    6e40:	4871      	ldr	r0, [pc, #452]	; (7008 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    6e42:	f009 fd79 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e46:	2000      	movs	r0, #0
    6e48:	e01d      	b.n	6e86 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x5a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e4a:	2400      	movs	r4, #0
    6e4c:	e022      	b.n	6e94 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x68>
    FLATBUFFERS_ASSERT(i < size());
    6e4e:	4b6c      	ldr	r3, [pc, #432]	; (7000 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6e50:	4a6e      	ldr	r2, [pc, #440]	; (700c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e0>)
    6e52:	f44f 7183 	mov.w	r1, #262	; 0x106
    6e56:	486c      	ldr	r0, [pc, #432]	; (7008 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    6e58:	f009 fd6e 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e5c:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6e5e:	b118      	cbz	r0, 6e68 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x3c>
    6e60:	4420      	add	r0, r4
    6e62:	f00c fa9d 	bl	133a0 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    6e66:	e000      	b.n	6e6a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x3e>
    6e68:	2000      	movs	r0, #0
      if (tensor->is_variable()) {
    6e6a:	bba0      	cbnz	r0, 6ed6 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xaa>
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    6e6c:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    6e6e:	4630      	mov	r0, r6
    6e70:	f00c f9c7 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6e74:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6e76:	4620      	mov	r0, r4
    6e78:	f00c f9c9 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6e7c:	2804      	cmp	r0, #4
    6e7e:	d9e2      	bls.n	6e46 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1a>
    6e80:	1d20      	adds	r0, r4, #4
    6e82:	f00c f9c4 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6e86:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6e88:	2800      	cmp	r0, #0
    6e8a:	d0de      	beq.n	6e4a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e>
    6e8c:	4620      	mov	r0, r4
    6e8e:	f00c f9b2 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6e92:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6e94:	6820      	ldr	r0, [r4, #0]
    6e96:	f00a ff8f 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6e9a:	4285      	cmp	r5, r0
    6e9c:	f080 8094 	bcs.w	6fc8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x19c>
    6ea0:	6820      	ldr	r0, [r4, #0]
    6ea2:	f00a ff89 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6ea6:	4285      	cmp	r5, r0
    6ea8:	d2d1      	bcs.n	6e4e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x22>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6eaa:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    6eac:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6eb0:	4620      	mov	r0, r4
    6eb2:	f00c f9a0 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6eb6:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    6eb8:	4620      	mov	r0, r4
    6eba:	f00c f9a2 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6ebe:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6ec2:	4648      	mov	r0, r9
    6ec4:	f00c f9a3 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6ec8:	280e      	cmp	r0, #14
    6eca:	d9c7      	bls.n	6e5c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x30>
    6ecc:	f109 000e 	add.w	r0, r9, #14
    6ed0:	f00c f99d 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    6ed4:	e7c3      	b.n	6e5e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x32>
        TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
    6ed6:	f8d8 3010 	ldr.w	r3, [r8, #16]
    6eda:	ea4f 0ac7 	mov.w	sl, r7, lsl #3
    6ede:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    6ee2:	6858      	ldr	r0, [r3, #4]
    6ee4:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    6ee8:	ea4f 0b83 	mov.w	fp, r3, lsl #2
    6eec:	a901      	add	r1, sp, #4
    6eee:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    6ef2:	f00c f95f 	bl	131b4 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    6ef6:	4603      	mov	r3, r0
    6ef8:	2800      	cmp	r0, #0
    6efa:	d17d      	bne.n	6ff8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1cc>
    return data_ - ReadScalar<soffset_t>(data_);
    6efc:	4620      	mov	r0, r4
    6efe:	f00c f980 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6f02:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6f06:	4648      	mov	r0, r9
    6f08:	f00c f981 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f0c:	2806      	cmp	r0, #6
    6f0e:	d914      	bls.n	6f3a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x10e>
    6f10:	f109 0006 	add.w	r0, r9, #6
    6f14:	f00c f97b 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6f18:	b188      	cbz	r0, 6f3e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x112>
    6f1a:	4420      	add	r0, r4
    6f1c:	f00c f97d 	bl	1321a <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        if (tensor->type() == tflite::TensorType_INT8) {
    6f20:	2809      	cmp	r0, #9
    6f22:	d00e      	beq.n	6f42 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x116>
        int value = 0;
    6f24:	2100      	movs	r1, #0
        memset(subgraph_allocations_[subgraph_idx].tensors[i].data.raw, value,
    6f26:	f8d8 3010 	ldr.w	r3, [r8, #16]
    6f2a:	4453      	add	r3, sl
    6f2c:	685b      	ldr	r3, [r3, #4]
    6f2e:	9a01      	ldr	r2, [sp, #4]
    6f30:	f853 000b 	ldr.w	r0, [r3, fp]
    6f34:	f00f f8e8 	bl	16108 <memset>
    6f38:	e798      	b.n	6e6c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x40>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f3a:	2000      	movs	r0, #0
    6f3c:	e7ec      	b.n	6f18 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xec>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    6f3e:	2000      	movs	r0, #0
    6f40:	e7ee      	b.n	6f20 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xf4>
    return data_ - ReadScalar<soffset_t>(data_);
    6f42:	4620      	mov	r0, r4
    6f44:	f00c f95d 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6f48:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6f4c:	4648      	mov	r0, r9
    6f4e:	f00c f95e 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f52:	280c      	cmp	r0, #12
    6f54:	d928      	bls.n	6fa8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x17c>
    6f56:	f109 000c 	add.w	r0, r9, #12
    6f5a:	f00c f958 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6f5e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f60:	b320      	cbz	r0, 6fac <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x180>
    6f62:	4620      	mov	r0, r4
    6f64:	f00c f947 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6f68:	4404      	add	r4, r0
    return GetPointer<const flatbuffers::Vector<int64_t> *>(VT_ZERO_POINT);
    6f6a:	46a1      	mov	r9, r4
    return data_ - ReadScalar<soffset_t>(data_);
    6f6c:	4620      	mov	r0, r4
    6f6e:	f00c f948 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    6f72:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    6f74:	4620      	mov	r0, r4
    6f76:	f00c f94a 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6f7a:	280a      	cmp	r0, #10
    6f7c:	d918      	bls.n	6fb0 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x184>
    6f7e:	f104 000a 	add.w	r0, r4, #10
    6f82:	f00c f944 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    6f86:	4481      	add	r9, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6f88:	b1a0      	cbz	r0, 6fb4 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x188>
    6f8a:	4648      	mov	r0, r9
    6f8c:	f00c f933 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6f90:	4481      	add	r9, r0
  uoffset_t size() const { return EndianScalar(length_); }
    6f92:	f8d9 0000 	ldr.w	r0, [r9]
    6f96:	f00a ff0f 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6f9a:	b170      	cbz	r0, 6fba <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x18e>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    6f9c:	e9d9 0101 	ldrd	r0, r1, [r9, #4]
    6fa0:	f00c fa03 	bl	133aa <_ZN11flatbuffers12EndianScalarIxEET_S1_>
    6fa4:	4601      	mov	r1, r0
    6fa6:	e7be      	b.n	6f26 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xfa>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6fa8:	2000      	movs	r0, #0
    6faa:	e7d8      	b.n	6f5e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x132>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6fac:	2400      	movs	r4, #0
    6fae:	e7dc      	b.n	6f6a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x13e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    6fb0:	2000      	movs	r0, #0
    6fb2:	e7e8      	b.n	6f86 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x15a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    6fb4:	f04f 0900 	mov.w	r9, #0
    6fb8:	e7eb      	b.n	6f92 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x166>
    FLATBUFFERS_ASSERT(i < size());
    6fba:	4b11      	ldr	r3, [pc, #68]	; (7000 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1d4>)
    6fbc:	4a14      	ldr	r2, [pc, #80]	; (7010 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1e4>)
    6fbe:	f44f 7183 	mov.w	r1, #262	; 0x106
    6fc2:	4811      	ldr	r0, [pc, #68]	; (7008 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1dc>)
    6fc4:	f009 fcb8 	bl	10938 <__assert_func>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
    6fc8:	3701      	adds	r7, #1
    6fca:	f8d8 6018 	ldr.w	r6, [r8, #24]
  uoffset_t size() const { return EndianScalar(length_); }
    6fce:	6830      	ldr	r0, [r6, #0]
    6fd0:	f00a fef2 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    6fd4:	4287      	cmp	r7, r0
    6fd6:	d20e      	bcs.n	6ff6 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x1ca>
    6fd8:	6830      	ldr	r0, [r6, #0]
    6fda:	f00a feed 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    6fde:	4287      	cmp	r7, r0
    6fe0:	f4bf af2a 	bcs.w	6e38 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xc>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    6fe4:	3604      	adds	r6, #4
    p += i * sizeof(uoffset_t);
    6fe6:	eb06 0687 	add.w	r6, r6, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    6fea:	4630      	mov	r0, r6
    6fec:	f00c f903 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    6ff0:	4406      	add	r6, r0
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    6ff2:	2500      	movs	r5, #0
    6ff4:	e73b      	b.n	6e6e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x42>
  return kTfLiteOk;
    6ff6:	2300      	movs	r3, #0
}
    6ff8:	4618      	mov	r0, r3
    6ffa:	b003      	add	sp, #12
    6ffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7000:	00024e3c 	.word	0x00024e3c
    7004:	00024f8c 	.word	0x00024f8c
    7008:	00024f08 	.word	0x00024f08
    700c:	00025124 	.word	0x00025124
    7010:	00025218 	.word	0x00025218

00007014 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE>:
    graph_.FreeSubgraphs();
  }
}

void MicroInterpreter::Init(MicroProfiler* profiler) {
  context_.impl_ = static_cast<void*>(this);
    7014:	6180      	str	r0, [r0, #24]
  context_.ReportError = ReportOpError;
    7016:	4b05      	ldr	r3, [pc, #20]	; (702c <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x18>)
    7018:	6203      	str	r3, [r0, #32]
  context_.GetTensor = GetTensor;
    701a:	4b05      	ldr	r3, [pc, #20]	; (7030 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x1c>)
    701c:	65c3      	str	r3, [r0, #92]	; 0x5c
  context_.ReportError = ReportOpError;
  context_.GetTensor = GetTensor;
  context_.GetEvalTensor = GetEvalTensor;
    701e:	4b05      	ldr	r3, [pc, #20]	; (7034 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE+0x20>)
    7020:	6603      	str	r3, [r0, #96]	; 0x60
  context_.profiler = profiler;
    7022:	6401      	str	r1, [r0, #64]	; 0x40

  initialization_status_ = kTfLiteOk;
    7024:	2300      	movs	r3, #0
    7026:	f880 3089 	strb.w	r3, [r0, #137]	; 0x89
}
    702a:	4770      	bx	lr
    702c:	00013531 	.word	0x00013531
    7030:	000134df 	.word	0x000134df
    7034:	000134fd 	.word	0x000134fd

00007038 <_ZN6tflite16MicroInterpreter6outputEj>:
    return nullptr;
  }
  return input_tensors_[index];
}

TfLiteTensor* MicroInterpreter::output(size_t index) {
    7038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    703a:	4605      	mov	r5, r0
    703c:	460e      	mov	r6, r1
    return nullptr;
  }

  TfLiteTensor* output(size_t index);
  size_t outputs_size() const {
    return model_->subgraphs()->Get(0)->outputs()->size();
    703e:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    7040:	4620      	mov	r0, r4
    7042:	f00c f8de 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7046:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7048:	4638      	mov	r0, r7
    704a:	f00c f8e0 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    704e:	2808      	cmp	r0, #8
    7050:	d92f      	bls.n	70b2 <_ZN6tflite16MicroInterpreter6outputEj+0x7a>
    7052:	f107 0008 	add.w	r0, r7, #8
    7056:	f00c f8da 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    705a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    705c:	b358      	cbz	r0, 70b6 <_ZN6tflite16MicroInterpreter6outputEj+0x7e>
    705e:	4620      	mov	r0, r4
    7060:	f00c f8c9 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7064:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7066:	6820      	ldr	r0, [r4, #0]
    7068:	f00a fea6 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    706c:	b328      	cbz	r0, 70ba <_ZN6tflite16MicroInterpreter6outputEj+0x82>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    706e:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7070:	4620      	mov	r0, r4
    7072:	f00c f8c0 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7076:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7078:	4620      	mov	r0, r4
    707a:	f00c f8c2 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    707e:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7080:	4638      	mov	r0, r7
    7082:	f00c f8c4 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7086:	2808      	cmp	r0, #8
    7088:	d91e      	bls.n	70c8 <_ZN6tflite16MicroInterpreter6outputEj+0x90>
    708a:	f107 0008 	add.w	r0, r7, #8
    708e:	f00c f8be 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7092:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7094:	b1d0      	cbz	r0, 70cc <_ZN6tflite16MicroInterpreter6outputEj+0x94>
    7096:	4620      	mov	r0, r4
    7098:	f00c f8ad 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    709c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    709e:	6820      	ldr	r0, [r4, #0]
    70a0:	f00a fe8a 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  const size_t length = outputs_size();
  if (index >= length) {
    70a4:	4286      	cmp	r6, r0
    70a6:	d213      	bcs.n	70d0 <_ZN6tflite16MicroInterpreter6outputEj+0x98>
    TF_LITE_REPORT_ERROR(error_reporter_,
                         "Output index %d out of range (length is %d)", index,
                         length);
    return nullptr;
  }
  return output_tensors_[index];
    70a8:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    70ac:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
}
    70b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    70b2:	2000      	movs	r0, #0
    70b4:	e7d1      	b.n	705a <_ZN6tflite16MicroInterpreter6outputEj+0x22>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    70b6:	2400      	movs	r4, #0
    70b8:	e7d5      	b.n	7066 <_ZN6tflite16MicroInterpreter6outputEj+0x2e>
    FLATBUFFERS_ASSERT(i < size());
    70ba:	4b09      	ldr	r3, [pc, #36]	; (70e0 <_ZN6tflite16MicroInterpreter6outputEj+0xa8>)
    70bc:	4a09      	ldr	r2, [pc, #36]	; (70e4 <_ZN6tflite16MicroInterpreter6outputEj+0xac>)
    70be:	f44f 7183 	mov.w	r1, #262	; 0x106
    70c2:	4809      	ldr	r0, [pc, #36]	; (70e8 <_ZN6tflite16MicroInterpreter6outputEj+0xb0>)
    70c4:	f009 fc38 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    70c8:	2000      	movs	r0, #0
    70ca:	e7e2      	b.n	7092 <_ZN6tflite16MicroInterpreter6outputEj+0x5a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    70cc:	2400      	movs	r4, #0
    70ce:	e7e6      	b.n	709e <_ZN6tflite16MicroInterpreter6outputEj+0x66>
    TF_LITE_REPORT_ERROR(error_reporter_,
    70d0:	4603      	mov	r3, r0
    70d2:	4632      	mov	r2, r6
    70d4:	4905      	ldr	r1, [pc, #20]	; (70ec <_ZN6tflite16MicroInterpreter6outputEj+0xb4>)
    70d6:	68a8      	ldr	r0, [r5, #8]
    70d8:	f00c fdd6 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    70dc:	2000      	movs	r0, #0
    70de:	e7e7      	b.n	70b0 <_ZN6tflite16MicroInterpreter6outputEj+0x78>
    70e0:	00024e3c 	.word	0x00024e3c
    70e4:	00024f8c 	.word	0x00024f8c
    70e8:	00024f08 	.word	0x00024f08
    70ec:	00025c1c 	.word	0x00025c1c

000070f0 <_ZN6tflite16MicroInterpreter5inputEj>:
TfLiteTensor* MicroInterpreter::input(size_t index) {
    70f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    70f2:	4605      	mov	r5, r0
    70f4:	460e      	mov	r6, r1
    return model_->subgraphs()->Get(0)->inputs()->size();
    70f6:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    70f8:	4620      	mov	r0, r4
    70fa:	f00c f882 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    70fe:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7100:	4638      	mov	r0, r7
    7102:	f00c f884 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7106:	2808      	cmp	r0, #8
    7108:	d92e      	bls.n	7168 <_ZN6tflite16MicroInterpreter5inputEj+0x78>
    710a:	f107 0008 	add.w	r0, r7, #8
    710e:	f00c f87e 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7112:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7114:	b350      	cbz	r0, 716c <_ZN6tflite16MicroInterpreter5inputEj+0x7c>
    7116:	4620      	mov	r0, r4
    7118:	f00c f86d 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    711c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    711e:	6820      	ldr	r0, [r4, #0]
    7120:	f00a fe4a 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7124:	b320      	cbz	r0, 7170 <_ZN6tflite16MicroInterpreter5inputEj+0x80>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7126:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7128:	4620      	mov	r0, r4
    712a:	f00c f864 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    712e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7130:	4620      	mov	r0, r4
    7132:	f00c f866 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7136:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7138:	4638      	mov	r0, r7
    713a:	f00c f868 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    713e:	2806      	cmp	r0, #6
    7140:	d91d      	bls.n	717e <_ZN6tflite16MicroInterpreter5inputEj+0x8e>
    7142:	1db8      	adds	r0, r7, #6
    7144:	f00c f863 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7148:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    714a:	b1d0      	cbz	r0, 7182 <_ZN6tflite16MicroInterpreter5inputEj+0x92>
    714c:	4620      	mov	r0, r4
    714e:	f00c f852 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7152:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7154:	6820      	ldr	r0, [r4, #0]
    7156:	f00a fe2f 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  if (index >= length) {
    715a:	4286      	cmp	r6, r0
    715c:	d213      	bcs.n	7186 <_ZN6tflite16MicroInterpreter5inputEj+0x96>
  return input_tensors_[index];
    715e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    7162:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
}
    7166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7168:	2000      	movs	r0, #0
    716a:	e7d2      	b.n	7112 <_ZN6tflite16MicroInterpreter5inputEj+0x22>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    716c:	2400      	movs	r4, #0
    716e:	e7d6      	b.n	711e <_ZN6tflite16MicroInterpreter5inputEj+0x2e>
    FLATBUFFERS_ASSERT(i < size());
    7170:	4b09      	ldr	r3, [pc, #36]	; (7198 <_ZN6tflite16MicroInterpreter5inputEj+0xa8>)
    7172:	4a0a      	ldr	r2, [pc, #40]	; (719c <_ZN6tflite16MicroInterpreter5inputEj+0xac>)
    7174:	f44f 7183 	mov.w	r1, #262	; 0x106
    7178:	4809      	ldr	r0, [pc, #36]	; (71a0 <_ZN6tflite16MicroInterpreter5inputEj+0xb0>)
    717a:	f009 fbdd 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    717e:	2000      	movs	r0, #0
    7180:	e7e2      	b.n	7148 <_ZN6tflite16MicroInterpreter5inputEj+0x58>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7182:	2400      	movs	r4, #0
    7184:	e7e6      	b.n	7154 <_ZN6tflite16MicroInterpreter5inputEj+0x64>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7186:	4603      	mov	r3, r0
    7188:	4632      	mov	r2, r6
    718a:	4906      	ldr	r1, [pc, #24]	; (71a4 <_ZN6tflite16MicroInterpreter5inputEj+0xb4>)
    718c:	68a8      	ldr	r0, [r5, #8]
    718e:	f00c fd7b 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7192:	2000      	movs	r0, #0
    7194:	e7e7      	b.n	7166 <_ZN6tflite16MicroInterpreter5inputEj+0x76>
    7196:	bf00      	nop
    7198:	00024e3c 	.word	0x00024e3c
    719c:	00024f8c 	.word	0x00024f8c
    71a0:	00024f08 	.word	0x00024f08
    71a4:	00025c48 	.word	0x00025c48

000071a8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>:
TfLiteStatus MicroInterpreter::PrepareNodeAndRegistrationDataFromFlatbuffer() {
    71a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    71ac:	b08b      	sub	sp, #44	; 0x2c
    71ae:	4683      	mov	fp, r0
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
    71b0:	2300      	movs	r3, #0
    71b2:	9305      	str	r3, [sp, #20]
    71b4:	f10b 006c 	add.w	r0, fp, #108	; 0x6c
    71b8:	f00c f967 	bl	1348a <_ZN6tflite10MicroGraph12NumSubgraphsEv>
    71bc:	9b05      	ldr	r3, [sp, #20]
    71be:	4298      	cmp	r0, r3
    71c0:	f340 81f6 	ble.w	75b0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x408>
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
    71c4:	f8db 5000 	ldr.w	r5, [fp]
    return data_ - ReadScalar<soffset_t>(data_);
    71c8:	4628      	mov	r0, r5
    71ca:	f00c f81a 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    71ce:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    71d0:	4620      	mov	r0, r4
    71d2:	f00c f81c 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    71d6:	2808      	cmp	r0, #8
    71d8:	d927      	bls.n	722a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x82>
    71da:	f104 0008 	add.w	r0, r4, #8
    71de:	f00c f816 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    71e2:	182c      	adds	r4, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    71e4:	b318      	cbz	r0, 722e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x86>
    71e6:	4620      	mov	r0, r4
    71e8:	f00c f805 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    71ec:	4404      	add	r4, r0
    71ee:	9e05      	ldr	r6, [sp, #20]
    71f0:	9600      	str	r6, [sp, #0]
  uoffset_t size() const { return EndianScalar(length_); }
    71f2:	6820      	ldr	r0, [r4, #0]
    71f4:	f00a fde0 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    71f8:	4286      	cmp	r6, r0
    71fa:	d21a      	bcs.n	7232 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x8a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    71fc:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    71fe:	9b05      	ldr	r3, [sp, #20]
    7200:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7204:	4620      	mov	r0, r4
    7206:	f00b fff6 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    720a:	1823      	adds	r3, r4, r0
    720c:	9302      	str	r3, [sp, #8]
    720e:	d017      	beq.n	7240 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x98>
    return data_ - ReadScalar<soffset_t>(data_);
    7210:	4628      	mov	r0, r5
    7212:	f00b fff6 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7216:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7218:	4620      	mov	r0, r4
    721a:	f00b fff8 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    721e:	2806      	cmp	r0, #6
    7220:	d910      	bls.n	7244 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x9c>
    7222:	1da0      	adds	r0, r4, #6
    7224:	f00b fff3 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7228:	e00d      	b.n	7246 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x9e>
    722a:	2000      	movs	r0, #0
    722c:	e7d9      	b.n	71e2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    722e:	2400      	movs	r4, #0
    7230:	e7dd      	b.n	71ee <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x46>
    FLATBUFFERS_ASSERT(i < size());
    7232:	4b4e      	ldr	r3, [pc, #312]	; (736c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    7234:	4a4e      	ldr	r2, [pc, #312]	; (7370 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c8>)
    7236:	f44f 7183 	mov.w	r1, #262	; 0x106
    723a:	484e      	ldr	r0, [pc, #312]	; (7374 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    723c:	f009 fb7c 	bl	10938 <__assert_func>
    7240:	f00e ff3c 	bl	160bc <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7244:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7246:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7248:	b178      	cbz	r0, 726a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc2>
    724a:	4628      	mov	r0, r5
    724c:	f00b ffd3 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7250:	eb05 0900 	add.w	r9, r5, r0
        allocator_.GetBuiltinDataAllocator();
    7254:	f8db 0068 	ldr.w	r0, [fp, #104]	; 0x68
    7258:	f00c fade 	bl	13818 <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>
    725c:	9004      	str	r0, [sp, #16]
    uint32_t operators_size = NumSubgraphOperators(subgraph);
    725e:	9802      	ldr	r0, [sp, #8]
    7260:	f00c f87f 	bl	13362 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
    7264:	9003      	str	r0, [sp, #12]
    for (size_t i = 0; i < operators_size; ++i) {
    7266:	2700      	movs	r7, #0
    7268:	e0dd      	b.n	7426 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x27e>
    726a:	f04f 0900 	mov.w	r9, #0
    726e:	e7f1      	b.n	7254 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xac>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7270:	2000      	movs	r0, #0
    7272:	e0eb      	b.n	744c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2a4>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7274:	2400      	movs	r4, #0
    7276:	e0f2      	b.n	745e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b6>
    FLATBUFFERS_ASSERT(i < size());
    7278:	4b3c      	ldr	r3, [pc, #240]	; (736c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    727a:	4a3f      	ldr	r2, [pc, #252]	; (7378 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d0>)
    727c:	f44f 7183 	mov.w	r1, #262	; 0x106
    7280:	483c      	ldr	r0, [pc, #240]	; (7374 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    7282:	f009 fb59 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7286:	2000      	movs	r0, #0
    7288:	e103      	b.n	7492 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2ea>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    728a:	2600      	movs	r6, #0
    728c:	e108      	b.n	74a0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2f8>
        MicroPrintf("Missing registration for opcode_index %d\n", index);
    728e:	4631      	mov	r1, r6
    7290:	483a      	ldr	r0, [pc, #232]	; (737c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d4>)
    7292:	f00b ff2b 	bl	130ec <_Z11MicroPrintfPKcz>
        return kTfLiteError;
    7296:	2301      	movs	r3, #1
    7298:	461c      	mov	r4, r3
}
    729a:	4620      	mov	r0, r4
    729c:	b00b      	add	sp, #44	; 0x2c
    729e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    FLATBUFFERS_ASSERT(i < size());
    72a2:	4b32      	ldr	r3, [pc, #200]	; (736c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c4>)
    72a4:	4a36      	ldr	r2, [pc, #216]	; (7380 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1d8>)
    72a6:	f44f 7183 	mov.w	r1, #262	; 0x106
    72aa:	4832      	ldr	r0, [pc, #200]	; (7374 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1cc>)
    72ac:	f009 fb44 	bl	10938 <__assert_func>
    72b0:	4604      	mov	r4, r0
        MicroPrintf("Failed to get registration from op code %s\n ",
    72b2:	4650      	mov	r0, sl
    72b4:	f00c fd06 	bl	13cc4 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
  return (v < low) || (high < v);
    72b8:	2891      	cmp	r0, #145	; 0x91
    72ba:	d806      	bhi.n	72ca <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x122>
  return EnumNamesBuiltinOperator()[index];
    72bc:	4b31      	ldr	r3, [pc, #196]	; (7384 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    72be:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
    72c2:	4831      	ldr	r0, [pc, #196]	; (7388 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e0>)
    72c4:	f00b ff12 	bl	130ec <_Z11MicroPrintfPKcz>
        return status;
    72c8:	e7e7      	b.n	729a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    72ca:	4930      	ldr	r1, [pc, #192]	; (738c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
    72cc:	e7f9      	b.n	72c2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x11a>
        MicroPrintf("Skipping op for opcode_index %d\n", index);
    72ce:	4631      	mov	r1, r6
    72d0:	482f      	ldr	r0, [pc, #188]	; (7390 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e8>)
    72d2:	f00b ff0b 	bl	130ec <_Z11MicroPrintfPKcz>
        return kTfLiteError;
    72d6:	2301      	movs	r3, #1
    72d8:	461c      	mov	r4, r3
    72da:	e7de      	b.n	729a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    return data_ - ReadScalar<soffset_t>(data_);
    72dc:	4620      	mov	r0, r4
    72de:	f00b ff90 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    72e2:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    72e4:	4630      	mov	r0, r6
    72e6:	f00b ff92 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    72ea:	280e      	cmp	r0, #14
    72ec:	d904      	bls.n	72f8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x150>
    72ee:	f106 000e 	add.w	r0, r6, #14
    72f2:	f00b ff8c 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    72f6:	e000      	b.n	72fa <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x152>
    72f8:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    72fa:	1826      	adds	r6, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    72fc:	b160      	cbz	r0, 7318 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x170>
    72fe:	4630      	mov	r0, r6
    7300:	f00b ff79 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7304:	4430      	add	r0, r6
        if (op->custom_options() != nullptr) {
    7306:	b360      	cbz	r0, 7362 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ba>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7308:	4603      	mov	r3, r0
  uoffset_t size() const { return EndianScalar(length_); }
    730a:	f853 0b04 	ldr.w	r0, [r3], #4
    730e:	9301      	str	r3, [sp, #4]
    7310:	f00a fd52 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7314:	4682      	mov	sl, r0
    7316:	e131      	b.n	757c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3d4>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7318:	2000      	movs	r0, #0
    731a:	e7f4      	b.n	7306 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x15e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    731c:	2000      	movs	r0, #0
    731e:	e10b      	b.n	7538 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x390>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7320:	2300      	movs	r3, #0
    7322:	9301      	str	r3, [sp, #4]
    7324:	e113      	b.n	754e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3a6>
  return (v < low) || (high < v);
    7326:	f1ba 0f91 	cmp.w	sl, #145	; 0x91
    732a:	d809      	bhi.n	7340 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x198>
  const size_t index = static_cast<size_t>(e);
    732c:	b2f2      	uxtb	r2, r6
  return EnumNamesBuiltinOperator()[index];
    732e:	4b15      	ldr	r3, [pc, #84]	; (7384 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    7330:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
          MicroPrintf(
    7334:	4817      	ldr	r0, [pc, #92]	; (7394 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ec>)
    7336:	f00b fed9 	bl	130ec <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    733a:	2301      	movs	r3, #1
    733c:	461c      	mov	r4, r3
    733e:	e7ac      	b.n	729a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    7340:	4912      	ldr	r1, [pc, #72]	; (738c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
    7342:	e7f7      	b.n	7334 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x18c>
    7344:	f1ba 0f91 	cmp.w	sl, #145	; 0x91
    7348:	d804      	bhi.n	7354 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ac>
  const size_t index = static_cast<size_t>(e);
    734a:	b2f3      	uxtb	r3, r6
  return EnumNamesBuiltinOperator()[index];
    734c:	4a0d      	ldr	r2, [pc, #52]	; (7384 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1dc>)
    734e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    7352:	e000      	b.n	7356 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1ae>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_BROADCAST_ARGS)) return "";
    7354:	490d      	ldr	r1, [pc, #52]	; (738c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e4>)
          MicroPrintf("Did not find a parser for %s",
    7356:	4810      	ldr	r0, [pc, #64]	; (7398 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f0>)
    7358:	f00b fec8 	bl	130ec <_Z11MicroPrintfPKcz>
          return kTfLiteError;
    735c:	2301      	movs	r3, #1
    735e:	461c      	mov	r4, r3
    7360:	e79b      	b.n	729a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
      const char* custom_data = nullptr;
    7362:	9001      	str	r0, [sp, #4]
      size_t custom_data_size = 0;
    7364:	f04f 0a00 	mov.w	sl, #0
    7368:	e108      	b.n	757c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3d4>
    736a:	bf00      	nop
    736c:	00024e3c 	.word	0x00024e3c
    7370:	00024f8c 	.word	0x00024f8c
    7374:	00024f08 	.word	0x00024f08
    7378:	00025c74 	.word	0x00025c74
    737c:	00025d6c 	.word	0x00025d6c
    7380:	00025d98 	.word	0x00025d98
    7384:	00025998 	.word	0x00025998
    7388:	00025e98 	.word	0x00025e98
    738c:	000173b0 	.word	0x000173b0
    7390:	00025ec8 	.word	0x00025ec8
    7394:	00025eec 	.word	0x00025eec
    7398:	00025f34 	.word	0x00025f34
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    739c:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    739e:	1826      	adds	r6, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    73a0:	2800      	cmp	r0, #0
    73a2:	f000 80fb 	beq.w	759c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3f4>
    73a6:	4630      	mov	r0, r6
    73a8:	f00b ff25 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    73ac:	1831      	adds	r1, r6, r0
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    73ae:	aa08      	add	r2, sp, #32
    73b0:	4640      	mov	r0, r8
    73b2:	f00c fa3d 	bl	13830 <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>
    73b6:	2800      	cmp	r0, #0
    73b8:	f040 80ff 	bne.w	75ba <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x412>
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    73bc:	f8db 8068 	ldr.w	r8, [fp, #104]	; 0x68
    return data_ - ReadScalar<soffset_t>(data_);
    73c0:	4620      	mov	r0, r4
    73c2:	f00b ff1e 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    73c6:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    73c8:	4630      	mov	r0, r6
    73ca:	f00b ff20 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    73ce:	2808      	cmp	r0, #8
    73d0:	f240 80e6 	bls.w	75a0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3f8>
    73d4:	f106 0008 	add.w	r0, r6, #8
    73d8:	f00b ff19 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    73dc:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    73de:	2800      	cmp	r0, #0
    73e0:	f000 80e0 	beq.w	75a4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x3fc>
    73e4:	4620      	mov	r0, r4
    73e6:	f00b ff06 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    73ea:	1821      	adds	r1, r4, r0
    73ec:	aa09      	add	r2, sp, #36	; 0x24
    73ee:	4640      	mov	r0, r8
    73f0:	f00c fa1e 	bl	13830 <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>
    73f4:	2800      	cmp	r0, #0
    73f6:	f040 80e2 	bne.w	75be <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x416>
  // to be the subgraph of that operator.
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }

  // Gets the list of alloctions for each subgraph. This is the source of truth
  // for all per-subgraph allocation data.
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
    73fa:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
    73fe:	9a00      	ldr	r2, [sp, #0]
    7400:	f853 6032 	ldr.w	r6, [r3, r2, lsl #3]
    7404:	1974      	adds	r4, r6, r5
      *node = {};
    7406:	2228      	movs	r2, #40	; 0x28
    7408:	2100      	movs	r1, #0
    740a:	4620      	mov	r0, r4
    740c:	f00e fe7c 	bl	16108 <memset>
      node->inputs = inputs_array;
    7410:	9b08      	ldr	r3, [sp, #32]
    7412:	5173      	str	r3, [r6, r5]
      node->outputs = outputs_array;
    7414:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7416:	6063      	str	r3, [r4, #4]
      node->builtin_data = reinterpret_cast<void*>(builtin_data);
    7418:	9b07      	ldr	r3, [sp, #28]
    741a:	6163      	str	r3, [r4, #20]
      node->custom_initial_data = custom_data;
    741c:	9b01      	ldr	r3, [sp, #4]
    741e:	61a3      	str	r3, [r4, #24]
      node->custom_initial_data_size = custom_data_size;
    7420:	f8c4 a01c 	str.w	sl, [r4, #28]
    for (size_t i = 0; i < operators_size; ++i) {
    7424:	3701      	adds	r7, #1
    7426:	9b03      	ldr	r3, [sp, #12]
    7428:	429f      	cmp	r7, r3
    742a:	f080 80bd 	bcs.w	75a8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x400>
    return data_ - ReadScalar<soffset_t>(data_);
    742e:	9c02      	ldr	r4, [sp, #8]
    7430:	4620      	mov	r0, r4
    7432:	f00b fee6 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7436:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7438:	4620      	mov	r0, r4
    743a:	f00b fee8 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    743e:	280a      	cmp	r0, #10
    7440:	f67f af16 	bls.w	7270 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc8>
    7444:	f104 000a 	add.w	r0, r4, #10
    7448:	f00b fee1 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    744c:	9b02      	ldr	r3, [sp, #8]
    744e:	181c      	adds	r4, r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7450:	2800      	cmp	r0, #0
    7452:	f43f af0f 	beq.w	7274 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xcc>
    7456:	4620      	mov	r0, r4
    7458:	f00b fecd 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    745c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    745e:	6820      	ldr	r0, [r4, #0]
    7460:	f00a fcaa 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7464:	4287      	cmp	r7, r0
    7466:	f4bf af07 	bcs.w	7278 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xd0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    746a:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    746c:	eb04 0487 	add.w	r4, r4, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7470:	4620      	mov	r0, r4
    7472:	f00b fec0 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7476:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7478:	4620      	mov	r0, r4
    747a:	f00b fec2 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    747e:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7480:	4628      	mov	r0, r5
    7482:	f00b fec4 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7486:	2804      	cmp	r0, #4
    7488:	f67f aefd 	bls.w	7286 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xde>
    748c:	1d28      	adds	r0, r5, #4
    748e:	f00b febe 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7492:	2800      	cmp	r0, #0
    7494:	f43f aef9 	beq.w	728a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xe2>
    7498:	4420      	add	r0, r4
    749a:	f00b feac 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    749e:	4606      	mov	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    74a0:	f8d9 0000 	ldr.w	r0, [r9]
    74a4:	f00a fc88 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      if (index >= opcodes->size()) {
    74a8:	42b0      	cmp	r0, r6
    74aa:	f67f aef0 	bls.w	728e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xe6>
    74ae:	f8d9 0000 	ldr.w	r0, [r9]
    74b2:	f00a fc81 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    74b6:	4286      	cmp	r6, r0
    74b8:	f4bf aef3 	bcs.w	72a2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xfa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    74bc:	f109 0a04 	add.w	sl, r9, #4
    p += i * sizeof(uoffset_t);
    74c0:	eb0a 0a86 	add.w	sl, sl, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    74c4:	4650      	mov	r0, sl
    74c6:	f00b fe96 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    74ca:	4482      	add	sl, r0
    74cc:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
                                          .node_and_registrations[i]
    74d0:	9a00      	ldr	r2, [sp, #0]
    74d2:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    74d6:	252c      	movs	r5, #44	; 0x2c
    74d8:	fb05 f507 	mul.w	r5, r5, r7
    74dc:	442b      	add	r3, r5
          GetRegistrationFromOpCode(opcode, op_resolver_, error_reporter_,
    74de:	3328      	adds	r3, #40	; 0x28
    74e0:	f8db 2008 	ldr.w	r2, [fp, #8]
    74e4:	f8db 1004 	ldr.w	r1, [fp, #4]
    74e8:	4650      	mov	r0, sl
    74ea:	f002 ffbd 	bl	a468 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>
      if (status != kTfLiteOk) {
    74ee:	2800      	cmp	r0, #0
    74f0:	f47f aede 	bne.w	72b0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x108>
    74f4:	f8db 307c 	ldr.w	r3, [fp, #124]	; 0x7c
                                     .node_and_registrations[i]
    74f8:	9a00      	ldr	r2, [sp, #0]
    74fa:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    74fe:	442b      	add	r3, r5
                                     .registration;
    7500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (registration == nullptr) {
    7502:	2b00      	cmp	r3, #0
    7504:	f43f aee3 	beq.w	72ce <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x126>
          static_cast<BuiltinOperator>(registration->builtin_code);
    7508:	695e      	ldr	r6, [r3, #20]
      BuiltinOperator op_type =
    750a:	fa5f fa86 	uxtb.w	sl, r6
      unsigned char* builtin_data = nullptr;
    750e:	2300      	movs	r3, #0
    7510:	9307      	str	r3, [sp, #28]
      if (op_type == BuiltinOperator_CUSTOM) {
    7512:	f1ba 0f20 	cmp.w	sl, #32
    7516:	f43f aee1 	beq.w	72dc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x134>
    return data_ - ReadScalar<soffset_t>(data_);
    751a:	4620      	mov	r0, r4
    751c:	f00b fe71 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7520:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7524:	4640      	mov	r0, r8
    7526:	f00b fe72 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    752a:	280e      	cmp	r0, #14
    752c:	f67f aef6 	bls.w	731c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x174>
    7530:	f108 000e 	add.w	r0, r8, #14
    7534:	f00b fe6b 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7538:	eb04 0800 	add.w	r8, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    753c:	2800      	cmp	r0, #0
    753e:	f43f aeef 	beq.w	7320 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x178>
    7542:	4640      	mov	r0, r8
    7544:	f00b fe57 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7548:	eb08 0300 	add.w	r3, r8, r0
    754c:	9301      	str	r3, [sp, #4]
        if (op->custom_options() != nullptr) {
    754e:	9b01      	ldr	r3, [sp, #4]
    7550:	2b00      	cmp	r3, #0
    7552:	f47f aee8 	bne.w	7326 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x17e>
            op_resolver_.GetOpDataParser(op_type);
    7556:	f8db 0004 	ldr.w	r0, [fp, #4]
    755a:	6803      	ldr	r3, [r0, #0]
    755c:	6a1b      	ldr	r3, [r3, #32]
    755e:	4651      	mov	r1, sl
    7560:	4798      	blx	r3
        if (parser == nullptr) {
    7562:	4680      	mov	r8, r0
    7564:	2800      	cmp	r0, #0
    7566:	f43f aeed 	beq.w	7344 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x19c>
        TF_LITE_ENSURE_STATUS(parser(op, error_reporter_,
    756a:	ab07      	add	r3, sp, #28
    756c:	9a04      	ldr	r2, [sp, #16]
    756e:	f8db 1008 	ldr.w	r1, [fp, #8]
    7572:	4620      	mov	r0, r4
    7574:	47c0      	blx	r8
    7576:	b9f0      	cbnz	r0, 75b6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x40e>
      size_t custom_data_size = 0;
    7578:	f04f 0a00 	mov.w	sl, #0
      TF_LITE_ENSURE_STATUS(allocator_.FlatBufferVectorToTfLiteTypeArray(
    757c:	f8db 8068 	ldr.w	r8, [fp, #104]	; 0x68
    return data_ - ReadScalar<soffset_t>(data_);
    7580:	4620      	mov	r0, r4
    7582:	f00b fe3e 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7586:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7588:	4630      	mov	r0, r6
    758a:	f00b fe40 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    758e:	2806      	cmp	r0, #6
    7590:	f67f af04 	bls.w	739c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f4>
    7594:	1db0      	adds	r0, r6, #6
    7596:	f00b fe3a 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    759a:	e700      	b.n	739e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    759c:	2100      	movs	r1, #0
    759e:	e706      	b.n	73ae <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x206>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    75a0:	2000      	movs	r0, #0
    75a2:	e71b      	b.n	73dc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x234>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    75a4:	2100      	movs	r1, #0
    75a6:	e721      	b.n	73ec <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x244>
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
    75a8:	9b05      	ldr	r3, [sp, #20]
    75aa:	3301      	adds	r3, #1
    75ac:	9305      	str	r3, [sp, #20]
    75ae:	e601      	b.n	71b4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc>
  return kTfLiteOk;
    75b0:	2300      	movs	r3, #0
    75b2:	461c      	mov	r4, r3
    75b4:	e671      	b.n	729a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    75b6:	4604      	mov	r4, r0
    75b8:	e66f      	b.n	729a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    75ba:	4604      	mov	r4, r0
    75bc:	e66d      	b.n	729a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    75be:	4604      	mov	r4, r0
    75c0:	e66b      	b.n	729a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xf2>
    75c2:	bf00      	nop

000075c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>:
TfLiteStatus MicroInterpreter::AllocateTensors() {
    75c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    75c8:	b083      	sub	sp, #12
    75ca:	4605      	mov	r5, r0
  SubgraphAllocations* allocations = allocator_.StartModelAllocation(model_);
    75cc:	6801      	ldr	r1, [r0, #0]
    75ce:	6e80      	ldr	r0, [r0, #104]	; 0x68
    75d0:	f000 fe60 	bl	8294 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>
  if (allocations == nullptr) {
    75d4:	b170      	cbz	r0, 75f4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x30>
    75d6:	4601      	mov	r1, r0
  graph_.SetSubgraphAllocations(allocations);
    75d8:	f105 066c 	add.w	r6, r5, #108	; 0x6c
    75dc:	4630      	mov	r0, r6
    75de:	f00b fef2 	bl	133c6 <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>
  TF_LITE_ENSURE_STATUS(PrepareNodeAndRegistrationDataFromFlatbuffer());
    75e2:	4628      	mov	r0, r5
    75e4:	f7ff fde0 	bl	71a8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>
    75e8:	4603      	mov	r3, r0
    75ea:	b158      	cbz	r0, 7604 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x40>
}
    75ec:	4618      	mov	r0, r3
    75ee:	b003      	add	sp, #12
    75f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    75f4:	49bc      	ldr	r1, [pc, #752]	; (78e8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x324>)
    75f6:	68a8      	ldr	r0, [r5, #8]
    75f8:	f00c fb46 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    initialization_status_ = kTfLiteError;
    75fc:	2301      	movs	r3, #1
    75fe:	f885 3089 	strb.w	r3, [r5, #137]	; 0x89
    return kTfLiteError;
    7602:	e7f3      	b.n	75ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  context_.AllocatePersistentBuffer = AllocatePersistentBuffer;
    7604:	4bb9      	ldr	r3, [pc, #740]	; (78ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x328>)
    7606:	646b      	str	r3, [r5, #68]	; 0x44
  context_.RequestScratchBufferInArena = nullptr;
    7608:	2400      	movs	r4, #0
    760a:	64ec      	str	r4, [r5, #76]	; 0x4c
  context_.GetScratchBuffer = nullptr;
    760c:	652c      	str	r4, [r5, #80]	; 0x50
  context_.GetExecutionPlan = GetGraph;
    760e:	4bb8      	ldr	r3, [pc, #736]	; (78f0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x32c>)
    7610:	612b      	str	r3, [r5, #16]
  graph_.InitSubgraphs();
    7612:	4630      	mov	r0, r6
    7614:	f00b fed9 	bl	133ca <_ZN6tflite10MicroGraph13InitSubgraphsEv>
  context_.RequestScratchBufferInArena = RequestScratchBufferInArena;
    7618:	4bb6      	ldr	r3, [pc, #728]	; (78f4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x330>)
    761a:	64eb      	str	r3, [r5, #76]	; 0x4c
  graph_.PrepareSubgraphs();
    761c:	4630      	mov	r0, r6
    761e:	f7ff f9bd 	bl	699c <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>
  context_.AllocatePersistentBuffer = nullptr;
    7622:	646c      	str	r4, [r5, #68]	; 0x44
  context_.RequestScratchBufferInArena = nullptr;
    7624:	64ec      	str	r4, [r5, #76]	; 0x4c
  context_.GetScratchBuffer = GetScratchBuffer;
    7626:	4bb4      	ldr	r3, [pc, #720]	; (78f8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x334>)
    7628:	652b      	str	r3, [r5, #80]	; 0x50
  TF_LITE_ENSURE_OK(&context_, allocator_.FinishModelAllocation(
    762a:	462b      	mov	r3, r5
    762c:	f853 1b8c 	ldr.w	r1, [r3], #140
    7630:	6fea      	ldr	r2, [r5, #124]	; 0x7c
    7632:	6ea8      	ldr	r0, [r5, #104]	; 0x68
    7634:	f000 fb90 	bl	7d58 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>
    7638:	4603      	mov	r3, r0
    763a:	2800      	cmp	r0, #0
    763c:	d1d6      	bne.n	75ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    763e:	6eae      	ldr	r6, [r5, #104]	; 0x68
          sizeof(TfLiteTensor*) * inputs_size()));
    7640:	6833      	ldr	r3, [r6, #0]
    7642:	68df      	ldr	r7, [r3, #12]
    7644:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    7646:	4620      	mov	r0, r4
    7648:	f00b fddb 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    764c:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7650:	4640      	mov	r0, r8
    7652:	f00b fddc 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7656:	2808      	cmp	r0, #8
    7658:	d921      	bls.n	769e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xda>
    765a:	f108 0008 	add.w	r0, r8, #8
    765e:	f00b fdd6 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7662:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7664:	b1e8      	cbz	r0, 76a2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xde>
    7666:	4620      	mov	r0, r4
    7668:	f00b fdc5 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    766c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    766e:	6820      	ldr	r0, [r4, #0]
    7670:	f00a fba2 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7674:	b1b8      	cbz	r0, 76a6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xe2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7676:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7678:	4620      	mov	r0, r4
    767a:	f00b fdbc 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    767e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7680:	4620      	mov	r0, r4
    7682:	f00b fdbe 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7686:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    768a:	4640      	mov	r0, r8
    768c:	f00b fdbf 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7690:	2806      	cmp	r0, #6
    7692:	d90f      	bls.n	76b4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf0>
    7694:	f108 0006 	add.w	r0, r8, #6
    7698:	f00b fdb9 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    769c:	e00b      	b.n	76b6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf2>
    769e:	2000      	movs	r0, #0
    76a0:	e7df      	b.n	7662 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x9e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    76a2:	2400      	movs	r4, #0
    76a4:	e7e3      	b.n	766e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xaa>
    FLATBUFFERS_ASSERT(i < size());
    76a6:	4b95      	ldr	r3, [pc, #596]	; (78fc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    76a8:	4a95      	ldr	r2, [pc, #596]	; (7900 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    76aa:	f44f 7183 	mov.w	r1, #262	; 0x106
    76ae:	4895      	ldr	r0, [pc, #596]	; (7904 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    76b0:	f009 f942 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    76b4:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    76b6:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    76b8:	b178      	cbz	r0, 76da <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x116>
    76ba:	4620      	mov	r0, r4
    76bc:	f00b fd9b 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    76c0:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    76c2:	6820      	ldr	r0, [r4, #0]
    76c4:	f00a fb78 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    76c8:	0081      	lsls	r1, r0, #2
    76ca:	4630      	mov	r0, r6
    76cc:	47b8      	blx	r7
    76ce:	4604      	mov	r4, r0
  input_tensors_ =
    76d0:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
  if (input_tensors_ == nullptr) {
    76d4:	b118      	cbz	r0, 76de <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x11a>
  for (size_t i = 0; i < inputs_size(); ++i) {
    76d6:	2600      	movs	r6, #0
    76d8:	e09c      	b.n	7814 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x250>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    76da:	2400      	movs	r4, #0
    76dc:	e7f1      	b.n	76c2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xfe>
    TF_LITE_REPORT_ERROR(
    76de:	68ae      	ldr	r6, [r5, #8]
    76e0:	682d      	ldr	r5, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    76e2:	4628      	mov	r0, r5
    76e4:	f00b fd8d 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    76e8:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    76ea:	4638      	mov	r0, r7
    76ec:	f00b fd8f 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    76f0:	2808      	cmp	r0, #8
    76f2:	d91f      	bls.n	7734 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x170>
    76f4:	f107 0008 	add.w	r0, r7, #8
    76f8:	f00b fd89 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    76fc:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    76fe:	b1d8      	cbz	r0, 7738 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x174>
    7700:	4628      	mov	r0, r5
    7702:	f00b fd78 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7706:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7708:	6828      	ldr	r0, [r5, #0]
    770a:	f00a fb55 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    770e:	b1a8      	cbz	r0, 773c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x178>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7710:	3504      	adds	r5, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7712:	4628      	mov	r0, r5
    7714:	f00b fd6f 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7718:	4405      	add	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    771a:	4628      	mov	r0, r5
    771c:	f00b fd71 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7720:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7722:	4638      	mov	r0, r7
    7724:	f00b fd73 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7728:	2806      	cmp	r0, #6
    772a:	d90e      	bls.n	774a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x186>
    772c:	1db8      	adds	r0, r7, #6
    772e:	f00b fd6e 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7732:	e00b      	b.n	774c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>
    7734:	2000      	movs	r0, #0
    7736:	e7e1      	b.n	76fc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x138>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7738:	4625      	mov	r5, r4
    773a:	e7e5      	b.n	7708 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x144>
    FLATBUFFERS_ASSERT(i < size());
    773c:	4b6f      	ldr	r3, [pc, #444]	; (78fc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    773e:	4a70      	ldr	r2, [pc, #448]	; (7900 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    7740:	f44f 7183 	mov.w	r1, #262	; 0x106
    7744:	486f      	ldr	r0, [pc, #444]	; (7904 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    7746:	f009 f8f7 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    774a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    774c:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    774e:	b118      	cbz	r0, 7758 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x194>
    7750:	4628      	mov	r0, r5
    7752:	f00b fd50 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7756:	182c      	adds	r4, r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7758:	6820      	ldr	r0, [r4, #0]
    775a:	f00a fb2d 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    775e:	0082      	lsls	r2, r0, #2
    7760:	4969      	ldr	r1, [pc, #420]	; (7908 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x344>)
    7762:	4630      	mov	r0, r6
    7764:	f00c fa90 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7768:	2301      	movs	r3, #1
    776a:	e73f      	b.n	75ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    776c:	2000      	movs	r0, #0
    776e:	e05f      	b.n	7830 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x26c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7770:	2400      	movs	r4, #0
    7772:	e064      	b.n	783e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x27a>
    FLATBUFFERS_ASSERT(i < size());
    7774:	4b61      	ldr	r3, [pc, #388]	; (78fc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    7776:	4a62      	ldr	r2, [pc, #392]	; (7900 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    7778:	f44f 7183 	mov.w	r1, #262	; 0x106
    777c:	4861      	ldr	r0, [pc, #388]	; (7904 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    777e:	f009 f8db 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7782:	2000      	movs	r0, #0
    7784:	e071      	b.n	786a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2a6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7786:	2400      	movs	r4, #0
    7788:	e076      	b.n	7878 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    778a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    778c:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    778e:	2800      	cmp	r0, #0
    7790:	f000 808f 	beq.w	78b2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2ee>
    7794:	4620      	mov	r0, r4
    7796:	f00b fd2e 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    779a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    779c:	6820      	ldr	r0, [r4, #0]
    779e:	f00a fb0b 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    77a2:	2800      	cmp	r0, #0
    77a4:	f000 8087 	beq.w	78b6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2f2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    77a8:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    77aa:	4620      	mov	r0, r4
    77ac:	f00b fd23 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    77b0:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    77b2:	4620      	mov	r0, r4
    77b4:	f00b fd25 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    77b8:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    77bc:	4658      	mov	r0, fp
    77be:	f00b fd26 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    77c2:	2806      	cmp	r0, #6
    77c4:	d97e      	bls.n	78c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x300>
    77c6:	f10b 0006 	add.w	r0, fp, #6
    77ca:	f00b fd20 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    77ce:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    77d0:	2800      	cmp	r0, #0
    77d2:	d079      	beq.n	78c8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x304>
    77d4:	4620      	mov	r0, r4
    77d6:	f00b fd0e 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    77da:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    77dc:	6820      	ldr	r0, [r4, #0]
    77de:	f00a faeb 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    77e2:	4286      	cmp	r6, r0
    77e4:	d272      	bcs.n	78cc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x308>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    77e6:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    77e8:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
    77ec:	f00b fd08 	bl	13200 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    77f0:	4603      	mov	r3, r0
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    77f2:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90
    77f6:	2200      	movs	r2, #0
    77f8:	9200      	str	r2, [sp, #0]
    77fa:	4652      	mov	r2, sl
    77fc:	4639      	mov	r1, r7
    77fe:	4640      	mov	r0, r8
    7800:	47c8      	blx	r9
    7802:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
    if (input_tensors_[i] == nullptr) {
    7806:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    780a:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
    780e:	2b00      	cmp	r3, #0
    7810:	d063      	beq.n	78da <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x316>
  for (size_t i = 0; i < inputs_size(); ++i) {
    7812:	3601      	adds	r6, #1
    7814:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    7816:	4620      	mov	r0, r4
    7818:	f00b fcf3 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    781c:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    781e:	4638      	mov	r0, r7
    7820:	f00b fcf5 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7824:	2808      	cmp	r0, #8
    7826:	d9a1      	bls.n	776c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1a8>
    7828:	f107 0008 	add.w	r0, r7, #8
    782c:	f00b fcef 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7830:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7832:	2800      	cmp	r0, #0
    7834:	d09c      	beq.n	7770 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1ac>
    7836:	4620      	mov	r0, r4
    7838:	f00b fcdd 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    783c:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    783e:	6820      	ldr	r0, [r4, #0]
    7840:	f00a faba 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7844:	2800      	cmp	r0, #0
    7846:	d095      	beq.n	7774 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1b0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7848:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    784a:	4620      	mov	r0, r4
    784c:	f00b fcd3 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7850:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7852:	4620      	mov	r0, r4
    7854:	f00b fcd5 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7858:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    785a:	4638      	mov	r0, r7
    785c:	f00b fcd7 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7860:	2806      	cmp	r0, #6
    7862:	d98e      	bls.n	7782 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1be>
    7864:	1db8      	adds	r0, r7, #6
    7866:	f00b fcd2 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    786a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    786c:	2800      	cmp	r0, #0
    786e:	d08a      	beq.n	7786 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c2>
    7870:	4620      	mov	r0, r4
    7872:	f00b fcc0 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7876:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7878:	6820      	ldr	r0, [r4, #0]
    787a:	f00a fa9d 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    787e:	4286      	cmp	r6, r0
    7880:	d248      	bcs.n	7914 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x350>
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7882:	f8d5 8068 	ldr.w	r8, [r5, #104]	; 0x68
        model_, graph_.GetAllocations(), inputs().Get(i), 0);
    7886:	f8d8 3000 	ldr.w	r3, [r8]
    788a:	f8d3 9000 	ldr.w	r9, [r3]
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    788e:	682f      	ldr	r7, [r5, #0]
    7890:	f8d5 a07c 	ldr.w	sl, [r5, #124]	; 0x7c
    return data_ - ReadScalar<soffset_t>(data_);
    7894:	4638      	mov	r0, r7
    7896:	f00b fcb4 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    789a:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    789c:	4620      	mov	r0, r4
    789e:	f00b fcb6 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    78a2:	2808      	cmp	r0, #8
    78a4:	f67f af71 	bls.w	778a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c6>
    78a8:	f104 0008 	add.w	r0, r4, #8
    78ac:	f00b fcaf 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    78b0:	e76c      	b.n	778c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c8>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    78b2:	2400      	movs	r4, #0
    78b4:	e772      	b.n	779c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1d8>
    FLATBUFFERS_ASSERT(i < size());
    78b6:	4b11      	ldr	r3, [pc, #68]	; (78fc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    78b8:	4a11      	ldr	r2, [pc, #68]	; (7900 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x33c>)
    78ba:	f44f 7183 	mov.w	r1, #262	; 0x106
    78be:	4811      	ldr	r0, [pc, #68]	; (7904 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    78c0:	f009 f83a 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    78c4:	2000      	movs	r0, #0
    78c6:	e782      	b.n	77ce <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x20a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    78c8:	2400      	movs	r4, #0
    78ca:	e787      	b.n	77dc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x218>
    FLATBUFFERS_ASSERT(i < size());
    78cc:	4b0b      	ldr	r3, [pc, #44]	; (78fc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x338>)
    78ce:	4a0f      	ldr	r2, [pc, #60]	; (790c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x348>)
    78d0:	f44f 7183 	mov.w	r1, #262	; 0x106
    78d4:	480b      	ldr	r0, [pc, #44]	; (7904 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x340>)
    78d6:	f009 f82f 	bl	10938 <__assert_func>
      TF_LITE_REPORT_ERROR(error_reporter_,
    78da:	4632      	mov	r2, r6
    78dc:	490c      	ldr	r1, [pc, #48]	; (7910 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x34c>)
    78de:	68a8      	ldr	r0, [r5, #8]
    78e0:	f00c f9d2 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    78e4:	2301      	movs	r3, #1
    78e6:	e681      	b.n	75ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    78e8:	00025f54 	.word	0x00025f54
    78ec:	000134c5 	.word	0x000134c5
    78f0:	00013515 	.word	0x00013515
    78f4:	0001351f 	.word	0x0001351f
    78f8:	000134d3 	.word	0x000134d3
    78fc:	00024e3c 	.word	0x00024e3c
    7900:	00024f8c 	.word	0x00024f8c
    7904:	00024f08 	.word	0x00024f08
    7908:	00025f78 	.word	0x00025f78
    790c:	00024e48 	.word	0x00024e48
    7910:	00025fc4 	.word	0x00025fc4
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    7914:	6eae      	ldr	r6, [r5, #104]	; 0x68
          sizeof(TfLiteTensor*) * outputs_size()));
    7916:	6833      	ldr	r3, [r6, #0]
    7918:	68df      	ldr	r7, [r3, #12]
    return model_->subgraphs()->Get(0)->outputs()->size();
    791a:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    791c:	4620      	mov	r0, r4
    791e:	f00b fc70 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7922:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7926:	4640      	mov	r0, r8
    7928:	f00b fc71 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    792c:	2808      	cmp	r0, #8
    792e:	d904      	bls.n	793a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x376>
    7930:	f108 0008 	add.w	r0, r8, #8
    7934:	f00b fc6b 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7938:	e000      	b.n	793c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x378>
    793a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    793c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    793e:	b360      	cbz	r0, 799a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3d6>
    7940:	4620      	mov	r0, r4
    7942:	f00b fc58 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7946:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7948:	6820      	ldr	r0, [r4, #0]
    794a:	f00a fa35 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    794e:	b330      	cbz	r0, 799e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3da>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7950:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7952:	4620      	mov	r0, r4
    7954:	f00b fc4f 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7958:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    795a:	4620      	mov	r0, r4
    795c:	f00b fc51 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7960:	eba4 0800 	sub.w	r8, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7964:	4640      	mov	r0, r8
    7966:	f00b fc52 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    796a:	2808      	cmp	r0, #8
    796c:	d91e      	bls.n	79ac <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3e8>
    796e:	f108 0008 	add.w	r0, r8, #8
    7972:	f00b fc4c 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7976:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7978:	b1d0      	cbz	r0, 79b0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3ec>
    797a:	4620      	mov	r0, r4
    797c:	f00b fc3b 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7980:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7982:	6820      	ldr	r0, [r4, #0]
    7984:	f00a fa18 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
    7988:	0081      	lsls	r1, r0, #2
    798a:	4630      	mov	r0, r6
    798c:	47b8      	blx	r7
    798e:	4604      	mov	r4, r0
  output_tensors_ =
    7990:	f8c5 0094 	str.w	r0, [r5, #148]	; 0x94
  if (output_tensors_ == nullptr) {
    7994:	b170      	cbz	r0, 79b4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3f0>
  for (size_t i = 0; i < outputs_size(); ++i) {
    7996:	2600      	movs	r6, #0
    7998:	e0c6      	b.n	7b28 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x564>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    799a:	2400      	movs	r4, #0
    799c:	e7d4      	b.n	7948 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x384>
    FLATBUFFERS_ASSERT(i < size());
    799e:	4b8f      	ldr	r3, [pc, #572]	; (7bdc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    79a0:	4a8f      	ldr	r2, [pc, #572]	; (7be0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    79a2:	f44f 7183 	mov.w	r1, #262	; 0x106
    79a6:	488f      	ldr	r0, [pc, #572]	; (7be4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    79a8:	f008 ffc6 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    79ac:	2000      	movs	r0, #0
    79ae:	e7e2      	b.n	7976 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3b2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    79b0:	2400      	movs	r4, #0
    79b2:	e7e6      	b.n	7982 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x3be>
    TF_LITE_REPORT_ERROR(
    79b4:	68ae      	ldr	r6, [r5, #8]
    79b6:	682d      	ldr	r5, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    79b8:	4628      	mov	r0, r5
    79ba:	f00b fc22 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    79be:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    79c0:	4638      	mov	r0, r7
    79c2:	f00b fc24 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    79c6:	2808      	cmp	r0, #8
    79c8:	d920      	bls.n	7a0c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x448>
    79ca:	f107 0008 	add.w	r0, r7, #8
    79ce:	f00b fc1e 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    79d2:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    79d4:	b1e0      	cbz	r0, 7a10 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x44c>
    79d6:	4628      	mov	r0, r5
    79d8:	f00b fc0d 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    79dc:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    79de:	6828      	ldr	r0, [r5, #0]
    79e0:	f00a f9ea 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    79e4:	b1b0      	cbz	r0, 7a14 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x450>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    79e6:	3504      	adds	r5, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    79e8:	4628      	mov	r0, r5
    79ea:	f00b fc04 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    79ee:	4405      	add	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    79f0:	4628      	mov	r0, r5
    79f2:	f00b fc06 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    79f6:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    79f8:	4638      	mov	r0, r7
    79fa:	f00b fc08 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    79fe:	2808      	cmp	r0, #8
    7a00:	d90f      	bls.n	7a22 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x45e>
    7a02:	f107 0008 	add.w	r0, r7, #8
    7a06:	f00b fc02 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7a0a:	e00b      	b.n	7a24 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x460>
    7a0c:	2000      	movs	r0, #0
    7a0e:	e7e0      	b.n	79d2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x40e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7a10:	4625      	mov	r5, r4
    7a12:	e7e4      	b.n	79de <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x41a>
    FLATBUFFERS_ASSERT(i < size());
    7a14:	4b71      	ldr	r3, [pc, #452]	; (7bdc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7a16:	4a72      	ldr	r2, [pc, #456]	; (7be0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    7a18:	f44f 7183 	mov.w	r1, #262	; 0x106
    7a1c:	4871      	ldr	r0, [pc, #452]	; (7be4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7a1e:	f008 ff8b 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a22:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7a24:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7a26:	b118      	cbz	r0, 7a30 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x46c>
    7a28:	4628      	mov	r0, r5
    7a2a:	f00b fbe4 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7a2e:	182c      	adds	r4, r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7a30:	6820      	ldr	r0, [r4, #0]
    7a32:	f00a f9c1 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    7a36:	0082      	lsls	r2, r0, #2
    7a38:	496b      	ldr	r1, [pc, #428]	; (7be8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x624>)
    7a3a:	4630      	mov	r0, r6
    7a3c:	f00c f924 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7a40:	2301      	movs	r3, #1
    7a42:	e5d3      	b.n	75ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a44:	2000      	movs	r0, #0
    7a46:	e07d      	b.n	7b44 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x580>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7a48:	2400      	movs	r4, #0
    7a4a:	e083      	b.n	7b54 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x590>
    FLATBUFFERS_ASSERT(i < size());
    7a4c:	4b63      	ldr	r3, [pc, #396]	; (7bdc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7a4e:	4a64      	ldr	r2, [pc, #400]	; (7be0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    7a50:	f44f 7183 	mov.w	r1, #262	; 0x106
    7a54:	4863      	ldr	r0, [pc, #396]	; (7be4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7a56:	f008 ff6f 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a5a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7a5c:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7a5e:	2800      	cmp	r0, #0
    7a60:	f000 8092 	beq.w	7b88 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5c4>
    7a64:	4620      	mov	r0, r4
    7a66:	f00b fbc6 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7a6a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7a6c:	6820      	ldr	r0, [r4, #0]
    7a6e:	f00a f9a3 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t i = 0; i < outputs_size(); ++i) {
    7a72:	4286      	cmp	r6, r0
    7a74:	f080 80a7 	bcs.w	7bc6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x602>
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7a78:	f8d5 8068 	ldr.w	r8, [r5, #104]	; 0x68
        model_, graph_.GetAllocations(), outputs().Get(i), 0);
    7a7c:	f8d8 3000 	ldr.w	r3, [r8]
    7a80:	f8d3 9000 	ldr.w	r9, [r3]
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
    7a84:	682f      	ldr	r7, [r5, #0]
    7a86:	f8d5 a07c 	ldr.w	sl, [r5, #124]	; 0x7c
    return data_ - ReadScalar<soffset_t>(data_);
    7a8a:	4638      	mov	r0, r7
    7a8c:	f00b fbb9 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7a90:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7a92:	4620      	mov	r0, r4
    7a94:	f00b fbbb 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7a98:	2808      	cmp	r0, #8
    7a9a:	d977      	bls.n	7b8c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5c8>
    7a9c:	f104 0008 	add.w	r0, r4, #8
    7aa0:	f00b fbb5 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7aa4:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7aa6:	2800      	cmp	r0, #0
    7aa8:	d072      	beq.n	7b90 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5cc>
    7aaa:	4620      	mov	r0, r4
    7aac:	f00b fba3 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7ab0:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7ab2:	6820      	ldr	r0, [r4, #0]
    7ab4:	f00a f980 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7ab8:	2800      	cmp	r0, #0
    7aba:	d06b      	beq.n	7b94 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5d0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7abc:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7abe:	4620      	mov	r0, r4
    7ac0:	f00b fb99 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7ac4:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7ac6:	4620      	mov	r0, r4
    7ac8:	f00b fb9b 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7acc:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7ad0:	4658      	mov	r0, fp
    7ad2:	f00b fb9c 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7ad6:	2808      	cmp	r0, #8
    7ad8:	d963      	bls.n	7ba2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5de>
    7ada:	f10b 0008 	add.w	r0, fp, #8
    7ade:	f00b fb96 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7ae2:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7ae4:	2800      	cmp	r0, #0
    7ae6:	d05e      	beq.n	7ba6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5e2>
    7ae8:	4620      	mov	r0, r4
    7aea:	f00b fb84 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7aee:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7af0:	6820      	ldr	r0, [r4, #0]
    7af2:	f00a f961 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7af6:	4286      	cmp	r6, r0
    7af8:	d257      	bcs.n	7baa <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5e6>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7afa:	3404      	adds	r4, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    7afc:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
    7b00:	f00b fb7e 	bl	13200 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    7b04:	4603      	mov	r3, r0
    7b06:	f8d5 4094 	ldr.w	r4, [r5, #148]	; 0x94
    7b0a:	2200      	movs	r2, #0
    7b0c:	9200      	str	r2, [sp, #0]
    7b0e:	4652      	mov	r2, sl
    7b10:	4639      	mov	r1, r7
    7b12:	4640      	mov	r0, r8
    7b14:	47c8      	blx	r9
    7b16:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
    if (output_tensors_[i] == nullptr) {
    7b1a:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
    7b1e:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
    7b22:	2b00      	cmp	r3, #0
    7b24:	d048      	beq.n	7bb8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5f4>
  for (size_t i = 0; i < outputs_size(); ++i) {
    7b26:	3601      	adds	r6, #1
    7b28:	682c      	ldr	r4, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    7b2a:	4620      	mov	r0, r4
    7b2c:	f00b fb69 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7b30:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7b32:	4638      	mov	r0, r7
    7b34:	f00b fb6b 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7b38:	2808      	cmp	r0, #8
    7b3a:	d983      	bls.n	7a44 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x480>
    7b3c:	f107 0008 	add.w	r0, r7, #8
    7b40:	f00b fb65 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7b44:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7b46:	2800      	cmp	r0, #0
    7b48:	f43f af7e 	beq.w	7a48 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x484>
    7b4c:	4620      	mov	r0, r4
    7b4e:	f00b fb52 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7b52:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7b54:	6820      	ldr	r0, [r4, #0]
    7b56:	f00a f92f 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7b5a:	2800      	cmp	r0, #0
    7b5c:	f43f af76 	beq.w	7a4c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x488>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7b60:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7b62:	4620      	mov	r0, r4
    7b64:	f00b fb47 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7b68:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    7b6a:	4620      	mov	r0, r4
    7b6c:	f00b fb49 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7b70:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7b72:	4638      	mov	r0, r7
    7b74:	f00b fb4b 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7b78:	2808      	cmp	r0, #8
    7b7a:	f67f af6e 	bls.w	7a5a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x496>
    7b7e:	f107 0008 	add.w	r0, r7, #8
    7b82:	f00b fb44 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7b86:	e769      	b.n	7a5c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x498>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7b88:	2400      	movs	r4, #0
    7b8a:	e76f      	b.n	7a6c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4a8>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7b8c:	2000      	movs	r0, #0
    7b8e:	e789      	b.n	7aa4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4e0>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7b90:	2400      	movs	r4, #0
    7b92:	e78e      	b.n	7ab2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4ee>
    FLATBUFFERS_ASSERT(i < size());
    7b94:	4b11      	ldr	r3, [pc, #68]	; (7bdc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7b96:	4a12      	ldr	r2, [pc, #72]	; (7be0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x61c>)
    7b98:	f44f 7183 	mov.w	r1, #262	; 0x106
    7b9c:	4811      	ldr	r0, [pc, #68]	; (7be4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7b9e:	f008 fecb 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7ba2:	2000      	movs	r0, #0
    7ba4:	e79d      	b.n	7ae2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x51e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7ba6:	2400      	movs	r4, #0
    7ba8:	e7a2      	b.n	7af0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x52c>
    FLATBUFFERS_ASSERT(i < size());
    7baa:	4b0c      	ldr	r3, [pc, #48]	; (7bdc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x618>)
    7bac:	4a0f      	ldr	r2, [pc, #60]	; (7bec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x628>)
    7bae:	f44f 7183 	mov.w	r1, #262	; 0x106
    7bb2:	480c      	ldr	r0, [pc, #48]	; (7be4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x620>)
    7bb4:	f008 fec0 	bl	10938 <__assert_func>
      TF_LITE_REPORT_ERROR(error_reporter_,
    7bb8:	4632      	mov	r2, r6
    7bba:	490d      	ldr	r1, [pc, #52]	; (7bf0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x62c>)
    7bbc:	68a8      	ldr	r0, [r5, #8]
    7bbe:	f00c f863 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    7bc2:	2301      	movs	r3, #1
    7bc4:	e512      	b.n	75ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  TF_LITE_ENSURE_STATUS(ResetVariableTensors());
    7bc6:	4628      	mov	r0, r5
    7bc8:	f00b fd02 	bl	135d0 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>
    7bcc:	4603      	mov	r3, r0
    7bce:	2800      	cmp	r0, #0
    7bd0:	f47f ad0c 	bne.w	75ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
  tensors_allocated_ = true;
    7bd4:	2201      	movs	r2, #1
    7bd6:	f885 2088 	strb.w	r2, [r5, #136]	; 0x88
  return kTfLiteOk;
    7bda:	e507      	b.n	75ec <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x28>
    7bdc:	00024e3c 	.word	0x00024e3c
    7be0:	00024f8c 	.word	0x00024f8c
    7be4:	00024f08 	.word	0x00024f08
    7be8:	00025fec 	.word	0x00025fec
    7bec:	00024e48 	.word	0x00024e48
    7bf0:	00026038 	.word	0x00026038

00007bf4 <_ZN6tflite16MicroInterpreter6InvokeEv>:
TfLiteStatus MicroInterpreter::Invoke() {
    7bf4:	b510      	push	{r4, lr}
    7bf6:	4604      	mov	r4, r0
  if (initialization_status_ != kTfLiteOk) {
    7bf8:	f890 3089 	ldrb.w	r3, [r0, #137]	; 0x89
    7bfc:	b95b      	cbnz	r3, 7c16 <_ZN6tflite16MicroInterpreter6InvokeEv+0x22>
  if (!tensors_allocated_) {
    7bfe:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
    7c02:	b913      	cbnz	r3, 7c0a <_ZN6tflite16MicroInterpreter6InvokeEv+0x16>
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
    7c04:	f7ff fcde 	bl	75c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
    7c08:	b920      	cbnz	r0, 7c14 <_ZN6tflite16MicroInterpreter6InvokeEv+0x20>
  return graph_.InvokeSubgraph(0);
    7c0a:	2100      	movs	r1, #0
    7c0c:	f104 006c 	add.w	r0, r4, #108	; 0x6c
    7c10:	f7fe ff04 	bl	6a1c <_ZN6tflite10MicroGraph14InvokeSubgraphEi>
}
    7c14:	bd10      	pop	{r4, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
    7c16:	4903      	ldr	r1, [pc, #12]	; (7c24 <_ZN6tflite16MicroInterpreter6InvokeEv+0x30>)
    7c18:	6880      	ldr	r0, [r0, #8]
    7c1a:	f00c f835 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7c1e:	2001      	movs	r0, #1
    7c20:	e7f8      	b.n	7c14 <_ZN6tflite16MicroInterpreter6InvokeEv+0x20>
    7c22:	bf00      	nop
    7c24:	00026060 	.word	0x00026060

00007c28 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>:
  return kTfLiteOk;
}

}  // namespace internal

MicroAllocator::MicroAllocator(SimpleMemoryAllocator* memory_allocator,
    7c28:	b410      	push	{r4}
                               ErrorReporter* error_reporter)
    : memory_allocator_(memory_allocator),
      error_reporter_(error_reporter),
      model_is_allocating_(false) {}
    7c2a:	4c05      	ldr	r4, [pc, #20]	; (7c40 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x18>)
    7c2c:	6004      	str	r4, [r0, #0]
    7c2e:	6041      	str	r1, [r0, #4]
    7c30:	60c2      	str	r2, [r0, #12]
    7c32:	2200      	movs	r2, #0
    7c34:	7402      	strb	r2, [r0, #16]
    7c36:	6142      	str	r2, [r0, #20]
    7c38:	6182      	str	r2, [r0, #24]
    7c3a:	bc10      	pop	{r4}
    7c3c:	4770      	bx	lr
    7c3e:	bf00      	nop
    7c40:	000267ac 	.word	0x000267ac

00007c44 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>:
  return memory_allocator_->AllocateFromTail(bytes, kBufferAlignment);
}

TfLiteStatus MicroAllocator::RequestScratchBufferInArena(size_t bytes,
                                                         int subgraph_idx,
                                                         int* buffer_idx) {
    7c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7c46:	4605      	mov	r5, r0
    7c48:	460f      	mov	r7, r1
    7c4a:	461e      	mov	r6, r3
  // All scratch buffer requests are stored in the head section of the arena
  // when a model is in the prepare phase. First align a scratch buffer request
  // pointer to the start of the head:
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
    7c4c:	f00b fdbd 	bl	137ca <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>

  // Count the number of requested scratch buffers for the current node:
  size_t current_node_request_count = 0;
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    7c50:	2200      	movs	r2, #0
  size_t current_node_request_count = 0;
    7c52:	4613      	mov	r3, r2
    7c54:	e000      	b.n	7c58 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x14>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
    7c56:	3201      	adds	r2, #1
    7c58:	696c      	ldr	r4, [r5, #20]
    7c5a:	4294      	cmp	r4, r2
    7c5c:	d907      	bls.n	7c6e <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x2a>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
    7c5e:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
    7c62:	6864      	ldr	r4, [r4, #4]
    7c64:	f1b4 3fff 	cmp.w	r4, #4294967295
    7c68:	d1f5      	bne.n	7c56 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x12>
      ++current_node_request_count;
    7c6a:	3301      	adds	r3, #1
    7c6c:	e7f3      	b.n	7c56 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x12>
    }
  }

  // First, ensure that the per-kernel request has not exceeded the limit:
  if (current_node_request_count >= kMaxScratchBuffersPerOp) {
    7c6e:	2b0b      	cmp	r3, #11
    7c70:	d80d      	bhi.n	7c8e <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x4a>
        kMaxScratchBuffersPerOp);
    return kTfLiteError;
  }

  // Initialize and assign values for the request at the current index:
  internal::ScratchBufferRequest* current_request =
    7c72:	eb00 03c4 	add.w	r3, r0, r4, lsl #3
      &requests[scratch_buffer_request_count_];
  *current_request = {};
  // Assign -1 as a sentinel value that will be updated when the node finishes
  // allocating:
  current_request->bytes = bytes;
    7c76:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  current_request->node_idx = kUnassignedScratchBufferRequestIndex;
    7c7a:	f04f 32ff 	mov.w	r2, #4294967295
    7c7e:	605a      	str	r2, [r3, #4]

  // Assign the current request index to the out-param:
  *buffer_idx = scratch_buffer_request_count_;
    7c80:	696b      	ldr	r3, [r5, #20]
    7c82:	6033      	str	r3, [r6, #0]

  // Bump the request count to prepare for the next request:
  ++scratch_buffer_request_count_;
    7c84:	696b      	ldr	r3, [r5, #20]
    7c86:	3301      	adds	r3, #1
    7c88:	616b      	str	r3, [r5, #20]
  return kTfLiteOk;
    7c8a:	2000      	movs	r0, #0
}
    7c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(
    7c8e:	220c      	movs	r2, #12
    7c90:	4902      	ldr	r1, [pc, #8]	; (7c9c <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x58>)
    7c92:	68e8      	ldr	r0, [r5, #12]
    7c94:	f00b fff8 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7c98:	2001      	movs	r0, #1
    7c9a:	e7f7      	b.n	7c8c <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x48>
    7c9c:	00026090 	.word	0x00026090

00007ca0 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
size_t MicroAllocator::used_bytes() const {
  return memory_allocator_->GetUsedBytes();
}

TfLiteStatus MicroAllocator::AllocateNodeAndRegistrations(
    const Model* model, SubgraphAllocations* subgraph_allocations) {
    7ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    7ca4:	b122      	cbz	r2, 7cb0 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x10>
    7ca6:	4607      	mov	r7, r0
    7ca8:	460e      	mov	r6, r1
    7caa:	4690      	mov	r8, r2

  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7cac:	2500      	movs	r5, #0
    7cae:	e029      	b.n	7d04 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x64>
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    7cb0:	f00e fa04 	bl	160bc <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7cb4:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7cb6:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7cb8:	b390      	cbz	r0, 7d20 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x80>
    7cba:	4620      	mov	r0, r4
    7cbc:	f00b fa9b 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7cc0:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7cc2:	6820      	ldr	r0, [r4, #0]
    7cc4:	f00a f878 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7cc8:	4285      	cmp	r5, r0
    7cca:	d23a      	bcs.n	7d42 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa2>
    7ccc:	6820      	ldr	r0, [r4, #0]
    7cce:	f00a f873 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7cd2:	4285      	cmp	r5, r0
    7cd4:	d226      	bcs.n	7d24 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x84>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7cd6:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7cd8:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7cdc:	4620      	mov	r0, r4
    7cde:	f00b fa8a 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
       subgraph_idx++) {
    const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
    TFLITE_DCHECK(subgraph != nullptr);
    7ce2:	1820      	adds	r0, r4, r0
    7ce4:	d025      	beq.n	7d32 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x92>

    uint32_t operators_size = NumSubgraphOperators(subgraph);
    7ce6:	f00b fb3c 	bl	13362 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>

    // Initialize NodeAndRegistrations for the subgraph.
    NodeAndRegistration* output = reinterpret_cast<NodeAndRegistration*>(
        memory_allocator_->AllocateFromTail(
    7cea:	687b      	ldr	r3, [r7, #4]
            sizeof(NodeAndRegistration) * operators_size,
            alignof(NodeAndRegistration)));
    7cec:	681a      	ldr	r2, [r3, #0]
    7cee:	68d4      	ldr	r4, [r2, #12]
        memory_allocator_->AllocateFromTail(
    7cf0:	2204      	movs	r2, #4
    7cf2:	212c      	movs	r1, #44	; 0x2c
    7cf4:	fb01 f100 	mul.w	r1, r1, r0
    7cf8:	4618      	mov	r0, r3
    7cfa:	47a0      	blx	r4
    if (output == nullptr) {
    7cfc:	b1d8      	cbz	r0, 7d36 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x96>
      TF_LITE_REPORT_ERROR(
          error_reporter_,
          "Failed to allocate memory for node_and_registrations.");
      return kTfLiteError;
    }
    subgraph_allocations[subgraph_idx].node_and_registrations = output;
    7cfe:	f848 0035 	str.w	r0, [r8, r5, lsl #3]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7d02:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7d04:	4630      	mov	r0, r6
    7d06:	f00b fa7c 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7d0a:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7d0c:	4620      	mov	r0, r4
    7d0e:	f00b fa7e 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7d12:	2808      	cmp	r0, #8
    7d14:	d9ce      	bls.n	7cb4 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x14>
    7d16:	f104 0008 	add.w	r0, r4, #8
    7d1a:	f00b fa78 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7d1e:	e7ca      	b.n	7cb6 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x16>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7d20:	2400      	movs	r4, #0
    7d22:	e7ce      	b.n	7cc2 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x22>
    FLATBUFFERS_ASSERT(i < size());
    7d24:	4b08      	ldr	r3, [pc, #32]	; (7d48 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa8>)
    7d26:	4a09      	ldr	r2, [pc, #36]	; (7d4c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xac>)
    7d28:	f44f 7183 	mov.w	r1, #262	; 0x106
    7d2c:	4808      	ldr	r0, [pc, #32]	; (7d50 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xb0>)
    7d2e:	f008 fe03 	bl	10938 <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    7d32:	f00e f9c3 	bl	160bc <abort>
      TF_LITE_REPORT_ERROR(
    7d36:	4907      	ldr	r1, [pc, #28]	; (7d54 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xb4>)
    7d38:	68f8      	ldr	r0, [r7, #12]
    7d3a:	f00b ffa5 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    7d3e:	2001      	movs	r0, #1
    7d40:	e000      	b.n	7d44 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa4>
  }
  return kTfLiteOk;
    7d42:	2000      	movs	r0, #0
}
    7d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7d48:	00024e3c 	.word	0x00024e3c
    7d4c:	00024f8c 	.word	0x00024f8c
    7d50:	00024f08 	.word	0x00024f08
    7d54:	000260c8 	.word	0x000260c8

00007d58 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle** scratch_buffer_handles) {
    7d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7d5c:	b083      	sub	sp, #12
    7d5e:	4605      	mov	r5, r0
    7d60:	4698      	mov	r8, r3
  if (!model_is_allocating_) {
    7d62:	7c03      	ldrb	r3, [r0, #16]
    7d64:	b11b      	cbz	r3, 7d6e <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x16>
    7d66:	460f      	mov	r7, r1
    7d68:	4691      	mov	r9, r2
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7d6a:	2600      	movs	r6, #0
    7d6c:	e043      	b.n	7df6 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x9e>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7d6e:	4930      	ldr	r1, [pc, #192]	; (7e30 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xd8>)
    7d70:	68c0      	ldr	r0, [r0, #12]
    7d72:	f00b ff89 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    7d76:	2301      	movs	r3, #1
    7d78:	e055      	b.n	7e26 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7d7a:	f104 0008 	add.w	r0, r4, #8
    7d7e:	f00b fa46 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7d82:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7d84:	2800      	cmp	r0, #0
    7d86:	d041      	beq.n	7e0c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xb4>
    7d88:	4620      	mov	r0, r4
    7d8a:	f00b fa34 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7d8e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7d90:	6820      	ldr	r0, [r4, #0]
    7d92:	f00a f811 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7d96:	4286      	cmp	r6, r0
    7d98:	d243      	bcs.n	7e22 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xca>
    7d9a:	6820      	ldr	r0, [r4, #0]
    7d9c:	f00a f80c 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7da0:	4286      	cmp	r6, r0
    7da2:	d235      	bcs.n	7e10 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xb8>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7da4:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7da6:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7daa:	4620      	mov	r0, r4
    7dac:	f00b fa23 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    7db0:	1824      	adds	r4, r4, r0
    7db2:	d034      	beq.n	7e1e <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xc6>
    TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
    7db4:	682b      	ldr	r3, [r5, #0]
    7db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7db8:	696a      	ldr	r2, [r5, #20]
    7dba:	4641      	mov	r1, r8
    7dbc:	4628      	mov	r0, r5
    7dbe:	4798      	blx	r3
    7dc0:	4603      	mov	r3, r0
    7dc2:	bb80      	cbnz	r0, 7e26 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(
    7dc4:	682b      	ldr	r3, [r5, #0]
    7dc6:	f8d3 b02c 	ldr.w	fp, [r3, #44]	; 0x2c
    7dca:	eb09 0ac6 	add.w	sl, r9, r6, lsl #3
    7dce:	9600      	str	r6, [sp, #0]
    7dd0:	f8d8 3000 	ldr.w	r3, [r8]
    7dd4:	f8da 2004 	ldr.w	r2, [sl, #4]
    7dd8:	4639      	mov	r1, r7
    7dda:	4628      	mov	r0, r5
    7ddc:	47d8      	blx	fp
    7dde:	4603      	mov	r3, r0
    7de0:	bb08      	cbnz	r0, 7e26 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
    TF_LITE_ENSURE_STATUS(AllocateVariables(
    7de2:	682b      	ldr	r3, [r5, #0]
    7de4:	6a1b      	ldr	r3, [r3, #32]
    7de6:	f8da 2004 	ldr.w	r2, [sl, #4]
    7dea:	4621      	mov	r1, r4
    7dec:	4628      	mov	r0, r5
    7dee:	4798      	blx	r3
    7df0:	4603      	mov	r3, r0
    7df2:	b9c0      	cbnz	r0, 7e26 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xce>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    7df4:	3601      	adds	r6, #1
    return data_ - ReadScalar<soffset_t>(data_);
    7df6:	4638      	mov	r0, r7
    7df8:	f00b fa03 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7dfc:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7dfe:	4620      	mov	r0, r4
    7e00:	f00b fa05 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e04:	2808      	cmp	r0, #8
    7e06:	d8b8      	bhi.n	7d7a <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x22>
    7e08:	2000      	movs	r0, #0
    7e0a:	e7ba      	b.n	7d82 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x2a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7e0c:	2400      	movs	r4, #0
    7e0e:	e7bf      	b.n	7d90 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x38>
    FLATBUFFERS_ASSERT(i < size());
    7e10:	4b08      	ldr	r3, [pc, #32]	; (7e34 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xdc>)
    7e12:	4a09      	ldr	r2, [pc, #36]	; (7e38 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xe0>)
    7e14:	f44f 7183 	mov.w	r1, #262	; 0x106
    7e18:	4808      	ldr	r0, [pc, #32]	; (7e3c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xe4>)
    7e1a:	f008 fd8d 	bl	10938 <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    7e1e:	f00e f94d 	bl	160bc <abort>
  model_is_allocating_ = false;
    7e22:	2300      	movs	r3, #0
    7e24:	742b      	strb	r3, [r5, #16]
}
    7e26:	4618      	mov	r0, r3
    7e28:	b003      	add	sp, #12
    7e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7e2e:	bf00      	nop
    7e30:	00026100 	.word	0x00026100
    7e34:	00024e3c 	.word	0x00024e3c
    7e38:	00024f8c 	.word	0x00024f8c
    7e3c:	00024f08 	.word	0x00024f08

00007e40 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>:
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers) {
    7e40:	b570      	push	{r4, r5, r6, lr}
    7e42:	4606      	mov	r6, r0
    7e44:	460d      	mov	r5, r1
    return data_ - ReadScalar<soffset_t>(data_);
    7e46:	f00b f9dc 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7e4a:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7e4c:	4620      	mov	r0, r4
    7e4e:	f00b f9de 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e52:	2808      	cmp	r0, #8
    7e54:	d923      	bls.n	7e9e <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x5e>
    7e56:	f104 0008 	add.w	r0, r4, #8
    7e5a:	f00b f9d8 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7e5e:	b300      	cbz	r0, 7ea2 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x62>
    7e60:	4430      	add	r0, r6
    7e62:	f00b f9c8 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7e66:	4606      	mov	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7e68:	6828      	ldr	r0, [r5, #0]
    7e6a:	f009 ffa5 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7e6e:	42b0      	cmp	r0, r6
    7e70:	d919      	bls.n	7ea6 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x66>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7e72:	1d2c      	adds	r4, r5, #4
    p += i * sizeof(uoffset_t);
    7e74:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7e78:	4620      	mov	r0, r4
    7e7a:	f00b f9bc 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  if (auto* buffer = (*buffers)[flatbuffer_tensor.buffer()]) {
    7e7e:	1824      	adds	r4, r4, r0
    7e80:	d025      	beq.n	7ece <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
    return GetPointer<const flatbuffers::Vector<uint8_t> *>(VT_DATA);
    7e82:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    7e84:	4620      	mov	r0, r4
    7e86:	f00b f9bc 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7e8a:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7e8c:	4620      	mov	r0, r4
    7e8e:	f00b f9be 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7e92:	2804      	cmp	r0, #4
    7e94:	d90e      	bls.n	7eb4 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x74>
    7e96:	1d20      	adds	r0, r4, #4
    7e98:	f00b f9b9 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    7e9c:	e00b      	b.n	7eb6 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x76>
    7e9e:	2000      	movs	r0, #0
    7ea0:	e7dd      	b.n	7e5e <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x1e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    7ea2:	2600      	movs	r6, #0
    7ea4:	e7e0      	b.n	7e68 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x28>
    FLATBUFFERS_ASSERT(i < size());
    7ea6:	4b0d      	ldr	r3, [pc, #52]	; (7edc <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x9c>)
    7ea8:	4a0d      	ldr	r2, [pc, #52]	; (7ee0 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0xa0>)
    7eaa:	f44f 7183 	mov.w	r1, #262	; 0x106
    7eae:	480d      	ldr	r0, [pc, #52]	; (7ee4 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0xa4>)
    7eb0:	f008 fd42 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7eb4:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    7eb6:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7eb8:	b158      	cbz	r0, 7ed2 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x92>
    7eba:	4628      	mov	r0, r5
    7ebc:	f00b f99b 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7ec0:	182c      	adds	r4, r5, r0
    if (auto* array = buffer->data()) {
    7ec2:	b124      	cbz	r4, 7ece <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
  uoffset_t size() const { return EndianScalar(length_); }
    7ec4:	6820      	ldr	r0, [r4, #0]
    7ec6:	f009 ff77 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      if (array->size()) {
    7eca:	b120      	cbz	r0, 7ed6 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x96>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7ecc:	3404      	adds	r4, #4
}
    7ece:	4620      	mov	r0, r4
    7ed0:	bd70      	pop	{r4, r5, r6, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7ed2:	2400      	movs	r4, #0
    7ed4:	e7f5      	b.n	7ec2 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x82>
  void* out_buffer = nullptr;
    7ed6:	2400      	movs	r4, #0
  return out_buffer;
    7ed8:	e7f9      	b.n	7ece <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x8e>
    7eda:	bf00      	nop
    7edc:	00024e3c 	.word	0x00024e3c
    7ee0:	0002614c 	.word	0x0002614c
    7ee4:	00024f08 	.word	0x00024f08

00007ee8 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:
TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensor(
    const Model* model, const SubgraphAllocations* subgraph_allocations,
    int tensor_index, int subgraph_index) {
    7ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7eec:	b082      	sub	sp, #8
    7eee:	4606      	mov	r6, r0
    7ef0:	460f      	mov	r7, r1
    7ef2:	4690      	mov	r8, r2
    7ef4:	461d      	mov	r5, r3
    7ef6:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
    return data_ - ReadScalar<soffset_t>(data_);
    7efa:	4608      	mov	r0, r1
    7efc:	f00b f981 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7f00:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7f02:	4620      	mov	r0, r4
    7f04:	f00b f983 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f08:	2808      	cmp	r0, #8
    7f0a:	d93e      	bls.n	7f8a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa2>
    7f0c:	f104 0008 	add.w	r0, r4, #8
    7f10:	f00b f97d 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7f14:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7f16:	2800      	cmp	r0, #0
    7f18:	d039      	beq.n	7f8e <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa6>
    7f1a:	4620      	mov	r0, r4
    7f1c:	f00b f96b 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7f20:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7f22:	6820      	ldr	r0, [r4, #0]
    7f24:	f009 ff48 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    7f28:	4581      	cmp	r9, r0
    7f2a:	d232      	bcs.n	7f92 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xaa>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    7f2c:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    7f2e:	eb04 0489 	add.w	r4, r4, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    7f32:	4620      	mov	r0, r4
    7f34:	f00b f95f 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
  TFLITE_DCHECK(subgraph != nullptr);
    7f38:	42c4      	cmn	r4, r0
    7f3a:	d031      	beq.n	7fa0 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb8>

  // This value is allocated from persistent arena space. It is guaranteed to be
  // around for the lifetime of the application.
  TfLiteTensor* tensor = AllocatePersistentTfLiteTensorInternal();
    7f3c:	6833      	ldr	r3, [r6, #0]
    7f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    7f40:	4630      	mov	r0, r6
    7f42:	4798      	blx	r3
    7f44:	4604      	mov	r4, r0
  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the persistent section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(
          model, tensor, tensor_index, subgraph_index,
          /*allocate_temp=*/false) != kTfLiteOk) {
    7f46:	6833      	ldr	r3, [r6, #0]
    7f48:	f8d3 a028 	ldr.w	sl, [r3, #40]	; 0x28
  if (PopulateTfLiteTensorFromFlatbuffer(
    7f4c:	2300      	movs	r3, #0
    7f4e:	9301      	str	r3, [sp, #4]
    7f50:	f8cd 9000 	str.w	r9, [sp]
    7f54:	462b      	mov	r3, r5
    7f56:	4602      	mov	r2, r0
    7f58:	4639      	mov	r1, r7
    7f5a:	4630      	mov	r0, r6
    7f5c:	47d0      	blx	sl
    7f5e:	bb08      	cbnz	r0, 7fa4 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xbc>
                         "Failed to populate a persistent TfLiteTensor struct "
                         "from flatbuffer data!");
    return nullptr;
  }

  if (subgraph_allocations != nullptr) {
    7f60:	f1b8 0f00 	cmp.w	r8, #0
    7f64:	d00d      	beq.n	7f82 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data =
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
    7f66:	eb08 08c9 	add.w	r8, r8, r9, lsl #3
    7f6a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7f6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    7f72:	00ad      	lsls	r5, r5, #2
    7f74:	595b      	ldr	r3, [r3, r5]
    tensor->data.data =
    7f76:	6063      	str	r3, [r4, #4]
    // TfLiteEvalTensor structs must also be the source of truth for the
    // TfLiteTensor dims.
    tensor->dims =
        subgraph_allocations[subgraph_index].tensors[tensor_index].dims;
    7f78:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7f7c:	441d      	add	r5, r3
    7f7e:	686b      	ldr	r3, [r5, #4]
    tensor->dims =
    7f80:	60a3      	str	r3, [r4, #8]
  }
  return tensor;
}
    7f82:	4620      	mov	r0, r4
    7f84:	b002      	add	sp, #8
    7f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7f8a:	2000      	movs	r0, #0
    7f8c:	e7c2      	b.n	7f14 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7f8e:	2400      	movs	r4, #0
    7f90:	e7c7      	b.n	7f22 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    7f92:	4b07      	ldr	r3, [pc, #28]	; (7fb0 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xc8>)
    7f94:	4a07      	ldr	r2, [pc, #28]	; (7fb4 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xcc>)
    7f96:	f44f 7183 	mov.w	r1, #262	; 0x106
    7f9a:	4807      	ldr	r0, [pc, #28]	; (7fb8 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd0>)
    7f9c:	f008 fccc 	bl	10938 <__assert_func>
  TFLITE_DCHECK(subgraph != nullptr);
    7fa0:	f00e f88c 	bl	160bc <abort>
    TF_LITE_REPORT_ERROR(error_reporter_,
    7fa4:	4905      	ldr	r1, [pc, #20]	; (7fbc <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xd4>)
    7fa6:	68f0      	ldr	r0, [r6, #12]
    7fa8:	f00b fe6e 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    7fac:	2400      	movs	r4, #0
    7fae:	e7e8      	b.n	7f82 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9a>
    7fb0:	00024e3c 	.word	0x00024e3c
    7fb4:	00024f8c 	.word	0x00024f8c
    7fb8:	00024f08 	.word	0x00024f08
    7fbc:	00026240 	.word	0x00026240

00007fc0 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:

TfLiteTensor* MicroAllocator::AllocateTempTfLiteTensor(
    const Model* model, const SubgraphAllocations* subgraph_allocations,
    int tensor_index, int subgraph_index) {
    7fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7fc4:	b082      	sub	sp, #8
    7fc6:	4680      	mov	r8, r0
    7fc8:	460e      	mov	r6, r1
    7fca:	4617      	mov	r7, r2
    7fcc:	461d      	mov	r5, r3
    7fce:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
    return data_ - ReadScalar<soffset_t>(data_);
    7fd2:	4608      	mov	r0, r1
    7fd4:	f00b f915 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    7fd8:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    7fda:	4620      	mov	r0, r4
    7fdc:	f00b f917 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    7fe0:	2808      	cmp	r0, #8
    7fe2:	d93e      	bls.n	8062 <CONFIG_MAIN_STACK_SIZE+0x62>
    7fe4:	f104 0008 	add.w	r0, r4, #8
    7fe8:	f00b f911 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    7fec:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    7fee:	2800      	cmp	r0, #0
    7ff0:	d039      	beq.n	8066 <CONFIG_MAIN_STACK_SIZE+0x66>
    7ff2:	4620      	mov	r0, r4
    7ff4:	f00b f8ff 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    7ff8:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    7ffa:	6820      	ldr	r0, [r4, #0]
    7ffc:	f009 fedc 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8000:	4581      	cmp	r9, r0
    8002:	d232      	bcs.n	806a <CONFIG_MAIN_STACK_SIZE+0x6a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8004:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8006:	eb04 0489 	add.w	r4, r4, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    800a:	4620      	mov	r0, r4
    800c:	f00b f8f3 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
  TFLITE_DCHECK(subgraph != nullptr);
    8010:	42c4      	cmn	r4, r0
    8012:	d031      	beq.n	8078 <CONFIG_MAIN_STACK_SIZE+0x78>

  // This value is allocated from temporary arena space. It is guaranteed to be
  // around for at least the scope of the calling function. Since this struct
  // allocation takes place in temp space, no need to own or cleanup.
  TfLiteTensor* tensor =
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
    8014:	f8d8 0004 	ldr.w	r0, [r8, #4]
          sizeof(TfLiteTensor), alignof(TfLiteTensor)));
    8018:	6803      	ldr	r3, [r0, #0]
    801a:	691b      	ldr	r3, [r3, #16]
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
    801c:	2204      	movs	r2, #4
    801e:	2140      	movs	r1, #64	; 0x40
    8020:	4798      	blx	r3
    8022:	4604      	mov	r4, r0
  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the temp section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
                                         subgraph_index,
                                         /*allocate_temp=*/true) != kTfLiteOk) {
    8024:	f8d8 3000 	ldr.w	r3, [r8]
    8028:	f8d3 a028 	ldr.w	sl, [r3, #40]	; 0x28
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
    802c:	2301      	movs	r3, #1
    802e:	9301      	str	r3, [sp, #4]
    8030:	f8cd 9000 	str.w	r9, [sp]
    8034:	462b      	mov	r3, r5
    8036:	4602      	mov	r2, r0
    8038:	4631      	mov	r1, r6
    803a:	4640      	mov	r0, r8
    803c:	47d0      	blx	sl
    803e:	b9e8      	cbnz	r0, 807c <CONFIG_MAIN_STACK_SIZE+0x7c>
        error_reporter_,
        "Failed to populate a temp TfLiteTensor struct from flatbuffer data!");
    return nullptr;
  }

  if (subgraph_allocations != nullptr) {
    8040:	b15f      	cbz	r7, 805a <CONFIG_MAIN_STACK_SIZE+0x5a>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data =
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
    8042:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
    8046:	687b      	ldr	r3, [r7, #4]
    8048:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    804c:	00ad      	lsls	r5, r5, #2
    804e:	595b      	ldr	r3, [r3, r5]
    tensor->data.data =
    8050:	6063      	str	r3, [r4, #4]
    // TfLiteEvalTensor structs must also be the source of truth for the
    // TfLiteTensor dims.
    tensor->dims =
        subgraph_allocations[subgraph_index].tensors[tensor_index].dims;
    8052:	687b      	ldr	r3, [r7, #4]
    8054:	441d      	add	r5, r3
    8056:	686b      	ldr	r3, [r5, #4]
    tensor->dims =
    8058:	60a3      	str	r3, [r4, #8]
  }
  return tensor;
}
    805a:	4620      	mov	r0, r4
    805c:	b002      	add	sp, #8
    805e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8062:	2000      	movs	r0, #0
    8064:	e7c2      	b.n	7fec <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8066:	2400      	movs	r4, #0
    8068:	e7c7      	b.n	7ffa <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    806a:	4b08      	ldr	r3, [pc, #32]	; (808c <CONFIG_MAIN_STACK_SIZE+0x8c>)
    806c:	4a08      	ldr	r2, [pc, #32]	; (8090 <CONFIG_MAIN_STACK_SIZE+0x90>)
    806e:	f44f 7183 	mov.w	r1, #262	; 0x106
    8072:	4808      	ldr	r0, [pc, #32]	; (8094 <CONFIG_MAIN_STACK_SIZE+0x94>)
    8074:	f008 fc60 	bl	10938 <__assert_func>
  TFLITE_DCHECK(subgraph != nullptr);
    8078:	f00e f820 	bl	160bc <abort>
    TF_LITE_REPORT_ERROR(
    807c:	4906      	ldr	r1, [pc, #24]	; (8098 <CONFIG_MAIN_STACK_SIZE+0x98>)
    807e:	f8d8 000c 	ldr.w	r0, [r8, #12]
    8082:	f00b fe01 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    8086:	2400      	movs	r4, #0
    8088:	e7e7      	b.n	805a <CONFIG_MAIN_STACK_SIZE+0x5a>
    808a:	bf00      	nop
    808c:	00024e3c 	.word	0x00024e3c
    8090:	00024f8c 	.word	0x00024f8c
    8094:	00024f08 	.word	0x00024f08
    8098:	0002628c 	.word	0x0002628c

0000809c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi>:
    const Model* model, const int32_t** offline_planner_offsets) {
    809c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    80a0:	4607      	mov	r7, r0
    80a2:	460c      	mov	r4, r1
    80a4:	4690      	mov	r8, r2
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Metadata>> *>(VT_METADATA);
    80a6:	460e      	mov	r6, r1
    return data_ - ReadScalar<soffset_t>(data_);
    80a8:	4608      	mov	r0, r1
    80aa:	f00b f8aa 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    80ae:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    80b0:	4628      	mov	r0, r5
    80b2:	f00b f8ac 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    80b6:	2810      	cmp	r0, #16
    80b8:	d904      	bls.n	80c4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x28>
    80ba:	f105 0010 	add.w	r0, r5, #16
    80be:	f00b f8a6 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    80c2:	e000      	b.n	80c6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x2a>
    80c4:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    80c6:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    80c8:	b140      	cbz	r0, 80dc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x40>
    80ca:	4620      	mov	r0, r4
    80cc:	f00b f893 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    80d0:	4404      	add	r4, r0
  if (model->metadata()) {
    80d2:	2c00      	cmp	r4, #0
    80d4:	f000 80cc 	beq.w	8270 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d4>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
    80d8:	2500      	movs	r5, #0
    80da:	e023      	b.n	8124 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x88>
    80dc:	2400      	movs	r4, #0
    80de:	e7f8      	b.n	80d2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x36>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    80e0:	2000      	movs	r0, #0
    80e2:	e02c      	b.n	813e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xa2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    80e4:	2400      	movs	r4, #0
    80e6:	e031      	b.n	814c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xb0>
    FLATBUFFERS_ASSERT(i < size());
    80e8:	4b64      	ldr	r3, [pc, #400]	; (827c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e0>)
    80ea:	4a65      	ldr	r2, [pc, #404]	; (8280 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e4>)
    80ec:	f44f 7183 	mov.w	r1, #262	; 0x106
    80f0:	4864      	ldr	r0, [pc, #400]	; (8284 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e8>)
    80f2:	f008 fc21 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    80f6:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    80f8:	eb04 0900 	add.w	r9, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    80fc:	2800      	cmp	r0, #0
    80fe:	d046      	beq.n	818e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xf2>
    8100:	4648      	mov	r0, r9
    8102:	f00b f878 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8106:	4481      	add	r9, r0
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8108:	f109 0904 	add.w	r9, r9, #4
      if (strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
    810c:	f8df a180 	ldr.w	sl, [pc, #384]	; 8290 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1f4>
    8110:	4650      	mov	r0, sl
    8112:	f7f9 f9df 	bl	14d4 <strlen>
    8116:	4602      	mov	r2, r0
    8118:	4651      	mov	r1, sl
    811a:	4648      	mov	r0, r9
    811c:	f00e f95b 	bl	163d6 <strncmp>
    8120:	b3c0      	cbz	r0, 8194 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0xf8>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
    8122:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    8124:	4630      	mov	r0, r6
    8126:	f00b f86c 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    812a:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    812c:	4620      	mov	r0, r4
    812e:	f00b f86e 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8132:	2810      	cmp	r0, #16
    8134:	d9d4      	bls.n	80e0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x44>
    8136:	f104 0010 	add.w	r0, r4, #16
    813a:	f00b f868 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    813e:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8140:	2800      	cmp	r0, #0
    8142:	d0cf      	beq.n	80e4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x48>
    8144:	4620      	mov	r0, r4
    8146:	f00b f856 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    814a:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    814c:	6820      	ldr	r0, [r4, #0]
    814e:	f009 fe33 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8152:	4285      	cmp	r5, r0
    8154:	f080 808e 	bcs.w	8274 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d8>
    8158:	6820      	ldr	r0, [r4, #0]
    815a:	f009 fe2d 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    815e:	4285      	cmp	r5, r0
    8160:	d2c2      	bcs.n	80e8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x4c>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8162:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8164:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8168:	4620      	mov	r0, r4
    816a:	f00b f844 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    816e:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8170:	4620      	mov	r0, r4
    8172:	f00b f846 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8176:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    817a:	4648      	mov	r0, r9
    817c:	f00b f847 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8180:	2804      	cmp	r0, #4
    8182:	d9b8      	bls.n	80f6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x5a>
    8184:	f109 0004 	add.w	r0, r9, #4
    8188:	f00b f841 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    818c:	e7b4      	b.n	80f8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x5c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    818e:	f04f 0900 	mov.w	r9, #0
    8192:	e7b9      	b.n	8108 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x6c>
    return data_ - ReadScalar<soffset_t>(data_);
    8194:	4630      	mov	r0, r6
    8196:	f00b f834 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    819a:	eba6 0900 	sub.w	r9, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    819e:	4648      	mov	r0, r9
    81a0:	f00b f835 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    81a4:	280c      	cmp	r0, #12
    81a6:	d94e      	bls.n	8246 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1aa>
    81a8:	f109 000c 	add.w	r0, r9, #12
    81ac:	f00b f82f 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    81b0:	eb06 0900 	add.w	r9, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    81b4:	2800      	cmp	r0, #0
    81b6:	d048      	beq.n	824a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1ae>
    81b8:	4648      	mov	r0, r9
    81ba:	f00b f81c 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    81be:	4481      	add	r9, r0
    return data_ - ReadScalar<soffset_t>(data_);
    81c0:	4620      	mov	r0, r4
    81c2:	f00b f81e 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    81c6:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    81ca:	4650      	mov	r0, sl
    81cc:	f00b f81f 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    81d0:	2806      	cmp	r0, #6
    81d2:	d93d      	bls.n	8250 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1b4>
    81d4:	f10a 0006 	add.w	r0, sl, #6
    81d8:	f00b f819 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    81dc:	b3d0      	cbz	r0, 8254 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1b8>
    81de:	4420      	add	r0, r4
    81e0:	f00b f809 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    81e4:	4682      	mov	sl, r0
  uoffset_t size() const { return EndianScalar(length_); }
    81e6:	f8d9 0000 	ldr.w	r0, [r9]
    81ea:	f009 fde5 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    81ee:	4550      	cmp	r0, sl
    81f0:	d933      	bls.n	825a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1be>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    81f2:	f109 0404 	add.w	r4, r9, #4
    p += i * sizeof(uoffset_t);
    81f6:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    81fa:	4620      	mov	r0, r4
    81fc:	f00a fffb 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8200:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8202:	4620      	mov	r0, r4
    8204:	f00a fffd 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8208:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    820c:	4648      	mov	r0, r9
    820e:	f00a fffe 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8212:	2804      	cmp	r0, #4
    8214:	d928      	bls.n	8268 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1cc>
    8216:	f109 0004 	add.w	r0, r9, #4
    821a:	f00a fff8 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    821e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8220:	b320      	cbz	r0, 826c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1d0>
    8222:	4620      	mov	r0, r4
    8224:	f00a ffe7 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8228:	4420      	add	r0, r4
        const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
    822a:	68c2      	ldr	r2, [r0, #12]
            reinterpret_cast<const int32_t*>(&metadata_buffer[3]);
    822c:	3010      	adds	r0, #16
        *offline_planner_offsets =
    822e:	f8c8 0000 	str.w	r0, [r8]
        if (tensor_count_ != nbr_tensors) {
    8232:	687b      	ldr	r3, [r7, #4]
    8234:	4293      	cmp	r3, r2
    8236:	f43f af74 	beq.w	8122 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x86>
          TF_LITE_REPORT_ERROR(reporter_,
    823a:	4913      	ldr	r1, [pc, #76]	; (8288 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1ec>)
    823c:	68f8      	ldr	r0, [r7, #12]
    823e:	f00b fd23 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
          return kTfLiteError;
    8242:	2001      	movs	r0, #1
    8244:	e017      	b.n	8276 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1da>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8246:	2000      	movs	r0, #0
    8248:	e7b2      	b.n	81b0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x114>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    824a:	f04f 0900 	mov.w	r9, #0
    824e:	e7b7      	b.n	81c0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x124>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8250:	2000      	movs	r0, #0
    8252:	e7c3      	b.n	81dc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x140>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8254:	f04f 0a00 	mov.w	sl, #0
    8258:	e7c5      	b.n	81e6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x14a>
    FLATBUFFERS_ASSERT(i < size());
    825a:	4b08      	ldr	r3, [pc, #32]	; (827c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e0>)
    825c:	4a0b      	ldr	r2, [pc, #44]	; (828c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1f0>)
    825e:	f44f 7183 	mov.w	r1, #262	; 0x106
    8262:	4808      	ldr	r0, [pc, #32]	; (8284 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1e8>)
    8264:	f008 fb68 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8268:	2000      	movs	r0, #0
    826a:	e7d8      	b.n	821e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x182>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    826c:	2000      	movs	r0, #0
    826e:	e7dc      	b.n	822a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x18e>
  return kTfLiteOk;
    8270:	2000      	movs	r0, #0
    8272:	e000      	b.n	8276 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi+0x1da>
    8274:	2000      	movs	r0, #0
}
    8276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    827a:	bf00      	nop
    827c:	00024e3c 	.word	0x00024e3c
    8280:	000262d0 	.word	0x000262d0
    8284:	00024f08 	.word	0x00024f08
    8288:	000263c8 	.word	0x000263c8
    828c:	0002614c 	.word	0x0002614c
    8290:	00026774 	.word	0x00026774

00008294 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>:
SubgraphAllocations* MicroAllocator::StartModelAllocation(const Model* model) {
    8294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(model != nullptr);
    8298:	b349      	cbz	r1, 82ee <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x5a>
    829a:	4604      	mov	r4, r0
    829c:	460d      	mov	r5, r1
  if (model_is_allocating_) {
    829e:	7c03      	ldrb	r3, [r0, #16]
    82a0:	bb3b      	cbnz	r3, 82f2 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x5e>
  model_is_allocating_ = true;
    82a2:	2301      	movs	r3, #1
    82a4:	7403      	strb	r3, [r0, #16]
  uint8_t* data_allocator_buffer = memory_allocator_->AllocateFromTail(
    82a6:	6840      	ldr	r0, [r0, #4]
      sizeof(MicroBuiltinDataAllocator), alignof(MicroBuiltinDataAllocator));
    82a8:	6803      	ldr	r3, [r0, #0]
    82aa:	68db      	ldr	r3, [r3, #12]
  uint8_t* data_allocator_buffer = memory_allocator_->AllocateFromTail(
    82ac:	2204      	movs	r2, #4
    82ae:	2108      	movs	r1, #8
    82b0:	4798      	blx	r3
      new (data_allocator_buffer) MicroBuiltinDataAllocator(memory_allocator_);
    82b2:	4603      	mov	r3, r0
    82b4:	b118      	cbz	r0, 82be <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x2a>
    82b6:	6862      	ldr	r2, [r4, #4]
      : memory_allocator_(memory_allocator) {}
    82b8:	4926      	ldr	r1, [pc, #152]	; (8354 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc0>)
    82ba:	6001      	str	r1, [r0, #0]
    82bc:	6042      	str	r2, [r0, #4]
  builtin_data_allocator_ =
    82be:	60a3      	str	r3, [r4, #8]
  if (InitScratchBufferData() != kTfLiteOk) {
    82c0:	4620      	mov	r0, r4
    82c2:	f00b fa78 	bl	137b6 <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>
    82c6:	2800      	cmp	r0, #0
    82c8:	d142      	bne.n	8350 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xbc>
      memory_allocator_->AllocateFromTail(
    82ca:	6867      	ldr	r7, [r4, #4]
          alignof(SubgraphAllocations)));
    82cc:	683b      	ldr	r3, [r7, #0]
    82ce:	f8d3 800c 	ldr.w	r8, [r3, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    82d2:	4628      	mov	r0, r5
    82d4:	f00a ff95 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    82d8:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    82da:	4630      	mov	r0, r6
    82dc:	f00a ff97 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    82e0:	2808      	cmp	r0, #8
    82e2:	d90c      	bls.n	82fe <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x6a>
    82e4:	f106 0008 	add.w	r0, r6, #8
    82e8:	f00a ff91 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    82ec:	e008      	b.n	8300 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x6c>
  TFLITE_DCHECK(model != nullptr);
    82ee:	f00d fee5 	bl	160bc <abort>
    TF_LITE_REPORT_ERROR(error_reporter_,
    82f2:	4919      	ldr	r1, [pc, #100]	; (8358 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc4>)
    82f4:	68c0      	ldr	r0, [r0, #12]
    82f6:	f00b fcc7 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
    82fa:	2600      	movs	r6, #0
    82fc:	e01d      	b.n	833a <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    82fe:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8300:	182e      	adds	r6, r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8302:	b1e8      	cbz	r0, 8340 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xac>
    8304:	4630      	mov	r0, r6
    8306:	f00a ff76 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    830a:	4406      	add	r6, r0
  uoffset_t size() const { return EndianScalar(length_); }
    830c:	6830      	ldr	r0, [r6, #0]
    830e:	f009 fd53 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      memory_allocator_->AllocateFromTail(
    8312:	2204      	movs	r2, #4
    8314:	00c1      	lsls	r1, r0, #3
    8316:	4638      	mov	r0, r7
    8318:	47c0      	blx	r8
  if (output == nullptr) {
    831a:	4606      	mov	r6, r0
    831c:	b190      	cbz	r0, 8344 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb0>
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
    831e:	6823      	ldr	r3, [r4, #0]
    8320:	69db      	ldr	r3, [r3, #28]
    8322:	4602      	mov	r2, r0
    8324:	4629      	mov	r1, r5
    8326:	4620      	mov	r0, r4
    8328:	4798      	blx	r3
    832a:	b978      	cbnz	r0, 834c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb8>
      AllocateNodeAndRegistrations(model, output) != kTfLiteOk) {
    832c:	6823      	ldr	r3, [r4, #0]
    832e:	699b      	ldr	r3, [r3, #24]
    8330:	4632      	mov	r2, r6
    8332:	4629      	mov	r1, r5
    8334:	4620      	mov	r0, r4
    8336:	4798      	blx	r3
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
    8338:	b940      	cbnz	r0, 834c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb8>
}
    833a:	4630      	mov	r0, r6
    833c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8340:	2600      	movs	r6, #0
    8342:	e7e3      	b.n	830c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x78>
    MicroPrintf("Failed to allocate memory for model metadata.");
    8344:	4805      	ldr	r0, [pc, #20]	; (835c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xc8>)
    8346:	f00a fed1 	bl	130ec <_Z11MicroPrintfPKcz>
    return nullptr;
    834a:	e7f6      	b.n	833a <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    return nullptr;
    834c:	2600      	movs	r6, #0
    834e:	e7f4      	b.n	833a <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    return nullptr;
    8350:	2600      	movs	r6, #0
    8352:	e7f2      	b.n	833a <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa6>
    8354:	00026794 	.word	0x00026794
    8358:	00026414 	.word	0x00026414
    835c:	0002646c 	.word	0x0002646c

00008360 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor>:
    subgraph_allocations[subgraph_idx].tensors = tensors;
  }
  return kTfLiteOk;
}
TfLiteStatus MicroAllocator::AllocateVariables(const SubGraph* subgraph,
                                               TfLiteEvalTensor* eval_tensors) {
    8360:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    8364:	b083      	sub	sp, #12
    8366:	4680      	mov	r8, r0
    8368:	460e      	mov	r6, r1
    836a:	4617      	mov	r7, r2
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    836c:	2500      	movs	r5, #0
    836e:	e013      	b.n	8398 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x38>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8370:	2000      	movs	r0, #0
    8372:	e01d      	b.n	83b0 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x50>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8374:	2400      	movs	r4, #0
    8376:	e022      	b.n	83be <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x5e>
    FLATBUFFERS_ASSERT(i < size());
    8378:	4b31      	ldr	r3, [pc, #196]	; (8440 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe0>)
    837a:	4a32      	ldr	r2, [pc, #200]	; (8444 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe4>)
    837c:	f44f 7183 	mov.w	r1, #262	; 0x106
    8380:	4831      	ldr	r0, [pc, #196]	; (8448 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe8>)
    8382:	f008 fad9 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8386:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8388:	b118      	cbz	r0, 8392 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x32>
    838a:	4420      	add	r0, r4
    838c:	f00b f808 	bl	133a0 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    8390:	e000      	b.n	8394 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x34>
    8392:	2000      	movs	r0, #0
    auto* tensor = subgraph->tensors()->Get(i);
    if (tensor->is_variable()) {
    8394:	bb98      	cbnz	r0, 83fe <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x9e>
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
    8396:	3501      	adds	r5, #1
    return data_ - ReadScalar<soffset_t>(data_);
    8398:	4630      	mov	r0, r6
    839a:	f00a ff32 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    839e:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    83a0:	4620      	mov	r0, r4
    83a2:	f00a ff34 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    83a6:	2804      	cmp	r0, #4
    83a8:	d9e2      	bls.n	8370 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x10>
    83aa:	1d20      	adds	r0, r4, #4
    83ac:	f00a ff2f 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    83b0:	1834      	adds	r4, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    83b2:	2800      	cmp	r0, #0
    83b4:	d0de      	beq.n	8374 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x14>
    83b6:	4620      	mov	r0, r4
    83b8:	f00a ff1d 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    83bc:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    83be:	6820      	ldr	r0, [r4, #0]
    83c0:	f009 fcfa 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    83c4:	4285      	cmp	r5, r0
    83c6:	d236      	bcs.n	8436 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd6>
    83c8:	6820      	ldr	r0, [r4, #0]
    83ca:	f009 fcf5 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    83ce:	4285      	cmp	r5, r0
    83d0:	d2d2      	bcs.n	8378 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x18>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    83d2:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    83d4:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    83d8:	4620      	mov	r0, r4
    83da:	f00a ff0c 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    83de:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    83e0:	4620      	mov	r0, r4
    83e2:	f00a ff0e 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    83e6:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    83ea:	4648      	mov	r0, r9
    83ec:	f00a ff0f 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    83f0:	280e      	cmp	r0, #14
    83f2:	d9c8      	bls.n	8386 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x26>
    83f4:	f109 000e 	add.w	r0, r9, #14
    83f8:	f00a ff09 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    83fc:	e7c4      	b.n	8388 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x28>
      size_t buffer_size;
      TF_LITE_ENSURE_STATUS(
    83fe:	eb05 0045 	add.w	r0, r5, r5, lsl #1
    8402:	0084      	lsls	r4, r0, #2
    8404:	a901      	add	r1, sp, #4
    8406:	eb07 0080 	add.w	r0, r7, r0, lsl #2
    840a:	f00a fed3 	bl	131b4 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    840e:	4603      	mov	r3, r0
    8410:	b990      	cbnz	r0, 8438 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd8>
          TfLiteEvalTensorByteLength(&eval_tensors[i], &buffer_size));

      eval_tensors[i].data.data =
          memory_allocator_->AllocateFromTail(buffer_size, kBufferAlignment);
    8412:	f8d8 0004 	ldr.w	r0, [r8, #4]
    8416:	6803      	ldr	r3, [r0, #0]
    8418:	68db      	ldr	r3, [r3, #12]
    841a:	2210      	movs	r2, #16
    841c:	9901      	ldr	r1, [sp, #4]
    841e:	4798      	blx	r3
      eval_tensors[i].data.data =
    8420:	5138      	str	r0, [r7, r4]

      if (eval_tensors[i].data.data == nullptr) {
    8422:	2800      	cmp	r0, #0
    8424:	d1b7      	bne.n	8396 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x36>
        TF_LITE_REPORT_ERROR(error_reporter_,
    8426:	9a01      	ldr	r2, [sp, #4]
    8428:	4908      	ldr	r1, [pc, #32]	; (844c <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xec>)
    842a:	f8d8 000c 	ldr.w	r0, [r8, #12]
    842e:	f00b fc2b 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Failed to allocate variable tensor of size %d",
                             buffer_size);
        return kTfLiteError;
    8432:	2301      	movs	r3, #1
    8434:	e000      	b.n	8438 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd8>
      }
    }
  }
  return kTfLiteOk;
    8436:	2300      	movs	r3, #0
}
    8438:	4618      	mov	r0, r3
    843a:	b003      	add	sp, #12
    843c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    8440:	00024e3c 	.word	0x00024e3c
    8444:	00025124 	.word	0x00025124
    8448:	00024f08 	.word	0x00024f08
    844c:	0002649c 	.word	0x0002649c

00008450 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor>:
                                               TfLiteEvalTensor* eval_tensors) {
    8450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8454:	b083      	sub	sp, #12
  TFLITE_DCHECK(eval_tensors != nullptr);
    8456:	b12b      	cbz	r3, 8464 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x14>
    8458:	4604      	mov	r4, r0
    845a:	4688      	mov	r8, r1
    845c:	4692      	mov	sl, r2
    845e:	4699      	mov	r9, r3
  for (size_t i = 0; i < tensor_count_; ++i) {
    8460:	2600      	movs	r6, #0
    8462:	e04b      	b.n	84fc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xac>
  TFLITE_DCHECK(eval_tensors != nullptr);
    8464:	f00d fe2a 	bl	160bc <abort>
    return data_ - ReadScalar<soffset_t>(data_);
    8468:	4640      	mov	r0, r8
    846a:	f00a feca 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    846e:	eba8 0b00 	sub.w	fp, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8472:	4658      	mov	r0, fp
    8474:	f00a fecb 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8478:	2804      	cmp	r0, #4
    847a:	d92e      	bls.n	84da <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x8a>
    847c:	f10b 0004 	add.w	r0, fp, #4
    8480:	f00a fec5 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8484:	eb08 0b00 	add.w	fp, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8488:	b120      	cbz	r0, 8494 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x44>
    848a:	4658      	mov	r0, fp
    848c:	f00a feb3 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8490:	eb0b 0700 	add.w	r7, fp, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8494:	6838      	ldr	r0, [r7, #0]
    8496:	f009 fc8f 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    849a:	4286      	cmp	r6, r0
    849c:	d21f      	bcs.n	84de <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x8e>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    849e:	3704      	adds	r7, #4
    p += i * sizeof(uoffset_t);
    84a0:	eb07 0786 	add.w	r7, r7, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    84a4:	4638      	mov	r0, r7
    84a6:	f00a fea6 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    84aa:	4407      	add	r7, r0
    return data_ - ReadScalar<soffset_t>(data_);
    84ac:	4638      	mov	r0, r7
    84ae:	f00a fea8 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    84b2:	eba7 0b00 	sub.w	fp, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    84b6:	4658      	mov	r0, fp
    84b8:	f00a fea9 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    84bc:	280e      	cmp	r0, #14
    84be:	d915      	bls.n	84ec <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x9c>
    84c0:	f10b 000e 	add.w	r0, fp, #14
    84c4:	f00a fea3 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    84c8:	b118      	cbz	r0, 84d2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x82>
    84ca:	4438      	add	r0, r7
    84cc:	f00a ff68 	bl	133a0 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    84d0:	9001      	str	r0, [sp, #4]
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
    84d2:	9b01      	ldr	r3, [sp, #4]
    84d4:	b963      	cbnz	r3, 84f0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xa0>
    84d6:	2301      	movs	r3, #1
    84d8:	e02c      	b.n	8534 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xe4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    84da:	2000      	movs	r0, #0
    84dc:	e7d2      	b.n	8484 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x34>
    FLATBUFFERS_ASSERT(i < size());
    84de:	4bb6      	ldr	r3, [pc, #728]	; (87b8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    84e0:	4ab6      	ldr	r2, [pc, #728]	; (87bc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x36c>)
    84e2:	f44f 7183 	mov.w	r1, #262	; 0x106
    84e6:	48b6      	ldr	r0, [pc, #728]	; (87c0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    84e8:	f008 fa26 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    84ec:	2000      	movs	r0, #0
    84ee:	e7eb      	b.n	84c8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x78>
    84f0:	2300      	movs	r3, #0
    84f2:	e01f      	b.n	8534 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xe4>
      current->offline_offset = kOnlinePlannedBuffer;
    84f4:	f04f 33ff 	mov.w	r3, #4294967295
    84f8:	612b      	str	r3, [r5, #16]
  for (size_t i = 0; i < tensor_count_; ++i) {
    84fa:	3601      	adds	r6, #1
    84fc:	6863      	ldr	r3, [r4, #4]
    84fe:	42b3      	cmp	r3, r6
    8500:	d920      	bls.n	8544 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xf4>
    AllocationInfo* current = &info_[i];
    8502:	6825      	ldr	r5, [r4, #0]
    8504:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    8508:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
    current->output_ptr = &(eval_tensors[i].data.data);
    850c:	009f      	lsls	r7, r3, #2
    850e:	eb09 0083 	add.w	r0, r9, r3, lsl #2
    8512:	6068      	str	r0, [r5, #4]
    TF_LITE_ENSURE_STATUS(
    8514:	4629      	mov	r1, r5
    8516:	f00a fe4d 	bl	131b4 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
    851a:	9001      	str	r0, [sp, #4]
    851c:	2800      	cmp	r0, #0
    851e:	f040 8146 	bne.w	87ae <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x35e>
    current->first_created = -1;
    8522:	f04f 33ff 	mov.w	r3, #4294967295
    8526:	60ab      	str	r3, [r5, #8]
    current->last_used = -1;
    8528:	60eb      	str	r3, [r5, #12]
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
    852a:	f859 7007 	ldr.w	r7, [r9, r7]
    852e:	2f00      	cmp	r7, #0
    8530:	d09a      	beq.n	8468 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x18>
    8532:	2300      	movs	r3, #0
    8534:	752b      	strb	r3, [r5, #20]
    if (offline_offsets) {
    8536:	f1ba 0f00 	cmp.w	sl, #0
    853a:	d0db      	beq.n	84f4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xa4>
      current->offline_offset = offline_offsets[i];
    853c:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
    8540:	612b      	str	r3, [r5, #16]
    8542:	e7da      	b.n	84fa <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0xaa>
  uint32_t operators_size = NumSubgraphOperators(subgraph);
    8544:	4640      	mov	r0, r8
    8546:	f00a ff0c 	bl	13362 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
    854a:	4607      	mov	r7, r0
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
    854c:	f04f 0900 	mov.w	r9, #0
    8550:	e01f      	b.n	8592 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x142>
    8552:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8554:	eb08 0500 	add.w	r5, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8558:	b350      	cbz	r0, 85b0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x160>
    855a:	4628      	mov	r0, r5
    855c:	f00a fe4b 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8560:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8562:	6828      	ldr	r0, [r5, #0]
    8564:	f009 fc28 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8568:	4581      	cmp	r9, r0
    856a:	d22a      	bcs.n	85c2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x172>
    856c:	6828      	ldr	r0, [r5, #0]
    856e:	f009 fc23 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8572:	4581      	cmp	r9, r0
    8574:	d21e      	bcs.n	85b4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x164>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8576:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8578:	f855 0029 	ldr.w	r0, [r5, r9, lsl #2]
    857c:	f00a fe40 	bl	13200 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    AllocationInfo* current = &info_[tensor_index];
    8580:	6823      	ldr	r3, [r4, #0]
    8582:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    8586:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    current->first_created = 0;
    858a:	2300      	movs	r3, #0
    858c:	6083      	str	r3, [r0, #8]
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
    858e:	f109 0901 	add.w	r9, r9, #1
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
    8592:	4646      	mov	r6, r8
    return data_ - ReadScalar<soffset_t>(data_);
    8594:	4640      	mov	r0, r8
    8596:	f00a fe34 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    859a:	eba8 0500 	sub.w	r5, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    859e:	4628      	mov	r0, r5
    85a0:	f00a fe35 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    85a4:	2806      	cmp	r0, #6
    85a6:	d9d4      	bls.n	8552 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x102>
    85a8:	1da8      	adds	r0, r5, #6
    85aa:	f00a fe30 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    85ae:	e7d1      	b.n	8554 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x104>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    85b0:	2500      	movs	r5, #0
    85b2:	e7d6      	b.n	8562 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x112>
    FLATBUFFERS_ASSERT(i < size());
    85b4:	4b80      	ldr	r3, [pc, #512]	; (87b8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    85b6:	4a83      	ldr	r2, [pc, #524]	; (87c4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    85b8:	f44f 7183 	mov.w	r1, #262	; 0x106
    85bc:	4880      	ldr	r0, [pc, #512]	; (87c0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    85be:	f008 f9bb 	bl	10938 <__assert_func>
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
    85c2:	f04f 0800 	mov.w	r8, #0
    85c6:	e01e      	b.n	8606 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1b6>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    85c8:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    85ca:	1835      	adds	r5, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    85cc:	b348      	cbz	r0, 8622 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1d2>
    85ce:	4628      	mov	r0, r5
    85d0:	f00a fe11 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    85d4:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    85d6:	6828      	ldr	r0, [r5, #0]
    85d8:	f009 fbee 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    85dc:	4580      	cmp	r8, r0
    85de:	d229      	bcs.n	8634 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1e4>
    85e0:	6828      	ldr	r0, [r5, #0]
    85e2:	f009 fbe9 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    85e6:	4580      	cmp	r8, r0
    85e8:	d21d      	bcs.n	8626 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1d6>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    85ea:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    85ec:	f855 0028 	ldr.w	r0, [r5, r8, lsl #2]
    85f0:	f00a fe06 	bl	13200 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
    AllocationInfo* current = &info_[tensor_index];
    85f4:	6823      	ldr	r3, [r4, #0]
    85f6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    85fa:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    current->last_used = operators_size - 1;
    85fe:	1e7b      	subs	r3, r7, #1
    8600:	60c3      	str	r3, [r0, #12]
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
    8602:	f108 0801 	add.w	r8, r8, #1
    return data_ - ReadScalar<soffset_t>(data_);
    8606:	4630      	mov	r0, r6
    8608:	f00a fdfb 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    860c:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    860e:	4628      	mov	r0, r5
    8610:	f00a fdfd 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8614:	2808      	cmp	r0, #8
    8616:	d9d7      	bls.n	85c8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x178>
    8618:	f105 0008 	add.w	r0, r5, #8
    861c:	f00a fdf7 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8620:	e7d3      	b.n	85ca <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x17a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8622:	2500      	movs	r5, #0
    8624:	e7d7      	b.n	85d6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x186>
    FLATBUFFERS_ASSERT(i < size());
    8626:	4b64      	ldr	r3, [pc, #400]	; (87b8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    8628:	4a66      	ldr	r2, [pc, #408]	; (87c4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    862a:	f44f 7183 	mov.w	r1, #262	; 0x106
    862e:	4864      	ldr	r0, [pc, #400]	; (87c0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    8630:	f008 f982 	bl	10938 <__assert_func>
  for (int i = (operators_size - 1); i >= 0; --i) {
    8634:	3f01      	subs	r7, #1
    8636:	e08d      	b.n	8754 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x304>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8638:	2000      	movs	r0, #0
    863a:	e09b      	b.n	8774 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x324>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    863c:	f04f 0900 	mov.w	r9, #0
    8640:	e0a1      	b.n	8786 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x336>
    FLATBUFFERS_ASSERT(i < size());
    8642:	4b5d      	ldr	r3, [pc, #372]	; (87b8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    8644:	4a60      	ldr	r2, [pc, #384]	; (87c8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x378>)
    8646:	f44f 7183 	mov.w	r1, #262	; 0x106
    864a:	485d      	ldr	r0, [pc, #372]	; (87c0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    864c:	f008 f974 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8650:	2000      	movs	r0, #0
    8652:	e019      	b.n	8688 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x238>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8654:	2500      	movs	r5, #0
    8656:	e01f      	b.n	8698 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x248>
    FLATBUFFERS_ASSERT(i < size());
    8658:	4b57      	ldr	r3, [pc, #348]	; (87b8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    865a:	4a5a      	ldr	r2, [pc, #360]	; (87c4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    865c:	f44f 7183 	mov.w	r1, #262	; 0x106
    8660:	4857      	ldr	r0, [pc, #348]	; (87c0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    8662:	f008 f969 	bl	10938 <__assert_func>
        current->last_used = i;
    8666:	60c7      	str	r7, [r0, #12]
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
    8668:	f10a 0a01 	add.w	sl, sl, #1
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
    866c:	46c8      	mov	r8, r9
    return data_ - ReadScalar<soffset_t>(data_);
    866e:	4648      	mov	r0, r9
    8670:	f00a fdc7 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8674:	eba9 0500 	sub.w	r5, r9, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8678:	4628      	mov	r0, r5
    867a:	f00a fdc8 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    867e:	2806      	cmp	r0, #6
    8680:	d9e6      	bls.n	8650 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x200>
    8682:	1da8      	adds	r0, r5, #6
    8684:	f00a fdc3 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8688:	eb09 0500 	add.w	r5, r9, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    868c:	2800      	cmp	r0, #0
    868e:	d0e1      	beq.n	8654 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x204>
    8690:	4628      	mov	r0, r5
    8692:	f00a fdb0 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8696:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8698:	6828      	ldr	r0, [r5, #0]
    869a:	f009 fb8d 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    869e:	4582      	cmp	sl, r0
    86a0:	d215      	bcs.n	86ce <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x27e>
    86a2:	6828      	ldr	r0, [r5, #0]
    86a4:	f009 fb88 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    86a8:	4582      	cmp	sl, r0
    86aa:	d2d5      	bcs.n	8658 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x208>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    86ac:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    86ae:	f855 002a 	ldr.w	r0, [r5, sl, lsl #2]
    86b2:	f00a fda5 	bl	13200 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      AllocationInfo* current = &info_[tensor_index];
    86b6:	6823      	ldr	r3, [r4, #0]
    86b8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    86bc:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
      if (((current->last_used == -1) || (current->last_used < i))) {
    86c0:	68c3      	ldr	r3, [r0, #12]
    86c2:	f1b3 3fff 	cmp.w	r3, #4294967295
    86c6:	d0ce      	beq.n	8666 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x216>
    86c8:	42bb      	cmp	r3, r7
    86ca:	dacd      	bge.n	8668 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x218>
    86cc:	e7cb      	b.n	8666 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x216>
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
    86ce:	f04f 0900 	mov.w	r9, #0
    86d2:	e00d      	b.n	86f0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2a0>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    86d4:	2000      	movs	r0, #0
    86d6:	e019      	b.n	870c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2bc>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    86d8:	2500      	movs	r5, #0
    86da:	e01f      	b.n	871c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x2cc>
    FLATBUFFERS_ASSERT(i < size());
    86dc:	4b36      	ldr	r3, [pc, #216]	; (87b8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x368>)
    86de:	4a39      	ldr	r2, [pc, #228]	; (87c4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x374>)
    86e0:	f44f 7183 	mov.w	r1, #262	; 0x106
    86e4:	4836      	ldr	r0, [pc, #216]	; (87c0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x370>)
    86e6:	f008 f927 	bl	10938 <__assert_func>
        current->first_created = i;
    86ea:	6087      	str	r7, [r0, #8]
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
    86ec:	f109 0901 	add.w	r9, r9, #1
    return data_ - ReadScalar<soffset_t>(data_);
    86f0:	4640      	mov	r0, r8
    86f2:	f00a fd86 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    86f6:	eba8 0500 	sub.w	r5, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    86fa:	4628      	mov	r0, r5
    86fc:	f00a fd87 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8700:	2808      	cmp	r0, #8
    8702:	d9e7      	bls.n	86d4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x284>
    8704:	f105 0008 	add.w	r0, r5, #8
    8708:	f00a fd81 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    870c:	eb08 0500 	add.w	r5, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8710:	2800      	cmp	r0, #0
    8712:	d0e1      	beq.n	86d8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x288>
    8714:	4628      	mov	r0, r5
    8716:	f00a fd6e 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    871a:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    871c:	6828      	ldr	r0, [r5, #0]
    871e:	f009 fb4b 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8722:	4581      	cmp	r9, r0
    8724:	d215      	bcs.n	8752 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x302>
    8726:	6828      	ldr	r0, [r5, #0]
    8728:	f009 fb46 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    872c:	4581      	cmp	r9, r0
    872e:	d2d5      	bcs.n	86dc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x28c>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8730:	3504      	adds	r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8732:	f855 0029 	ldr.w	r0, [r5, r9, lsl #2]
    8736:	f00a fd63 	bl	13200 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
      AllocationInfo* current = &info_[tensor_index];
    873a:	6823      	ldr	r3, [r4, #0]
    873c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    8740:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
      if ((current->first_created == -1) || (current->first_created > i)) {
    8744:	6883      	ldr	r3, [r0, #8]
    8746:	f1b3 3fff 	cmp.w	r3, #4294967295
    874a:	d0ce      	beq.n	86ea <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29a>
    874c:	42bb      	cmp	r3, r7
    874e:	ddcd      	ble.n	86ec <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29c>
    8750:	e7cb      	b.n	86ea <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x29a>
  for (int i = (operators_size - 1); i >= 0; --i) {
    8752:	3f01      	subs	r7, #1
    8754:	2f00      	cmp	r7, #0
    8756:	db28      	blt.n	87aa <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x35a>
    return data_ - ReadScalar<soffset_t>(data_);
    8758:	4630      	mov	r0, r6
    875a:	f00a fd52 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    875e:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8760:	4628      	mov	r0, r5
    8762:	f00a fd54 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8766:	280a      	cmp	r0, #10
    8768:	f67f af66 	bls.w	8638 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1e8>
    876c:	f105 000a 	add.w	r0, r5, #10
    8770:	f00a fd4d 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8774:	eb06 0900 	add.w	r9, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8778:	2800      	cmp	r0, #0
    877a:	f43f af5f 	beq.w	863c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1ec>
    877e:	4648      	mov	r0, r9
    8780:	f00a fd39 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8784:	4481      	add	r9, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8786:	f8d9 0000 	ldr.w	r0, [r9]
    878a:	f009 fb15 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    878e:	4287      	cmp	r7, r0
    8790:	f4bf af57 	bcs.w	8642 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x1f2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8794:	f109 0904 	add.w	r9, r9, #4
    p += i * sizeof(uoffset_t);
    8798:	eb09 0987 	add.w	r9, r9, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    879c:	4648      	mov	r0, r9
    879e:	f00a fd2a 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    87a2:	4481      	add	r9, r0
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
    87a4:	f04f 0a00 	mov.w	sl, #0
    87a8:	e760      	b.n	866c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor+0x21c>
  return kTfLiteOk;
    87aa:	2300      	movs	r3, #0
    87ac:	9301      	str	r3, [sp, #4]
}
    87ae:	9801      	ldr	r0, [sp, #4]
    87b0:	b003      	add	sp, #12
    87b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    87b6:	bf00      	nop
    87b8:	00024e3c 	.word	0x00024e3c
    87bc:	00025124 	.word	0x00025124
    87c0:	00024f08 	.word	0x00024f08
    87c4:	00024e48 	.word	0x00024e48
    87c8:	00025c74 	.word	0x00025c74

000087cc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>:
    ErrorReporter* error_reporter, TfLiteTensor* result) {
    87cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    87d0:	b083      	sub	sp, #12
    87d2:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
    87d6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  TFLITE_DCHECK(result != nullptr);
    87d8:	b31d      	cbz	r5, 8822 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x56>
    87da:	4607      	mov	r7, r0
    87dc:	4688      	mov	r8, r1
    87de:	4614      	mov	r4, r2
    87e0:	469a      	mov	sl, r3
  *result = {};
    87e2:	2240      	movs	r2, #64	; 0x40
    87e4:	2100      	movs	r1, #0
    87e6:	4628      	mov	r0, r5
    87e8:	f00d fc8e 	bl	16108 <memset>
    return data_ - ReadScalar<soffset_t>(data_);
    87ec:	4620      	mov	r0, r4
    87ee:	f00a fd08 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    87f2:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    87f4:	4630      	mov	r0, r6
    87f6:	f00a fd0a 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    87fa:	2806      	cmp	r0, #6
    87fc:	d913      	bls.n	8826 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x5a>
    87fe:	1db0      	adds	r0, r6, #6
    8800:	f00a fd05 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8804:	b188      	cbz	r0, 882a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x5e>
    8806:	4420      	add	r0, r4
    8808:	f00a fd07 	bl	1321a <_ZN11flatbuffers10ReadScalarIaEET_PKv>
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    880c:	464a      	mov	r2, r9
    880e:	4629      	mov	r1, r5
    8810:	b2c0      	uxtb	r0, r0
    8812:	f001 f891 	bl	9938 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    8816:	4606      	mov	r6, r0
    8818:	b148      	cbz	r0, 882e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x62>
}
    881a:	4630      	mov	r0, r6
    881c:	b003      	add	sp, #12
    881e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(result != nullptr);
    8822:	f00d fc4b 	bl	160bc <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8826:	2000      	movs	r0, #0
    8828:	e7ec      	b.n	8804 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x38>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    882a:	2000      	movs	r0, #0
    882c:	e7ee      	b.n	880c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x40>
    return data_ - ReadScalar<soffset_t>(data_);
    882e:	4620      	mov	r0, r4
    8830:	f00a fce7 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8834:	eba4 0b00 	sub.w	fp, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8838:	4658      	mov	r0, fp
    883a:	f00a fce8 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    883e:	280e      	cmp	r0, #14
    8840:	d93f      	bls.n	88c2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xf6>
    8842:	f10b 000e 	add.w	r0, fp, #14
    8846:	f00a fce2 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    884a:	b118      	cbz	r0, 8854 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x88>
    884c:	4420      	add	r0, r4
    884e:	f00a fda7 	bl	133a0 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    8852:	4606      	mov	r6, r0
    return GetField<uint8_t>(VT_IS_VARIABLE, 0) != 0;
    8854:	3e00      	subs	r6, #0
    8856:	bf18      	it	ne
    8858:	2601      	movne	r6, #1
  result->is_variable = flatbuffer_tensor.is_variable();
    885a:	f885 602d 	strb.w	r6, [r5, #45]	; 0x2d
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
    885e:	4651      	mov	r1, sl
    8860:	4620      	mov	r0, r4
    8862:	f7ff faed 	bl	7e40 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    8866:	6068      	str	r0, [r5, #4]
  if (result->data.data == nullptr) {
    8868:	b368      	cbz	r0, 88c6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xfa>
    result->allocation_type = kTfLiteMmapRo;
    886a:	2301      	movs	r3, #1
    886c:	752b      	strb	r3, [r5, #20]
  TF_LITE_ENSURE_STATUS(BytesRequiredForTensor(
    886e:	464b      	mov	r3, r9
    8870:	aa01      	add	r2, sp, #4
    8872:	f105 0118 	add.w	r1, r5, #24
    8876:	4620      	mov	r0, r4
    8878:	f7fd fe6a 	bl	6550 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>
    887c:	4606      	mov	r6, r0
    887e:	2800      	cmp	r0, #0
    8880:	d1cb      	bne.n	881a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return data_ - ReadScalar<soffset_t>(data_);
    8882:	4620      	mov	r0, r4
    8884:	f00a fcbd 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8888:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    888c:	4650      	mov	r0, sl
    888e:	f00a fcbe 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8892:	2804      	cmp	r0, #4
    8894:	d91a      	bls.n	88cc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x100>
    8896:	f10a 0004 	add.w	r0, sl, #4
    889a:	f00a fcb8 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    889e:	eb04 0a00 	add.w	sl, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    88a2:	b1a8      	cbz	r0, 88d0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x104>
    88a4:	4650      	mov	r0, sl
    88a6:	f00a fca6 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    88aa:	eb0a 0200 	add.w	r2, sl, r0
  if (flatbuffer_tensor.shape() == nullptr) {
    88ae:	b18a      	cbz	r2, 88d4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x108>
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    88b0:	f105 0308 	add.w	r3, r5, #8
    88b4:	4649      	mov	r1, r9
    88b6:	4638      	mov	r0, r7
    88b8:	f00a ffb0 	bl	1381c <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    88bc:	b160      	cbz	r0, 88d8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x10c>
    88be:	4606      	mov	r6, r0
    88c0:	e7ab      	b.n	881a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    88c2:	2000      	movs	r0, #0
    88c4:	e7c1      	b.n	884a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x7e>
    result->allocation_type = kTfLiteArenaRw;
    88c6:	2302      	movs	r3, #2
    88c8:	752b      	strb	r3, [r5, #20]
    88ca:	e7d0      	b.n	886e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa2>
    88cc:	2000      	movs	r0, #0
    88ce:	e7e6      	b.n	889e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xd2>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    88d0:	2200      	movs	r2, #0
    88d2:	e7ec      	b.n	88ae <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xe2>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
    88d4:	4bb6      	ldr	r3, [pc, #728]	; (8bb0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e4>)
    88d6:	60ab      	str	r3, [r5, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    88d8:	4620      	mov	r0, r4
    88da:	f00a fc92 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    88de:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    88e2:	4650      	mov	r0, sl
    88e4:	f00a fc93 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    88e8:	280c      	cmp	r0, #12
    88ea:	d91a      	bls.n	8922 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x156>
    88ec:	f10a 000c 	add.w	r0, sl, #12
    88f0:	f00a fc8d 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    88f4:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    88f6:	b1b0      	cbz	r0, 8926 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x15a>
    88f8:	4620      	mov	r0, r4
    88fa:	f00a fc7c 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    88fe:	4404      	add	r4, r0
      src_quantization->zero_point() &&
    8900:	2c00      	cmp	r4, #0
    8902:	d08a      	beq.n	881a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return GetPointer<const flatbuffers::Vector<float> *>(VT_SCALE);
    8904:	46a2      	mov	sl, r4
    return data_ - ReadScalar<soffset_t>(data_);
    8906:	4620      	mov	r0, r4
    8908:	f00a fc7b 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    890c:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    890e:	4620      	mov	r0, r4
    8910:	f00a fc7d 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8914:	2808      	cmp	r0, #8
    8916:	d908      	bls.n	892a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x15e>
    8918:	f104 0008 	add.w	r0, r4, #8
    891c:	f00a fc77 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8920:	e004      	b.n	892c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x160>
    8922:	2000      	movs	r0, #0
    8924:	e7e6      	b.n	88f4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x128>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8926:	2400      	movs	r4, #0
    8928:	e7ea      	b.n	8900 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x134>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    892a:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    892c:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8930:	2800      	cmp	r0, #0
    8932:	d060      	beq.n	89f6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x22a>
    8934:	4620      	mov	r0, r4
    8936:	f00a fc5e 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    893a:	4404      	add	r4, r0
  if (src_quantization && src_quantization->scale() &&
    893c:	2c00      	cmp	r4, #0
    893e:	f43f af6c 	beq.w	881a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
  uoffset_t size() const { return EndianScalar(length_); }
    8942:	6820      	ldr	r0, [r4, #0]
    8944:	f009 fa38 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8948:	2800      	cmp	r0, #0
    894a:	f43f af66 	beq.w	881a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return data_ - ReadScalar<soffset_t>(data_);
    894e:	4650      	mov	r0, sl
    8950:	f00a fc57 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8954:	ebaa 0b00 	sub.w	fp, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8958:	4658      	mov	r0, fp
    895a:	f00a fc58 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    895e:	280a      	cmp	r0, #10
    8960:	d94b      	bls.n	89fa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x22e>
    8962:	f10b 000a 	add.w	r0, fp, #10
    8966:	f00a fc52 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    896a:	eb0a 0b00 	add.w	fp, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    896e:	2800      	cmp	r0, #0
    8970:	d045      	beq.n	89fe <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x232>
    8972:	4658      	mov	r0, fp
    8974:	f00a fc3f 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8978:	4458      	add	r0, fp
      (src_quantization->scale()->size() > 0) &&
    897a:	2800      	cmp	r0, #0
    897c:	f43f af4d 	beq.w	881a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
  uoffset_t size() const { return EndianScalar(length_); }
    8980:	6800      	ldr	r0, [r0, #0]
    8982:	f009 fa19 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      src_quantization->zero_point() &&
    8986:	2800      	cmp	r0, #0
    8988:	f43f af47 	beq.w	881a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    898c:	6820      	ldr	r0, [r4, #0]
    898e:	f009 fa13 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8992:	b3b0      	cbz	r0, 8a02 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x236>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8994:	6860      	ldr	r0, [r4, #4]
    8996:	f00a fd09 	bl	133ac <_ZN11flatbuffers12EndianScalarIfEET_S1_>
    result->params.scale = src_quantization->scale()->Get(0);
    899a:	60e8      	str	r0, [r5, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    899c:	4650      	mov	r0, sl
    899e:	f00a fc30 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    89a2:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    89a6:	4620      	mov	r0, r4
    89a8:	f00a fc31 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    89ac:	280a      	cmp	r0, #10
    89ae:	d92f      	bls.n	8a10 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x244>
    89b0:	f104 000a 	add.w	r0, r4, #10
    89b4:	f00a fc2b 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    89b8:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    89bc:	b350      	cbz	r0, 8a14 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x248>
    89be:	4620      	mov	r0, r4
    89c0:	f00a fc19 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    89c4:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    89c6:	6820      	ldr	r0, [r4, #0]
    89c8:	f009 f9f6 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    89cc:	b320      	cbz	r0, 8a18 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x24c>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    89ce:	e9d4 0101 	ldrd	r0, r1, [r4, #4]
    89d2:	f00a fcea 	bl	133aa <_ZN11flatbuffers12EndianScalarIxEET_S1_>
    result->params.zero_point =
    89d6:	6128      	str	r0, [r5, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    89d8:	4650      	mov	r0, sl
    89da:	f00a fc12 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    89de:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    89e2:	4620      	mov	r0, r4
    89e4:	f00a fc13 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    89e8:	2808      	cmp	r0, #8
    89ea:	d91c      	bls.n	8a26 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x25a>
    89ec:	f104 0008 	add.w	r0, r4, #8
    89f0:	f00a fc0d 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    89f4:	e018      	b.n	8a28 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x25c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    89f6:	2400      	movs	r4, #0
    89f8:	e7a0      	b.n	893c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x170>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    89fa:	2000      	movs	r0, #0
    89fc:	e7b5      	b.n	896a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x19e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    89fe:	2000      	movs	r0, #0
    8a00:	e7bb      	b.n	897a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1ae>
    FLATBUFFERS_ASSERT(i < size());
    8a02:	4b6c      	ldr	r3, [pc, #432]	; (8bb4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    8a04:	4a6c      	ldr	r2, [pc, #432]	; (8bb8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3ec>)
    8a06:	f44f 7183 	mov.w	r1, #262	; 0x106
    8a0a:	486c      	ldr	r0, [pc, #432]	; (8bbc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    8a0c:	f007 ff94 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8a10:	2000      	movs	r0, #0
    8a12:	e7d1      	b.n	89b8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1ec>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a14:	2400      	movs	r4, #0
    8a16:	e7d6      	b.n	89c6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1fa>
    FLATBUFFERS_ASSERT(i < size());
    8a18:	4b66      	ldr	r3, [pc, #408]	; (8bb4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    8a1a:	4a69      	ldr	r2, [pc, #420]	; (8bc0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f4>)
    8a1c:	f44f 7183 	mov.w	r1, #262	; 0x106
    8a20:	4866      	ldr	r0, [pc, #408]	; (8bbc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    8a22:	f007 ff89 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8a26:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8a28:	eb0a 0400 	add.w	r4, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a2c:	b390      	cbz	r0, 8a94 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2c8>
    8a2e:	4620      	mov	r0, r4
    8a30:	f00a fbe1 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8a34:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8a36:	6820      	ldr	r0, [r4, #0]
    8a38:	f009 f9be 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8a3c:	4604      	mov	r4, r0
            ? reinterpret_cast<TfLiteAffineQuantization*>(
    8a3e:	f1b8 0f00 	cmp.w	r8, #0
    8a42:	d029      	beq.n	8a98 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2cc>
                                          alignof(TfLiteAffineQuantization)))
    8a44:	683b      	ldr	r3, [r7, #0]
    8a46:	691b      	ldr	r3, [r3, #16]
                  allocator->AllocateTemp(sizeof(TfLiteAffineQuantization),
    8a48:	2204      	movs	r2, #4
    8a4a:	210c      	movs	r1, #12
    8a4c:	4638      	mov	r0, r7
    8a4e:	4798      	blx	r3
    8a50:	4683      	mov	fp, r0
    if (quantization == nullptr) {
    8a52:	f1bb 0f00 	cmp.w	fp, #0
    8a56:	d027      	beq.n	8aa8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2dc>
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
    8a58:	f1b8 0f00 	cmp.w	r8, #0
    8a5c:	d02a      	beq.n	8ab4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2e8>
                  alignof(TfLiteIntArray)))
    8a5e:	683b      	ldr	r3, [r7, #0]
    8a60:	691e      	ldr	r6, [r3, #16]
                  TfLiteIntArrayGetSizeInBytes(channels),
    8a62:	4620      	mov	r0, r4
    8a64:	f00b f86c 	bl	13b40 <TfLiteIntArrayGetSizeInBytes>
    8a68:	4601      	mov	r1, r0
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
    8a6a:	2204      	movs	r2, #4
    8a6c:	4638      	mov	r0, r7
    8a6e:	47b0      	blx	r6
    quantization->zero_point =
    8a70:	f8cb 0004 	str.w	r0, [fp, #4]
    if (quantization->zero_point == nullptr) {
    8a74:	b340      	cbz	r0, 8ac8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2fc>
    return data_ - ReadScalar<soffset_t>(data_);
    8a76:	4650      	mov	r0, sl
    8a78:	f00a fbc3 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8a7c:	ebaa 0600 	sub.w	r6, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8a80:	4630      	mov	r0, r6
    8a82:	f00a fbc4 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8a86:	2808      	cmp	r0, #8
    8a88:	d924      	bls.n	8ad4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x308>
    8a8a:	f106 0008 	add.w	r0, r6, #8
    8a8e:	f00a fbbe 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8a92:	e020      	b.n	8ad6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x30a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8a94:	2400      	movs	r4, #0
    8a96:	e7ce      	b.n	8a36 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x26a>
                      alignof(TfLiteAffineQuantization)));
    8a98:	683b      	ldr	r3, [r7, #0]
    8a9a:	68db      	ldr	r3, [r3, #12]
                  allocator->AllocateFromTail(
    8a9c:	2204      	movs	r2, #4
    8a9e:	210c      	movs	r1, #12
    8aa0:	4638      	mov	r0, r7
    8aa2:	4798      	blx	r3
    8aa4:	4683      	mov	fp, r0
    8aa6:	e7d4      	b.n	8a52 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x286>
      TF_LITE_REPORT_ERROR(error_reporter,
    8aa8:	4946      	ldr	r1, [pc, #280]	; (8bc4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f8>)
    8aaa:	4648      	mov	r0, r9
    8aac:	f00b f8ec 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    8ab0:	2601      	movs	r6, #1
    8ab2:	e6b2      	b.n	881a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
                  alignof(TfLiteIntArray)));
    8ab4:	683b      	ldr	r3, [r7, #0]
    8ab6:	68de      	ldr	r6, [r3, #12]
                  TfLiteIntArrayGetSizeInBytes(channels),
    8ab8:	4620      	mov	r0, r4
    8aba:	f00b f841 	bl	13b40 <TfLiteIntArrayGetSizeInBytes>
    8abe:	4601      	mov	r1, r0
            : reinterpret_cast<TfLiteIntArray*>(allocator->AllocateFromTail(
    8ac0:	2204      	movs	r2, #4
    8ac2:	4638      	mov	r0, r7
    8ac4:	47b0      	blx	r6
    8ac6:	e7d3      	b.n	8a70 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2a4>
      TF_LITE_REPORT_ERROR(error_reporter,
    8ac8:	493f      	ldr	r1, [pc, #252]	; (8bc8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3fc>)
    8aca:	4648      	mov	r0, r9
    8acc:	f00b f8dc 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    8ad0:	2601      	movs	r6, #1
    8ad2:	e6a2      	b.n	881a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8ad4:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8ad6:	eb0a 0600 	add.w	r6, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8ada:	b1b0      	cbz	r0, 8b0a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x33e>
    8adc:	4630      	mov	r0, r6
    8ade:	f00a fb8a 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8ae2:	1832      	adds	r2, r6, r0
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    8ae4:	465b      	mov	r3, fp
    8ae6:	4649      	mov	r1, r9
    8ae8:	4638      	mov	r0, r7
    8aea:	f00a fea9 	bl	13840 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    8aee:	4606      	mov	r6, r0
    8af0:	2800      	cmp	r0, #0
    8af2:	f47f ae92 	bne.w	881a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    quantization->zero_point->size = channels;
    8af6:	f8db 3004 	ldr.w	r3, [fp, #4]
    8afa:	601c      	str	r4, [r3, #0]
    int* zero_point_data = quantization->zero_point->data;
    8afc:	f8db 3004 	ldr.w	r3, [fp, #4]
    8b00:	f103 0904 	add.w	r9, r3, #4
    for (int i = 0; i < channels; i++) {
    8b04:	f04f 0800 	mov.w	r8, #0
    8b08:	e019      	b.n	8b3e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x372>
    8b0a:	2200      	movs	r2, #0
    8b0c:	e7ea      	b.n	8ae4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x318>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8b0e:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8b10:	eb0a 0700 	add.w	r7, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8b14:	b320      	cbz	r0, 8b60 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x394>
    8b16:	4638      	mov	r0, r7
    8b18:	f00a fb6d 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8b1c:	4407      	add	r7, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8b1e:	6838      	ldr	r0, [r7, #0]
    8b20:	f009 f94a 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8b24:	4580      	cmp	r8, r0
    8b26:	d21d      	bcs.n	8b64 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x398>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8b28:	3704      	adds	r7, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    8b2a:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
    8b2e:	e9d7 0100 	ldrd	r0, r1, [r7]
    8b32:	f00a fc3a 	bl	133aa <_ZN11flatbuffers12EndianScalarIxEET_S1_>
      zero_point_data[i] = src_quantization->zero_point()->Get(i);
    8b36:	f849 0028 	str.w	r0, [r9, r8, lsl #2]
    for (int i = 0; i < channels; i++) {
    8b3a:	f108 0801 	add.w	r8, r8, #1
    8b3e:	45a0      	cmp	r8, r4
    8b40:	da17      	bge.n	8b72 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3a6>
    return data_ - ReadScalar<soffset_t>(data_);
    8b42:	4650      	mov	r0, sl
    8b44:	f00a fb5d 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8b48:	ebaa 0700 	sub.w	r7, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8b4c:	4638      	mov	r0, r7
    8b4e:	f00a fb5e 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8b52:	280a      	cmp	r0, #10
    8b54:	d9db      	bls.n	8b0e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x342>
    8b56:	f107 000a 	add.w	r0, r7, #10
    8b5a:	f00a fb58 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8b5e:	e7d7      	b.n	8b10 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x344>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8b60:	2700      	movs	r7, #0
    8b62:	e7dc      	b.n	8b1e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x352>
    FLATBUFFERS_ASSERT(i < size());
    8b64:	4b13      	ldr	r3, [pc, #76]	; (8bb4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3e8>)
    8b66:	4a16      	ldr	r2, [pc, #88]	; (8bc0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f4>)
    8b68:	f44f 7183 	mov.w	r1, #262	; 0x106
    8b6c:	4813      	ldr	r0, [pc, #76]	; (8bbc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3f0>)
    8b6e:	f007 fee3 	bl	10938 <__assert_func>
    return data_ - ReadScalar<soffset_t>(data_);
    8b72:	4650      	mov	r0, sl
    8b74:	f00a fb45 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8b78:	ebaa 0400 	sub.w	r4, sl, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8b7c:	4620      	mov	r0, r4
    8b7e:	f00a fb46 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8b82:	2810      	cmp	r0, #16
    8b84:	d90f      	bls.n	8ba6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3da>
    8b86:	f104 0010 	add.w	r0, r4, #16
    8b8a:	f00a fb40 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8b8e:	b160      	cbz	r0, 8baa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3de>
    8b90:	4450      	add	r0, sl
    8b92:	f00a fb36 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    quantization->quantized_dimension = src_quantization->quantized_dimension();
    8b96:	f8cb 0008 	str.w	r0, [fp, #8]
    result->quantization = {kTfLiteAffineQuantization, quantization};
    8b9a:	2301      	movs	r3, #1
    8b9c:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
    8ba0:	f8c5 b034 	str.w	fp, [r5, #52]	; 0x34
    8ba4:	e639      	b.n	881a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8ba6:	2000      	movs	r0, #0
    8ba8:	e7f1      	b.n	8b8e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3c2>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8baa:	2000      	movs	r0, #0
    8bac:	e7f3      	b.n	8b96 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x3ca>
    8bae:	bf00      	nop
    8bb0:	00026770 	.word	0x00026770
    8bb4:	00024e3c 	.word	0x00024e3c
    8bb8:	000264cc 	.word	0x000264cc
    8bbc:	00024f08 	.word	0x00024f08
    8bc0:	00025218 	.word	0x00025218
    8bc4:	00026590 	.word	0x00026590
    8bc8:	000265c0 	.word	0x000265c0

00008bcc <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib>:
      sizeof(TfLiteTensor), alignof(TfLiteTensor)));
}

TfLiteStatus MicroAllocator::PopulateTfLiteTensorFromFlatbuffer(
    const Model* model, TfLiteTensor* tensor, int tensor_index,
    int subgraph_idx, bool allocate_temp) {
    8bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    8bd0:	b082      	sub	sp, #8
    8bd2:	4607      	mov	r7, r0
    8bd4:	460e      	mov	r6, r1
    8bd6:	4690      	mov	r8, r2
    8bd8:	469a      	mov	sl, r3
    8bda:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  // TODO(b/162311891): This method serves as a stub to ensure quantized
  // allocations in the tail can be recorded. Once the interpreter has APIs for
  // accessing buffers on TfLiteEvalTensor this method can be dropped.
  return internal::InitializeTfLiteTensorFromFlatbuffer(
    8bdc:	f8d0 9004 	ldr.w	r9, [r0, #4]
    return data_ - ReadScalar<soffset_t>(data_);
    8be0:	4608      	mov	r0, r1
    8be2:	f00a fb0e 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8be6:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8be8:	4628      	mov	r0, r5
    8bea:	f00a fb10 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8bee:	2808      	cmp	r0, #8
    8bf0:	d941      	bls.n	8c76 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xaa>
    8bf2:	f105 0008 	add.w	r0, r5, #8
    8bf6:	f00a fb0a 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8bfa:	1835      	adds	r5, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8bfc:	b3e8      	cbz	r0, 8c7a <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xae>
    8bfe:	4628      	mov	r0, r5
    8c00:	f00a faf9 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8c04:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8c06:	6828      	ldr	r0, [r5, #0]
    8c08:	f009 f8d6 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8c0c:	4284      	cmp	r4, r0
    8c0e:	d236      	bcs.n	8c7e <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xb2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8c10:	3504      	adds	r5, #4
    p += i * sizeof(uoffset_t);
    8c12:	eb05 0484 	add.w	r4, r5, r4, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8c16:	4620      	mov	r0, r4
    8c18:	f00a faed 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8c1c:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8c1e:	4620      	mov	r0, r4
    8c20:	f00a faef 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8c24:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8c26:	4628      	mov	r0, r5
    8c28:	f00a faf1 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8c2c:	2804      	cmp	r0, #4
    8c2e:	d92d      	bls.n	8c8c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc0>
    8c30:	1d28      	adds	r0, r5, #4
    8c32:	f00a faec 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8c36:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8c38:	b350      	cbz	r0, 8c90 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc4>
    8c3a:	4620      	mov	r0, r4
    8c3c:	f00a fadb 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8c40:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8c42:	6820      	ldr	r0, [r4, #0]
    8c44:	f009 f8b8 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8c48:	4582      	cmp	sl, r0
    8c4a:	d223      	bcs.n	8c94 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc8>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8c4c:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8c4e:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8c52:	4620      	mov	r0, r4
    8c54:	f00a facf 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8c58:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8c5a:	4630      	mov	r0, r6
    8c5c:	f00a fad1 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8c60:	1a35      	subs	r5, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8c62:	4628      	mov	r0, r5
    8c64:	f00a fad3 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8c68:	280c      	cmp	r0, #12
    8c6a:	d91a      	bls.n	8ca2 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd6>
    8c6c:	f105 000c 	add.w	r0, r5, #12
    8c70:	f00a facd 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8c74:	e016      	b.n	8ca4 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd8>
    8c76:	2000      	movs	r0, #0
    8c78:	e7bf      	b.n	8bfa <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x2e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8c7a:	2500      	movs	r5, #0
    8c7c:	e7c3      	b.n	8c06 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    8c7e:	4b14      	ldr	r3, [pc, #80]	; (8cd0 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x104>)
    8c80:	4a14      	ldr	r2, [pc, #80]	; (8cd4 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x108>)
    8c82:	f44f 7183 	mov.w	r1, #262	; 0x106
    8c86:	4814      	ldr	r0, [pc, #80]	; (8cd8 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x10c>)
    8c88:	f007 fe56 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8c8c:	2000      	movs	r0, #0
    8c8e:	e7d2      	b.n	8c36 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x6a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8c90:	2400      	movs	r4, #0
    8c92:	e7d6      	b.n	8c42 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x76>
    FLATBUFFERS_ASSERT(i < size());
    8c94:	4b0e      	ldr	r3, [pc, #56]	; (8cd0 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x104>)
    8c96:	4a11      	ldr	r2, [pc, #68]	; (8cdc <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x110>)
    8c98:	f44f 7183 	mov.w	r1, #262	; 0x106
    8c9c:	480e      	ldr	r0, [pc, #56]	; (8cd8 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x10c>)
    8c9e:	f007 fe4b 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8ca2:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8ca4:	4406      	add	r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8ca6:	b180      	cbz	r0, 8cca <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xfe>
    8ca8:	4630      	mov	r0, r6
    8caa:	f00a faa4 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8cae:	1833      	adds	r3, r6, r0
    8cb0:	f8cd 8004 	str.w	r8, [sp, #4]
    8cb4:	68fa      	ldr	r2, [r7, #12]
    8cb6:	9200      	str	r2, [sp, #0]
    8cb8:	4622      	mov	r2, r4
    8cba:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
    8cbe:	4648      	mov	r0, r9
    8cc0:	f7ff fd84 	bl	87cc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>
      memory_allocator_, allocate_temp,
      *model->subgraphs()->Get(subgraph_idx)->tensors()->Get(tensor_index),
      model->buffers(), error_reporter_, tensor);
}
    8cc4:	b002      	add	sp, #8
    8cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8cca:	2300      	movs	r3, #0
    8ccc:	e7f0      	b.n	8cb0 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xe4>
    8cce:	bf00      	nop
    8cd0:	00024e3c 	.word	0x00024e3c
    8cd4:	00024f8c 	.word	0x00024f8c
    8cd8:	00024f08 	.word	0x00024f08
    8cdc:	00025124 	.word	0x00025124

00008ce0 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor>:
    ErrorReporter* error_reporter, TfLiteEvalTensor* result) {
    8ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8ce4:	4680      	mov	r8, r0
    8ce6:	460c      	mov	r4, r1
    8ce8:	4691      	mov	r9, r2
    8cea:	461f      	mov	r7, r3
    8cec:	9d08      	ldr	r5, [sp, #32]
  *result = {};
    8cee:	2300      	movs	r3, #0
    8cf0:	602b      	str	r3, [r5, #0]
    8cf2:	606b      	str	r3, [r5, #4]
    8cf4:	60ab      	str	r3, [r5, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    8cf6:	4608      	mov	r0, r1
    8cf8:	f00a fa83 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8cfc:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8cfe:	4630      	mov	r0, r6
    8d00:	f00a fa85 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8d04:	2806      	cmp	r0, #6
    8d06:	d911      	bls.n	8d2c <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x4c>
    8d08:	1db0      	adds	r0, r6, #6
    8d0a:	f00a fa80 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8d0e:	b178      	cbz	r0, 8d30 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x50>
    8d10:	4420      	add	r0, r4
    8d12:	f00a fa82 	bl	1321a <_ZN11flatbuffers10ReadScalarIaEET_PKv>
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
    8d16:	463a      	mov	r2, r7
    8d18:	f105 0108 	add.w	r1, r5, #8
    8d1c:	b2c0      	uxtb	r0, r0
    8d1e:	f000 fe0b 	bl	9938 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
    8d22:	4606      	mov	r6, r0
    8d24:	b130      	cbz	r0, 8d34 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x54>
}
    8d26:	4630      	mov	r0, r6
    8d28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8d2c:	2000      	movs	r0, #0
    8d2e:	e7ee      	b.n	8d0e <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x2e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    8d30:	2000      	movs	r0, #0
    8d32:	e7f0      	b.n	8d16 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x36>
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
    8d34:	4649      	mov	r1, r9
    8d36:	4620      	mov	r0, r4
    8d38:	f7ff f882 	bl	7e40 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    8d3c:	6028      	str	r0, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    8d3e:	4620      	mov	r0, r4
    8d40:	f00a fa5f 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8d44:	eba4 0900 	sub.w	r9, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8d48:	4648      	mov	r0, r9
    8d4a:	f00a fa60 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8d4e:	2804      	cmp	r0, #4
    8d50:	d911      	bls.n	8d76 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x96>
    8d52:	f109 0004 	add.w	r0, r9, #4
    8d56:	f00a fa5a 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8d5a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8d5c:	b168      	cbz	r0, 8d7a <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x9a>
    8d5e:	4620      	mov	r0, r4
    8d60:	f00a fa49 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8d64:	1822      	adds	r2, r4, r0
  if (flatbuffer_tensor.shape() == nullptr) {
    8d66:	b152      	cbz	r2, 8d7e <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x9e>
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
    8d68:	1d2b      	adds	r3, r5, #4
    8d6a:	4639      	mov	r1, r7
    8d6c:	4640      	mov	r0, r8
    8d6e:	f00a fd55 	bl	1381c <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
    8d72:	4606      	mov	r6, r0
    8d74:	e7d7      	b.n	8d26 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x46>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8d76:	2000      	movs	r0, #0
    8d78:	e7ef      	b.n	8d5a <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x7a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8d7a:	2200      	movs	r2, #0
    8d7c:	e7f3      	b.n	8d66 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x86>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
    8d7e:	4b01      	ldr	r3, [pc, #4]	; (8d84 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0xa4>)
    8d80:	606b      	str	r3, [r5, #4]
    8d82:	e7d0      	b.n	8d26 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x46>
    8d84:	00026770 	.word	0x00026770

00008d88 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
    const Model* model, SubgraphAllocations* subgraph_allocations) {
    8d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8d8c:	b087      	sub	sp, #28
    8d8e:	9104      	str	r1, [sp, #16]
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    8d90:	9205      	str	r2, [sp, #20]
    8d92:	b192      	cbz	r2, 8dba <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x32>
    8d94:	4683      	mov	fp, r0
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    8d96:	2300      	movs	r3, #0
    8d98:	9303      	str	r3, [sp, #12]
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::SubGraph>> *>(VT_SUBGRAPHS);
    8d9a:	9c04      	ldr	r4, [sp, #16]
    8d9c:	46a0      	mov	r8, r4
    return data_ - ReadScalar<soffset_t>(data_);
    8d9e:	4620      	mov	r0, r4
    8da0:	f00a fa2f 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8da4:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8da6:	4620      	mov	r0, r4
    8da8:	f00a fa31 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8dac:	2808      	cmp	r0, #8
    8dae:	d906      	bls.n	8dbe <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x36>
    8db0:	f104 0008 	add.w	r0, r4, #8
    8db4:	f00a fa2b 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8db8:	e002      	b.n	8dc0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x38>
  TFLITE_DCHECK(subgraph_allocations != nullptr);
    8dba:	f00d f97f 	bl	160bc <abort>
    8dbe:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8dc0:	9b04      	ldr	r3, [sp, #16]
    8dc2:	181c      	adds	r4, r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8dc4:	2800      	cmp	r0, #0
    8dc6:	d03d      	beq.n	8e44 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xbc>
    8dc8:	4620      	mov	r0, r4
    8dca:	f00a fa14 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8dce:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8dd0:	6820      	ldr	r0, [r4, #0]
    8dd2:	f008 fff1 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    8dd6:	9d03      	ldr	r5, [sp, #12]
    8dd8:	4285      	cmp	r5, r0
    8dda:	f080 80b3 	bcs.w	8f44 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1bc>
    8dde:	6820      	ldr	r0, [r4, #0]
    8de0:	f008 ffea 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8de4:	4285      	cmp	r5, r0
    8de6:	d22f      	bcs.n	8e48 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xc0>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8de8:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8dea:	9b03      	ldr	r3, [sp, #12]
    8dec:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8df0:	4620      	mov	r0, r4
    8df2:	f00a fa00 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    TFLITE_DCHECK(subgraph != nullptr);
    8df6:	1824      	adds	r4, r4, r0
    8df8:	d02d      	beq.n	8e56 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xce>
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Tensor>> *>(VT_TENSORS);
    8dfa:	4627      	mov	r7, r4
    return data_ - ReadScalar<soffset_t>(data_);
    8dfc:	4620      	mov	r0, r4
    8dfe:	f00a fa00 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8e02:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8e04:	4628      	mov	r0, r5
    8e06:	f00a fa02 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8e0a:	2804      	cmp	r0, #4
    8e0c:	d925      	bls.n	8e5a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xd2>
    8e0e:	1d28      	adds	r0, r5, #4
    8e10:	f00a f9fd 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8e14:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8e16:	b310      	cbz	r0, 8e5e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xd6>
    8e18:	4620      	mov	r0, r4
    8e1a:	f00a f9ec 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8e1e:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8e20:	6820      	ldr	r0, [r4, #0]
    8e22:	f008 ffc9 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    8e26:	4682      	mov	sl, r0
        reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
    8e28:	f8db 0004 	ldr.w	r0, [fp, #4]
            sizeof(TfLiteEvalTensor) * alloc_count, alignof(TfLiteEvalTensor)));
    8e2c:	6803      	ldr	r3, [r0, #0]
    8e2e:	68db      	ldr	r3, [r3, #12]
        reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
    8e30:	eb0a 014a 	add.w	r1, sl, sl, lsl #1
    8e34:	0089      	lsls	r1, r1, #2
    8e36:	460c      	mov	r4, r1
    8e38:	2204      	movs	r2, #4
    8e3a:	4798      	blx	r3
    if (tensors == nullptr) {
    8e3c:	9002      	str	r0, [sp, #8]
    8e3e:	b180      	cbz	r0, 8e62 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xda>
    for (size_t i = 0; i < alloc_count; ++i) {
    8e40:	2500      	movs	r5, #0
    8e42:	e038      	b.n	8eb6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x12e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8e44:	2400      	movs	r4, #0
    8e46:	e7c3      	b.n	8dd0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x48>
    FLATBUFFERS_ASSERT(i < size());
    8e48:	4b3f      	ldr	r3, [pc, #252]	; (8f48 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c0>)
    8e4a:	4a40      	ldr	r2, [pc, #256]	; (8f4c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c4>)
    8e4c:	f44f 7183 	mov.w	r1, #262	; 0x106
    8e50:	483f      	ldr	r0, [pc, #252]	; (8f50 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c8>)
    8e52:	f007 fd71 	bl	10938 <__assert_func>
    TFLITE_DCHECK(subgraph != nullptr);
    8e56:	f00d f931 	bl	160bc <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8e5a:	2000      	movs	r0, #0
    8e5c:	e7da      	b.n	8e14 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x8c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8e5e:	2400      	movs	r4, #0
    8e60:	e7de      	b.n	8e20 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x98>
      TF_LITE_REPORT_ERROR(
    8e62:	4622      	mov	r2, r4
    8e64:	493b      	ldr	r1, [pc, #236]	; (8f54 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1cc>)
    8e66:	f8db 000c 	ldr.w	r0, [fp, #12]
    8e6a:	f00a ff0d 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    8e6e:	2001      	movs	r0, #1
    8e70:	e05c      	b.n	8f2c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8e72:	2000      	movs	r0, #0
    8e74:	e02f      	b.n	8ed6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x14e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8e76:	2400      	movs	r4, #0
    8e78:	e034      	b.n	8ee4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x15c>
    FLATBUFFERS_ASSERT(i < size());
    8e7a:	4b33      	ldr	r3, [pc, #204]	; (8f48 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c0>)
    8e7c:	4a36      	ldr	r2, [pc, #216]	; (8f58 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d0>)
    8e7e:	f44f 7183 	mov.w	r1, #262	; 0x106
    8e82:	4833      	ldr	r0, [pc, #204]	; (8f50 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c8>)
    8e84:	f007 fd58 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8e88:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    8e8a:	eb08 0600 	add.w	r6, r8, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8e8e:	2800      	cmp	r0, #0
    8e90:	d043      	beq.n	8f1a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x192>
    8e92:	4630      	mov	r0, r6
    8e94:	f00a f9af 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8e98:	1832      	adds	r2, r6, r0
          error_reporter_, &tensors[i]);
    8e9a:	eb05 0345 	add.w	r3, r5, r5, lsl #1
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
    8e9e:	9902      	ldr	r1, [sp, #8]
    8ea0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    8ea4:	9300      	str	r3, [sp, #0]
    8ea6:	f8db 300c 	ldr.w	r3, [fp, #12]
    8eaa:	4621      	mov	r1, r4
    8eac:	4648      	mov	r0, r9
    8eae:	f7ff ff17 	bl	8ce0 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor>
      if (status != kTfLiteOk) {
    8eb2:	bba0      	cbnz	r0, 8f1e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x196>
    for (size_t i = 0; i < alloc_count; ++i) {
    8eb4:	3501      	adds	r5, #1
    8eb6:	4555      	cmp	r5, sl
    8eb8:	d23b      	bcs.n	8f32 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1aa>
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
    8eba:	f8db 9004 	ldr.w	r9, [fp, #4]
    return data_ - ReadScalar<soffset_t>(data_);
    8ebe:	4638      	mov	r0, r7
    8ec0:	f00a f99f 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8ec4:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8ec6:	4620      	mov	r0, r4
    8ec8:	f00a f9a1 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8ecc:	2804      	cmp	r0, #4
    8ece:	d9d0      	bls.n	8e72 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xea>
    8ed0:	1d20      	adds	r0, r4, #4
    8ed2:	f00a f99c 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8ed6:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8ed8:	2800      	cmp	r0, #0
    8eda:	d0cc      	beq.n	8e76 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xee>
    8edc:	4620      	mov	r0, r4
    8ede:	f00a f98a 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8ee2:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8ee4:	6820      	ldr	r0, [r4, #0]
    8ee6:	f008 ff67 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8eea:	4285      	cmp	r5, r0
    8eec:	d2c5      	bcs.n	8e7a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xf2>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8eee:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8ef0:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8ef4:	4620      	mov	r0, r4
    8ef6:	f00a f97e 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8efa:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8efc:	4640      	mov	r0, r8
    8efe:	f00a f980 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8f02:	eba8 0600 	sub.w	r6, r8, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8f06:	4630      	mov	r0, r6
    8f08:	f00a f981 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8f0c:	280c      	cmp	r0, #12
    8f0e:	d9bb      	bls.n	8e88 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x100>
    8f10:	f106 000c 	add.w	r0, r6, #12
    8f14:	f00a f97b 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    8f18:	e7b7      	b.n	8e8a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x102>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8f1a:	2200      	movs	r2, #0
    8f1c:	e7bd      	b.n	8e9a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x112>
        TF_LITE_REPORT_ERROR(error_reporter_, "Failed to initialize tensor %d",
    8f1e:	462a      	mov	r2, r5
    8f20:	490e      	ldr	r1, [pc, #56]	; (8f5c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d4>)
    8f22:	f8db 000c 	ldr.w	r0, [fp, #12]
    8f26:	f00a feaf 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        return kTfLiteError;
    8f2a:	2001      	movs	r0, #1
}
    8f2c:	b007      	add	sp, #28
    8f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    subgraph_allocations[subgraph_idx].tensors = tensors;
    8f32:	9b05      	ldr	r3, [sp, #20]
    8f34:	9a03      	ldr	r2, [sp, #12]
    8f36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    8f3a:	9902      	ldr	r1, [sp, #8]
    8f3c:	6059      	str	r1, [r3, #4]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
    8f3e:	1c53      	adds	r3, r2, #1
    8f40:	9303      	str	r3, [sp, #12]
    8f42:	e72a      	b.n	8d9a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x12>
  return kTfLiteOk;
    8f44:	2000      	movs	r0, #0
    8f46:	e7f1      	b.n	8f2c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a4>
    8f48:	00024e3c 	.word	0x00024e3c
    8f4c:	00024f8c 	.word	0x00024f8c
    8f50:	00024f08 	.word	0x00024f08
    8f54:	000265f0 	.word	0x000265f0
    8f58:	00025124 	.word	0x00025124
    8f5c:	00026638 	.word	0x00026638

00008f60 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi>:
  return error_reporter_;
}

TfLiteStatus MicroAllocator::CommitStaticMemoryPlan(
    const Model* model, TfLiteEvalTensor* eval_tensors,
    ScratchBufferHandle* scratch_buffer_handles, int subgraph_idx) {
    8f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8f64:	b093      	sub	sp, #76	; 0x4c
    8f66:	4606      	mov	r6, r0
    8f68:	460f      	mov	r7, r1
    8f6a:	4690      	mov	r8, r2
    8f6c:	4699      	mov	r9, r3
    8f6e:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    return data_ - ReadScalar<soffset_t>(data_);
    8f72:	4608      	mov	r0, r1
    8f74:	f00a f945 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8f78:	1a3c      	subs	r4, r7, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8f7a:	4620      	mov	r0, r4
    8f7c:	f00a f947 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8f80:	2808      	cmp	r0, #8
    8f82:	d948      	bls.n	9016 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xb6>
    8f84:	f104 0008 	add.w	r0, r4, #8
    8f88:	f00a f941 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8f8c:	183c      	adds	r4, r7, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8f8e:	2800      	cmp	r0, #0
    8f90:	d043      	beq.n	901a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xba>
    8f92:	4620      	mov	r0, r4
    8f94:	f00a f92f 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8f98:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8f9a:	6820      	ldr	r0, [r4, #0]
    8f9c:	f008 ff0c 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    8fa0:	4582      	cmp	sl, r0
    8fa2:	d23c      	bcs.n	901e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xbe>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    8fa4:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
    8fa6:	eb04 048a 	add.w	r4, r4, sl, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
    8faa:	4620      	mov	r0, r4
    8fac:	f00a f923 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8fb0:	4404      	add	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
    8fb2:	4620      	mov	r0, r4
    8fb4:	f00a f925 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8fb8:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    8fba:	4628      	mov	r0, r5
    8fbc:	f00a f927 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    8fc0:	2804      	cmp	r0, #4
    8fc2:	d933      	bls.n	902c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xcc>
    8fc4:	1d28      	adds	r0, r5, #4
    8fc6:	f00a f922 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    8fca:	1825      	adds	r5, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    8fcc:	b380      	cbz	r0, 9030 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xd0>
    8fce:	4628      	mov	r0, r5
    8fd0:	f00a f911 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    8fd4:	4405      	add	r5, r0
  uoffset_t size() const { return EndianScalar(length_); }
    8fd6:	6828      	ldr	r0, [r5, #0]
    8fd8:	f008 feee 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  // allocated from the temp section and cleaned up at the bottom of this
  // function.

  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  size_t allocation_info_count =
      subgraph->tensors()->size() + scratch_buffer_request_count_;
    8fdc:	6973      	ldr	r3, [r6, #20]
    8fde:	18c5      	adds	r5, r0, r3
  size_t bytes = sizeof(AllocationInfo) * allocation_info_count;
    8fe0:	eb05 0a45 	add.w	sl, r5, r5, lsl #1
    8fe4:	ea4f 0aca 	mov.w	sl, sl, lsl #3

  // Allocate an array of AllocationInfo structs from the temp section. This
  // struct will be used by AllocationInfoBuilder to find buffer usage.
  AllocationInfo* allocation_info = reinterpret_cast<AllocationInfo*>(
      memory_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
    8fe8:	6870      	ldr	r0, [r6, #4]
    8fea:	6803      	ldr	r3, [r0, #0]
    8fec:	691b      	ldr	r3, [r3, #16]
    8fee:	2204      	movs	r2, #4
    8ff0:	4651      	mov	r1, sl
    8ff2:	4798      	blx	r3
  if (allocation_info == nullptr) {
    8ff4:	4683      	mov	fp, r0
    8ff6:	b1e8      	cbz	r0, 9034 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xd4>
    return data_ - ReadScalar<soffset_t>(data_);
    8ff8:	4620      	mov	r0, r4
    8ffa:	f00a f902 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    8ffe:	eba4 0a00 	sub.w	sl, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9002:	4650      	mov	r0, sl
    9004:	f00a f903 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9008:	2804      	cmp	r0, #4
    900a:	d91a      	bls.n	9042 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xe2>
    900c:	f10a 0004 	add.w	r0, sl, #4
    9010:	f00a f8fd 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9014:	e016      	b.n	9044 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xe4>
    9016:	2000      	movs	r0, #0
    9018:	e7b8      	b.n	8f8c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x2c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    901a:	2400      	movs	r4, #0
    901c:	e7bd      	b.n	8f9a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x3a>
    FLATBUFFERS_ASSERT(i < size());
    901e:	4b55      	ldr	r3, [pc, #340]	; (9174 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x214>)
    9020:	4a55      	ldr	r2, [pc, #340]	; (9178 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x218>)
    9022:	f44f 7183 	mov.w	r1, #262	; 0x106
    9026:	4855      	ldr	r0, [pc, #340]	; (917c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x21c>)
    9028:	f007 fc86 	bl	10938 <__assert_func>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    902c:	2000      	movs	r0, #0
    902e:	e7cc      	b.n	8fca <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x6a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9030:	2500      	movs	r5, #0
    9032:	e7d0      	b.n	8fd6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x76>
    TF_LITE_REPORT_ERROR(
    9034:	4652      	mov	r2, sl
    9036:	4952      	ldr	r1, [pc, #328]	; (9180 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x220>)
    9038:	68f0      	ldr	r0, [r6, #12]
    903a:	f00a fe25 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Failed to allocate memory for allocation_info, %d bytes required",
        bytes);
    return kTfLiteError;
    903e:	2701      	movs	r7, #1
    9040:	e01b      	b.n	907a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9042:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    9044:	eb04 0a00 	add.w	sl, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9048:	b1d8      	cbz	r0, 9082 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x122>
    904a:	4650      	mov	r0, sl
    904c:	f00a f8d3 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9050:	4482      	add	sl, r0
  uoffset_t size() const { return EndianScalar(length_); }
    9052:	f8da 0000 	ldr.w	r0, [sl]
    9056:	f008 feaf 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
  }

  // Use the AllocationInfoBuilder class to help determine where buffers are
  // used in the subgraph.
  AllocationInfoBuilder builder(allocation_info, subgraph->tensors()->size(),
                                scratch_buffer_request_count_, error_reporter_);
    905a:	6972      	ldr	r2, [r6, #20]
    905c:	68f3      	ldr	r3, [r6, #12]
        reporter_(reporter) {}
    905e:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    9062:	900f      	str	r0, [sp, #60]	; 0x3c
    9064:	9210      	str	r2, [sp, #64]	; 0x40
    9066:	9311      	str	r3, [sp, #68]	; 0x44

  const int32_t* offline_planner_offsets = nullptr;
    9068:	2300      	movs	r3, #0
    906a:	930d      	str	r3, [sp, #52]	; 0x34
  TF_LITE_ENSURE_STATUS(
    906c:	aa0d      	add	r2, sp, #52	; 0x34
    906e:	4639      	mov	r1, r7
    9070:	a80e      	add	r0, sp, #56	; 0x38
    9072:	f7ff f813 	bl	809c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKi>
    9076:	4607      	mov	r7, r0
    9078:	b130      	cbz	r0, 9088 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x128>
  // memory plan in this function. Ensure that the head is set to the largest
  // memory plan sent through the allocator:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
      max_head_buffer_usage_, kBufferAlignment));
  return kTfLiteOk;
}
    907a:	4638      	mov	r0, r7
    907c:	b013      	add	sp, #76	; 0x4c
    907e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9082:	f04f 0a00 	mov.w	sl, #0
    9086:	e7e4      	b.n	9052 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0xf2>
  TF_LITE_ENSURE_STATUS(
    9088:	4643      	mov	r3, r8
    908a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    908c:	4621      	mov	r1, r4
    908e:	a80e      	add	r0, sp, #56	; 0x38
    9090:	f7ff f9de 	bl	8450 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKiP16TfLiteEvalTensor>
    9094:	4607      	mov	r7, r0
    9096:	2800      	cmp	r0, #0
    9098:	d1ef      	bne.n	907a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
      GetScratchBufferRequests();
    909a:	4630      	mov	r0, r6
    909c:	f00a fb95 	bl	137ca <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
    90a0:	4601      	mov	r1, r0
  TF_LITE_ENSURE_STATUS(builder.AddScratchBuffers(scratch_buffer_requests,
    90a2:	464a      	mov	r2, r9
    90a4:	a80e      	add	r0, sp, #56	; 0x38
    90a6:	f00a fa9f 	bl	135e8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE>
    90aa:	4607      	mov	r7, r0
    90ac:	2800      	cmp	r0, #0
    90ae:	d1e4      	bne.n	907a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
    90b0:	2110      	movs	r1, #16
    90b2:	6870      	ldr	r0, [r6, #4]
    90b4:	f009 ffff 	bl	130b6 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
    90b8:	4604      	mov	r4, r0
      memory_allocator_->AllocateTemp(remaining_arena_size, kBufferAlignment);
    90ba:	6870      	ldr	r0, [r6, #4]
    90bc:	6803      	ldr	r3, [r0, #0]
    90be:	691b      	ldr	r3, [r3, #16]
    90c0:	2210      	movs	r2, #16
    90c2:	4621      	mov	r1, r4
    90c4:	4798      	blx	r3
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
    90c6:	4601      	mov	r1, r0
    90c8:	2800      	cmp	r0, #0
    90ca:	d036      	beq.n	913a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1da>
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
    90cc:	4622      	mov	r2, r4
    90ce:	a802      	add	r0, sp, #8
    90d0:	f000 f882 	bl	91d8 <_ZN6tflite19GreedyMemoryPlannerC1EPhi>
  TF_LITE_ENSURE_STATUS(CreatePlan(error_reporter_, &planner, allocation_info,
    90d4:	462b      	mov	r3, r5
    90d6:	465a      	mov	r2, fp
    90d8:	a902      	add	r1, sp, #8
    90da:	68f0      	ldr	r0, [r6, #12]
    90dc:	f00a fb0b 	bl	136f6 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj>
    90e0:	4607      	mov	r7, r0
    90e2:	2800      	cmp	r0, #0
    90e4:	d141      	bne.n	916a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  memory_allocator_->ResetTempAllocations();
    90e6:	6870      	ldr	r0, [r6, #4]
    90e8:	6803      	ldr	r3, [r0, #0]
    90ea:	695b      	ldr	r3, [r3, #20]
    90ec:	4798      	blx	r3
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
    90ee:	2110      	movs	r1, #16
    90f0:	6870      	ldr	r0, [r6, #4]
    90f2:	f009 ffe0 	bl	130b6 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
    90f6:	4604      	mov	r4, r0
  if (planner.GetMaximumMemorySize() > actual_available_arena_size) {
    90f8:	a802      	add	r0, sp, #8
    90fa:	f00a fcfe 	bl	13afa <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
    90fe:	42a0      	cmp	r0, r4
    9100:	d828      	bhi.n	9154 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1f4>
  TF_LITE_ENSURE_STATUS(CommitPlan(error_reporter_, &planner,
    9102:	68f4      	ldr	r4, [r6, #12]
    9104:	6870      	ldr	r0, [r6, #4]
    9106:	f009 ffd4 	bl	130b2 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
    910a:	4602      	mov	r2, r0
    910c:	9500      	str	r5, [sp, #0]
    910e:	465b      	mov	r3, fp
    9110:	a902      	add	r1, sp, #8
    9112:	4620      	mov	r0, r4
    9114:	f00a fa8c 	bl	13630 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj>
    9118:	4607      	mov	r7, r0
    911a:	bb30      	cbnz	r0, 916a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  head_usage = planner.GetMaximumMemorySize();
    911c:	a802      	add	r0, sp, #8
    911e:	f00a fcec 	bl	13afa <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
  if (max_head_buffer_usage_ < head_usage) {
    9122:	69b3      	ldr	r3, [r6, #24]
    9124:	4283      	cmp	r3, r0
    9126:	d200      	bcs.n	912a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x1ca>
    max_head_buffer_usage_ = head_usage;
    9128:	61b0      	str	r0, [r6, #24]
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
    912a:	6870      	ldr	r0, [r6, #4]
    912c:	6803      	ldr	r3, [r0, #0]
    912e:	689b      	ldr	r3, [r3, #8]
    9130:	2210      	movs	r2, #16
    9132:	69b1      	ldr	r1, [r6, #24]
    9134:	4798      	blx	r3
    9136:	4607      	mov	r7, r0
    9138:	e017      	b.n	916a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x20a>
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
    913a:	68f0      	ldr	r0, [r6, #12]
    913c:	4b11      	ldr	r3, [pc, #68]	; (9184 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x224>)
    913e:	9301      	str	r3, [sp, #4]
    9140:	f240 33d2 	movw	r3, #978	; 0x3d2
    9144:	9300      	str	r3, [sp, #0]
    9146:	4b10      	ldr	r3, [pc, #64]	; (9188 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x228>)
    9148:	4a10      	ldr	r2, [pc, #64]	; (918c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x22c>)
    914a:	4601      	mov	r1, r0
    914c:	f00a fdab 	bl	13ca6 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    9150:	2701      	movs	r7, #1
    9152:	e792      	b.n	907a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    TF_LITE_REPORT_ERROR(
    9154:	68f5      	ldr	r5, [r6, #12]
    9156:	a802      	add	r0, sp, #8
    9158:	f00a fccf 	bl	13afa <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
    915c:	4602      	mov	r2, r0
    915e:	4623      	mov	r3, r4
    9160:	490b      	ldr	r1, [pc, #44]	; (9190 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x230>)
    9162:	4628      	mov	r0, r5
    9164:	f00a fd90 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    9168:	2701      	movs	r7, #1
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
    916a:	a802      	add	r0, sp, #8
    916c:	f00a fb72 	bl	13854 <_ZN6tflite19GreedyMemoryPlannerD1Ev>
    9170:	e783      	b.n	907a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEP16TfLiteEvalTensorPNS_19ScratchBufferHandleEi+0x11a>
    9172:	bf00      	nop
    9174:	00024e3c 	.word	0x00024e3c
    9178:	00024f8c 	.word	0x00024f8c
    917c:	00024f08 	.word	0x00024f08
    9180:	00026658 	.word	0x00026658
    9184:	00026704 	.word	0x00026704
    9188:	0002669c 	.word	0x0002669c
    918c:	000266ec 	.word	0x000266ec
    9190:	00026720 	.word	0x00026720

00009194 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii>:
  // We don't own the scratch buffer, so don't deallocate anything.
}

TfLiteStatus GreedyMemoryPlanner::AddBuffer(
    tflite::ErrorReporter* error_reporter, int size, int first_time_used,
    int last_time_used) {
    9194:	b538      	push	{r3, r4, r5, lr}
    9196:	4604      	mov	r4, r0
    9198:	4608      	mov	r0, r1
  if (buffer_count_ >= max_buffer_count_) {
    919a:	68a5      	ldr	r5, [r4, #8]
    919c:	6861      	ldr	r1, [r4, #4]
    919e:	428d      	cmp	r5, r1
    91a0:	da12      	bge.n	91c8 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x34>
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
                         max_buffer_count_);
    return kTfLiteError;
  }
  BufferRequirements* current = &requirements_[buffer_count_];
    91a2:	68e1      	ldr	r1, [r4, #12]
    91a4:	0128      	lsls	r0, r5, #4
    91a6:	eb01 1505 	add.w	r5, r1, r5, lsl #4
  current->size = size;
    91aa:	500a      	str	r2, [r1, r0]
  current->first_time_used = first_time_used;
    91ac:	60ab      	str	r3, [r5, #8]
  current->last_time_used = last_time_used;
    91ae:	9b04      	ldr	r3, [sp, #16]
    91b0:	60eb      	str	r3, [r5, #12]
  current->offline_offset = kOnlinePlannedBuffer;
    91b2:	f04f 33ff 	mov.w	r3, #4294967295
    91b6:	606b      	str	r3, [r5, #4]
  ++buffer_count_;
    91b8:	68a3      	ldr	r3, [r4, #8]
    91ba:	3301      	adds	r3, #1
    91bc:	60a3      	str	r3, [r4, #8]
  need_to_calculate_offsets_ = true;
    91be:	2301      	movs	r3, #1
    91c0:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
  return kTfLiteOk;
    91c4:	2000      	movs	r0, #0
}
    91c6:	bd38      	pop	{r3, r4, r5, pc}
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
    91c8:	460a      	mov	r2, r1
    91ca:	4902      	ldr	r1, [pc, #8]	; (91d4 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x40>)
    91cc:	f00a fd5c 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    91d0:	2001      	movs	r0, #1
    91d2:	e7f8      	b.n	91c6 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x32>
    91d4:	000267e0 	.word	0x000267e0

000091d8 <_ZN6tflite19GreedyMemoryPlannerC1EPhi>:
GreedyMemoryPlanner::GreedyMemoryPlanner(unsigned char* scratch_buffer,
    91d8:	b410      	push	{r4}
    : buffer_count_(0), need_to_calculate_offsets_(true) {
    91da:	4c0f      	ldr	r4, [pc, #60]	; (9218 <_ZN6tflite19GreedyMemoryPlannerC1EPhi+0x40>)
    91dc:	6004      	str	r4, [r0, #0]
    91de:	2400      	movs	r4, #0
    91e0:	6084      	str	r4, [r0, #8]
    91e2:	2401      	movs	r4, #1
    91e4:	f880 4028 	strb.w	r4, [r0, #40]	; 0x28
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
    91e8:	f104 34cc 	add.w	r4, r4, #3435973836	; 0xcccccccc
    91ec:	fba4 4202 	umull	r4, r2, r4, r2
    91f0:	0952      	lsrs	r2, r2, #5
    91f2:	6042      	str	r2, [r0, #4]
  requirements_ = reinterpret_cast<BufferRequirements*>(next_free);
    91f4:	60c1      	str	r1, [r0, #12]
  next_free += sizeof(BufferRequirements) * max_buffer_count_;
    91f6:	eb01 1102 	add.w	r1, r1, r2, lsl #4
  buffer_sizes_sorted_ = reinterpret_cast<int*>(next_free);
    91fa:	6101      	str	r1, [r0, #16]
  next_free += sizeof(int) * max_buffer_count_;
    91fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_ids_sorted_ = reinterpret_cast<int*>(next_free);
    9200:	6141      	str	r1, [r0, #20]
  next_free += sizeof(int) * max_buffer_count_;
    9202:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
    9206:	6181      	str	r1, [r0, #24]
  next_free += sizeof(ListEntry) * max_buffer_count_;
    9208:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    920c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_offsets_ = reinterpret_cast<int*>(next_free);
    9210:	6241      	str	r1, [r0, #36]	; 0x24
}
    9212:	bc10      	pop	{r4}
    9214:	4770      	bx	lr
    9216:	bf00      	nop
    9218:	00026834 	.word	0x00026834

0000921c <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi>:
}

int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }

TfLiteStatus GreedyMemoryPlanner::GetOffsetForBuffer(
    tflite::ErrorReporter* error_reporter, int buffer_index, int* offset) {
    921c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    921e:	4605      	mov	r5, r0
    9220:	460f      	mov	r7, r1
    9222:	4614      	mov	r4, r2
    9224:	461e      	mov	r6, r3
  CalculateOffsetsIfNeeded();
    9226:	f00a fb8d 	bl	13944 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if ((buffer_index < 0) || (buffer_index >= buffer_count_)) {
    922a:	2c00      	cmp	r4, #0
    922c:	db08      	blt.n	9240 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x24>
    922e:	68ab      	ldr	r3, [r5, #8]
    9230:	42a3      	cmp	r3, r4
    9232:	dd05      	ble.n	9240 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x24>
    TF_LITE_REPORT_ERROR(error_reporter,
                         "buffer index %d is outside range 0 to %d",
                         buffer_index, buffer_count_);
    return kTfLiteError;
  }
  *offset = buffer_offsets_[buffer_index];
    9234:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    9236:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    923a:	6033      	str	r3, [r6, #0]
  return kTfLiteOk;
    923c:	2000      	movs	r0, #0
}
    923e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(error_reporter,
    9240:	68ab      	ldr	r3, [r5, #8]
    9242:	4622      	mov	r2, r4
    9244:	4902      	ldr	r1, [pc, #8]	; (9250 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x34>)
    9246:	4638      	mov	r0, r7
    9248:	f00a fd1e 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    924c:	2001      	movs	r0, #1
    924e:	e7f6      	b.n	923e <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x22>
    9250:	00026800 	.word	0x00026800

00009254 <TfLiteTypeGetName>:
  tensor->bytes = num_bytes;
}
#endif  // TF_LITE_STATIC_MEMORY

const char* TfLiteTypeGetName(TfLiteType type) {
  switch (type) {
    9254:	2810      	cmp	r0, #16
    9256:	d82a      	bhi.n	92ae <TfLiteTypeGetName+0x5a>
    9258:	e8df f000 	tbb	[pc, r0]
    925c:	110d2b09 	.word	0x110d2b09
    9260:	0b191f15 	.word	0x0b191f15
    9264:	2321131b 	.word	0x2321131b
    9268:	2725171d 	.word	0x2725171d
    926c:	0f          	.byte	0x0f
    926d:	00          	.byte	0x00
    case kTfLiteFloat64:
      return "FLOAT64";
    case kTfLiteResource:
      return "RESOURCE";
    case kTfLiteVariant:
      return "VARIANT";
    926e:	4812      	ldr	r0, [pc, #72]	; (92b8 <TfLiteTypeGetName+0x64>)
    9270:	4770      	bx	lr
      return "INT16";
    9272:	4812      	ldr	r0, [pc, #72]	; (92bc <TfLiteTypeGetName+0x68>)
    9274:	4770      	bx	lr
      return "INT32";
    9276:	4812      	ldr	r0, [pc, #72]	; (92c0 <TfLiteTypeGetName+0x6c>)
    9278:	4770      	bx	lr
      return "UINT32";
    927a:	4812      	ldr	r0, [pc, #72]	; (92c4 <TfLiteTypeGetName+0x70>)
    927c:	4770      	bx	lr
      return "UINT8";
    927e:	4812      	ldr	r0, [pc, #72]	; (92c8 <TfLiteTypeGetName+0x74>)
    9280:	4770      	bx	lr
      return "INT8";
    9282:	4812      	ldr	r0, [pc, #72]	; (92cc <TfLiteTypeGetName+0x78>)
    9284:	4770      	bx	lr
      return "INT64";
    9286:	4812      	ldr	r0, [pc, #72]	; (92d0 <TfLiteTypeGetName+0x7c>)
    9288:	4770      	bx	lr
      return "UINT64";
    928a:	4812      	ldr	r0, [pc, #72]	; (92d4 <TfLiteTypeGetName+0x80>)
    928c:	4770      	bx	lr
      return "BOOL";
    928e:	4812      	ldr	r0, [pc, #72]	; (92d8 <TfLiteTypeGetName+0x84>)
    9290:	4770      	bx	lr
      return "COMPLEX64";
    9292:	4812      	ldr	r0, [pc, #72]	; (92dc <TfLiteTypeGetName+0x88>)
    9294:	4770      	bx	lr
      return "COMPLEX128";
    9296:	4812      	ldr	r0, [pc, #72]	; (92e0 <TfLiteTypeGetName+0x8c>)
    9298:	4770      	bx	lr
      return "STRING";
    929a:	4812      	ldr	r0, [pc, #72]	; (92e4 <TfLiteTypeGetName+0x90>)
    929c:	4770      	bx	lr
      return "FLOAT16";
    929e:	4812      	ldr	r0, [pc, #72]	; (92e8 <TfLiteTypeGetName+0x94>)
    92a0:	4770      	bx	lr
      return "FLOAT64";
    92a2:	4812      	ldr	r0, [pc, #72]	; (92ec <TfLiteTypeGetName+0x98>)
    92a4:	4770      	bx	lr
      return "RESOURCE";
    92a6:	4812      	ldr	r0, [pc, #72]	; (92f0 <TfLiteTypeGetName+0x9c>)
    92a8:	4770      	bx	lr
      return "VARIANT";
    92aa:	4812      	ldr	r0, [pc, #72]	; (92f4 <TfLiteTypeGetName+0xa0>)
    92ac:	4770      	bx	lr
  }
  return "Unknown type";
    92ae:	4812      	ldr	r0, [pc, #72]	; (92f8 <TfLiteTypeGetName+0xa4>)
    92b0:	4770      	bx	lr
      return "FLOAT32";
    92b2:	4812      	ldr	r0, [pc, #72]	; (92fc <TfLiteTypeGetName+0xa8>)
}
    92b4:	4770      	bx	lr
    92b6:	bf00      	nop
    92b8:	000268e8 	.word	0x000268e8
    92bc:	00026864 	.word	0x00026864
    92c0:	0002686c 	.word	0x0002686c
    92c4:	00026874 	.word	0x00026874
    92c8:	0002687c 	.word	0x0002687c
    92cc:	00026884 	.word	0x00026884
    92d0:	0002688c 	.word	0x0002688c
    92d4:	00026894 	.word	0x00026894
    92d8:	0002689c 	.word	0x0002689c
    92dc:	000268a4 	.word	0x000268a4
    92e0:	000268b0 	.word	0x000268b0
    92e4:	000268bc 	.word	0x000268bc
    92e8:	000268c4 	.word	0x000268c4
    92ec:	000268cc 	.word	0x000268cc
    92f0:	000268d4 	.word	0x000268d4
    92f4:	000268e0 	.word	0x000268e0
    92f8:	0002684c 	.word	0x0002684c
    92fc:	0002685c 	.word	0x0002685c

00009300 <_ZN6tflite18QuantizeMultiplierEdPiS0_>:
                        int* shift) {
    9300:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
    9304:	4606      	mov	r6, r0
    9306:	460f      	mov	r7, r1
    9308:	4615      	mov	r5, r2
    930a:	461c      	mov	r4, r3
  if (double_multiplier == 0.) {
    930c:	2200      	movs	r2, #0
    930e:	2300      	movs	r3, #0
    9310:	f7f7 fb46 	bl	9a0 <__aeabi_dcmpeq>
    9314:	b120      	cbz	r0, 9320 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x20>
    *quantized_multiplier = 0;
    9316:	2300      	movs	r3, #0
    9318:	602b      	str	r3, [r5, #0]
    *shift = 0;
    931a:	6023      	str	r3, [r4, #0]
}
    931c:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  const double q = std::frexp(double_multiplier, shift);
    9320:	4622      	mov	r2, r4
    9322:	4630      	mov	r0, r6
    9324:	4639      	mov	r1, r7
    9326:	f007 f8ef 	bl	10508 <frexp>
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1ll << 31)));
    932a:	2200      	movs	r2, #0
    932c:	4b1a      	ldr	r3, [pc, #104]	; (9398 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x98>)
    932e:	f7f7 f8cf 	bl	4d0 <__aeabi_dmul>
  template <class T>                                  \
  inline T tf_name(const T x) {                       \
    return TF_LITE_GLOBAL_STD_PREFIX::std_name(x);    \
  }

DECLARE_STD_GLOBAL_SWITCH1(TfLiteRound, round);
    9332:	f007 f921 	bl	10578 <round>
    9336:	f7f7 feef 	bl	1118 <__aeabi_d2lz>
    933a:	4606      	mov	r6, r0
    933c:	460f      	mov	r7, r1
  TFLITE_CHECK(q_fixed <= (1ll << 31));
    933e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    9342:	2300      	movs	r3, #0
    9344:	4282      	cmp	r2, r0
    9346:	418b      	sbcs	r3, r1
    9348:	db12      	blt.n	9370 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x70>
  if (q_fixed == (1ll << 31)) {
    934a:	2900      	cmp	r1, #0
    934c:	bf08      	it	eq
    934e:	f1b0 4f00 	cmpeq.w	r0, #2147483648	; 0x80000000
    9352:	d00f      	beq.n	9374 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x74>
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
    9354:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
    9358:	f177 0300 	sbcs.w	r3, r7, #0
    935c:	da19      	bge.n	9392 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x92>
  if (*shift < -31) {
    935e:	6823      	ldr	r3, [r4, #0]
    9360:	f113 0f1f 	cmn.w	r3, #31
    9364:	da02      	bge.n	936c <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x6c>
    *shift = 0;
    9366:	2300      	movs	r3, #0
    9368:	6023      	str	r3, [r4, #0]
    q_fixed = 0;
    936a:	2600      	movs	r6, #0
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
    936c:	602e      	str	r6, [r5, #0]
    936e:	e7d5      	b.n	931c <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x1c>
  TFLITE_CHECK(q_fixed <= (1ll << 31));
    9370:	f00c fea4 	bl	160bc <abort>
    q_fixed /= 2;
    9374:	0fc9      	lsrs	r1, r1, #31
    9376:	eb16 0b01 	adds.w	fp, r6, r1
    937a:	f147 0c00 	adc.w	ip, r7, #0
    937e:	ea4f 025b 	mov.w	r2, fp, lsr #1
    9382:	ea42 76cc 	orr.w	r6, r2, ip, lsl #31
    9386:	ea4f 076c 	mov.w	r7, ip, asr #1
    ++*shift;
    938a:	6823      	ldr	r3, [r4, #0]
    938c:	3301      	adds	r3, #1
    938e:	6023      	str	r3, [r4, #0]
    9390:	e7e0      	b.n	9354 <_ZN6tflite18QuantizeMultiplierEdPiS0_+0x54>
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
    9392:	f00c fe93 	bl	160bc <abort>
    9396:	bf00      	nop
    9398:	41e00000 	.word	0x41e00000

0000939c <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_>:
                                      int* left_shift) {
    939c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    939e:	4606      	mov	r6, r0
    93a0:	460f      	mov	r7, r1
    93a2:	4615      	mov	r5, r2
    93a4:	461c      	mov	r4, r3
  TFLITE_CHECK_GT(double_multiplier, 1.);
    93a6:	2200      	movs	r2, #0
    93a8:	4b08      	ldr	r3, [pc, #32]	; (93cc <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_+0x30>)
    93aa:	f7f7 fb21 	bl	9f0 <__aeabi_dcmpgt>
    93ae:	b148      	cbz	r0, 93c4 <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_+0x28>
  QuantizeMultiplier(double_multiplier, quantized_multiplier, left_shift);
    93b0:	4623      	mov	r3, r4
    93b2:	462a      	mov	r2, r5
    93b4:	4630      	mov	r0, r6
    93b6:	4639      	mov	r1, r7
    93b8:	f7ff ffa2 	bl	9300 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
  TFLITE_CHECK_GE(*left_shift, 0);
    93bc:	6823      	ldr	r3, [r4, #0]
    93be:	2b00      	cmp	r3, #0
    93c0:	db02      	blt.n	93c8 <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPiS0_+0x2c>
}
    93c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  TFLITE_CHECK_GT(double_multiplier, 1.);
    93c4:	f00c fe7a 	bl	160bc <abort>
  TFLITE_CHECK_GE(*left_shift, 0);
    93c8:	f00c fe78 	bl	160bc <abort>
    93cc:	3ff00000 	.word	0x3ff00000

000093d0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_>:
  return kTfLiteOk;
}

TfLiteStatus CalculateActivationRangeQuantizedImpl(
    TfLiteContext* context, TfLiteFusedActivation activation, int32_t qmin,
    int32_t qmax, TfLiteTensor* output, int32_t* act_min, int32_t* act_max) {
    93d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    93d2:	b087      	sub	sp, #28
    93d4:	4605      	mov	r5, r0
    93d6:	460c      	mov	r4, r1
    93d8:	9203      	str	r2, [sp, #12]
    93da:	9302      	str	r3, [sp, #8]
    93dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  const auto scale = output->params.scale;
    93de:	68de      	ldr	r6, [r3, #12]
  const auto zero_point = output->params.zero_point;
    93e0:	691f      	ldr	r7, [r3, #16]

  int32_t tmp_q;
  if (activation == kTfLiteActRelu) {
    93e2:	2901      	cmp	r1, #1
    93e4:	d00e      	beq.n	9404 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x34>
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 0.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
    *act_max = qmax;
  } else if (activation == kTfLiteActRelu6) {
    93e6:	2903      	cmp	r1, #3
    93e8:	d042      	beq.n	9470 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xa0>
                      Quantize(context, scale, zero_point, 0.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 6.0, tmp_q));
    *act_max = std::min(qmax, tmp_q);
  } else if (activation == kTfLiteActReluN1To1) {
    93ea:	2902      	cmp	r1, #2
    93ec:	f000 80a7 	beq.w	953e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x16e>
    *act_min = std::max(qmin, tmp_q);
    TF_LITE_ENSURE_OK(context,
                      Quantize(context, scale, zero_point, 1.0, tmp_q));
    *act_max = std::min(qmax, tmp_q);
  } else {
    *act_min = qmin;
    93f0:	9b03      	ldr	r3, [sp, #12]
    93f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    93f4:	6013      	str	r3, [r2, #0]
    *act_max = qmax;
    93f6:	9b02      	ldr	r3, [sp, #8]
    93f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    93fa:	6013      	str	r3, [r2, #0]
  }
  return kTfLiteOk;
    93fc:	2400      	movs	r4, #0
}
    93fe:	4620      	mov	r0, r4
    9400:	b007      	add	sp, #28
    9402:	bdf0      	pop	{r4, r5, r6, r7, pc}
  const float tmp = TfLiteRound(f / scale);
    9404:	4631      	mov	r1, r6
    9406:	2000      	movs	r0, #0
    9408:	f7f7 fd36 	bl	e78 <__aeabi_fdiv>
    940c:	f7f7 f808 	bl	420 <__aeabi_f2d>
    9410:	f007 f8b2 	bl	10578 <round>
    9414:	f7f7 fb1e 	bl	a54 <__aeabi_d2f>
    9418:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    941a:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    941e:	f7f7 fe29 	bl	1074 <__aeabi_fcmpge>
    9422:	b160      	cbz	r0, 943e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x6e>
    9424:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    9428:	4630      	mov	r0, r6
    942a:	f7f7 fe19 	bl	1060 <__aeabi_fcmple>
    942e:	b130      	cbz	r0, 943e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x6e>
  q = zero_point + static_cast<int32_t>(tmp);
    9430:	4630      	mov	r0, r6
    9432:	f7f7 fe33 	bl	109c <__aeabi_f2iz>
    9436:	4407      	add	r7, r0
    9438:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    943a:	2400      	movs	r4, #0
    943c:	e008      	b.n	9450 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x80>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    943e:	696e      	ldr	r6, [r5, #20]
    9440:	4b73      	ldr	r3, [pc, #460]	; (9610 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    9442:	9300      	str	r3, [sp, #0]
    9444:	f240 1359 	movw	r3, #345	; 0x159
    9448:	4a72      	ldr	r2, [pc, #456]	; (9614 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    944a:	4973      	ldr	r1, [pc, #460]	; (9618 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    944c:	4628      	mov	r0, r5
    944e:	47b0      	blx	r6
    TF_LITE_ENSURE_OK(context,
    9450:	2c00      	cmp	r4, #0
    9452:	d1d4      	bne.n	93fe <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
    9454:	9a05      	ldr	r2, [sp, #20]
    9456:	9b03      	ldr	r3, [sp, #12]
    9458:	429a      	cmp	r2, r3
    945a:	dc07      	bgt.n	946c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x9c>
	return __b;
      return __a;
    945c:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    945e:	681b      	ldr	r3, [r3, #0]
    9460:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    9462:	6013      	str	r3, [r2, #0]
    *act_max = qmax;
    9464:	9b02      	ldr	r3, [sp, #8]
    9466:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9468:	6013      	str	r3, [r2, #0]
    946a:	e7c8      	b.n	93fe <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    946c:	ab05      	add	r3, sp, #20
    946e:	e7f6      	b.n	945e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x8e>
  const float tmp = TfLiteRound(f / scale);
    9470:	4631      	mov	r1, r6
    9472:	2000      	movs	r0, #0
    9474:	f7f7 fd00 	bl	e78 <__aeabi_fdiv>
    9478:	f7f6 ffd2 	bl	420 <__aeabi_f2d>
    947c:	f007 f87c 	bl	10578 <round>
    9480:	f7f7 fae8 	bl	a54 <__aeabi_d2f>
    9484:	4604      	mov	r4, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    9486:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    948a:	f7f7 fdf3 	bl	1074 <__aeabi_fcmpge>
    948e:	b160      	cbz	r0, 94aa <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xda>
    9490:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    9494:	4620      	mov	r0, r4
    9496:	f7f7 fde3 	bl	1060 <__aeabi_fcmple>
    949a:	b130      	cbz	r0, 94aa <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xda>
  q = zero_point + static_cast<int32_t>(tmp);
    949c:	4620      	mov	r0, r4
    949e:	f7f7 fdfd 	bl	109c <__aeabi_f2iz>
    94a2:	4438      	add	r0, r7
    94a4:	9005      	str	r0, [sp, #20]
  return kTfLiteOk;
    94a6:	2400      	movs	r4, #0
    94a8:	e009      	b.n	94be <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xee>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    94aa:	696c      	ldr	r4, [r5, #20]
    94ac:	4b58      	ldr	r3, [pc, #352]	; (9610 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    94ae:	9300      	str	r3, [sp, #0]
    94b0:	f240 1359 	movw	r3, #345	; 0x159
    94b4:	4a57      	ldr	r2, [pc, #348]	; (9614 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    94b6:	4958      	ldr	r1, [pc, #352]	; (9618 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    94b8:	4628      	mov	r0, r5
    94ba:	47a0      	blx	r4
    94bc:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    94be:	2c00      	cmp	r4, #0
    94c0:	d19d      	bne.n	93fe <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__a < __b)
    94c2:	9a03      	ldr	r2, [sp, #12]
    94c4:	9b05      	ldr	r3, [sp, #20]
    94c6:	429a      	cmp	r2, r3
    94c8:	db1f      	blt.n	950a <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13a>
      return __a;
    94ca:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    94cc:	681b      	ldr	r3, [r3, #0]
    94ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    94d0:	6013      	str	r3, [r2, #0]
  const float tmp = TfLiteRound(f / scale);
    94d2:	4631      	mov	r1, r6
    94d4:	4851      	ldr	r0, [pc, #324]	; (961c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x24c>)
    94d6:	f7f7 fccf 	bl	e78 <__aeabi_fdiv>
    94da:	f7f6 ffa1 	bl	420 <__aeabi_f2d>
    94de:	f007 f84b 	bl	10578 <round>
    94e2:	f7f7 fab7 	bl	a54 <__aeabi_d2f>
    94e6:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    94e8:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    94ec:	f7f7 fdc2 	bl	1074 <__aeabi_fcmpge>
    94f0:	b168      	cbz	r0, 950e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13e>
    94f2:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    94f6:	4630      	mov	r0, r6
    94f8:	f7f7 fdb2 	bl	1060 <__aeabi_fcmple>
    94fc:	b138      	cbz	r0, 950e <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x13e>
  q = zero_point + static_cast<int32_t>(tmp);
    94fe:	4630      	mov	r0, r6
    9500:	f7f7 fdcc 	bl	109c <__aeabi_f2iz>
    9504:	4407      	add	r7, r0
    9506:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    9508:	e00b      	b.n	9522 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x152>
	return __b;
    950a:	ab05      	add	r3, sp, #20
    950c:	e7de      	b.n	94cc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0xfc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    950e:	696c      	ldr	r4, [r5, #20]
    9510:	4b3f      	ldr	r3, [pc, #252]	; (9610 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    9512:	9300      	str	r3, [sp, #0]
    9514:	f240 1359 	movw	r3, #345	; 0x159
    9518:	4a3e      	ldr	r2, [pc, #248]	; (9614 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    951a:	493f      	ldr	r1, [pc, #252]	; (9618 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    951c:	4628      	mov	r0, r5
    951e:	47a0      	blx	r4
    9520:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    9522:	2c00      	cmp	r4, #0
    9524:	f47f af6b 	bne.w	93fe <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__b < __a)
    9528:	9a05      	ldr	r2, [sp, #20]
    952a:	9b02      	ldr	r3, [sp, #8]
    952c:	429a      	cmp	r2, r3
    952e:	db04      	blt.n	953a <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x16a>
      return __a;
    9530:	ab02      	add	r3, sp, #8
    *act_max = std::min(qmax, tmp_q);
    9532:	681b      	ldr	r3, [r3, #0]
    9534:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9536:	6013      	str	r3, [r2, #0]
    9538:	e761      	b.n	93fe <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    953a:	ab05      	add	r3, sp, #20
    953c:	e7f9      	b.n	9532 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x162>
  const float tmp = TfLiteRound(f / scale);
    953e:	4631      	mov	r1, r6
    9540:	4837      	ldr	r0, [pc, #220]	; (9620 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x250>)
    9542:	f7f7 fc99 	bl	e78 <__aeabi_fdiv>
    9546:	f7f6 ff6b 	bl	420 <__aeabi_f2d>
    954a:	f007 f815 	bl	10578 <round>
    954e:	f7f7 fa81 	bl	a54 <__aeabi_d2f>
    9552:	4604      	mov	r4, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    9554:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    9558:	f7f7 fd8c 	bl	1074 <__aeabi_fcmpge>
    955c:	b160      	cbz	r0, 9578 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1a8>
    955e:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    9562:	4620      	mov	r0, r4
    9564:	f7f7 fd7c 	bl	1060 <__aeabi_fcmple>
    9568:	b130      	cbz	r0, 9578 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1a8>
  q = zero_point + static_cast<int32_t>(tmp);
    956a:	4620      	mov	r0, r4
    956c:	f7f7 fd96 	bl	109c <__aeabi_f2iz>
    9570:	4438      	add	r0, r7
    9572:	9005      	str	r0, [sp, #20]
  return kTfLiteOk;
    9574:	2400      	movs	r4, #0
    9576:	e009      	b.n	958c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1bc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    9578:	696c      	ldr	r4, [r5, #20]
    957a:	4b25      	ldr	r3, [pc, #148]	; (9610 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    957c:	9300      	str	r3, [sp, #0]
    957e:	f240 1359 	movw	r3, #345	; 0x159
    9582:	4a24      	ldr	r2, [pc, #144]	; (9614 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    9584:	4924      	ldr	r1, [pc, #144]	; (9618 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    9586:	4628      	mov	r0, r5
    9588:	47a0      	blx	r4
    958a:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    958c:	2c00      	cmp	r4, #0
    958e:	f47f af36 	bne.w	93fe <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__a < __b)
    9592:	9a03      	ldr	r2, [sp, #12]
    9594:	9b05      	ldr	r3, [sp, #20]
    9596:	429a      	cmp	r2, r3
    9598:	db20      	blt.n	95dc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x20c>
      return __a;
    959a:	ab03      	add	r3, sp, #12
    *act_min = std::max(qmin, tmp_q);
    959c:	681b      	ldr	r3, [r3, #0]
    959e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    95a0:	6013      	str	r3, [r2, #0]
  const float tmp = TfLiteRound(f / scale);
    95a2:	4631      	mov	r1, r6
    95a4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
    95a8:	f7f7 fc66 	bl	e78 <__aeabi_fdiv>
    95ac:	f7f6 ff38 	bl	420 <__aeabi_f2d>
    95b0:	f006 ffe2 	bl	10578 <round>
    95b4:	f7f7 fa4e 	bl	a54 <__aeabi_d2f>
    95b8:	4606      	mov	r6, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
    95ba:	f04f 414f 	mov.w	r1, #3472883712	; 0xcf000000
    95be:	f7f7 fd59 	bl	1074 <__aeabi_fcmpge>
    95c2:	b168      	cbz	r0, 95e0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x210>
    95c4:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
    95c8:	4630      	mov	r0, r6
    95ca:	f7f7 fd49 	bl	1060 <__aeabi_fcmple>
    95ce:	b138      	cbz	r0, 95e0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x210>
  q = zero_point + static_cast<int32_t>(tmp);
    95d0:	4630      	mov	r0, r6
    95d2:	f7f7 fd63 	bl	109c <__aeabi_f2iz>
    95d6:	4407      	add	r7, r0
    95d8:	9705      	str	r7, [sp, #20]
  return kTfLiteOk;
    95da:	e00b      	b.n	95f4 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x224>
	return __b;
    95dc:	ab05      	add	r3, sp, #20
    95de:	e7dd      	b.n	959c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x1cc>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
    95e0:	696c      	ldr	r4, [r5, #20]
    95e2:	4b0b      	ldr	r3, [pc, #44]	; (9610 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x240>)
    95e4:	9300      	str	r3, [sp, #0]
    95e6:	f240 1359 	movw	r3, #345	; 0x159
    95ea:	4a0a      	ldr	r2, [pc, #40]	; (9614 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x244>)
    95ec:	490a      	ldr	r1, [pc, #40]	; (9618 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x248>)
    95ee:	4628      	mov	r0, r5
    95f0:	47a0      	blx	r4
    95f2:	2401      	movs	r4, #1
    TF_LITE_ENSURE_OK(context,
    95f4:	2c00      	cmp	r4, #0
    95f6:	f47f af02 	bne.w	93fe <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
      if (__b < __a)
    95fa:	9a05      	ldr	r2, [sp, #20]
    95fc:	9b02      	ldr	r3, [sp, #8]
    95fe:	429a      	cmp	r2, r3
    9600:	db04      	blt.n	960c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x23c>
      return __a;
    9602:	ab02      	add	r3, sp, #8
    *act_max = std::min(qmax, tmp_q);
    9604:	681b      	ldr	r3, [r3, #0]
    9606:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9608:	6013      	str	r3, [r2, #0]
    960a:	e6f8      	b.n	93fe <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x2e>
	return __b;
    960c:	ab05      	add	r3, sp, #20
    960e:	e7f9      	b.n	9604 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_+0x234>
    9610:	0002693c 	.word	0x0002693c
    9614:	000268f0 	.word	0x000268f0
    9618:	000266ec 	.word	0x000266ec
    961c:	40c00000 	.word	0x40c00000
    9620:	bf800000 	.word	0xbf800000

00009624 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>:
                                              double* multiplier) {
    9624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9628:	b082      	sub	sp, #8
    962a:	4680      	mov	r8, r0
    962c:	4608      	mov	r0, r1
    962e:	461d      	mov	r5, r3
      static_cast<double>(input->params.scale * filter->params.scale);
    9630:	68d1      	ldr	r1, [r2, #12]
    9632:	68c0      	ldr	r0, [r0, #12]
    9634:	f7f7 fb6c 	bl	d10 <__aeabi_fmul>
    9638:	4604      	mov	r4, r0
  const double input_product_scale =
    963a:	f7f6 fef1 	bl	420 <__aeabi_f2d>
    963e:	4606      	mov	r6, r0
    9640:	460f      	mov	r7, r1
  TF_LITE_ENSURE(context, input_product_scale >= 0);
    9642:	2100      	movs	r1, #0
    9644:	4620      	mov	r0, r4
    9646:	f7f7 fd15 	bl	1074 <__aeabi_fcmpge>
    964a:	b178      	cbz	r0, 966c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x48>
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
    964c:	68e8      	ldr	r0, [r5, #12]
    964e:	f7f6 fee7 	bl	420 <__aeabi_f2d>
    9652:	4602      	mov	r2, r0
    9654:	460b      	mov	r3, r1
    9656:	4630      	mov	r0, r6
    9658:	4639      	mov	r1, r7
    965a:	f7f7 f863 	bl	724 <__aeabi_ddiv>
    965e:	9b08      	ldr	r3, [sp, #32]
    9660:	e9c3 0100 	strd	r0, r1, [r3]
  return kTfLiteOk;
    9664:	2000      	movs	r0, #0
}
    9666:	b002      	add	sp, #8
    9668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE(context, input_product_scale >= 0);
    966c:	f8d8 4014 	ldr.w	r4, [r8, #20]
    9670:	4b04      	ldr	r3, [pc, #16]	; (9684 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x60>)
    9672:	9300      	str	r3, [sp, #0]
    9674:	f240 134b 	movw	r3, #331	; 0x14b
    9678:	4a03      	ldr	r2, [pc, #12]	; (9688 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x64>)
    967a:	4904      	ldr	r1, [pc, #16]	; (968c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x68>)
    967c:	4640      	mov	r0, r8
    967e:	47a0      	blx	r4
    9680:	2001      	movs	r0, #1
    9682:	e7f0      	b.n	9666 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x42>
    9684:	00026964 	.word	0x00026964
    9688:	000268f0 	.word	0x000268f0
    968c:	000266ec 	.word	0x000266ec

00009690 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>:

TfLiteStatus CalculateActivationRangeQuantized(TfLiteContext* context,
                                               TfLiteFusedActivation activation,
                                               TfLiteTensor* output,
                                               int32_t* act_min,
                                               int32_t* act_max) {
    9690:	b570      	push	{r4, r5, r6, lr}
    9692:	b084      	sub	sp, #16
    9694:	4614      	mov	r4, r2
    9696:	461d      	mov	r5, r3
  int32_t qmin = 0;
  int32_t qmax = 0;
  if (output->type == kTfLiteUInt8) {
    9698:	7813      	ldrb	r3, [r2, #0]
    969a:	2b03      	cmp	r3, #3
    969c:	d00d      	beq.n	96ba <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x2a>
    qmin = std::numeric_limits<uint8_t>::min();
    qmax = std::numeric_limits<uint8_t>::max();
  } else if (output->type == kTfLiteInt8) {
    969e:	2b09      	cmp	r3, #9
    96a0:	d00e      	beq.n	96c0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x30>
    qmin = std::numeric_limits<int8_t>::min();
    qmax = std::numeric_limits<int8_t>::max();
  } else if (output->type == kTfLiteInt16) {
    96a2:	2b07      	cmp	r3, #7
    96a4:	d017      	beq.n	96d6 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x46>
    qmin = std::numeric_limits<int16_t>::min();
    qmax = std::numeric_limits<int16_t>::max();
  } else {
    TF_LITE_ENSURE(context, false);
    96a6:	6944      	ldr	r4, [r0, #20]
    96a8:	4b0d      	ldr	r3, [pc, #52]	; (96e0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x50>)
    96aa:	9300      	str	r3, [sp, #0]
    96ac:	f240 1391 	movw	r3, #401	; 0x191
    96b0:	4a0c      	ldr	r2, [pc, #48]	; (96e4 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x54>)
    96b2:	490d      	ldr	r1, [pc, #52]	; (96e8 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x58>)
    96b4:	47a0      	blx	r4
    96b6:	2001      	movs	r0, #1
    96b8:	e00b      	b.n	96d2 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x42>
    qmax = std::numeric_limits<uint8_t>::max();
    96ba:	23ff      	movs	r3, #255	; 0xff
    qmin = std::numeric_limits<uint8_t>::min();
    96bc:	2200      	movs	r2, #0
    96be:	e002      	b.n	96c6 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x36>
    qmax = std::numeric_limits<int8_t>::max();
    96c0:	237f      	movs	r3, #127	; 0x7f
    qmin = std::numeric_limits<int8_t>::min();
    96c2:	f06f 027f 	mvn.w	r2, #127	; 0x7f
  }

  return CalculateActivationRangeQuantizedImpl(context, activation, qmin, qmax,
    96c6:	9e08      	ldr	r6, [sp, #32]
    96c8:	9602      	str	r6, [sp, #8]
    96ca:	9501      	str	r5, [sp, #4]
    96cc:	9400      	str	r4, [sp, #0]
    96ce:	f7ff fe7f 	bl	93d0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationiiP12TfLiteTensorPiS6_>
                                               output, act_min, act_max);
}
    96d2:	b004      	add	sp, #16
    96d4:	bd70      	pop	{r4, r5, r6, pc}
    qmax = std::numeric_limits<int16_t>::max();
    96d6:	f647 73ff 	movw	r3, #32767	; 0x7fff
    qmin = std::numeric_limits<int16_t>::min();
    96da:	4a04      	ldr	r2, [pc, #16]	; (96ec <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x5c>)
    96dc:	e7f3      	b.n	96c6 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_+0x36>
    96de:	bf00      	nop
    96e0:	000269a4 	.word	0x000269a4
    96e4:	000268f0 	.word	0x000268f0
    96e8:	000266ec 	.word	0x000266ec
    96ec:	ffff8000 	.word	0xffff8000

000096f0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i>:
    int num_channels) {
    96f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    96f4:	b08d      	sub	sp, #52	; 0x34
    96f6:	4604      	mov	r4, r0
    96f8:	9304      	str	r3, [sp, #16]
  TF_LITE_ENSURE_EQ(context, input->quantization.type,
    96fa:	f891 6030 	ldrb.w	r6, [r1, #48]	; 0x30
    96fe:	2e01      	cmp	r6, #1
    9700:	d010      	beq.n	9724 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x34>
    9702:	6947      	ldr	r7, [r0, #20]
    9704:	2501      	movs	r5, #1
    9706:	9503      	str	r5, [sp, #12]
    9708:	9602      	str	r6, [sp, #8]
    970a:	4b7d      	ldr	r3, [pc, #500]	; (9900 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x210>)
    970c:	9301      	str	r3, [sp, #4]
    970e:	4b7d      	ldr	r3, [pc, #500]	; (9904 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x214>)
    9710:	9300      	str	r3, [sp, #0]
    9712:	23da      	movs	r3, #218	; 0xda
    9714:	4a7c      	ldr	r2, [pc, #496]	; (9908 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    9716:	497d      	ldr	r1, [pc, #500]	; (990c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    9718:	47b8      	blx	r7
    971a:	462e      	mov	r6, r5
}
    971c:	4630      	mov	r0, r6
    971e:	b00d      	add	sp, #52	; 0x34
    9720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9724:	460d      	mov	r5, r1
    9726:	4692      	mov	sl, r2
  TF_LITE_ENSURE_EQ(context, filter->quantization.type,
    9728:	f892 8030 	ldrb.w	r8, [r2, #48]	; 0x30
    972c:	f1b8 0f01 	cmp.w	r8, #1
    9730:	d00d      	beq.n	974e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x5e>
    9732:	6945      	ldr	r5, [r0, #20]
    9734:	2301      	movs	r3, #1
    9736:	9303      	str	r3, [sp, #12]
    9738:	f8cd 8008 	str.w	r8, [sp, #8]
    973c:	4b70      	ldr	r3, [pc, #448]	; (9900 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x210>)
    973e:	9301      	str	r3, [sp, #4]
    9740:	4b73      	ldr	r3, [pc, #460]	; (9910 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x220>)
    9742:	9300      	str	r3, [sp, #0]
    9744:	23dc      	movs	r3, #220	; 0xdc
    9746:	4a70      	ldr	r2, [pc, #448]	; (9908 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    9748:	4970      	ldr	r1, [pc, #448]	; (990c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    974a:	47a8      	blx	r5
    974c:	e7e6      	b.n	971c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
  const auto* affine_quantization =
    974e:	6b53      	ldr	r3, [r2, #52]	; 0x34
  TF_LITE_ENSURE(context, affine_quantization);
    9750:	b1b3      	cbz	r3, 9780 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x90>
  TF_LITE_ENSURE(context, affine_quantization->scale);
    9752:	f8d3 b000 	ldr.w	fp, [r3]
    9756:	f1bb 0f00 	cmp.w	fp, #0
    975a:	d01a      	beq.n	9792 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xa2>
  const bool is_per_channel = affine_quantization->scale->size > 1;
    975c:	f8db 7000 	ldr.w	r7, [fp]
  if (is_per_channel) {
    9760:	2f01      	cmp	r7, #1
    9762:	dd5a      	ble.n	981a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x12a>
    TF_LITE_ENSURE(context,
    9764:	780a      	ldrb	r2, [r1, #0]
    9766:	2a09      	cmp	r2, #9
    9768:	d01c      	beq.n	97a4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xb4>
    976a:	2a07      	cmp	r2, #7
    976c:	d01a      	beq.n	97a4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xb4>
    976e:	6945      	ldr	r5, [r0, #20]
    9770:	4b68      	ldr	r3, [pc, #416]	; (9914 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x224>)
    9772:	9300      	str	r3, [sp, #0]
    9774:	23ec      	movs	r3, #236	; 0xec
    9776:	4a64      	ldr	r2, [pc, #400]	; (9908 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    9778:	4967      	ldr	r1, [pc, #412]	; (9918 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x228>)
    977a:	47a8      	blx	r5
    977c:	4646      	mov	r6, r8
    977e:	e7cd      	b.n	971c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
  TF_LITE_ENSURE(context, affine_quantization);
    9780:	6945      	ldr	r5, [r0, #20]
    9782:	4b66      	ldr	r3, [pc, #408]	; (991c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x22c>)
    9784:	9300      	str	r3, [sp, #0]
    9786:	23e7      	movs	r3, #231	; 0xe7
    9788:	4a5f      	ldr	r2, [pc, #380]	; (9908 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    978a:	4963      	ldr	r1, [pc, #396]	; (9918 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x228>)
    978c:	47a8      	blx	r5
    978e:	4646      	mov	r6, r8
    9790:	e7c4      	b.n	971c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
  TF_LITE_ENSURE(context, affine_quantization->scale);
    9792:	6945      	ldr	r5, [r0, #20]
    9794:	4b62      	ldr	r3, [pc, #392]	; (9920 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x230>)
    9796:	9300      	str	r3, [sp, #0]
    9798:	23e8      	movs	r3, #232	; 0xe8
    979a:	4a5b      	ldr	r2, [pc, #364]	; (9908 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    979c:	495e      	ldr	r1, [pc, #376]	; (9918 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x228>)
    979e:	47a8      	blx	r5
    97a0:	4646      	mov	r6, r8
    97a2:	e7bb      	b.n	971c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    TF_LITE_ENSURE_EQ(context, filter->type, kTfLiteInt8);
    97a4:	f89a 2000 	ldrb.w	r2, [sl]
    97a8:	2a09      	cmp	r2, #9
    97aa:	d00e      	beq.n	97ca <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xda>
    97ac:	6965      	ldr	r5, [r4, #20]
    97ae:	2309      	movs	r3, #9
    97b0:	9303      	str	r3, [sp, #12]
    97b2:	9202      	str	r2, [sp, #8]
    97b4:	4b5b      	ldr	r3, [pc, #364]	; (9924 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x234>)
    97b6:	9301      	str	r3, [sp, #4]
    97b8:	4b5b      	ldr	r3, [pc, #364]	; (9928 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x238>)
    97ba:	9300      	str	r3, [sp, #0]
    97bc:	23ee      	movs	r3, #238	; 0xee
    97be:	4a52      	ldr	r2, [pc, #328]	; (9908 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    97c0:	4952      	ldr	r1, [pc, #328]	; (990c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    97c2:	4620      	mov	r0, r4
    97c4:	47a8      	blx	r5
    97c6:	4646      	mov	r6, r8
    97c8:	e7a8      	b.n	971c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size, num_channels);
    97ca:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    97cc:	4297      	cmp	r7, r2
    97ce:	d00d      	beq.n	97ec <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0xfc>
    97d0:	6965      	ldr	r5, [r4, #20]
    97d2:	9203      	str	r2, [sp, #12]
    97d4:	9702      	str	r7, [sp, #8]
    97d6:	4b55      	ldr	r3, [pc, #340]	; (992c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x23c>)
    97d8:	9301      	str	r3, [sp, #4]
    97da:	4b55      	ldr	r3, [pc, #340]	; (9930 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x240>)
    97dc:	9300      	str	r3, [sp, #0]
    97de:	23ef      	movs	r3, #239	; 0xef
    97e0:	4a49      	ldr	r2, [pc, #292]	; (9908 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    97e2:	494a      	ldr	r1, [pc, #296]	; (990c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    97e4:	4620      	mov	r0, r4
    97e6:	47a8      	blx	r5
    97e8:	4646      	mov	r6, r8
    97ea:	e797      	b.n	971c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    TF_LITE_ENSURE_EQ(
    97ec:	f8da 2008 	ldr.w	r2, [sl, #8]
    97f0:	689b      	ldr	r3, [r3, #8]
    97f2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    97f6:	6853      	ldr	r3, [r2, #4]
    97f8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    97fa:	4293      	cmp	r3, r2
    97fc:	d00d      	beq.n	981a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x12a>
    97fe:	6965      	ldr	r5, [r4, #20]
    9800:	9303      	str	r3, [sp, #12]
    9802:	9202      	str	r2, [sp, #8]
    9804:	4b4b      	ldr	r3, [pc, #300]	; (9934 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x244>)
    9806:	9301      	str	r3, [sp, #4]
    9808:	4b48      	ldr	r3, [pc, #288]	; (992c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x23c>)
    980a:	9300      	str	r3, [sp, #0]
    980c:	23f0      	movs	r3, #240	; 0xf0
    980e:	4a3e      	ldr	r2, [pc, #248]	; (9908 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x218>)
    9810:	493e      	ldr	r1, [pc, #248]	; (990c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x21c>)
    9812:	4620      	mov	r0, r4
    9814:	47a8      	blx	r5
    9816:	4646      	mov	r6, r8
    9818:	e780      	b.n	971c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
  const float input_scale = input->params.scale;
    981a:	f8d5 900c 	ldr.w	r9, [r5, #12]
  const float output_scale = output->params.scale;
    981e:	9b16      	ldr	r3, [sp, #88]	; 0x58
    9820:	f8d3 800c 	ldr.w	r8, [r3, #12]
  const float* filter_scales = affine_quantization->scale->data;
    9824:	f10b 0304 	add.w	r3, fp, #4
  for (int i = 0; i < num_channels; ++i) {
    9828:	2600      	movs	r6, #0
    982a:	9405      	str	r4, [sp, #20]
    982c:	9506      	str	r5, [sp, #24]
    982e:	f8cd a01c 	str.w	sl, [sp, #28]
    9832:	469a      	mov	sl, r3
    9834:	e024      	b.n	9880 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x190>
    const float scale = is_per_channel ? filter_scales[i] : filter_scales[0];
    9836:	f8db 0004 	ldr.w	r0, [fp, #4]
    const double filter_scale = static_cast<double>(scale);
    983a:	f7f6 fdf1 	bl	420 <__aeabi_f2d>
    983e:	4604      	mov	r4, r0
    9840:	460d      	mov	r5, r1
    const double effective_output_scale = static_cast<double>(input_scale) *
    9842:	4648      	mov	r0, r9
    9844:	f7f6 fdec 	bl	420 <__aeabi_f2d>
    9848:	4622      	mov	r2, r4
    984a:	462b      	mov	r3, r5
    984c:	f7f6 fe40 	bl	4d0 <__aeabi_dmul>
    9850:	4604      	mov	r4, r0
    9852:	460d      	mov	r5, r1
                                          static_cast<double>(output_scale);
    9854:	4640      	mov	r0, r8
    9856:	f7f6 fde3 	bl	420 <__aeabi_f2d>
    985a:	4602      	mov	r2, r0
    985c:	460b      	mov	r3, r1
    const double effective_output_scale = static_cast<double>(input_scale) *
    985e:	4620      	mov	r0, r4
    9860:	4629      	mov	r1, r5
    9862:	f7f6 ff5f 	bl	724 <__aeabi_ddiv>
    QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
    9866:	ab0a      	add	r3, sp, #40	; 0x28
    9868:	aa09      	add	r2, sp, #36	; 0x24
    986a:	f7ff fd49 	bl	9300 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    per_channel_multiplier[i] = significand;
    986e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    9870:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    9872:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
    per_channel_shift[i] = channel_shift;
    9876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9878:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    987a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
  for (int i = 0; i < num_channels; ++i) {
    987e:	3601      	adds	r6, #1
    9880:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    9882:	429e      	cmp	r6, r3
    9884:	da04      	bge.n	9890 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1a0>
    const float scale = is_per_channel ? filter_scales[i] : filter_scales[0];
    9886:	2f01      	cmp	r7, #1
    9888:	ddd5      	ble.n	9836 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x146>
    988a:	f85a 0026 	ldr.w	r0, [sl, r6, lsl #2]
    988e:	e7d4      	b.n	983a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x14a>
    9890:	9c05      	ldr	r4, [sp, #20]
    9892:	9d06      	ldr	r5, [sp, #24]
    9894:	f8dd a01c 	ldr.w	sl, [sp, #28]
  if (input->type == kTfLiteUInt8) {
    9898:	782b      	ldrb	r3, [r5, #0]
    989a:	2b03      	cmp	r3, #3
    989c:	d008      	beq.n	98b0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1c0>
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
    989e:	782b      	ldrb	r3, [r5, #0]
    98a0:	2b09      	cmp	r3, #9
    98a2:	d022      	beq.n	98ea <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1fa>
    98a4:	2b03      	cmp	r3, #3
    98a6:	d020      	beq.n	98ea <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1fa>
    98a8:	2b07      	cmp	r3, #7
    98aa:	d01e      	beq.n	98ea <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1fa>
  return kTfLiteOk;
    98ac:	2600      	movs	r6, #0
    98ae:	e735      	b.n	971c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    double real_multiplier = 0.0;
    98b0:	2200      	movs	r2, #0
    98b2:	2300      	movs	r3, #0
    98b4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
    98b8:	ab0a      	add	r3, sp, #40	; 0x28
    98ba:	9301      	str	r3, [sp, #4]
    98bc:	9b16      	ldr	r3, [sp, #88]	; 0x58
    98be:	9300      	str	r3, [sp, #0]
    98c0:	9b04      	ldr	r3, [sp, #16]
    98c2:	4652      	mov	r2, sl
    98c4:	4629      	mov	r1, r5
    98c6:	4620      	mov	r0, r4
    98c8:	f7f7 fe3a 	bl	1540 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
    98cc:	4606      	mov	r6, r0
    98ce:	2800      	cmp	r0, #0
    98d0:	f47f af24 	bne.w	971c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    QuantizeMultiplier(real_multiplier, multiplier, &exponent);
    98d4:	ab09      	add	r3, sp, #36	; 0x24
    98d6:	9a18      	ldr	r2, [sp, #96]	; 0x60
    98d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    98dc:	f7ff fd10 	bl	9300 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    *shift = -exponent;
    98e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    98e2:	425b      	negs	r3, r3
    98e4:	9a19      	ldr	r2, [sp, #100]	; 0x64
    98e6:	6013      	str	r3, [r2, #0]
    98e8:	e7d9      	b.n	989e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x1ae>
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
    98ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    98ec:	9300      	str	r3, [sp, #0]
    98ee:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    98f0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    98f2:	9917      	ldr	r1, [sp, #92]	; 0x5c
    98f4:	7809      	ldrb	r1, [r1, #0]
    98f6:	4620      	mov	r0, r4
    98f8:	f7ff feca 	bl	9690 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>
    98fc:	4606      	mov	r6, r0
    98fe:	e70d      	b.n	971c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i+0x2c>
    9900:	000269c8 	.word	0x000269c8
    9904:	000269e4 	.word	0x000269e4
    9908:	000268f0 	.word	0x000268f0
    990c:	000269ac 	.word	0x000269ac
    9910:	00026a00 	.word	0x00026a00
    9914:	00026a4c 	.word	0x00026a4c
    9918:	000266ec 	.word	0x000266ec
    991c:	00026a1c 	.word	0x00026a1c
    9920:	00026a30 	.word	0x00026a30
    9924:	00026a88 	.word	0x00026a88
    9928:	00026a94 	.word	0x00026a94
    992c:	00026aa4 	.word	0x00026aa4
    9930:	00026ab4 	.word	0x00026ab4
    9934:	00026ad8 	.word	0x00026ad8

00009938 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>:
}  // NOLINT[readability/fn_size]
#endif  // !defined(TF_LITE_STATIC_MEMORY)
}  // namespace

TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type,
                               ErrorReporter* error_reporter) {
    9938:	b508      	push	{r3, lr}
    993a:	4613      	mov	r3, r2
  switch (tensor_type) {
    993c:	280f      	cmp	r0, #15
    993e:	d848      	bhi.n	99d2 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x9a>
    9940:	e8df f000 	tbb	[pc, r0]
    9944:	1f17080c 	.word	0x1f17080c
    9948:	13332f27 	.word	0x13332f27
    994c:	3b0f2337 	.word	0x3b0f2337
    9950:	1b433f2b 	.word	0x1b433f2b
    case TensorType_FLOAT16:
      *type = kTfLiteFloat16;
    9954:	230a      	movs	r3, #10
    9956:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9958:	2000      	movs	r0, #0
      *type = kTfLiteNoType;
      TF_LITE_REPORT_ERROR(error_reporter,
                           "Unsupported data type %d in tensor\n", tensor_type);
      return kTfLiteError;
  }
}
    995a:	bd08      	pop	{r3, pc}
      *type = kTfLiteFloat32;
    995c:	2301      	movs	r3, #1
    995e:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9960:	e7fb      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteFloat64;
    9962:	230b      	movs	r3, #11
    9964:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9966:	2000      	movs	r0, #0
    9968:	e7f7      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt16;
    996a:	2307      	movs	r3, #7
    996c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    996e:	2000      	movs	r0, #0
    9970:	e7f3      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt32;
    9972:	2302      	movs	r3, #2
    9974:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9976:	2000      	movs	r0, #0
    9978:	e7ef      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt32;
    997a:	2310      	movs	r3, #16
    997c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    997e:	2000      	movs	r0, #0
    9980:	e7eb      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt8;
    9982:	2303      	movs	r3, #3
    9984:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9986:	2000      	movs	r0, #0
    9988:	e7e7      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt8;
    998a:	2309      	movs	r3, #9
    998c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    998e:	2000      	movs	r0, #0
    9990:	e7e3      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteInt64;
    9992:	2304      	movs	r3, #4
    9994:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    9996:	2000      	movs	r0, #0
    9998:	e7df      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteUInt64;
    999a:	230d      	movs	r3, #13
    999c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    999e:	2000      	movs	r0, #0
    99a0:	e7db      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteString;
    99a2:	2305      	movs	r3, #5
    99a4:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    99a6:	2000      	movs	r0, #0
    99a8:	e7d7      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteBool;
    99aa:	2306      	movs	r3, #6
    99ac:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    99ae:	2000      	movs	r0, #0
    99b0:	e7d3      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteComplex64;
    99b2:	2308      	movs	r3, #8
    99b4:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    99b6:	2000      	movs	r0, #0
    99b8:	e7cf      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteComplex128;
    99ba:	230c      	movs	r3, #12
    99bc:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    99be:	2000      	movs	r0, #0
    99c0:	e7cb      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteResource;
    99c2:	230e      	movs	r3, #14
    99c4:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    99c6:	2000      	movs	r0, #0
    99c8:	e7c7      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteVariant;
    99ca:	230f      	movs	r3, #15
    99cc:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
    99ce:	2000      	movs	r0, #0
    99d0:	e7c3      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
      *type = kTfLiteNoType;
    99d2:	2200      	movs	r2, #0
    99d4:	700a      	strb	r2, [r1, #0]
      TF_LITE_REPORT_ERROR(error_reporter,
    99d6:	4602      	mov	r2, r0
    99d8:	4902      	ldr	r1, [pc, #8]	; (99e4 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xac>)
    99da:	4618      	mov	r0, r3
    99dc:	f00a f954 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    99e0:	2001      	movs	r0, #1
    99e2:	e7ba      	b.n	995a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x22>
    99e4:	00026b18 	.word	0x00026b18

000099e8 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc>:
    int* buffer, ErrorReporter* error_reporter, const char* op_name) {
    99e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    99ec:	461c      	mov	r4, r3
  if (!flat_vector) {
    99ee:	b1d1      	cbz	r1, 9a26 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x3e>
    99f0:	4680      	mov	r8, r0
    99f2:	4617      	mov	r7, r2
    99f4:	460d      	mov	r5, r1
  uoffset_t size() const { return EndianScalar(length_); }
    99f6:	6808      	ldr	r0, [r1, #0]
    99f8:	f008 f9de 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    99fc:	4606      	mov	r6, r0
    if (num_dimensions > max_size_of_buffer / sizeof(int)) {
    99fe:	ebb0 0f98 	cmp.w	r0, r8, lsr #2
    9a02:	d817      	bhi.n	9a34 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x4c>
      for (size_t i = 0; i < num_dimensions; ++i) {
    9a04:	2400      	movs	r4, #0
    9a06:	42b4      	cmp	r4, r6
    9a08:	d222      	bcs.n	9a50 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x68>
    9a0a:	6828      	ldr	r0, [r5, #0]
    9a0c:	f008 f9d4 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
    FLATBUFFERS_ASSERT(i < size());
    9a10:	4284      	cmp	r4, r0
    9a12:	d216      	bcs.n	9a42 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x5a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
    9a14:	1d2b      	adds	r3, r5, #4
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
    9a16:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    9a1a:	f009 fbf1 	bl	13200 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
        buffer[i] = flat_vector->Get(i);
    9a1e:	f847 0024 	str.w	r0, [r7, r4, lsl #2]
      for (size_t i = 0; i < num_dimensions; ++i) {
    9a22:	3401      	adds	r4, #1
    9a24:	e7ef      	b.n	9a06 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x1e>
    TF_LITE_REPORT_ERROR(error_reporter,
    9a26:	9a06      	ldr	r2, [sp, #24]
    9a28:	490b      	ldr	r1, [pc, #44]	; (9a58 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x70>)
    9a2a:	4618      	mov	r0, r3
    9a2c:	f00a f92c 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
    9a30:	2001      	movs	r0, #1
    9a32:	e00e      	b.n	9a52 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x6a>
      TF_LITE_REPORT_ERROR(
    9a34:	9a06      	ldr	r2, [sp, #24]
    9a36:	4909      	ldr	r1, [pc, #36]	; (9a5c <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x74>)
    9a38:	4620      	mov	r0, r4
    9a3a:	f00a f925 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
    9a3e:	2001      	movs	r0, #1
    9a40:	e007      	b.n	9a52 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x6a>
    FLATBUFFERS_ASSERT(i < size());
    9a42:	4b07      	ldr	r3, [pc, #28]	; (9a60 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x78>)
    9a44:	4a07      	ldr	r2, [pc, #28]	; (9a64 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x7c>)
    9a46:	f44f 7183 	mov.w	r1, #262	; 0x106
    9a4a:	4807      	ldr	r0, [pc, #28]	; (9a68 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc+0x80>)
    9a4c:	f006 ff74 	bl	10938 <__assert_func>
  return kTfLiteOk;
    9a50:	2000      	movs	r0, #0
}
    9a52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9a56:	bf00      	nop
    9a58:	00026b3c 	.word	0x00026b3c
    9a5c:	00026b6c 	.word	0x00026b6c
    9a60:	00024e3c 	.word	0x00024e3c
    9a64:	00024e48 	.word	0x00024e48
    9a68:	00024f08 	.word	0x00024f08

00009a6c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  return kTfLiteOk;
}

TfLiteStatus ParseReshape(const Operator* op, ErrorReporter* error_reporter,
                          BuiltinDataAllocator* allocator,
                          void** builtin_data) {
    9a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9a70:	b084      	sub	sp, #16
    9a72:	4604      	mov	r4, r0
    9a74:	4688      	mov	r8, r1
    9a76:	4615      	mov	r5, r2
    9a78:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9a7a:	f00a f8f7 	bl	13c6c <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
  template <typename T>
  T* AllocatePOD() {
    // TODO(b/154346074): Change this to is_trivially_destructible when all
    // platform targets support that properly.
    static_assert(std::is_pod<T>::value, "Builtin data structure must be POD.");
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    9a7e:	682b      	ldr	r3, [r5, #0]
    9a80:	681b      	ldr	r3, [r3, #0]
    9a82:	2204      	movs	r2, #4
    9a84:	2124      	movs	r1, #36	; 0x24
    9a86:	4628      	mov	r0, r5
    9a88:	4798      	blx	r3
    return new (allocated_memory) T();
    9a8a:	4606      	mov	r6, r0
    9a8c:	b118      	cbz	r0, 9a96 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x2a>
    9a8e:	2224      	movs	r2, #36	; 0x24
    9a90:	2100      	movs	r1, #0
    9a92:	f00c fb39 	bl	16108 <memset>
      constexpr _Head_base(const _Head_base&) = default;
      constexpr _Head_base(_Head_base&&) = default;

      template<typename _UHead>
        constexpr _Head_base(_UHead&& __h)
	: _M_head_impl(std::forward<_UHead>(__h)) { }
    9a96:	9502      	str	r5, [sp, #8]
    9a98:	9603      	str	r6, [sp, #12]
  SafeBuiltinDataAllocator safe_allocator(allocator);

  std::unique_ptr<TfLiteReshapeParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteReshapeParams>();
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    9a9a:	b336      	cbz	r6, 9aea <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x7e>
    return data_ - ReadScalar<soffset_t>(data_);
    9a9c:	4620      	mov	r0, r4
    9a9e:	f009 fbb0 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9aa2:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9aa4:	4628      	mov	r0, r5
    9aa6:	f009 fbb2 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9aaa:	280a      	cmp	r0, #10
    9aac:	d92a      	bls.n	9b04 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x98>
    9aae:	f105 000a 	add.w	r0, r5, #10
    9ab2:	f009 fbac 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9ab6:	b338      	cbz	r0, 9b08 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9c>
    9ab8:	4420      	add	r0, r4
    9aba:	f009 fc71 	bl	133a0 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_ReshapeOptions ? static_cast<const tflite::ReshapeOptions *>(builtin_options()) : nullptr;
    9abe:	2811      	cmp	r0, #17
    9ac0:	d128      	bne.n	9b14 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa8>
    return data_ - ReadScalar<soffset_t>(data_);
    9ac2:	4620      	mov	r0, r4
    9ac4:	f009 fb9d 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9ac8:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9aca:	4628      	mov	r0, r5
    9acc:	f009 fb9f 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9ad0:	280c      	cmp	r0, #12
    9ad2:	d91b      	bls.n	9b0c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    9ad4:	f105 000c 	add.w	r0, r5, #12
    9ad8:	f009 fb99 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    9adc:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9ade:	b1b8      	cbz	r0, 9b10 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    9ae0:	4620      	mov	r0, r4
    9ae2:	f009 fb88 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9ae6:	4404      	add	r4, r0
    9ae8:	e015      	b.n	9b16 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    9aea:	4b26      	ldr	r3, [pc, #152]	; (9b84 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x118>)
    9aec:	9301      	str	r3, [sp, #4]
    9aee:	f240 63c3 	movw	r3, #1731	; 0x6c3
    9af2:	9300      	str	r3, [sp, #0]
    9af4:	4b24      	ldr	r3, [pc, #144]	; (9b88 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x11c>)
    9af6:	4a25      	ldr	r2, [pc, #148]	; (9b8c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x120>)
    9af8:	4641      	mov	r1, r8
    9afa:	4640      	mov	r0, r8
    9afc:	f00a f8d3 	bl	13ca6 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    9b00:	2501      	movs	r5, #1
    9b02:	e030      	b.n	9b66 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9b04:	2000      	movs	r0, #0
    9b06:	e7d6      	b.n	9ab6 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4a>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9b08:	2000      	movs	r0, #0
    9b0a:	e7d8      	b.n	9abe <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x52>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9b0c:	2000      	movs	r0, #0
    9b0e:	e7e5      	b.n	9adc <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x70>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9b10:	2400      	movs	r4, #0
    9b12:	e000      	b.n	9b16 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    9b14:	2400      	movs	r4, #0

  const ReshapeOptions* schema_params = op->builtin_options_as_ReshapeOptions();

  if (schema_params != nullptr) {
    9b16:	b314      	cbz	r4, 9b5e <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf2>
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_NEW_SHAPE);
    9b18:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    9b1a:	4620      	mov	r0, r4
    9b1c:	f009 fb71 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9b20:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9b22:	4620      	mov	r0, r4
    9b24:	f009 fb73 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9b28:	2804      	cmp	r0, #4
    9b2a:	d926      	bls.n	9b7a <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10e>
    9b2c:	1d20      	adds	r0, r4, #4
    9b2e:	f009 fb6e 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    9b32:	4405      	add	r5, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9b34:	b318      	cbz	r0, 9b7e <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x112>
    9b36:	4628      	mov	r0, r5
    9b38:	f009 fb5d 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9b3c:	182c      	adds	r4, r5, r0
    const flatbuffers::Vector<int32_t>* new_shape = schema_params->new_shape();
    if (new_shape != nullptr) {
    9b3e:	b174      	cbz	r4, 9b5e <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf2>
      TF_LITE_ENSURE_STATUS(
    9b40:	4b13      	ldr	r3, [pc, #76]	; (9b90 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x124>)
    9b42:	9300      	str	r3, [sp, #0]
    9b44:	4643      	mov	r3, r8
    9b46:	4632      	mov	r2, r6
    9b48:	4621      	mov	r1, r4
    9b4a:	2020      	movs	r0, #32
    9b4c:	f7ff ff4c 	bl	99e8 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIiEEPiPNS_13ErrorReporterEPKc>
    9b50:	4605      	mov	r5, r0
    9b52:	b940      	cbnz	r0, 9b66 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
  uoffset_t size() const { return EndianScalar(length_); }
    9b54:	6820      	ldr	r0, [r4, #0]
    9b56:	f008 f92f 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
      template<typename _Del>
      __uniq_ptr_impl(pointer __p, _Del&& __d)
	: _M_t(__p, std::forward<_Del>(__d)) { }

      pointer&   _M_ptr() { return std::get<0>(_M_t); }
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
    9b5a:	9b03      	ldr	r3, [sp, #12]
          FlatBufferIntVectorToArray(sizeof(params->shape), new_shape,
                                     params->shape, error_reporter, "reshape"));
      params->num_dimensions = new_shape->size();
    9b5c:	6218      	str	r0, [r3, #32]
    9b5e:	9b03      	ldr	r3, [sp, #12]
      /// Release ownership of any stored pointer.
      pointer
      release() noexcept
      {
	pointer __p = get();
	_M_t._M_ptr() = pointer();
    9b60:	2500      	movs	r5, #0
    9b62:	9503      	str	r5, [sp, #12]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
    9b64:	603b      	str	r3, [r7, #0]
	if (__ptr != nullptr)
    9b66:	9903      	ldr	r1, [sp, #12]
    9b68:	b119      	cbz	r1, 9b72 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x106>
    void operator()(void* data) { allocator_->Deallocate(data); }
    9b6a:	9802      	ldr	r0, [sp, #8]
    9b6c:	6803      	ldr	r3, [r0, #0]
    9b6e:	685b      	ldr	r3, [r3, #4]
    9b70:	4798      	blx	r3
  return kTfLiteOk;
}
    9b72:	4628      	mov	r0, r5
    9b74:	b004      	add	sp, #16
    9b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9b7a:	2000      	movs	r0, #0
    9b7c:	e7d9      	b.n	9b32 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9b7e:	2400      	movs	r4, #0
    9b80:	e7dd      	b.n	9b3e <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    9b82:	bf00      	nop
    9b84:	00026c08 	.word	0x00026c08
    9b88:	00026bb0 	.word	0x00026bb0
    9b8c:	000266ec 	.word	0x000266ec
    9b90:	00026c1c 	.word	0x00026c1c

00009b94 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                       BuiltinDataAllocator* allocator, void** builtin_data) {
    9b94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9b98:	b084      	sub	sp, #16
    9b9a:	4604      	mov	r4, r0
    9b9c:	4688      	mov	r8, r1
    9b9e:	4615      	mov	r5, r2
    9ba0:	461e      	mov	r6, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9ba2:	f00a f863 	bl	13c6c <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    9ba6:	682b      	ldr	r3, [r5, #0]
    9ba8:	681b      	ldr	r3, [r3, #0]
    9baa:	2204      	movs	r2, #4
    9bac:	2128      	movs	r1, #40	; 0x28
    9bae:	4628      	mov	r0, r5
    9bb0:	4798      	blx	r3
    return new (allocated_memory) T();
    9bb2:	4607      	mov	r7, r0
    9bb4:	b118      	cbz	r0, 9bbe <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x2a>
    9bb6:	2228      	movs	r2, #40	; 0x28
    9bb8:	2100      	movs	r1, #0
    9bba:	f00c faa5 	bl	16108 <memset>
    9bbe:	9502      	str	r5, [sp, #8]
    9bc0:	9703      	str	r7, [sp, #12]
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    9bc2:	b337      	cbz	r7, 9c12 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x7e>
    return data_ - ReadScalar<soffset_t>(data_);
    9bc4:	4620      	mov	r0, r4
    9bc6:	f009 fb1c 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9bca:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9bcc:	4628      	mov	r0, r5
    9bce:	f009 fb1e 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9bd2:	280a      	cmp	r0, #10
    9bd4:	d92a      	bls.n	9c2c <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x98>
    9bd6:	f105 000a 	add.w	r0, r5, #10
    9bda:	f009 fb18 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9bde:	b338      	cbz	r0, 9c30 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9c>
    9be0:	4420      	add	r0, r4
    9be2:	f009 fbdd 	bl	133a0 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_Pool2DOptions ? static_cast<const tflite::Pool2DOptions *>(builtin_options()) : nullptr;
    9be6:	2805      	cmp	r0, #5
    9be8:	d128      	bne.n	9c3c <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa8>
    return data_ - ReadScalar<soffset_t>(data_);
    9bea:	4620      	mov	r0, r4
    9bec:	f009 fb09 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9bf0:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9bf2:	4628      	mov	r0, r5
    9bf4:	f009 fb0b 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9bf8:	280c      	cmp	r0, #12
    9bfa:	d91b      	bls.n	9c34 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    9bfc:	f105 000c 	add.w	r0, r5, #12
    9c00:	f009 fb05 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    9c04:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9c06:	b1b8      	cbz	r0, 9c38 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    9c08:	4620      	mov	r0, r4
    9c0a:	f009 faf4 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9c0e:	4404      	add	r4, r0
    9c10:	e015      	b.n	9c3e <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    9c12:	4b5b      	ldr	r3, [pc, #364]	; (9d80 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ec>)
    9c14:	9301      	str	r3, [sp, #4]
    9c16:	f240 6361 	movw	r3, #1633	; 0x661
    9c1a:	9300      	str	r3, [sp, #0]
    9c1c:	4b59      	ldr	r3, [pc, #356]	; (9d84 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f0>)
    9c1e:	4a5a      	ldr	r2, [pc, #360]	; (9d88 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f4>)
    9c20:	4641      	mov	r1, r8
    9c22:	4640      	mov	r0, r8
    9c24:	f00a f83f 	bl	13ca6 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    9c28:	2401      	movs	r4, #1
    9c2a:	e086      	b.n	9d3a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a6>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9c2c:	2000      	movs	r0, #0
    9c2e:	e7d6      	b.n	9bde <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4a>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9c30:	2000      	movs	r0, #0
    9c32:	e7d8      	b.n	9be6 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x52>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9c34:	2000      	movs	r0, #0
    9c36:	e7e5      	b.n	9c04 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x70>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9c38:	2400      	movs	r4, #0
    9c3a:	e000      	b.n	9c3e <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    9c3c:	2400      	movs	r4, #0
  if (schema_params != nullptr) {
    9c3e:	2c00      	cmp	r4, #0
    9c40:	d077      	beq.n	9d32 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x19e>
    return static_cast<tflite::Padding>(GetField<int8_t>(VT_PADDING, 0));
    9c42:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    9c44:	4620      	mov	r0, r4
    9c46:	f009 fadc 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9c4a:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9c4c:	4620      	mov	r0, r4
    9c4e:	f009 fade 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9c52:	2804      	cmp	r0, #4
    9c54:	d97b      	bls.n	9d4e <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ba>
    9c56:	1d20      	adds	r0, r4, #4
    9c58:	f009 fad9 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9c5c:	2800      	cmp	r0, #0
    9c5e:	d078      	beq.n	9d52 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1be>
    9c60:	4428      	add	r0, r5
    9c62:	f009 fada 	bl	1321a <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    params->padding = ConvertPadding(schema_params->padding());
    9c66:	b2c0      	uxtb	r0, r0
    9c68:	f009 fff7 	bl	13c5a <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>
    9c6c:	7038      	strb	r0, [r7, #0]
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
    9c6e:	9f03      	ldr	r7, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9c70:	4628      	mov	r0, r5
    9c72:	f009 fac6 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9c76:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9c78:	4620      	mov	r0, r4
    9c7a:	f009 fac8 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9c7e:	2806      	cmp	r0, #6
    9c80:	d969      	bls.n	9d56 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c2>
    9c82:	1da0      	adds	r0, r4, #6
    9c84:	f009 fac3 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9c88:	2800      	cmp	r0, #0
    9c8a:	d066      	beq.n	9d5a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c6>
    9c8c:	4428      	add	r0, r5
    9c8e:	f009 fab8 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_width = schema_params->stride_w();
    9c92:	6078      	str	r0, [r7, #4]
    9c94:	9c03      	ldr	r4, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9c96:	4628      	mov	r0, r5
    9c98:	f009 fab3 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9c9c:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9c9e:	4638      	mov	r0, r7
    9ca0:	f009 fab5 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9ca4:	2808      	cmp	r0, #8
    9ca6:	d95a      	bls.n	9d5e <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ca>
    9ca8:	f107 0008 	add.w	r0, r7, #8
    9cac:	f009 faaf 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9cb0:	2800      	cmp	r0, #0
    9cb2:	d056      	beq.n	9d62 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ce>
    9cb4:	4428      	add	r0, r5
    9cb6:	f009 faa4 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_height = schema_params->stride_h();
    9cba:	60a0      	str	r0, [r4, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    9cbc:	4628      	mov	r0, r5
    9cbe:	f009 faa0 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9cc2:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9cc4:	4638      	mov	r0, r7
    9cc6:	f009 faa2 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9cca:	280a      	cmp	r0, #10
    9ccc:	d94b      	bls.n	9d66 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d2>
    9cce:	f107 000a 	add.w	r0, r7, #10
    9cd2:	f009 fa9c 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9cd6:	2800      	cmp	r0, #0
    9cd8:	d047      	beq.n	9d6a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d6>
    9cda:	4428      	add	r0, r5
    9cdc:	f009 fa91 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->filter_width = schema_params->filter_width();
    9ce0:	60e0      	str	r0, [r4, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9ce2:	4628      	mov	r0, r5
    9ce4:	f009 fa8d 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9ce8:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9cea:	4638      	mov	r0, r7
    9cec:	f009 fa8f 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9cf0:	280c      	cmp	r0, #12
    9cf2:	d93c      	bls.n	9d6e <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1da>
    9cf4:	f107 000c 	add.w	r0, r7, #12
    9cf8:	f009 fa89 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9cfc:	2800      	cmp	r0, #0
    9cfe:	d038      	beq.n	9d72 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1de>
    9d00:	4428      	add	r0, r5
    9d02:	f009 fa7e 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->filter_height = schema_params->filter_height();
    9d06:	6120      	str	r0, [r4, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    9d08:	4628      	mov	r0, r5
    9d0a:	f009 fa7a 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9d0e:	1a2f      	subs	r7, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9d10:	4638      	mov	r0, r7
    9d12:	f009 fa7c 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d16:	280e      	cmp	r0, #14
    9d18:	d92d      	bls.n	9d76 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e2>
    9d1a:	f107 000e 	add.w	r0, r7, #14
    9d1e:	f009 fa76 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d22:	b350      	cbz	r0, 9d7a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e6>
    9d24:	4428      	add	r0, r5
    9d26:	f009 fa78 	bl	1321a <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        ConvertActivation(schema_params->fused_activation_function());
    9d2a:	b2c0      	uxtb	r0, r0
    9d2c:	f009 ff8b 	bl	13c46 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    9d30:	7520      	strb	r0, [r4, #20]
    9d32:	9b03      	ldr	r3, [sp, #12]
	_M_t._M_ptr() = pointer();
    9d34:	2400      	movs	r4, #0
    9d36:	9403      	str	r4, [sp, #12]
  *builtin_data = params.release();
    9d38:	6033      	str	r3, [r6, #0]
	if (__ptr != nullptr)
    9d3a:	9903      	ldr	r1, [sp, #12]
    9d3c:	b119      	cbz	r1, 9d46 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1b2>
    void operator()(void* data) { allocator_->Deallocate(data); }
    9d3e:	9802      	ldr	r0, [sp, #8]
    9d40:	6803      	ldr	r3, [r0, #0]
    9d42:	685b      	ldr	r3, [r3, #4]
    9d44:	4798      	blx	r3
}
    9d46:	4620      	mov	r0, r4
    9d48:	b004      	add	sp, #16
    9d4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d4e:	2000      	movs	r0, #0
    9d50:	e784      	b.n	9c5c <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc8>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d52:	2000      	movs	r0, #0
    9d54:	e787      	b.n	9c66 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d56:	2000      	movs	r0, #0
    9d58:	e796      	b.n	9c88 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf4>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d5a:	2000      	movs	r0, #0
    9d5c:	e799      	b.n	9c92 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfe>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d5e:	2000      	movs	r0, #0
    9d60:	e7a6      	b.n	9cb0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x11c>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d62:	2000      	movs	r0, #0
    9d64:	e7a9      	b.n	9cba <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x126>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d66:	2000      	movs	r0, #0
    9d68:	e7b5      	b.n	9cd6 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x142>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d6a:	2000      	movs	r0, #0
    9d6c:	e7b8      	b.n	9ce0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x14c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d6e:	2000      	movs	r0, #0
    9d70:	e7c4      	b.n	9cfc <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x168>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d72:	2000      	movs	r0, #0
    9d74:	e7c7      	b.n	9d06 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x172>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9d76:	2000      	movs	r0, #0
    9d78:	e7d3      	b.n	9d22 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x18e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9d7a:	2000      	movs	r0, #0
    9d7c:	e7d5      	b.n	9d2a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x196>
    9d7e:	bf00      	nop
    9d80:	00026c08 	.word	0x00026c08
    9d84:	00026bb0 	.word	0x00026bb0
    9d88:	000266ec 	.word	0x000266ec

00009d8c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                         BuiltinDataAllocator* allocator, void** builtin_data) {
    9d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9d90:	b084      	sub	sp, #16
    9d92:	4604      	mov	r4, r0
    9d94:	4688      	mov	r8, r1
    9d96:	4615      	mov	r5, r2
    9d98:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9d9a:	f009 ff67 	bl	13c6c <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    9d9e:	682b      	ldr	r3, [r5, #0]
    9da0:	681b      	ldr	r3, [r3, #0]
    9da2:	2204      	movs	r2, #4
    9da4:	2118      	movs	r1, #24
    9da6:	4628      	mov	r0, r5
    9da8:	4798      	blx	r3
    return new (allocated_memory) T();
    9daa:	4606      	mov	r6, r0
    9dac:	b130      	cbz	r0, 9dbc <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x30>
    9dae:	2300      	movs	r3, #0
    9db0:	6003      	str	r3, [r0, #0]
    9db2:	6043      	str	r3, [r0, #4]
    9db4:	6083      	str	r3, [r0, #8]
    9db6:	60c3      	str	r3, [r0, #12]
    9db8:	6103      	str	r3, [r0, #16]
    9dba:	6143      	str	r3, [r0, #20]
    9dbc:	9502      	str	r5, [sp, #8]
    9dbe:	9603      	str	r6, [sp, #12]
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    9dc0:	b336      	cbz	r6, 9e10 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x84>
    return data_ - ReadScalar<soffset_t>(data_);
    9dc2:	4620      	mov	r0, r4
    9dc4:	f009 fa1d 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9dc8:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9dca:	4628      	mov	r0, r5
    9dcc:	f009 fa1f 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9dd0:	280a      	cmp	r0, #10
    9dd2:	d92a      	bls.n	9e2a <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9e>
    9dd4:	f105 000a 	add.w	r0, r5, #10
    9dd8:	f009 fa19 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9ddc:	b338      	cbz	r0, 9e2e <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa2>
    9dde:	4420      	add	r0, r4
    9de0:	f009 fade 	bl	133a0 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_Conv2DOptions ? static_cast<const tflite::Conv2DOptions *>(builtin_options()) : nullptr;
    9de4:	2801      	cmp	r0, #1
    9de6:	d128      	bne.n	9e3a <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xae>
    return data_ - ReadScalar<soffset_t>(data_);
    9de8:	4620      	mov	r0, r4
    9dea:	f009 fa0a 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9dee:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9df0:	4628      	mov	r0, r5
    9df2:	f009 fa0c 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9df6:	280c      	cmp	r0, #12
    9df8:	d91b      	bls.n	9e32 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    9dfa:	f105 000c 	add.w	r0, r5, #12
    9dfe:	f009 fa06 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    9e02:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9e04:	b1b8      	cbz	r0, 9e36 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xaa>
    9e06:	4620      	mov	r0, r4
    9e08:	f009 f9f5 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    9e0c:	4404      	add	r4, r0
    9e0e:	e015      	b.n	9e3c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb0>
    9e10:	4b5a      	ldr	r3, [pc, #360]	; (9f7c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f0>)
    9e12:	9301      	str	r3, [sp, #4]
    9e14:	f240 434d 	movw	r3, #1101	; 0x44d
    9e18:	9300      	str	r3, [sp, #0]
    9e1a:	4b59      	ldr	r3, [pc, #356]	; (9f80 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f4>)
    9e1c:	4a59      	ldr	r2, [pc, #356]	; (9f84 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f8>)
    9e1e:	4641      	mov	r1, r8
    9e20:	4640      	mov	r0, r8
    9e22:	f009 ff40 	bl	13ca6 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    9e26:	2401      	movs	r4, #1
    9e28:	e086      	b.n	9f38 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ac>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9e2a:	2000      	movs	r0, #0
    9e2c:	e7d6      	b.n	9ddc <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x50>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9e2e:	2000      	movs	r0, #0
    9e30:	e7d8      	b.n	9de4 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x58>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9e32:	2000      	movs	r0, #0
    9e34:	e7e5      	b.n	9e02 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x76>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    9e36:	2400      	movs	r4, #0
    9e38:	e000      	b.n	9e3c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb0>
    9e3a:	2400      	movs	r4, #0
  if (schema_params != nullptr) {
    9e3c:	2c00      	cmp	r4, #0
    9e3e:	d077      	beq.n	9f30 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a4>
    return static_cast<tflite::Padding>(GetField<int8_t>(VT_PADDING, 0));
    9e40:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    9e42:	4620      	mov	r0, r4
    9e44:	f009 f9dd 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9e48:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9e4a:	4620      	mov	r0, r4
    9e4c:	f009 f9df 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9e50:	2804      	cmp	r0, #4
    9e52:	d97b      	bls.n	9f4c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c0>
    9e54:	1d20      	adds	r0, r4, #4
    9e56:	f009 f9da 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9e5a:	2800      	cmp	r0, #0
    9e5c:	d078      	beq.n	9f50 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c4>
    9e5e:	4428      	add	r0, r5
    9e60:	f009 f9db 	bl	1321a <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    params->padding = ConvertPadding(schema_params->padding());
    9e64:	b2c0      	uxtb	r0, r0
    9e66:	f009 fef8 	bl	13c5a <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>
    9e6a:	7030      	strb	r0, [r6, #0]
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
    9e6c:	9e03      	ldr	r6, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9e6e:	4628      	mov	r0, r5
    9e70:	f009 f9c7 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9e74:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9e76:	4620      	mov	r0, r4
    9e78:	f009 f9c9 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9e7c:	2806      	cmp	r0, #6
    9e7e:	d969      	bls.n	9f54 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c8>
    9e80:	1da0      	adds	r0, r4, #6
    9e82:	f009 f9c4 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9e86:	2800      	cmp	r0, #0
    9e88:	d066      	beq.n	9f58 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1cc>
    9e8a:	4428      	add	r0, r5
    9e8c:	f009 f9b9 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_width = schema_params->stride_w();
    9e90:	6070      	str	r0, [r6, #4]
    9e92:	9c03      	ldr	r4, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9e94:	4628      	mov	r0, r5
    9e96:	f009 f9b4 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9e9a:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9e9c:	4630      	mov	r0, r6
    9e9e:	f009 f9b6 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9ea2:	2808      	cmp	r0, #8
    9ea4:	d95a      	bls.n	9f5c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d0>
    9ea6:	f106 0008 	add.w	r0, r6, #8
    9eaa:	f009 f9b0 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9eae:	2800      	cmp	r0, #0
    9eb0:	d056      	beq.n	9f60 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d4>
    9eb2:	4428      	add	r0, r5
    9eb4:	f009 f9a5 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_height = schema_params->stride_h();
    9eb8:	60a0      	str	r0, [r4, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    9eba:	4628      	mov	r0, r5
    9ebc:	f009 f9a1 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9ec0:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9ec2:	4630      	mov	r0, r6
    9ec4:	f009 f9a3 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9ec8:	280a      	cmp	r0, #10
    9eca:	d94b      	bls.n	9f64 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d8>
    9ecc:	f106 000a 	add.w	r0, r6, #10
    9ed0:	f009 f99d 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9ed4:	2800      	cmp	r0, #0
    9ed6:	d047      	beq.n	9f68 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1dc>
    9ed8:	4428      	add	r0, r5
    9eda:	f009 f99e 	bl	1321a <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        ConvertActivation(schema_params->fused_activation_function());
    9ede:	b2c0      	uxtb	r0, r0
    9ee0:	f009 feb1 	bl	13c46 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    9ee4:	7320      	strb	r0, [r4, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    9ee6:	4628      	mov	r0, r5
    9ee8:	f009 f98b 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9eec:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9eee:	4630      	mov	r0, r6
    9ef0:	f009 f98d 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9ef4:	280c      	cmp	r0, #12
    9ef6:	d939      	bls.n	9f6c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e0>
    9ef8:	f106 000c 	add.w	r0, r6, #12
    9efc:	f009 f987 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f00:	2800      	cmp	r0, #0
    9f02:	d035      	beq.n	9f70 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e4>
    9f04:	4428      	add	r0, r5
    9f06:	f009 f97c 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->dilation_width_factor = schema_params->dilation_w_factor();
    9f0a:	6120      	str	r0, [r4, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    9f0c:	4628      	mov	r0, r5
    9f0e:	f009 f978 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9f12:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9f14:	4630      	mov	r0, r6
    9f16:	f009 f97a 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f1a:	280e      	cmp	r0, #14
    9f1c:	d92a      	bls.n	9f74 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e8>
    9f1e:	f106 000e 	add.w	r0, r6, #14
    9f22:	f009 f974 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f26:	b338      	cbz	r0, 9f78 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ec>
    9f28:	4428      	add	r0, r5
    9f2a:	f009 f96a 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->dilation_height_factor = schema_params->dilation_h_factor();
    9f2e:	6160      	str	r0, [r4, #20]
    9f30:	9b03      	ldr	r3, [sp, #12]
	_M_t._M_ptr() = pointer();
    9f32:	2400      	movs	r4, #0
    9f34:	9403      	str	r4, [sp, #12]
  *builtin_data = params.release();
    9f36:	603b      	str	r3, [r7, #0]
	if (__ptr != nullptr)
    9f38:	9903      	ldr	r1, [sp, #12]
    9f3a:	b119      	cbz	r1, 9f44 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1b8>
    void operator()(void* data) { allocator_->Deallocate(data); }
    9f3c:	9802      	ldr	r0, [sp, #8]
    9f3e:	6803      	ldr	r3, [r0, #0]
    9f40:	685b      	ldr	r3, [r3, #4]
    9f42:	4798      	blx	r3
}
    9f44:	4620      	mov	r0, r4
    9f46:	b004      	add	sp, #16
    9f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f4c:	2000      	movs	r0, #0
    9f4e:	e784      	b.n	9e5a <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xce>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f50:	2000      	movs	r0, #0
    9f52:	e787      	b.n	9e64 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd8>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f54:	2000      	movs	r0, #0
    9f56:	e796      	b.n	9e86 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f58:	2000      	movs	r0, #0
    9f5a:	e799      	b.n	9e90 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f5c:	2000      	movs	r0, #0
    9f5e:	e7a6      	b.n	9eae <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x122>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f60:	2000      	movs	r0, #0
    9f62:	e7a9      	b.n	9eb8 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f64:	2000      	movs	r0, #0
    9f66:	e7b5      	b.n	9ed4 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x148>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f68:	2000      	movs	r0, #0
    9f6a:	e7b8      	b.n	9ede <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x152>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f6c:	2000      	movs	r0, #0
    9f6e:	e7c7      	b.n	9f00 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x174>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f70:	2001      	movs	r0, #1
    9f72:	e7ca      	b.n	9f0a <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9f74:	2000      	movs	r0, #0
    9f76:	e7d6      	b.n	9f26 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x19a>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9f78:	2001      	movs	r0, #1
    9f7a:	e7d8      	b.n	9f2e <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a2>
    9f7c:	00026c08 	.word	0x00026c08
    9f80:	00026bb0 	.word	0x00026bb0
    9f84:	000266ec 	.word	0x000266ec

00009f88 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                                 void** builtin_data) {
    9f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9f8c:	b084      	sub	sp, #16
    9f8e:	4604      	mov	r4, r0
    9f90:	4688      	mov	r8, r1
    9f92:	4616      	mov	r6, r2
    9f94:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    9f96:	f009 fe69 	bl	13c6c <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    9f9a:	6833      	ldr	r3, [r6, #0]
    9f9c:	681b      	ldr	r3, [r3, #0]
    9f9e:	2201      	movs	r2, #1
    9fa0:	2104      	movs	r1, #4
    9fa2:	4630      	mov	r0, r6
    9fa4:	4798      	blx	r3
    return new (allocated_memory) T();
    9fa6:	4605      	mov	r5, r0
    9fa8:	b108      	cbz	r0, 9fae <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x26>
    9faa:	2300      	movs	r3, #0
    9fac:	6003      	str	r3, [r0, #0]
    9fae:	9602      	str	r6, [sp, #8]
    9fb0:	9503      	str	r5, [sp, #12]
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    9fb2:	b305      	cbz	r5, 9ff6 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x6e>
    return data_ - ReadScalar<soffset_t>(data_);
    9fb4:	4620      	mov	r0, r4
    9fb6:	f009 f924 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9fba:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9fbc:	4630      	mov	r0, r6
    9fbe:	f009 f926 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9fc2:	280a      	cmp	r0, #10
    9fc4:	d924      	bls.n	a010 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x88>
    9fc6:	f106 000a 	add.w	r0, r6, #10
    9fca:	f009 f920 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    9fce:	b308      	cbz	r0, a014 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x8c>
    9fd0:	4420      	add	r0, r4
    9fd2:	f009 f9e5 	bl	133a0 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_FullyConnectedOptions ? static_cast<const tflite::FullyConnectedOptions *>(builtin_options()) : nullptr;
    9fd6:	2808      	cmp	r0, #8
    9fd8:	d128      	bne.n	a02c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    return data_ - ReadScalar<soffset_t>(data_);
    9fda:	4620      	mov	r0, r4
    9fdc:	f009 f911 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    9fe0:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    9fe2:	4630      	mov	r0, r6
    9fe4:	f009 f913 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    9fe8:	280c      	cmp	r0, #12
    9fea:	d915      	bls.n	a018 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x90>
    9fec:	f106 000c 	add.w	r0, r6, #12
    9ff0:	f009 f90d 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    9ff4:	e011      	b.n	a01a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x92>
    9ff6:	4b4c      	ldr	r3, [pc, #304]	; (a128 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a0>)
    9ff8:	9301      	str	r3, [sp, #4]
    9ffa:	f240 531d 	movw	r3, #1309	; 0x51d
    9ffe:	9300      	str	r3, [sp, #0]
    a000:	4b4a      	ldr	r3, [pc, #296]	; (a12c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a4>)
    a002:	4a4b      	ldr	r2, [pc, #300]	; (a130 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a8>)
    a004:	4641      	mov	r1, r8
    a006:	4640      	mov	r0, r8
    a008:	f009 fe4d 	bl	13ca6 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    a00c:	2401      	movs	r4, #1
    a00e:	e07d      	b.n	a10c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x184>
    a010:	2000      	movs	r0, #0
    a012:	e7dc      	b.n	9fce <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a014:	2000      	movs	r0, #0
    a016:	e7de      	b.n	9fd6 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a018:	2000      	movs	r0, #0
    auto p = data_ + field_offset;
    a01a:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a01c:	b120      	cbz	r0, a028 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    a01e:	4620      	mov	r0, r4
    a020:	f009 f8e9 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    a024:	4404      	add	r4, r0
    a026:	e002      	b.n	a02e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    a028:	2400      	movs	r4, #0
    a02a:	e000      	b.n	a02e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    a02c:	2400      	movs	r4, #0
  if (schema_params != nullptr) {
    a02e:	2c00      	cmp	r4, #0
    a030:	d069      	beq.n	a106 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
    a032:	4626      	mov	r6, r4
    return data_ - ReadScalar<soffset_t>(data_);
    a034:	4620      	mov	r0, r4
    a036:	f009 f8e4 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a03a:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a03c:	4620      	mov	r0, r4
    a03e:	f009 f8e6 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a042:	2804      	cmp	r0, #4
    a044:	d903      	bls.n	a04e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
    a046:	1d20      	adds	r0, r4, #4
    a048:	f009 f8e1 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    a04c:	e000      	b.n	a050 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc8>
    a04e:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a050:	b118      	cbz	r0, a05a <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    a052:	4430      	add	r0, r6
    a054:	f009 f8e1 	bl	1321a <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    a058:	e000      	b.n	a05c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd4>
    a05a:	2000      	movs	r0, #0
        ConvertActivation(schema_params->fused_activation_function());
    a05c:	b2c0      	uxtb	r0, r0
    a05e:	f009 fdf2 	bl	13c46 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    a062:	7028      	strb	r0, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
    a064:	4630      	mov	r0, r6
    a066:	f009 f8cc 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a06a:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a06c:	4620      	mov	r0, r4
    a06e:	f009 f8ce 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a072:	2808      	cmp	r0, #8
    a074:	d904      	bls.n	a080 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf8>
    a076:	f104 0008 	add.w	r0, r4, #8
    a07a:	f009 f8c8 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    a07e:	e000      	b.n	a082 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
    a080:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a082:	b118      	cbz	r0, a08c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
    a084:	4430      	add	r0, r6
    a086:	f009 f98b 	bl	133a0 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    a08a:	e000      	b.n	a08e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x106>
    a08c:	2000      	movs	r0, #0
    return GetField<uint8_t>(VT_KEEP_NUM_DIMS, 0) != 0;
    a08e:	3800      	subs	r0, #0
    a090:	bf18      	it	ne
    a092:	2001      	movne	r0, #1
    params->keep_num_dims = schema_params->keep_num_dims();
    a094:	70a8      	strb	r0, [r5, #2]
    return data_ - ReadScalar<soffset_t>(data_);
    a096:	4630      	mov	r0, r6
    a098:	f009 f8b3 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a09c:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a09e:	4620      	mov	r0, r4
    a0a0:	f009 f8b5 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a0a4:	280a      	cmp	r0, #10
    a0a6:	d904      	bls.n	a0b2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12a>
    a0a8:	f104 000a 	add.w	r0, r4, #10
    a0ac:	f009 f8af 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    a0b0:	e000      	b.n	a0b4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
    a0b2:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a0b4:	b118      	cbz	r0, a0be <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x136>
    a0b6:	4430      	add	r0, r6
    a0b8:	f009 f972 	bl	133a0 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    a0bc:	e000      	b.n	a0c0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x138>
    a0be:	2000      	movs	r0, #0
    return GetField<uint8_t>(VT_ASYMMETRIC_QUANTIZE_INPUTS, 0) != 0;
    a0c0:	3800      	subs	r0, #0
    a0c2:	bf18      	it	ne
    a0c4:	2001      	movne	r0, #1
    params->asymmetric_quantize_inputs =
    a0c6:	70e8      	strb	r0, [r5, #3]
    return data_ - ReadScalar<soffset_t>(data_);
    a0c8:	4630      	mov	r0, r6
    a0ca:	f009 f89a 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a0ce:	1a34      	subs	r4, r6, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a0d0:	4620      	mov	r0, r4
    a0d2:	f009 f89c 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a0d6:	2806      	cmp	r0, #6
    a0d8:	d903      	bls.n	a0e2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15a>
    a0da:	1da0      	adds	r0, r4, #6
    a0dc:	f009 f897 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    a0e0:	e000      	b.n	a0e4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15c>
    a0e2:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a0e4:	b118      	cbz	r0, a0ee <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x166>
    a0e6:	4430      	add	r0, r6
    a0e8:	f009 f897 	bl	1321a <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    a0ec:	e000      	b.n	a0f0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x168>
    a0ee:	2000      	movs	r0, #0
    switch (schema_params->weights_format()) {
    a0f0:	b138      	cbz	r0, a102 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17a>
    a0f2:	2801      	cmp	r0, #1
    a0f4:	d014      	beq.n	a120 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x198>
        TF_LITE_REPORT_ERROR(error_reporter,
    a0f6:	490f      	ldr	r1, [pc, #60]	; (a134 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ac>)
    a0f8:	4640      	mov	r0, r8
    a0fa:	f009 fdc5 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        return kTfLiteError;
    a0fe:	2401      	movs	r4, #1
    a100:	e004      	b.n	a10c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x184>
        params->weights_format = kTfLiteFullyConnectedWeightsFormatDefault;
    a102:	2300      	movs	r3, #0
    a104:	706b      	strb	r3, [r5, #1]
	_M_t._M_ptr() = pointer();
    a106:	2400      	movs	r4, #0
    a108:	9403      	str	r4, [sp, #12]
  *builtin_data = params.release();
    a10a:	603d      	str	r5, [r7, #0]
	if (__ptr != nullptr)
    a10c:	9903      	ldr	r1, [sp, #12]
    a10e:	b119      	cbz	r1, a118 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x190>
    void operator()(void* data) { allocator_->Deallocate(data); }
    a110:	9802      	ldr	r0, [sp, #8]
    a112:	6803      	ldr	r3, [r0, #0]
    a114:	685b      	ldr	r3, [r3, #4]
    a116:	4798      	blx	r3
}
    a118:	4620      	mov	r0, r4
    a11a:	b004      	add	sp, #16
    a11c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        params->weights_format =
    a120:	2301      	movs	r3, #1
    a122:	706b      	strb	r3, [r5, #1]
        break;
    a124:	e7ef      	b.n	a106 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x17e>
    a126:	bf00      	nop
    a128:	00026c08 	.word	0x00026c08
    a12c:	00026bb0 	.word	0x00026bb0
    a130:	000266ec 	.word	0x000266ec
    a134:	00026c24 	.word	0x00026c24

0000a138 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                                  void** builtin_data) {
    a138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a13c:	b084      	sub	sp, #16
    a13e:	4604      	mov	r4, r0
    a140:	4688      	mov	r8, r1
    a142:	4615      	mov	r5, r2
    a144:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    a146:	f009 fd91 	bl	13c6c <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    a14a:	682b      	ldr	r3, [r5, #0]
    a14c:	681b      	ldr	r3, [r3, #0]
    a14e:	2204      	movs	r2, #4
    a150:	211c      	movs	r1, #28
    a152:	4628      	mov	r0, r5
    a154:	4798      	blx	r3
    return new (allocated_memory) T();
    a156:	4606      	mov	r6, r0
    a158:	b138      	cbz	r0, a16a <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x32>
    a15a:	2300      	movs	r3, #0
    a15c:	6003      	str	r3, [r0, #0]
    a15e:	6043      	str	r3, [r0, #4]
    a160:	6083      	str	r3, [r0, #8]
    a162:	60c3      	str	r3, [r0, #12]
    a164:	6103      	str	r3, [r0, #16]
    a166:	6143      	str	r3, [r0, #20]
    a168:	6183      	str	r3, [r0, #24]
    a16a:	9502      	str	r5, [sp, #8]
    a16c:	9603      	str	r6, [sp, #12]
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    a16e:	b336      	cbz	r6, a1be <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x86>
    return data_ - ReadScalar<soffset_t>(data_);
    a170:	4620      	mov	r0, r4
    a172:	f009 f846 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a176:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a178:	4628      	mov	r0, r5
    a17a:	f009 f848 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a17e:	280a      	cmp	r0, #10
    a180:	d92a      	bls.n	a1d8 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    a182:	f105 000a 	add.w	r0, r5, #10
    a186:	f009 f842 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a18a:	b338      	cbz	r0, a1dc <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    a18c:	4420      	add	r0, r4
    a18e:	f009 f907 	bl	133a0 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_DepthwiseConv2DOptions ? static_cast<const tflite::DepthwiseConv2DOptions *>(builtin_options()) : nullptr;
    a192:	2802      	cmp	r0, #2
    a194:	d128      	bne.n	a1e8 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb0>
    return data_ - ReadScalar<soffset_t>(data_);
    a196:	4620      	mov	r0, r4
    a198:	f009 f833 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a19c:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a19e:	4628      	mov	r0, r5
    a1a0:	f009 f835 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a1a4:	280c      	cmp	r0, #12
    a1a6:	d91b      	bls.n	a1e0 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa8>
    a1a8:	f105 000c 	add.w	r0, r5, #12
    a1ac:	f009 f82f 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    a1b0:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a1b2:	b1b8      	cbz	r0, a1e4 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xac>
    a1b4:	4620      	mov	r0, r4
    a1b6:	f009 f81e 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    a1ba:	4404      	add	r4, r0
    a1bc:	e015      	b.n	a1ea <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb2>
    a1be:	4b68      	ldr	r3, [pc, #416]	; (a360 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x228>)
    a1c0:	9301      	str	r3, [sp, #4]
    a1c2:	f240 43a2 	movw	r3, #1186	; 0x4a2
    a1c6:	9300      	str	r3, [sp, #0]
    a1c8:	4b66      	ldr	r3, [pc, #408]	; (a364 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x22c>)
    a1ca:	4a67      	ldr	r2, [pc, #412]	; (a368 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x230>)
    a1cc:	4641      	mov	r1, r8
    a1ce:	4640      	mov	r0, r8
    a1d0:	f009 fd69 	bl	13ca6 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    a1d4:	2401      	movs	r4, #1
    a1d6:	e09c      	b.n	a312 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1da>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a1d8:	2000      	movs	r0, #0
    a1da:	e7d6      	b.n	a18a <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x52>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a1dc:	2000      	movs	r0, #0
    a1de:	e7d8      	b.n	a192 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5a>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a1e0:	2000      	movs	r0, #0
    a1e2:	e7e5      	b.n	a1b0 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x78>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a1e4:	2400      	movs	r4, #0
    a1e6:	e000      	b.n	a1ea <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb2>
    a1e8:	2400      	movs	r4, #0
  if (schema_params != nullptr) {
    a1ea:	2c00      	cmp	r4, #0
    a1ec:	f000 808d 	beq.w	a30a <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d2>
    return static_cast<tflite::Padding>(GetField<int8_t>(VT_PADDING, 0));
    a1f0:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    a1f2:	4620      	mov	r0, r4
    a1f4:	f009 f805 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a1f8:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a1fa:	4620      	mov	r0, r4
    a1fc:	f009 f807 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a200:	2804      	cmp	r0, #4
    a202:	f240 8090 	bls.w	a326 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ee>
    a206:	1d20      	adds	r0, r4, #4
    a208:	f009 f801 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a20c:	2800      	cmp	r0, #0
    a20e:	f000 808c 	beq.w	a32a <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f2>
    a212:	4428      	add	r0, r5
    a214:	f009 f801 	bl	1321a <_ZN11flatbuffers10ReadScalarIaEET_PKv>
    params->padding = ConvertPadding(schema_params->padding());
    a218:	b2c0      	uxtb	r0, r0
    a21a:	f009 fd1e 	bl	13c5a <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>
    a21e:	7030      	strb	r0, [r6, #0]
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
    a220:	9e03      	ldr	r6, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    a222:	4628      	mov	r0, r5
    a224:	f008 ffed 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a228:	1a2c      	subs	r4, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a22a:	4620      	mov	r0, r4
    a22c:	f008 ffef 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a230:	2806      	cmp	r0, #6
    a232:	d97c      	bls.n	a32e <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1f6>
    a234:	1da0      	adds	r0, r4, #6
    a236:	f008 ffea 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a23a:	2800      	cmp	r0, #0
    a23c:	d079      	beq.n	a332 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1fa>
    a23e:	4428      	add	r0, r5
    a240:	f008 ffdf 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_width = schema_params->stride_w();
    a244:	6070      	str	r0, [r6, #4]
    a246:	9c03      	ldr	r4, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    a248:	4628      	mov	r0, r5
    a24a:	f008 ffda 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a24e:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a250:	4630      	mov	r0, r6
    a252:	f008 ffdc 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a256:	2808      	cmp	r0, #8
    a258:	d96d      	bls.n	a336 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1fe>
    a25a:	f106 0008 	add.w	r0, r6, #8
    a25e:	f008 ffd6 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a262:	2800      	cmp	r0, #0
    a264:	d069      	beq.n	a33a <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x202>
    a266:	4428      	add	r0, r5
    a268:	f008 ffcb 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->stride_height = schema_params->stride_h();
    a26c:	60a0      	str	r0, [r4, #8]
    return data_ - ReadScalar<soffset_t>(data_);
    a26e:	4628      	mov	r0, r5
    a270:	f008 ffc7 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a274:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a276:	4630      	mov	r0, r6
    a278:	f008 ffc9 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a27c:	280a      	cmp	r0, #10
    a27e:	d95e      	bls.n	a33e <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x206>
    a280:	f106 000a 	add.w	r0, r6, #10
    a284:	f008 ffc3 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a288:	2800      	cmp	r0, #0
    a28a:	d05a      	beq.n	a342 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x20a>
    a28c:	4428      	add	r0, r5
    a28e:	f008 ffb8 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->depth_multiplier = schema_params->depth_multiplier();
    a292:	60e0      	str	r0, [r4, #12]
    return data_ - ReadScalar<soffset_t>(data_);
    a294:	4628      	mov	r0, r5
    a296:	f008 ffb4 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a29a:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a29c:	4630      	mov	r0, r6
    a29e:	f008 ffb6 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a2a2:	280c      	cmp	r0, #12
    a2a4:	d94f      	bls.n	a346 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x20e>
    a2a6:	f106 000c 	add.w	r0, r6, #12
    a2aa:	f008 ffb0 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a2ae:	2800      	cmp	r0, #0
    a2b0:	d04b      	beq.n	a34a <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x212>
    a2b2:	4428      	add	r0, r5
    a2b4:	f008 ffb1 	bl	1321a <_ZN11flatbuffers10ReadScalarIaEET_PKv>
        ConvertActivation(schema_params->fused_activation_function());
    a2b8:	b2c0      	uxtb	r0, r0
    a2ba:	f009 fcc4 	bl	13c46 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
    params->activation =
    a2be:	7420      	strb	r0, [r4, #16]
    return data_ - ReadScalar<soffset_t>(data_);
    a2c0:	4628      	mov	r0, r5
    a2c2:	f008 ff9e 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a2c6:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a2c8:	4630      	mov	r0, r6
    a2ca:	f008 ffa0 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a2ce:	280e      	cmp	r0, #14
    a2d0:	d93d      	bls.n	a34e <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x216>
    a2d2:	f106 000e 	add.w	r0, r6, #14
    a2d6:	f008 ff9a 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a2da:	2800      	cmp	r0, #0
    a2dc:	d039      	beq.n	a352 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x21a>
    a2de:	4428      	add	r0, r5
    a2e0:	f008 ff8f 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->dilation_width_factor = schema_params->dilation_w_factor();
    a2e4:	6160      	str	r0, [r4, #20]
    return data_ - ReadScalar<soffset_t>(data_);
    a2e6:	4628      	mov	r0, r5
    a2e8:	f008 ff8b 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a2ec:	1a2e      	subs	r6, r5, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a2ee:	4630      	mov	r0, r6
    a2f0:	f008 ff8d 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a2f4:	2810      	cmp	r0, #16
    a2f6:	d92e      	bls.n	a356 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x21e>
    a2f8:	f106 0010 	add.w	r0, r6, #16
    a2fc:	f008 ff87 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a300:	b358      	cbz	r0, a35a <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x222>
    a302:	4428      	add	r0, r5
    a304:	f008 ff7d 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    params->dilation_height_factor = schema_params->dilation_h_factor();
    a308:	61a0      	str	r0, [r4, #24]
    a30a:	9b03      	ldr	r3, [sp, #12]
	_M_t._M_ptr() = pointer();
    a30c:	2400      	movs	r4, #0
    a30e:	9403      	str	r4, [sp, #12]
  *builtin_data = params.release();
    a310:	603b      	str	r3, [r7, #0]
	if (__ptr != nullptr)
    a312:	9903      	ldr	r1, [sp, #12]
    a314:	b119      	cbz	r1, a31e <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1e6>
    void operator()(void* data) { allocator_->Deallocate(data); }
    a316:	9802      	ldr	r0, [sp, #8]
    a318:	6803      	ldr	r3, [r0, #0]
    a31a:	685b      	ldr	r3, [r3, #4]
    a31c:	4798      	blx	r3
}
    a31e:	4620      	mov	r0, r4
    a320:	b004      	add	sp, #16
    a322:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a326:	2000      	movs	r0, #0
    a328:	e770      	b.n	a20c <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd4>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a32a:	2000      	movs	r0, #0
    a32c:	e774      	b.n	a218 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe0>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a32e:	2000      	movs	r0, #0
    a330:	e783      	b.n	a23a <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x102>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a332:	2000      	movs	r0, #0
    a334:	e786      	b.n	a244 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a336:	2000      	movs	r0, #0
    a338:	e793      	b.n	a262 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12a>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a33a:	2000      	movs	r0, #0
    a33c:	e796      	b.n	a26c <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x134>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a33e:	2000      	movs	r0, #0
    a340:	e7a2      	b.n	a288 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x150>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a342:	2000      	movs	r0, #0
    a344:	e7a5      	b.n	a292 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x15a>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a346:	2000      	movs	r0, #0
    a348:	e7b1      	b.n	a2ae <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x176>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a34a:	2000      	movs	r0, #0
    a34c:	e7b4      	b.n	a2b8 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x180>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a34e:	2000      	movs	r0, #0
    a350:	e7c3      	b.n	a2da <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1a2>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a352:	2001      	movs	r0, #1
    a354:	e7c6      	b.n	a2e4 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1ac>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a356:	2000      	movs	r0, #0
    a358:	e7d2      	b.n	a300 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1c8>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a35a:	2001      	movs	r0, #1
    a35c:	e7d4      	b.n	a308 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x1d0>
    a35e:	bf00      	nop
    a360:	00026c08 	.word	0x00026c08
    a364:	00026bb0 	.word	0x00026bb0
    a368:	000266ec 	.word	0x000266ec

0000a36c <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  return kTfLiteOk;
}

TfLiteStatus ParseSoftmax(const Operator* op, ErrorReporter* error_reporter,
                          BuiltinDataAllocator* allocator,
                          void** builtin_data) {
    a36c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a370:	b084      	sub	sp, #16
    a372:	4604      	mov	r4, r0
    a374:	4688      	mov	r8, r1
    a376:	4615      	mov	r5, r2
    a378:	461f      	mov	r7, r3
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
    a37a:	f009 fc77 	bl	13c6c <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
    a37e:	682b      	ldr	r3, [r5, #0]
    a380:	681b      	ldr	r3, [r3, #0]
    a382:	2204      	movs	r2, #4
    a384:	4611      	mov	r1, r2
    a386:	4628      	mov	r0, r5
    a388:	4798      	blx	r3
    return new (allocated_memory) T();
    a38a:	4606      	mov	r6, r0
    a38c:	b108      	cbz	r0, a392 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x26>
    a38e:	2300      	movs	r3, #0
    a390:	6003      	str	r3, [r0, #0]
    a392:	9502      	str	r5, [sp, #8]
    a394:	9603      	str	r6, [sp, #12]

  SafeBuiltinDataAllocator safe_allocator(allocator);
  std::unique_ptr<TfLiteSoftmaxParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteSoftmaxParams>();
  TF_LITE_ENSURE(error_reporter, params != nullptr);
    a396:	b336      	cbz	r6, a3e6 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x7a>
    return data_ - ReadScalar<soffset_t>(data_);
    a398:	4620      	mov	r0, r4
    a39a:	f008 ff32 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a39e:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a3a0:	4628      	mov	r0, r5
    a3a2:	f008 ff34 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a3a6:	280a      	cmp	r0, #10
    a3a8:	d92a      	bls.n	a400 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x94>
    a3aa:	f105 000a 	add.w	r0, r5, #10
    a3ae:	f008 ff2e 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a3b2:	b338      	cbz	r0, a404 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x98>
    a3b4:	4420      	add	r0, r4
    a3b6:	f008 fff3 	bl	133a0 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
    return builtin_options_type() == tflite::BuiltinOptions_SoftmaxOptions ? static_cast<const tflite::SoftmaxOptions *>(builtin_options()) : nullptr;
    a3ba:	2809      	cmp	r0, #9
    a3bc:	d128      	bne.n	a410 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
    return data_ - ReadScalar<soffset_t>(data_);
    a3be:	4620      	mov	r0, r4
    a3c0:	f008 ff1f 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a3c4:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a3c6:	4628      	mov	r0, r5
    a3c8:	f008 ff21 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a3cc:	280c      	cmp	r0, #12
    a3ce:	d91b      	bls.n	a408 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9c>
    a3d0:	f105 000c 	add.w	r0, r5, #12
    a3d4:	f008 ff1b 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    a3d8:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a3da:	b1b8      	cbz	r0, a40c <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    a3dc:	4620      	mov	r0, r4
    a3de:	f008 ff0a 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    a3e2:	4404      	add	r4, r0
    a3e4:	e015      	b.n	a412 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    a3e6:	4b1d      	ldr	r3, [pc, #116]	; (a45c <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf0>)
    a3e8:	9301      	str	r3, [sp, #4]
    a3ea:	f240 734c 	movw	r3, #1868	; 0x74c
    a3ee:	9300      	str	r3, [sp, #0]
    a3f0:	4b1b      	ldr	r3, [pc, #108]	; (a460 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf4>)
    a3f2:	4a1c      	ldr	r2, [pc, #112]	; (a464 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf8>)
    a3f4:	4641      	mov	r1, r8
    a3f6:	4640      	mov	r0, r8
    a3f8:	f009 fc55 	bl	13ca6 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
    a3fc:	2401      	movs	r4, #1
    a3fe:	e01e      	b.n	a43e <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd2>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a400:	2000      	movs	r0, #0
    a402:	e7d6      	b.n	a3b2 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a404:	2000      	movs	r0, #0
    a406:	e7d8      	b.n	a3ba <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x4e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a408:	2000      	movs	r0, #0
    a40a:	e7e5      	b.n	a3d8 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x6c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a40c:	2400      	movs	r4, #0
    a40e:	e000      	b.n	a412 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa6>
    a410:	2400      	movs	r4, #0

  const SoftmaxOptions* schema_params = op->builtin_options_as_SoftmaxOptions();

  if (schema_params != nullptr) {
    a412:	b18c      	cbz	r4, a438 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xcc>
    return GetField<float>(VT_BETA, 0.0f);
    a414:	4625      	mov	r5, r4
    return data_ - ReadScalar<soffset_t>(data_);
    a416:	4620      	mov	r0, r4
    a418:	f008 fef3 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a41c:	1a24      	subs	r4, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a41e:	4620      	mov	r0, r4
    a420:	f008 fef5 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a424:	2804      	cmp	r0, #4
    a426:	d914      	bls.n	a452 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe6>
    a428:	1d20      	adds	r0, r4, #4
    a42a:	f008 fef0 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a42e:	b190      	cbz	r0, a456 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xea>
    a430:	4428      	add	r0, r5
    a432:	f008 ffbc 	bl	133ae <_ZN11flatbuffers10ReadScalarIfEET_PKv>
    params->beta = schema_params->beta();
    a436:	6030      	str	r0, [r6, #0]
	_M_t._M_ptr() = pointer();
    a438:	2400      	movs	r4, #0
    a43a:	9403      	str	r4, [sp, #12]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
    a43c:	603e      	str	r6, [r7, #0]
	if (__ptr != nullptr)
    a43e:	9903      	ldr	r1, [sp, #12]
    a440:	b119      	cbz	r1, a44a <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xde>
    void operator()(void* data) { allocator_->Deallocate(data); }
    a442:	9802      	ldr	r0, [sp, #8]
    a444:	6803      	ldr	r3, [r0, #0]
    a446:	685b      	ldr	r3, [r3, #4]
    a448:	4798      	blx	r3
  return kTfLiteOk;
}
    a44a:	4620      	mov	r0, r4
    a44c:	b004      	add	sp, #16
    a44e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a452:	2000      	movs	r0, #0
    a454:	e7eb      	b.n	a42e <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a456:	2000      	movs	r0, #0
    a458:	e7ed      	b.n	a436 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xca>
    a45a:	bf00      	nop
    a45c:	00026c08 	.word	0x00026c08
    a460:	00026bb0 	.word	0x00026bb0
    a464:	000266ec 	.word	0x000266ec

0000a468 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>:

namespace tflite {

TfLiteStatus GetRegistrationFromOpCode(
    const OperatorCode* opcode, const OpResolver& op_resolver,
    ErrorReporter* error_reporter, const TfLiteRegistration** registration) {
    a468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    a46c:	4604      	mov	r4, r0
    a46e:	4688      	mov	r8, r1
    a470:	4691      	mov	r9, r2
    a472:	461e      	mov	r6, r3
  TfLiteStatus status = kTfLiteOk;
  *registration = nullptr;
    a474:	2300      	movs	r3, #0
    a476:	6033      	str	r3, [r6, #0]
  auto builtin_code = GetBuiltinCode(opcode);
    a478:	f009 fc24 	bl	13cc4 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
    a47c:	4605      	mov	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
    a47e:	4620      	mov	r0, r4
    a480:	f008 febf 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a484:	1a27      	subs	r7, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a486:	4638      	mov	r0, r7
    a488:	f008 fec1 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a48c:	2808      	cmp	r0, #8
    a48e:	d904      	bls.n	a49a <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x32>
    a490:	f107 0008 	add.w	r0, r7, #8
    a494:	f008 febb 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    a498:	e000      	b.n	a49c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x34>
    a49a:	2000      	movs	r0, #0
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
    a49c:	b120      	cbz	r0, a4a8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x40>
    a49e:	4420      	add	r0, r4
    a4a0:	f008 feaf 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a4a4:	4607      	mov	r7, r0
    a4a6:	e000      	b.n	a4aa <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x42>
    a4a8:	2701      	movs	r7, #1
  int version = opcode->version();

  if (builtin_code > BuiltinOperator_MAX) {
    a4aa:	2d91      	cmp	r5, #145	; 0x91
    a4ac:	d80d      	bhi.n	a4ca <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x62>
        error_reporter,
        "Op builtin_code out of range: %d. Are you using old TFLite binary "
        "with newer model?",
        builtin_code);
    status = kTfLiteError;
  } else if (builtin_code != BuiltinOperator_CUSTOM) {
    a4ae:	2d20      	cmp	r5, #32
    a4b0:	d01c      	beq.n	a4ec <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x84>
    *registration = op_resolver.FindOp(builtin_code, version);
    a4b2:	f8d8 3000 	ldr.w	r3, [r8]
    a4b6:	681b      	ldr	r3, [r3, #0]
    a4b8:	463a      	mov	r2, r7
    a4ba:	4629      	mov	r1, r5
    a4bc:	4640      	mov	r0, r8
    a4be:	4798      	blx	r3
    a4c0:	6030      	str	r0, [r6, #0]
    if (*registration == nullptr) {
    a4c2:	b148      	cbz	r0, a4d8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x70>
  TfLiteStatus status = kTfLiteOk;
    a4c4:	2000      	movs	r0, #0
      // while preparing ops.
      status = kTfLiteError;
    }
  }
  return status;
}
    a4c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    TF_LITE_REPORT_ERROR(
    a4ca:	462a      	mov	r2, r5
    a4cc:	491c      	ldr	r1, [pc, #112]	; (a540 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd8>)
    a4ce:	4648      	mov	r0, r9
    a4d0:	f009 fbda 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    status = kTfLiteError;
    a4d4:	2001      	movs	r0, #1
    a4d6:	e7f6      	b.n	a4c6 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
      TF_LITE_REPORT_ERROR(
    a4d8:	463b      	mov	r3, r7
    a4da:	4a1a      	ldr	r2, [pc, #104]	; (a544 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xdc>)
    a4dc:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
    a4e0:	4919      	ldr	r1, [pc, #100]	; (a548 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe0>)
    a4e2:	4648      	mov	r0, r9
    a4e4:	f009 fbd0 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      status = kTfLiteError;
    a4e8:	2001      	movs	r0, #1
    a4ea:	e7ec      	b.n	a4c6 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    return data_ - ReadScalar<soffset_t>(data_);
    a4ec:	4620      	mov	r0, r4
    a4ee:	f008 fe88 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    a4f2:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
    a4f4:	4628      	mov	r0, r5
    a4f6:	f008 fe8a 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a4fa:	2806      	cmp	r0, #6
    a4fc:	d914      	bls.n	a528 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc0>
    a4fe:	1da8      	adds	r0, r5, #6
    a500:	f008 fe85 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
    a504:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a506:	b188      	cbz	r0, a52c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc4>
    a508:	4620      	mov	r0, r4
    a50a:	f008 fe74 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
    a50e:	1821      	adds	r1, r4, r0
  } else if (!opcode->custom_code()) {
    a510:	b171      	cbz	r1, a530 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xc8>
    *registration = op_resolver.FindOp(name, version);
    a512:	f8d8 3000 	ldr.w	r3, [r8]
    a516:	685b      	ldr	r3, [r3, #4]
    a518:	463a      	mov	r2, r7
    a51a:	3104      	adds	r1, #4
    a51c:	4640      	mov	r0, r8
    a51e:	4798      	blx	r3
    a520:	6030      	str	r0, [r6, #0]
    if (*registration == nullptr) {
    a522:	b158      	cbz	r0, a53c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd4>
  TfLiteStatus status = kTfLiteOk;
    a524:	2000      	movs	r0, #0
    a526:	e7ce      	b.n	a4c6 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
    a528:	2000      	movs	r0, #0
    a52a:	e7eb      	b.n	a504 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x9c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
    a52c:	2100      	movs	r1, #0
    a52e:	e7ef      	b.n	a510 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xa8>
    TF_LITE_REPORT_ERROR(
    a530:	4906      	ldr	r1, [pc, #24]	; (a54c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe4>)
    a532:	4648      	mov	r0, r9
    a534:	f009 fba8 	bl	13c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    status = kTfLiteError;
    a538:	2001      	movs	r0, #1
    a53a:	e7c4      	b.n	a4c6 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
      status = kTfLiteError;
    a53c:	2001      	movs	r0, #1
    a53e:	e7c2      	b.n	a4c6 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x5e>
    a540:	00026c50 	.word	0x00026c50
    a544:	00025998 	.word	0x00025998
    a548:	00026ca4 	.word	0x00026ca4
    a54c:	00026d48 	.word	0x00026d48

0000a550 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>:
// Calculates the useful range of an activation layer given its activation
// tensor.a
template <typename T>
void CalculateActivationRange(TfLiteFusedActivation activation,
                              T* activation_min, T* activation_max) {
  if (activation == kTfLiteActRelu) {
    a550:	2801      	cmp	r0, #1
    a552:	d009      	beq.n	a568 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x18>
    *activation_min = 0;
    *activation_max = std::numeric_limits<T>::max();
  } else if (activation == kTfLiteActRelu6) {
    a554:	2803      	cmp	r0, #3
    a556:	d00c      	beq.n	a572 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x22>
    *activation_min = 0;
    *activation_max = 6;
  } else if (activation == kTfLiteActReluN1To1) {
    a558:	2802      	cmp	r0, #2
    a55a:	d00f      	beq.n	a57c <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x2c>
    *activation_min = -1;
    *activation_max = 1;
  } else {
    *activation_min = std::numeric_limits<T>::lowest();
    a55c:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
    a560:	600b      	str	r3, [r1, #0]
    *activation_max = std::numeric_limits<T>::max();
    a562:	4b09      	ldr	r3, [pc, #36]	; (a588 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x38>)
    a564:	6013      	str	r3, [r2, #0]
  }
}
    a566:	4770      	bx	lr
    *activation_min = 0;
    a568:	2300      	movs	r3, #0
    a56a:	600b      	str	r3, [r1, #0]
    *activation_max = std::numeric_limits<T>::max();
    a56c:	4b06      	ldr	r3, [pc, #24]	; (a588 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x38>)
    a56e:	6013      	str	r3, [r2, #0]
    a570:	4770      	bx	lr
    *activation_min = 0;
    a572:	2300      	movs	r3, #0
    a574:	600b      	str	r3, [r1, #0]
    *activation_max = 6;
    a576:	4b05      	ldr	r3, [pc, #20]	; (a58c <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x3c>)
    a578:	6013      	str	r3, [r2, #0]
    a57a:	4770      	bx	lr
    *activation_min = -1;
    a57c:	4b04      	ldr	r3, [pc, #16]	; (a590 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x40>)
    a57e:	600b      	str	r3, [r1, #0]
    *activation_max = 1;
    a580:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    a584:	6013      	str	r3, [r2, #0]
    a586:	4770      	bx	lr
    a588:	7f7fffff 	.word	0x7f7fffff
    a58c:	40c00000 	.word	0x40c00000
    a590:	bf800000 	.word	0xbf800000

0000a594 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps>:
    const ConvParams& params, const int32_t* output_multiplier,
    const int32_t* output_shift, const RuntimeShape& input_shape,
    const int16_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const std::int64_t* bias_data, const RuntimeShape& output_shape,
    int16_t* output_data) {
    a594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a598:	b0a5      	sub	sp, #148	; 0x94
    a59a:	9118      	str	r1, [sp, #96]	; 0x60
    a59c:	9219      	str	r2, [sp, #100]	; 0x64
    a59e:	461d      	mov	r5, r3
    a5a0:	f8dd e0bc 	ldr.w	lr, [sp, #188]	; 0xbc
    a5a4:	9b31      	ldr	r3, [sp, #196]	; 0xc4
    a5a6:	f8dd 90cc 	ldr.w	r9, [sp, #204]	; 0xcc
  // Get parameters.
  const int stride_width = params.stride_width;
    a5aa:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
    a5ae:	920e      	str	r2, [sp, #56]	; 0x38
  const int stride_height = params.stride_height;
    a5b0:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    a5b4:	920f      	str	r2, [sp, #60]	; 0x3c
  const int dilation_width_factor = params.dilation_width_factor;
    a5b6:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
    a5ba:	9210      	str	r2, [sp, #64]	; 0x40
  const int dilation_height_factor = params.dilation_height_factor;
    a5bc:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
    a5c0:	9211      	str	r2, [sp, #68]	; 0x44
  const int pad_width = params.padding_values.width;
    a5c2:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
    a5c6:	9212      	str	r2, [sp, #72]	; 0x48
  const int pad_height = params.padding_values.height;
    a5c8:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
    a5cc:	9213      	str	r2, [sp, #76]	; 0x4c

  // Set min and max value of the output.
  const int32_t output_activation_min = params.quantized_activation_min;
    a5ce:	6a82      	ldr	r2, [r0, #40]	; 0x28
    a5d0:	921d      	str	r2, [sp, #116]	; 0x74
  const int32_t output_activation_max = params.quantized_activation_max;
    a5d2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
    a5d4:	911c      	str	r1, [sp, #112]	; 0x70

  // Consistency check.
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    a5d6:	428a      	cmp	r2, r1
    a5d8:	f300 8086 	bgt.w	a6e8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x154>
      delete[] dims_pointer_;
#endif  // TF_LITE_STATIC_MEMORY
    }
  }

  inline int32_t DimensionsCount() const { return size_; }
    a5dc:	682a      	ldr	r2, [r5, #0]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    a5de:	2a04      	cmp	r2, #4
    a5e0:	f040 8084 	bne.w	a6ec <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x158>
    a5e4:	f8de 2000 	ldr.w	r2, [lr]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    a5e8:	2a04      	cmp	r2, #4
    a5ea:	f040 8081 	bne.w	a6f0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x15c>
    a5ee:	f8d9 2000 	ldr.w	r2, [r9]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    a5f2:	2a04      	cmp	r2, #4
    a5f4:	d17e      	bne.n	a6f4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x160>
  inline int32_t Dims(int i) const {
    TFLITE_DCHECK_GE(i, 0);
    TFLITE_DCHECK_LT(i, size_);
    a5f6:	682a      	ldr	r2, [r5, #0]
    a5f8:	2a00      	cmp	r2, #0
    a5fa:	dd7d      	ble.n	a6f8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x164>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a5fc:	2a05      	cmp	r2, #5
    a5fe:	dd7d      	ble.n	a6fc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x168>
    a600:	686a      	ldr	r2, [r5, #4]
    a602:	6811      	ldr	r1, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    a604:	f8d9 2000 	ldr.w	r2, [r9]
    a608:	2a00      	cmp	r2, #0
    a60a:	dd79      	ble.n	a700 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x16c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a60c:	2a05      	cmp	r2, #5
    a60e:	dd79      	ble.n	a704 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x170>
    a610:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a614:	6812      	ldr	r2, [r2, #0]
}

// Get common shape dim, DCHECKing that they all agree.
inline int MatchingDim(const RuntimeShape& shape1, int index1,
                       const RuntimeShape& shape2, int index2) {
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a616:	428a      	cmp	r2, r1
    a618:	d177      	bne.n	a70a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x176>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a61a:	9123      	str	r1, [sp, #140]	; 0x8c
    TFLITE_DCHECK_LT(i, size_);
    a61c:	f8d9 2000 	ldr.w	r2, [r9]
    a620:	2a00      	cmp	r2, #0
    a622:	dd74      	ble.n	a70e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x17a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a624:	2a05      	cmp	r2, #5
    a626:	dd74      	ble.n	a712 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x17e>
    a628:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a62c:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a62e:	9222      	str	r2, [sp, #136]	; 0x88
      if (__b < __a)
    a630:	4291      	cmp	r1, r2
    a632:	dc71      	bgt.n	a718 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x184>
      return __a;
    a634:	aa23      	add	r2, sp, #140	; 0x8c
    a636:	6812      	ldr	r2, [r2, #0]
    a638:	9217      	str	r2, [sp, #92]	; 0x5c
    TFLITE_DCHECK_LT(i, size_);
    a63a:	682a      	ldr	r2, [r5, #0]
    a63c:	2a03      	cmp	r2, #3
    a63e:	dd6d      	ble.n	a71c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x188>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a640:	2a05      	cmp	r2, #5
    a642:	dd6d      	ble.n	a720 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x18c>
    a644:	686a      	ldr	r2, [r5, #4]
    a646:	68d1      	ldr	r1, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
    a648:	f8de 2000 	ldr.w	r2, [lr]
    a64c:	2a03      	cmp	r2, #3
    a64e:	dd69      	ble.n	a724 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x190>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a650:	2a05      	cmp	r2, #5
    a652:	dd69      	ble.n	a728 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x194>
    a654:	f8de 2004 	ldr.w	r2, [lr, #4]
    a658:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a65a:	428a      	cmp	r2, r1
    a65c:	d167      	bne.n	a72e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x19a>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a65e:	9121      	str	r1, [sp, #132]	; 0x84
    TFLITE_DCHECK_LT(i, size_);
    a660:	f8de 2000 	ldr.w	r2, [lr]
    a664:	2a03      	cmp	r2, #3
    a666:	dd64      	ble.n	a732 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x19e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a668:	2a05      	cmp	r2, #5
    a66a:	dd64      	ble.n	a736 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1a2>
    a66c:	f8de 2004 	ldr.w	r2, [lr, #4]
    a670:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a672:	9220      	str	r2, [sp, #128]	; 0x80
      if (__b < __a)
    a674:	4291      	cmp	r1, r2
    a676:	dc61      	bgt.n	a73c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1a8>
      return __a;
    a678:	aa21      	add	r2, sp, #132	; 0x84
    a67a:	6812      	ldr	r2, [r2, #0]
    a67c:	9216      	str	r2, [sp, #88]	; 0x58
    TFLITE_DCHECK_LT(i, size_);
    a67e:	f8de 2000 	ldr.w	r2, [lr]
    a682:	2a00      	cmp	r2, #0
    a684:	dd5c      	ble.n	a740 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1ac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a686:	2a05      	cmp	r2, #5
    a688:	dd5c      	ble.n	a744 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1b0>
    a68a:	f8de 2004 	ldr.w	r2, [lr, #4]
    a68e:	6811      	ldr	r1, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    a690:	f8d9 2000 	ldr.w	r2, [r9]
    a694:	2a03      	cmp	r2, #3
    a696:	dd58      	ble.n	a74a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1b6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a698:	2a05      	cmp	r2, #5
    a69a:	dd58      	ble.n	a74e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1ba>
    a69c:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a6a0:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a6a2:	428a      	cmp	r2, r1
    a6a4:	d156      	bne.n	a754 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1c0>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a6a6:	911f      	str	r1, [sp, #124]	; 0x7c
    TFLITE_DCHECK_LT(i, size_);
    a6a8:	f8d9 2000 	ldr.w	r2, [r9]
    a6ac:	2a03      	cmp	r2, #3
    a6ae:	dd53      	ble.n	a758 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1c4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a6b0:	2a05      	cmp	r2, #5
    a6b2:	dd53      	ble.n	a75c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1c8>
    a6b4:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a6b8:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    a6ba:	921e      	str	r2, [sp, #120]	; 0x78
      if (__b < __a)
    a6bc:	4291      	cmp	r1, r2
    a6be:	dc50      	bgt.n	a762 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1ce>
      return __a;
    a6c0:	aa1f      	add	r2, sp, #124	; 0x7c
    a6c2:	6812      	ldr	r2, [r2, #0]
    a6c4:	9205      	str	r2, [sp, #20]
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
  const int input_depth = MatchingDim(input_shape, 3, filter_shape, 3);
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
  if (bias_data) {
    a6c6:	9a32      	ldr	r2, [sp, #200]	; 0xc8
    a6c8:	2a00      	cmp	r2, #0
    a6ca:	d051      	beq.n	a770 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1dc>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a6cc:	6818      	ldr	r0, [r3, #0]
    a6ce:	2805      	cmp	r0, #5
    a6d0:	dd49      	ble.n	a766 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1d2>
    a6d2:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
    a6d4:	2100      	movs	r1, #0
    int buffer_size = 1;
    a6d6:	2401      	movs	r4, #1
    for (int i = 0; i < size_; i++) {
    a6d8:	4281      	cmp	r1, r0
    a6da:	da46      	bge.n	a76a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1d6>
      buffer_size *= dims_data[i];
    a6dc:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
    a6e0:	fb02 f404 	mul.w	r4, r2, r4
    for (int i = 0; i < size_; i++) {
    a6e4:	3101      	adds	r1, #1
    a6e6:	e7f7      	b.n	a6d8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x144>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    a6e8:	f00b fce8 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    a6ec:	f00b fce6 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    a6f0:	f00b fce4 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    a6f4:	f00b fce2 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    a6f8:	f00b fce0 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a6fc:	6869      	ldr	r1, [r5, #4]
    a6fe:	e781      	b.n	a604 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x70>
    TFLITE_DCHECK_LT(i, size_);
    a700:	f00b fcdc 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a704:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a708:	e785      	b.n	a616 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x82>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a70a:	f00b fcd7 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    a70e:	f00b fcd5 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a712:	f8d9 2004 	ldr.w	r2, [r9, #4]
    a716:	e78a      	b.n	a62e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x9a>
	return __b;
    a718:	aa22      	add	r2, sp, #136	; 0x88
    a71a:	e78c      	b.n	a636 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xa2>
    TFLITE_DCHECK_LT(i, size_);
    a71c:	f00b fcce 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a720:	6929      	ldr	r1, [r5, #16]
    a722:	e791      	b.n	a648 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xb4>
    TFLITE_DCHECK_LT(i, size_);
    a724:	f00b fcca 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a728:	f8de 2010 	ldr.w	r2, [lr, #16]
    a72c:	e795      	b.n	a65a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xc6>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a72e:	f00b fcc5 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    a732:	f00b fcc3 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a736:	f8de 2010 	ldr.w	r2, [lr, #16]
    a73a:	e79a      	b.n	a672 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xde>
    a73c:	aa20      	add	r2, sp, #128	; 0x80
    a73e:	e79c      	b.n	a67a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xe6>
    TFLITE_DCHECK_LT(i, size_);
    a740:	f00b fcbc 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a744:	f8de 1004 	ldr.w	r1, [lr, #4]
    a748:	e7a2      	b.n	a690 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0xfc>
    TFLITE_DCHECK_LT(i, size_);
    a74a:	f00b fcb7 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a74e:	f8d9 2010 	ldr.w	r2, [r9, #16]
    a752:	e7a6      	b.n	a6a2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x10e>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    a754:	f00b fcb2 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    a758:	f00b fcb0 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a75c:	f8d9 2010 	ldr.w	r2, [r9, #16]
    a760:	e7ab      	b.n	a6ba <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x126>
    a762:	aa1e      	add	r2, sp, #120	; 0x78
    a764:	e7ad      	b.n	a6c2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x12e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    a766:	3304      	adds	r3, #4
    a768:	e7b4      	b.n	a6d4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x140>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    a76a:	9b05      	ldr	r3, [sp, #20]
    a76c:	429c      	cmp	r4, r3
    a76e:	d160      	bne.n	a832 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x29e>
    TFLITE_DCHECK_LT(i, size_);
    a770:	682b      	ldr	r3, [r5, #0]
    a772:	2b01      	cmp	r3, #1
    a774:	dd5f      	ble.n	a836 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2a2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a776:	2b05      	cmp	r3, #5
    a778:	dd5f      	ble.n	a83a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2a6>
    a77a:	686b      	ldr	r3, [r5, #4]
    a77c:	685b      	ldr	r3, [r3, #4]
    a77e:	930b      	str	r3, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
    a780:	682b      	ldr	r3, [r5, #0]
    a782:	2b02      	cmp	r3, #2
    a784:	dd5c      	ble.n	a840 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a786:	2b05      	cmp	r3, #5
    a788:	dd5c      	ble.n	a844 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2b0>
    a78a:	686b      	ldr	r3, [r5, #4]
    a78c:	689b      	ldr	r3, [r3, #8]
    a78e:	930a      	str	r3, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
    a790:	f8de 3000 	ldr.w	r3, [lr]
    a794:	2b01      	cmp	r3, #1
    a796:	dd58      	ble.n	a84a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2b6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a798:	2b05      	cmp	r3, #5
    a79a:	dd58      	ble.n	a84e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ba>
    a79c:	f8de 3004 	ldr.w	r3, [lr, #4]
    a7a0:	685b      	ldr	r3, [r3, #4]
    a7a2:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
    a7a4:	f8de 3000 	ldr.w	r3, [lr]
    a7a8:	2b02      	cmp	r3, #2
    a7aa:	dd54      	ble.n	a856 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2c2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a7ac:	2b05      	cmp	r3, #5
    a7ae:	dd54      	ble.n	a85a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2c6>
    a7b0:	f8de 3004 	ldr.w	r3, [lr, #4]
    a7b4:	689b      	ldr	r3, [r3, #8]
    a7b6:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
    a7b8:	f8d9 3000 	ldr.w	r3, [r9]
    a7bc:	2b01      	cmp	r3, #1
    a7be:	dd50      	ble.n	a862 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ce>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a7c0:	2b05      	cmp	r3, #5
    a7c2:	dd50      	ble.n	a866 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2d2>
    a7c4:	f8d9 3004 	ldr.w	r3, [r9, #4]
    a7c8:	685b      	ldr	r3, [r3, #4]
    a7ca:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
    a7cc:	f8d9 3000 	ldr.w	r3, [r9]
    a7d0:	2b02      	cmp	r3, #2
    a7d2:	dd4c      	ble.n	a86e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2da>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a7d4:	2b05      	cmp	r3, #5
    a7d6:	dd4c      	ble.n	a872 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2de>
    a7d8:	f8d9 3004 	ldr.w	r3, [r9, #4]
    a7dc:	689b      	ldr	r3, [r3, #8]
    a7de:	9306      	str	r3, [sp, #24]
  const int input_width = input_shape.Dims(2);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  for (int batch = 0; batch < batches; ++batch) {
    a7e0:	2300      	movs	r3, #0
    a7e2:	9300      	str	r3, [sp, #0]
    a7e4:	46f0      	mov	r8, lr
    a7e6:	464c      	mov	r4, r9
    a7e8:	46a9      	mov	r9, r5
    a7ea:	9b00      	ldr	r3, [sp, #0]
    a7ec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    a7ee:	4293      	cmp	r3, r2
    a7f0:	f280 8190 	bge.w	ab14 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x580>
    for (int out_y = 0; out_y < output_height; ++out_y) {
    a7f4:	2300      	movs	r3, #0
    a7f6:	9301      	str	r3, [sp, #4]
    a7f8:	46ce      	mov	lr, r9
    a7fa:	46c1      	mov	r9, r8
    a7fc:	9b01      	ldr	r3, [sp, #4]
    a7fe:	9907      	ldr	r1, [sp, #28]
    a800:	428b      	cmp	r3, r1
    a802:	f280 8181 	bge.w	ab08 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x574>
      const int in_y_origin = (out_y * stride_height) - pad_height;
    a806:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    a808:	fb02 f303 	mul.w	r3, r2, r3
    a80c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    a80e:	1a9b      	subs	r3, r3, r2
    a810:	9314      	str	r3, [sp, #80]	; 0x50
      for (int out_x = 0; out_x < output_width; ++out_x) {
    a812:	2300      	movs	r3, #0
    a814:	9304      	str	r3, [sp, #16]
    a816:	46f0      	mov	r8, lr
    a818:	9b04      	ldr	r3, [sp, #16]
    a81a:	9906      	ldr	r1, [sp, #24]
    a81c:	428b      	cmp	r3, r1
    a81e:	f280 816e 	bge.w	aafe <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x56a>
        const int in_x_origin = (out_x * stride_width) - pad_width;
    a822:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    a824:	fb02 f303 	mul.w	r3, r2, r3
    a828:	9a12      	ldr	r2, [sp, #72]	; 0x48
    a82a:	1a9b      	subs	r3, r3, r2
    a82c:	9315      	str	r3, [sp, #84]	; 0x54
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
    a82e:	2100      	movs	r1, #0
    a830:	e135      	b.n	aa9e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x50a>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    a832:	f00b fc43 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    a836:	f00b fc41 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a83a:	68ab      	ldr	r3, [r5, #8]
    a83c:	930b      	str	r3, [sp, #44]	; 0x2c
    a83e:	e79f      	b.n	a780 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1ec>
    TFLITE_DCHECK_LT(i, size_);
    a840:	f00b fc3c 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a844:	68eb      	ldr	r3, [r5, #12]
    a846:	930a      	str	r3, [sp, #40]	; 0x28
    a848:	e7a2      	b.n	a790 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x1fc>
    TFLITE_DCHECK_LT(i, size_);
    a84a:	f00b fc37 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a84e:	f8de 3008 	ldr.w	r3, [lr, #8]
    a852:	9309      	str	r3, [sp, #36]	; 0x24
    a854:	e7a6      	b.n	a7a4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x210>
    TFLITE_DCHECK_LT(i, size_);
    a856:	f00b fc31 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a85a:	f8de 300c 	ldr.w	r3, [lr, #12]
    a85e:	9308      	str	r3, [sp, #32]
    a860:	e7aa      	b.n	a7b8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x224>
    TFLITE_DCHECK_LT(i, size_);
    a862:	f00b fc2b 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a866:	f8d9 3008 	ldr.w	r3, [r9, #8]
    a86a:	9307      	str	r3, [sp, #28]
    a86c:	e7ae      	b.n	a7cc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x238>
    TFLITE_DCHECK_LT(i, size_);
    a86e:	f00b fc25 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    a872:	f8d9 300c 	ldr.w	r3, [r9, #12]
    a876:	9306      	str	r3, [sp, #24]
    a878:	e7b2      	b.n	a7e0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x24c>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    a87a:	f00b fc1f 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    a87e:	f00b fc1d 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    a882:	f00b fc1b 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    a886:	f00b fc19 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    a88a:	f00b fc17 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    a88e:	f00b fc15 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    a892:	f00b fc13 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    a896:	f00b fc11 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    a89a:	f00b fc0f 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    a89e:	f00b fc0d 	bl	160bc <abort>
    a8a2:	9c33      	ldr	r4, [sp, #204]	; 0xcc
          std::int64_t acc = 0;
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    a8a4:	3501      	adds	r5, #1
    a8a6:	9b08      	ldr	r3, [sp, #32]
    a8a8:	429d      	cmp	r5, r3
    a8aa:	da68      	bge.n	a97e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x3ea>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;
    a8ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
    a8ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
    a8b0:	fb03 2205 	mla	r2, r3, r5, r2

              // Zero padding by omitting the areas outside the image.
              const bool is_point_inside_image =
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
    a8b4:	2a00      	cmp	r2, #0
    a8b6:	dbf5      	blt.n	a8a4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x310>
    a8b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a8ba:	429a      	cmp	r2, r3
    a8bc:	daf2      	bge.n	a8a4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x310>
    a8be:	2f00      	cmp	r7, #0
    a8c0:	dbf0      	blt.n	a8a4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x310>
    a8c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a8c4:	429f      	cmp	r7, r3
    a8c6:	daed      	bge.n	a8a4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x310>
    a8c8:	2300      	movs	r3, #0
    a8ca:	9433      	str	r4, [sp, #204]	; 0xcc

              if (!is_point_inside_image) {
                continue;
              }

              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    a8cc:	9c16      	ldr	r4, [sp, #88]	; 0x58
    a8ce:	42a3      	cmp	r3, r4
    a8d0:	dae7      	bge.n	a8a2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x30e>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    a8d2:	f8d8 4000 	ldr.w	r4, [r8]
    a8d6:	2c04      	cmp	r4, #4
    a8d8:	d1cf      	bne.n	a87a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2e6>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    a8da:	2800      	cmp	r0, #0
    a8dc:	dbcf      	blt.n	a87e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ea>
    a8de:	f8d8 4004 	ldr.w	r4, [r8, #4]
    a8e2:	42a0      	cmp	r0, r4
    a8e4:	dacb      	bge.n	a87e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ea>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    a8e6:	2f00      	cmp	r7, #0
    a8e8:	dbcb      	blt.n	a882 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ee>
    a8ea:	f8d8 a008 	ldr.w	sl, [r8, #8]
    a8ee:	4557      	cmp	r7, sl
    a8f0:	dac7      	bge.n	a882 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2ee>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    a8f2:	2a00      	cmp	r2, #0
    a8f4:	dbc7      	blt.n	a886 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2f2>
    a8f6:	f8d8 e00c 	ldr.w	lr, [r8, #12]
    a8fa:	4572      	cmp	r2, lr
    a8fc:	dac3      	bge.n	a886 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2f2>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    a8fe:	2b00      	cmp	r3, #0
    a900:	dbc3      	blt.n	a88a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2f6>
    a902:	f8d8 c010 	ldr.w	ip, [r8, #16]
    a906:	4563      	cmp	r3, ip
    a908:	dabf      	bge.n	a88a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2f6>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    a90a:	fb0a 7a00 	mla	sl, sl, r0, r7
    a90e:	fb0a 2a0e 	mla	sl, sl, lr, r2
    a912:	fb0a 3c0c 	mla	ip, sl, ip, r3
                int32_t input_val = input_data[Offset(input_shape, batch, in_y,
                                                      in_x, in_channel)];
    a916:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
    a918:	f934 e01c 	ldrsh.w	lr, [r4, ip, lsl #1]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    a91c:	f8d9 4000 	ldr.w	r4, [r9]
    a920:	2c04      	cmp	r4, #4
    a922:	d1b4      	bne.n	a88e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2fa>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    a924:	2900      	cmp	r1, #0
    a926:	dbb4      	blt.n	a892 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2fe>
    a928:	f8d9 4004 	ldr.w	r4, [r9, #4]
    a92c:	42a1      	cmp	r1, r4
    a92e:	dab0      	bge.n	a892 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x2fe>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    a930:	2e00      	cmp	r6, #0
    a932:	dbb0      	blt.n	a896 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x302>
    a934:	f8d9 c008 	ldr.w	ip, [r9, #8]
    a938:	4566      	cmp	r6, ip
    a93a:	daac      	bge.n	a896 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x302>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    a93c:	2d00      	cmp	r5, #0
    a93e:	dbac      	blt.n	a89a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x306>
    a940:	f8d9 b00c 	ldr.w	fp, [r9, #12]
    a944:	455d      	cmp	r5, fp
    a946:	daa8      	bge.n	a89a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x306>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    a948:	2b00      	cmp	r3, #0
    a94a:	dba8      	blt.n	a89e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x30a>
    a94c:	f8d9 a010 	ldr.w	sl, [r9, #16]
    a950:	4553      	cmp	r3, sl
    a952:	daa4      	bge.n	a89e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x30a>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    a954:	fb0c 6c01 	mla	ip, ip, r1, r6
    a958:	fb0c 5c0b 	mla	ip, ip, fp, r5
    a95c:	fb0c 3c0a 	mla	ip, ip, sl, r3
                int32_t filter_val = filter_data[Offset(
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
    a960:	9c30      	ldr	r4, [sp, #192]	; 0xc0
    a962:	f914 c00c 	ldrsb.w	ip, [r4, ip]
                // int64_t += int8_t * int16_t so the highest value we can
                // get from each accumulation is [-127, 127] * ([-32768,
                // 32767] -
                // [-32768, 32767]), which is [-8322945, 8322945].
                // log2(8322945) = 22.99.
                acc += filter_val * input_val;
    a966:	fb0c fe0e 	mul.w	lr, ip, lr
    a96a:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    a96e:	eb1a 0a0e 	adds.w	sl, sl, lr
    a972:	eb4b 7bee 	adc.w	fp, fp, lr, asr #31
    a976:	e9cd ab02 	strd	sl, fp, [sp, #8]
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    a97a:	3301      	adds	r3, #1
    a97c:	e7a6      	b.n	a8cc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x338>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    a97e:	3601      	adds	r6, #1
    a980:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a982:	429e      	cmp	r6, r3
    a984:	da06      	bge.n	a994 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x400>
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
    a986:	9b11      	ldr	r3, [sp, #68]	; 0x44
    a988:	9a14      	ldr	r2, [sp, #80]	; 0x50
    a98a:	fb03 2706 	mla	r7, r3, r6, r2
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    a98e:	2500      	movs	r5, #0
    a990:	9800      	ldr	r0, [sp, #0]
    a992:	e788      	b.n	a8a6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x312>
    a994:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
              }
            }
          }
          if (bias_data) {
    a998:	9832      	ldr	r0, [sp, #200]	; 0xc8
    a99a:	b130      	cbz	r0, a9aa <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x416>
            acc += bias_data[out_channel];
    a99c:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
    a9a0:	6828      	ldr	r0, [r5, #0]
    a9a2:	686d      	ldr	r5, [r5, #4]
    a9a4:	1812      	adds	r2, r2, r0
    a9a6:	eb45 0303 	adc.w	r3, r5, r3
          }
          int32_t scaled_acc = MultiplyByQuantizedMultiplier(
    a9aa:	9818      	ldr	r0, [sp, #96]	; 0x60
    a9ac:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    a9b0:	9d19      	ldr	r5, [sp, #100]	; 0x64
    a9b2:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
  //
  // Assumptions: The following input ranges are assumed
  // - quantize_scale>=0  (the usual range is (1<<30) to (1>>31)-1)
  // - scaling is chosen so final scaled result fits in int32_t
  // - input x is in the range -(1<<47) <= x < (1<<47)
  assert(quantized_multiplier >= 0);
    a9b6:	2800      	cmp	r0, #0
    a9b8:	db7a      	blt.n	aab0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x51c>
  assert(shift >= -31 && shift < 8);
    a9ba:	f105 061f 	add.w	r6, r5, #31
    a9be:	2e26      	cmp	r6, #38	; 0x26
    a9c0:	d87c      	bhi.n	aabc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x528>
  assert(x >= -(static_cast<int64_t>(1) << 47) &&
    a9c2:	1c16      	adds	r6, r2, #0
    a9c4:	960c      	str	r6, [sp, #48]	; 0x30
    a9c6:	f543 4600 	adc.w	r6, r3, #32768	; 0x8000
    a9ca:	960d      	str	r6, [sp, #52]	; 0x34
    a9cc:	e9dd 670c 	ldrd	r6, r7, [sp, #48]	; 0x30
    a9d0:	f5b7 3f80 	cmp.w	r7, #65536	; 0x10000
    a9d4:	bf08      	it	eq
    a9d6:	2e00      	cmpeq	r6, #0
    a9d8:	d276      	bcs.n	aac8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x534>
         x < (static_cast<int64_t>(1) << 47));

  int32_t reduced_multiplier = (quantized_multiplier < 0x7FFF0000)
                                   ? ((quantized_multiplier + (1 << 15)) >> 16)
    a9da:	4e50      	ldr	r6, [pc, #320]	; (ab1c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x588>)
    a9dc:	42b0      	cmp	r0, r6
    a9de:	dc79      	bgt.n	aad4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x540>
    a9e0:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
    a9e4:	1400      	asrs	r0, r0, #16
                                   : 0x7FFF;
  int total_shift = 15 - shift;
    a9e6:	f1c5 0c0f 	rsb	ip, r5, #15
  x = (x * (int64_t)reduced_multiplier) + ((int64_t)1 << (total_shift - 1));
    a9ea:	17c7      	asrs	r7, r0, #31
    a9ec:	fb02 f607 	mul.w	r6, r2, r7
    a9f0:	fb00 6603 	mla	r6, r0, r3, r6
    a9f4:	fba2 2300 	umull	r2, r3, r2, r0
    a9f8:	4433      	add	r3, r6
    a9fa:	f1c5 070e 	rsb	r7, r5, #14
    a9fe:	2001      	movs	r0, #1
    aa00:	f1a7 0a20 	sub.w	sl, r7, #32
    aa04:	f1c7 0e20 	rsb	lr, r7, #32
    aa08:	fa00 f60a 	lsl.w	r6, r0, sl
    aa0c:	fa20 fe0e 	lsr.w	lr, r0, lr
    aa10:	ea46 060e 	orr.w	r6, r6, lr
    aa14:	40b8      	lsls	r0, r7
    aa16:	1810      	adds	r0, r2, r0
    aa18:	eb43 0606 	adc.w	r6, r3, r6
  int32_t result = x >> total_shift;
    aa1c:	3511      	adds	r5, #17
    aa1e:	f1bc 0320 	subs.w	r3, ip, #32
    aa22:	fa20 f00c 	lsr.w	r0, r0, ip
    aa26:	fa06 f505 	lsl.w	r5, r6, r5
    aa2a:	ea40 0005 	orr.w	r0, r0, r5
    aa2e:	d402      	bmi.n	aa36 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x4a2>
    aa30:	fa46 f303 	asr.w	r3, r6, r3
    aa34:	4318      	orrs	r0, r3
              acc, output_multiplier[out_channel], output_shift[out_channel]);
    aa36:	901b      	str	r0, [sp, #108]	; 0x6c
      if (__a < __b)
    aa38:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    aa3a:	4283      	cmp	r3, r0
    aa3c:	dc4d      	bgt.n	aada <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x546>
      return __a;
    aa3e:	ab1b      	add	r3, sp, #108	; 0x6c
          scaled_acc = std::max(scaled_acc, output_activation_min);
    aa40:	681a      	ldr	r2, [r3, #0]
    aa42:	921b      	str	r2, [sp, #108]	; 0x6c
      if (__b < __a)
    aa44:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    aa46:	429a      	cmp	r2, r3
    aa48:	dc49      	bgt.n	aade <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x54a>
      return __a;
    aa4a:	ab1b      	add	r3, sp, #108	; 0x6c
          scaled_acc = std::min(scaled_acc, output_activation_max);
    aa4c:	681a      	ldr	r2, [r3, #0]
    aa4e:	921b      	str	r2, [sp, #108]	; 0x6c
  inline int32_t DimensionsCount() const { return size_; }
    aa50:	6823      	ldr	r3, [r4, #0]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    aa52:	2b04      	cmp	r3, #4
    aa54:	d145      	bne.n	aae2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x54e>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    aa56:	9800      	ldr	r0, [sp, #0]
    aa58:	2800      	cmp	r0, #0
    aa5a:	db44      	blt.n	aae6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x552>
    aa5c:	6863      	ldr	r3, [r4, #4]
    aa5e:	4298      	cmp	r0, r3
    aa60:	da41      	bge.n	aae6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x552>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    aa62:	9b01      	ldr	r3, [sp, #4]
    aa64:	2b00      	cmp	r3, #0
    aa66:	db40      	blt.n	aaea <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x556>
    aa68:	68a5      	ldr	r5, [r4, #8]
    aa6a:	42ab      	cmp	r3, r5
    aa6c:	da3d      	bge.n	aaea <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x556>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    aa6e:	9b04      	ldr	r3, [sp, #16]
    aa70:	2b00      	cmp	r3, #0
    aa72:	db3c      	blt.n	aaee <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x55a>
    aa74:	68e0      	ldr	r0, [r4, #12]
    aa76:	4283      	cmp	r3, r0
    aa78:	da39      	bge.n	aaee <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x55a>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    aa7a:	2900      	cmp	r1, #0
    aa7c:	db39      	blt.n	aaf2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x55e>
    aa7e:	6923      	ldr	r3, [r4, #16]
    aa80:	4299      	cmp	r1, r3
    aa82:	da36      	bge.n	aaf2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x55e>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    aa84:	9e00      	ldr	r6, [sp, #0]
    aa86:	9f01      	ldr	r7, [sp, #4]
    aa88:	fb05 7506 	mla	r5, r5, r6, r7
    aa8c:	9e04      	ldr	r6, [sp, #16]
    aa8e:	fb05 6000 	mla	r0, r5, r0, r6
    aa92:	fb00 1303 	mla	r3, r0, r3, r1
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
    aa96:	9834      	ldr	r0, [sp, #208]	; 0xd0
    aa98:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
    aa9c:	3101      	adds	r1, #1
    aa9e:	9b05      	ldr	r3, [sp, #20]
    aaa0:	4299      	cmp	r1, r3
    aaa2:	da28      	bge.n	aaf6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x562>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    aaa4:	2600      	movs	r6, #0
          std::int64_t acc = 0;
    aaa6:	2200      	movs	r2, #0
    aaa8:	2300      	movs	r3, #0
    aaaa:	e9cd 2302 	strd	r2, r3, [sp, #8]
    aaae:	e767      	b.n	a980 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x3ec>
  assert(quantized_multiplier >= 0);
    aab0:	4b1b      	ldr	r3, [pc, #108]	; (ab20 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x58c>)
    aab2:	4a1c      	ldr	r2, [pc, #112]	; (ab24 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x590>)
    aab4:	21b3      	movs	r1, #179	; 0xb3
    aab6:	481c      	ldr	r0, [pc, #112]	; (ab28 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x594>)
    aab8:	f005 ff3e 	bl	10938 <__assert_func>
  assert(shift >= -31 && shift < 8);
    aabc:	4b1b      	ldr	r3, [pc, #108]	; (ab2c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x598>)
    aabe:	4a19      	ldr	r2, [pc, #100]	; (ab24 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x590>)
    aac0:	21b4      	movs	r1, #180	; 0xb4
    aac2:	4819      	ldr	r0, [pc, #100]	; (ab28 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x594>)
    aac4:	f005 ff38 	bl	10938 <__assert_func>
  assert(x >= -(static_cast<int64_t>(1) << 47) &&
    aac8:	4b19      	ldr	r3, [pc, #100]	; (ab30 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x59c>)
    aaca:	4a16      	ldr	r2, [pc, #88]	; (ab24 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x590>)
    aacc:	21b5      	movs	r1, #181	; 0xb5
    aace:	4816      	ldr	r0, [pc, #88]	; (ab28 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x594>)
    aad0:	f005 ff32 	bl	10938 <__assert_func>
                                   ? ((quantized_multiplier + (1 << 15)) >> 16)
    aad4:	f647 70ff 	movw	r0, #32767	; 0x7fff
    aad8:	e785      	b.n	a9e6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x452>
	return __b;
    aada:	ab1d      	add	r3, sp, #116	; 0x74
    aadc:	e7b0      	b.n	aa40 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x4ac>
	return __b;
    aade:	ab1c      	add	r3, sp, #112	; 0x70
    aae0:	e7b4      	b.n	aa4c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x4b8>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    aae2:	f00b faeb 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    aae6:	f00b fae9 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    aaea:	f00b fae7 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    aaee:	f00b fae5 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    aaf2:	f00b fae3 	bl	160bc <abort>
      for (int out_x = 0; out_x < output_width; ++out_x) {
    aaf6:	9b04      	ldr	r3, [sp, #16]
    aaf8:	3301      	adds	r3, #1
    aafa:	9304      	str	r3, [sp, #16]
    aafc:	e68c      	b.n	a818 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x284>
    aafe:	46c6      	mov	lr, r8
    for (int out_y = 0; out_y < output_height; ++out_y) {
    ab00:	9b01      	ldr	r3, [sp, #4]
    ab02:	3301      	adds	r3, #1
    ab04:	9301      	str	r3, [sp, #4]
    ab06:	e679      	b.n	a7fc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x268>
    ab08:	46c8      	mov	r8, r9
    ab0a:	46f1      	mov	r9, lr
  for (int batch = 0; batch < batches; ++batch) {
    ab0c:	9b00      	ldr	r3, [sp, #0]
    ab0e:	3301      	adds	r3, #1
    ab10:	9300      	str	r3, [sp, #0]
    ab12:	e66a      	b.n	a7ea <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps+0x256>
              static_cast<int16_t>(scaled_acc);
        }
      }
    }
  }
}
    ab14:	b025      	add	sp, #148	; 0x94
    ab16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ab1a:	bf00      	nop
    ab1c:	7ffeffff 	.word	0x7ffeffff
    ab20:	00026d80 	.word	0x00026d80
    ab24:	00026d9c 	.word	0x00026d9c
    ab28:	00026de4 	.word	0x00026de4
    ab2c:	00026e34 	.word	0x00026e34
    ab30:	00026e50 	.word	0x00026e50

0000ab34 <_ZN6tflite16Register_CONV_2DEv>:
  return kTfLiteOk;
}

}  // namespace

TfLiteRegistration Register_CONV_2D() {
    ab34:	b470      	push	{r4, r5, r6}
    ab36:	4606      	mov	r6, r0
          /*prepare=*/ConvPrepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    ab38:	4604      	mov	r4, r0
    ab3a:	4d05      	ldr	r5, [pc, #20]	; (ab50 <_ZN6tflite16Register_CONV_2DEv+0x1c>)
    ab3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    ab3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    ab40:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    ab44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    ab48:	4630      	mov	r0, r6
    ab4a:	bc70      	pop	{r4, r5, r6}
    ab4c:	4770      	bx	lr
    ab4e:	bf00      	nop
    ab50:	00017030 	.word	0x00017030

0000ab54 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>:
    int8_t* output_data) {
    ab54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ab58:	b0a7      	sub	sp, #156	; 0x9c
    ab5a:	911a      	str	r1, [sp, #104]	; 0x68
    ab5c:	921b      	str	r2, [sp, #108]	; 0x6c
    ab5e:	469a      	mov	sl, r3
    ab60:	9f31      	ldr	r7, [sp, #196]	; 0xc4
    ab62:	9b33      	ldr	r3, [sp, #204]	; 0xcc
    ab64:	f8dd 80d4 	ldr.w	r8, [sp, #212]	; 0xd4
  const int32_t input_offset = params.input_offset;  // r = s(q - Z)
    ab68:	6942      	ldr	r2, [r0, #20]
    ab6a:	920c      	str	r2, [sp, #48]	; 0x30
  const int stride_width = params.stride_width;
    ab6c:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
    ab70:	920d      	str	r2, [sp, #52]	; 0x34
  const int stride_height = params.stride_height;
    ab72:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    ab76:	920e      	str	r2, [sp, #56]	; 0x38
  const int dilation_width_factor = params.dilation_width_factor;
    ab78:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
    ab7c:	920f      	str	r2, [sp, #60]	; 0x3c
  const int dilation_height_factor = params.dilation_height_factor;
    ab7e:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
    ab82:	9210      	str	r2, [sp, #64]	; 0x40
  const int pad_width = params.padding_values.width;
    ab84:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
    ab88:	9211      	str	r2, [sp, #68]	; 0x44
  const int pad_height = params.padding_values.height;
    ab8a:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
    ab8e:	9212      	str	r2, [sp, #72]	; 0x48
  const int32_t output_offset = params.output_offset;
    ab90:	69c2      	ldr	r2, [r0, #28]
    ab92:	9213      	str	r2, [sp, #76]	; 0x4c
  const int32_t output_activation_min = params.quantized_activation_min;
    ab94:	6a81      	ldr	r1, [r0, #40]	; 0x28
    ab96:	911f      	str	r1, [sp, #124]	; 0x7c
  const int32_t output_activation_max = params.quantized_activation_max;
    ab98:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    ab9a:	921e      	str	r2, [sp, #120]	; 0x78
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    ab9c:	4291      	cmp	r1, r2
    ab9e:	f300 8082 	bgt.w	aca6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x152>
  inline int32_t DimensionsCount() const { return size_; }
    aba2:	f8da 2000 	ldr.w	r2, [sl]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    aba6:	2a04      	cmp	r2, #4
    aba8:	d17f      	bne.n	acaa <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x156>
    abaa:	683a      	ldr	r2, [r7, #0]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    abac:	2a04      	cmp	r2, #4
    abae:	d17e      	bne.n	acae <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x15a>
    abb0:	f8d8 2000 	ldr.w	r2, [r8]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    abb4:	2a04      	cmp	r2, #4
    abb6:	d17c      	bne.n	acb2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x15e>
    TFLITE_DCHECK_LT(i, size_);
    abb8:	f8da 2000 	ldr.w	r2, [sl]
    abbc:	2a00      	cmp	r2, #0
    abbe:	dd7a      	ble.n	acb6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x162>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    abc0:	2a05      	cmp	r2, #5
    abc2:	dd7a      	ble.n	acba <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x166>
    abc4:	f8da 2004 	ldr.w	r2, [sl, #4]
    abc8:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    abca:	f8d8 1000 	ldr.w	r1, [r8]
    abce:	2900      	cmp	r1, #0
    abd0:	dd76      	ble.n	acc0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x16c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    abd2:	2905      	cmp	r1, #5
    abd4:	dd76      	ble.n	acc4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x170>
    abd6:	f8d8 1004 	ldr.w	r1, [r8, #4]
    abda:	6809      	ldr	r1, [r1, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    abdc:	4291      	cmp	r1, r2
    abde:	d174      	bne.n	acca <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x176>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    abe0:	9225      	str	r2, [sp, #148]	; 0x94
    TFLITE_DCHECK_LT(i, size_);
    abe2:	f8d8 1000 	ldr.w	r1, [r8]
    abe6:	2900      	cmp	r1, #0
    abe8:	dd71      	ble.n	acce <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x17a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    abea:	2905      	cmp	r1, #5
    abec:	dd71      	ble.n	acd2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x17e>
    abee:	f8d8 1004 	ldr.w	r1, [r8, #4]
    abf2:	6809      	ldr	r1, [r1, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    abf4:	9124      	str	r1, [sp, #144]	; 0x90
      if (__b < __a)
    abf6:	428a      	cmp	r2, r1
    abf8:	dc6e      	bgt.n	acd8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x184>
      return __a;
    abfa:	aa25      	add	r2, sp, #148	; 0x94
    abfc:	6812      	ldr	r2, [r2, #0]
    abfe:	9217      	str	r2, [sp, #92]	; 0x5c
    TFLITE_DCHECK_LT(i, size_);
    ac00:	f8da 2000 	ldr.w	r2, [sl]
    ac04:	2a03      	cmp	r2, #3
    ac06:	dd69      	ble.n	acdc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x188>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ac08:	2a05      	cmp	r2, #5
    ac0a:	dd69      	ble.n	ace0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x18c>
    ac0c:	f8da 2004 	ldr.w	r2, [sl, #4]
    ac10:	68d2      	ldr	r2, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
    ac12:	6839      	ldr	r1, [r7, #0]
    ac14:	2903      	cmp	r1, #3
    ac16:	dd66      	ble.n	ace6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x192>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ac18:	2905      	cmp	r1, #5
    ac1a:	dd66      	ble.n	acea <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x196>
    ac1c:	6879      	ldr	r1, [r7, #4]
    ac1e:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    ac20:	4291      	cmp	r1, r2
    ac22:	d164      	bne.n	acee <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x19a>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    ac24:	9223      	str	r2, [sp, #140]	; 0x8c
    TFLITE_DCHECK_LT(i, size_);
    ac26:	6839      	ldr	r1, [r7, #0]
    ac28:	2903      	cmp	r1, #3
    ac2a:	dd62      	ble.n	acf2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x19e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ac2c:	2905      	cmp	r1, #5
    ac2e:	dd62      	ble.n	acf6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1a2>
    ac30:	6879      	ldr	r1, [r7, #4]
    ac32:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    ac34:	9122      	str	r1, [sp, #136]	; 0x88
      if (__b < __a)
    ac36:	428a      	cmp	r2, r1
    ac38:	dc5f      	bgt.n	acfa <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1a6>
      return __a;
    ac3a:	aa23      	add	r2, sp, #140	; 0x8c
    ac3c:	6812      	ldr	r2, [r2, #0]
    ac3e:	9216      	str	r2, [sp, #88]	; 0x58
    TFLITE_DCHECK_LT(i, size_);
    ac40:	683a      	ldr	r2, [r7, #0]
    ac42:	2a00      	cmp	r2, #0
    ac44:	dd5b      	ble.n	acfe <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1aa>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ac46:	2a05      	cmp	r2, #5
    ac48:	dd5b      	ble.n	ad02 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ae>
    ac4a:	687a      	ldr	r2, [r7, #4]
    ac4c:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    ac4e:	f8d8 1000 	ldr.w	r1, [r8]
    ac52:	2903      	cmp	r1, #3
    ac54:	dd57      	ble.n	ad06 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1b2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ac56:	2905      	cmp	r1, #5
    ac58:	dd57      	ble.n	ad0a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1b6>
    ac5a:	f8d8 1004 	ldr.w	r1, [r8, #4]
    ac5e:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    ac60:	4291      	cmp	r1, r2
    ac62:	d155      	bne.n	ad10 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1bc>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    ac64:	9221      	str	r2, [sp, #132]	; 0x84
    TFLITE_DCHECK_LT(i, size_);
    ac66:	f8d8 1000 	ldr.w	r1, [r8]
    ac6a:	2903      	cmp	r1, #3
    ac6c:	dd52      	ble.n	ad14 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1c0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ac6e:	2905      	cmp	r1, #5
    ac70:	dd52      	ble.n	ad18 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1c4>
    ac72:	f8d8 1004 	ldr.w	r1, [r8, #4]
    ac76:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    ac78:	9120      	str	r1, [sp, #128]	; 0x80
      if (__b < __a)
    ac7a:	428a      	cmp	r2, r1
    ac7c:	dc4f      	bgt.n	ad1e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ca>
      return __a;
    ac7e:	aa21      	add	r2, sp, #132	; 0x84
    ac80:	6812      	ldr	r2, [r2, #0]
    ac82:	9203      	str	r2, [sp, #12]
  if (bias_data) {
    ac84:	9a34      	ldr	r2, [sp, #208]	; 0xd0
    ac86:	2a00      	cmp	r2, #0
    ac88:	d050      	beq.n	ad2c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d8>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    ac8a:	681c      	ldr	r4, [r3, #0]
    ac8c:	2c05      	cmp	r4, #5
    ac8e:	dd48      	ble.n	ad22 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ce>
    ac90:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
    ac92:	2200      	movs	r2, #0
    int buffer_size = 1;
    ac94:	2101      	movs	r1, #1
    for (int i = 0; i < size_; i++) {
    ac96:	42a2      	cmp	r2, r4
    ac98:	da45      	bge.n	ad26 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d2>
      buffer_size *= dims_data[i];
    ac9a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    ac9e:	fb00 f101 	mul.w	r1, r0, r1
    for (int i = 0; i < size_; i++) {
    aca2:	3201      	adds	r2, #1
    aca4:	e7f7      	b.n	ac96 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x142>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    aca6:	f00b fa09 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    acaa:	f00b fa07 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    acae:	f00b fa05 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    acb2:	f00b fa03 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    acb6:	f00b fa01 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    acba:	f8da 2004 	ldr.w	r2, [sl, #4]
    acbe:	e784      	b.n	abca <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x76>
    TFLITE_DCHECK_LT(i, size_);
    acc0:	f00b f9fc 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    acc4:	f8d8 1004 	ldr.w	r1, [r8, #4]
    acc8:	e788      	b.n	abdc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x88>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    acca:	f00b f9f7 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    acce:	f00b f9f5 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    acd2:	f8d8 1004 	ldr.w	r1, [r8, #4]
    acd6:	e78d      	b.n	abf4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xa0>
	return __b;
    acd8:	aa24      	add	r2, sp, #144	; 0x90
    acda:	e78f      	b.n	abfc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xa8>
    TFLITE_DCHECK_LT(i, size_);
    acdc:	f00b f9ee 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ace0:	f8da 2010 	ldr.w	r2, [sl, #16]
    ace4:	e795      	b.n	ac12 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xbe>
    TFLITE_DCHECK_LT(i, size_);
    ace6:	f00b f9e9 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    acea:	6939      	ldr	r1, [r7, #16]
    acec:	e798      	b.n	ac20 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xcc>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    acee:	f00b f9e5 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    acf2:	f00b f9e3 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    acf6:	6939      	ldr	r1, [r7, #16]
    acf8:	e79c      	b.n	ac34 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xe0>
    acfa:	aa22      	add	r2, sp, #136	; 0x88
    acfc:	e79e      	b.n	ac3c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xe8>
    TFLITE_DCHECK_LT(i, size_);
    acfe:	f00b f9dd 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ad02:	687a      	ldr	r2, [r7, #4]
    ad04:	e7a3      	b.n	ac4e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xfa>
    TFLITE_DCHECK_LT(i, size_);
    ad06:	f00b f9d9 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ad0a:	f8d8 1010 	ldr.w	r1, [r8, #16]
    ad0e:	e7a7      	b.n	ac60 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x10c>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    ad10:	f00b f9d4 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    ad14:	f00b f9d2 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ad18:	f8d8 1010 	ldr.w	r1, [r8, #16]
    ad1c:	e7ac      	b.n	ac78 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x124>
    ad1e:	aa20      	add	r2, sp, #128	; 0x80
    ad20:	e7ae      	b.n	ac80 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x12c>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    ad22:	3304      	adds	r3, #4
    ad24:	e7b5      	b.n	ac92 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x13e>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    ad26:	9b03      	ldr	r3, [sp, #12]
    ad28:	4299      	cmp	r1, r3
    ad2a:	d167      	bne.n	adfc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2a8>
    TFLITE_DCHECK_LT(i, size_);
    ad2c:	f8da 3000 	ldr.w	r3, [sl]
    ad30:	2b01      	cmp	r3, #1
    ad32:	dd65      	ble.n	ae00 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ad34:	2b05      	cmp	r3, #5
    ad36:	dd65      	ble.n	ae04 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2b0>
    ad38:	f8da 3004 	ldr.w	r3, [sl, #4]
    ad3c:	685b      	ldr	r3, [r3, #4]
    ad3e:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
    ad40:	f8da 3000 	ldr.w	r3, [sl]
    ad44:	2b02      	cmp	r3, #2
    ad46:	dd61      	ble.n	ae0c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2b8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ad48:	2b05      	cmp	r3, #5
    ad4a:	dd61      	ble.n	ae10 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2bc>
    ad4c:	f8da 3004 	ldr.w	r3, [sl, #4]
    ad50:	689b      	ldr	r3, [r3, #8]
    ad52:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
    ad54:	683b      	ldr	r3, [r7, #0]
    ad56:	2b01      	cmp	r3, #1
    ad58:	dd5e      	ble.n	ae18 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2c4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ad5a:	2b05      	cmp	r3, #5
    ad5c:	dd5e      	ble.n	ae1c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2c8>
    ad5e:	687b      	ldr	r3, [r7, #4]
    ad60:	685b      	ldr	r3, [r3, #4]
    ad62:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
    ad64:	683b      	ldr	r3, [r7, #0]
    ad66:	2b02      	cmp	r3, #2
    ad68:	dd5b      	ble.n	ae22 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ce>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ad6a:	2b05      	cmp	r3, #5
    ad6c:	dd5b      	ble.n	ae26 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d2>
    ad6e:	687b      	ldr	r3, [r7, #4]
    ad70:	689b      	ldr	r3, [r3, #8]
    ad72:	9306      	str	r3, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
    ad74:	f8d8 3000 	ldr.w	r3, [r8]
    ad78:	2b01      	cmp	r3, #1
    ad7a:	dd57      	ble.n	ae2c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ad7c:	2b05      	cmp	r3, #5
    ad7e:	dd57      	ble.n	ae30 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2dc>
    ad80:	f8d8 3004 	ldr.w	r3, [r8, #4]
    ad84:	685b      	ldr	r3, [r3, #4]
    ad86:	9305      	str	r3, [sp, #20]
    TFLITE_DCHECK_LT(i, size_);
    ad88:	f8d8 3000 	ldr.w	r3, [r8]
    ad8c:	2b02      	cmp	r3, #2
    ad8e:	dd53      	ble.n	ae38 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2e4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ad90:	2b05      	cmp	r3, #5
    ad92:	dd53      	ble.n	ae3c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2e8>
    ad94:	f8d8 3004 	ldr.w	r3, [r8, #4]
    ad98:	689b      	ldr	r3, [r3, #8]
    ad9a:	9304      	str	r3, [sp, #16]
  for (int batch = 0; batch < batches; ++batch) {
    ad9c:	f04f 0b00 	mov.w	fp, #0
    ada0:	46d1      	mov	r9, sl
    ada2:	46ba      	mov	sl, r7
    ada4:	4647      	mov	r7, r8
    ada6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    ada8:	459b      	cmp	fp, r3
    adaa:	f280 81cd 	bge.w	b148 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5f4>
    for (int out_y = 0; out_y < output_height; ++out_y) {
    adae:	2300      	movs	r3, #0
    adb0:	9301      	str	r3, [sp, #4]
    adb2:	46c8      	mov	r8, r9
    adb4:	46d1      	mov	r9, sl
    adb6:	46da      	mov	sl, fp
    adb8:	46bb      	mov	fp, r7
    adba:	9b01      	ldr	r3, [sp, #4]
    adbc:	9905      	ldr	r1, [sp, #20]
    adbe:	428b      	cmp	r3, r1
    adc0:	f280 81bb 	bge.w	b13a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5e6>
      const int in_y_origin = (out_y * stride_height) - pad_height;
    adc4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    adc6:	fb02 f303 	mul.w	r3, r2, r3
    adca:	9a12      	ldr	r2, [sp, #72]	; 0x48
    adcc:	1a9b      	subs	r3, r3, r2
    adce:	9314      	str	r3, [sp, #80]	; 0x50
      for (int out_x = 0; out_x < output_width; ++out_x) {
    add0:	2300      	movs	r3, #0
    add2:	9302      	str	r3, [sp, #8]
    add4:	f8cd b0d4 	str.w	fp, [sp, #212]	; 0xd4
    add8:	46c3      	mov	fp, r8
    adda:	46c8      	mov	r8, r9
    addc:	46d1      	mov	r9, sl
    adde:	f8dd a0d4 	ldr.w	sl, [sp, #212]	; 0xd4
    ade2:	9b02      	ldr	r3, [sp, #8]
    ade4:	9904      	ldr	r1, [sp, #16]
    ade6:	428b      	cmp	r3, r1
    ade8:	f280 819c 	bge.w	b124 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5d0>
        const int in_x_origin = (out_x * stride_width) - pad_width;
    adec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    adee:	fb02 f303 	mul.w	r3, r2, r3
    adf2:	9a11      	ldr	r2, [sp, #68]	; 0x44
    adf4:	1a9b      	subs	r3, r3, r2
    adf6:	9315      	str	r3, [sp, #84]	; 0x54
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
    adf8:	2400      	movs	r4, #0
    adfa:	e157      	b.n	b0ac <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x558>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    adfc:	f00b f95e 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    ae00:	f00b f95c 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ae04:	f8da 3008 	ldr.w	r3, [sl, #8]
    ae08:	9309      	str	r3, [sp, #36]	; 0x24
    ae0a:	e799      	b.n	ad40 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ec>
    TFLITE_DCHECK_LT(i, size_);
    ae0c:	f00b f956 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ae10:	f8da 300c 	ldr.w	r3, [sl, #12]
    ae14:	9308      	str	r3, [sp, #32]
    ae16:	e79d      	b.n	ad54 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x200>
    TFLITE_DCHECK_LT(i, size_);
    ae18:	f00b f950 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ae1c:	68bb      	ldr	r3, [r7, #8]
    ae1e:	9307      	str	r3, [sp, #28]
    ae20:	e7a0      	b.n	ad64 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x210>
    TFLITE_DCHECK_LT(i, size_);
    ae22:	f00b f94b 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ae26:	68fb      	ldr	r3, [r7, #12]
    ae28:	9306      	str	r3, [sp, #24]
    ae2a:	e7a3      	b.n	ad74 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x220>
    TFLITE_DCHECK_LT(i, size_);
    ae2c:	f00b f946 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ae30:	f8d8 3008 	ldr.w	r3, [r8, #8]
    ae34:	9305      	str	r3, [sp, #20]
    ae36:	e7a7      	b.n	ad88 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x234>
    TFLITE_DCHECK_LT(i, size_);
    ae38:	f00b f940 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ae3c:	f8d8 300c 	ldr.w	r3, [r8, #12]
    ae40:	9304      	str	r3, [sp, #16]
    ae42:	e7ab      	b.n	ad9c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x248>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    ae44:	f00b f93a 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    ae48:	f00b f938 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    ae4c:	f00b f936 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    ae50:	f00b f934 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    ae54:	f00b f932 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    ae58:	f00b f930 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    ae5c:	f00b f92e 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    ae60:	f00b f92c 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    ae64:	f00b f92a 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    ae68:	f00b f928 	bl	160bc <abort>
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    ae6c:	3201      	adds	r2, #1
    ae6e:	9b06      	ldr	r3, [sp, #24]
    ae70:	429a      	cmp	r2, r3
    ae72:	da63      	bge.n	af3c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3e8>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;
    ae74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    ae76:	9815      	ldr	r0, [sp, #84]	; 0x54
    ae78:	fb03 0002 	mla	r0, r3, r2, r0
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
    ae7c:	2800      	cmp	r0, #0
    ae7e:	dbf5      	blt.n	ae6c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
    ae80:	9b08      	ldr	r3, [sp, #32]
    ae82:	4298      	cmp	r0, r3
    ae84:	daf2      	bge.n	ae6c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
    ae86:	2900      	cmp	r1, #0
    ae88:	dbf0      	blt.n	ae6c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
    ae8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ae8c:	4299      	cmp	r1, r3
    ae8e:	daed      	bge.n	ae6c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
    ae90:	2300      	movs	r3, #0
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    ae92:	9d16      	ldr	r5, [sp, #88]	; 0x58
    ae94:	42ab      	cmp	r3, r5
    ae96:	dae9      	bge.n	ae6c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x318>
  inline int32_t DimensionsCount() const { return size_; }
    ae98:	f8db 5000 	ldr.w	r5, [fp]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    ae9c:	2d04      	cmp	r5, #4
    ae9e:	d1d1      	bne.n	ae44 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f0>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    aea0:	f1b9 0f00 	cmp.w	r9, #0
    aea4:	dbd0      	blt.n	ae48 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f4>
    aea6:	f8db 5004 	ldr.w	r5, [fp, #4]
    aeaa:	45a9      	cmp	r9, r5
    aeac:	dacc      	bge.n	ae48 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f4>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    aeae:	2900      	cmp	r1, #0
    aeb0:	dbcc      	blt.n	ae4c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f8>
    aeb2:	f8db c008 	ldr.w	ip, [fp, #8]
    aeb6:	4561      	cmp	r1, ip
    aeb8:	dac8      	bge.n	ae4c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f8>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    aeba:	2800      	cmp	r0, #0
    aebc:	dbc8      	blt.n	ae50 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2fc>
    aebe:	f8db 700c 	ldr.w	r7, [fp, #12]
    aec2:	42b8      	cmp	r0, r7
    aec4:	dac4      	bge.n	ae50 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2fc>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    aec6:	2b00      	cmp	r3, #0
    aec8:	dbc4      	blt.n	ae54 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x300>
    aeca:	f8db 5010 	ldr.w	r5, [fp, #16]
    aece:	42ab      	cmp	r3, r5
    aed0:	dac0      	bge.n	ae54 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x300>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    aed2:	fb0c 1c09 	mla	ip, ip, r9, r1
    aed6:	fb0c 0707 	mla	r7, ip, r7, r0
    aeda:	fb07 3505 	mla	r5, r7, r5, r3
                                                      in_x, in_channel)];
    aede:	9f30      	ldr	r7, [sp, #192]	; 0xc0
    aee0:	577f      	ldrsb	r7, [r7, r5]
  inline int32_t DimensionsCount() const { return size_; }
    aee2:	f8d8 5000 	ldr.w	r5, [r8]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    aee6:	2d04      	cmp	r5, #4
    aee8:	d1b6      	bne.n	ae58 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x304>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    aeea:	2c00      	cmp	r4, #0
    aeec:	dbb6      	blt.n	ae5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x308>
    aeee:	f8d8 5004 	ldr.w	r5, [r8, #4]
    aef2:	42ac      	cmp	r4, r5
    aef4:	dab2      	bge.n	ae5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x308>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    aef6:	2e00      	cmp	r6, #0
    aef8:	dbb2      	blt.n	ae60 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x30c>
    aefa:	f8d8 e008 	ldr.w	lr, [r8, #8]
    aefe:	4576      	cmp	r6, lr
    af00:	daae      	bge.n	ae60 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x30c>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    af02:	2a00      	cmp	r2, #0
    af04:	dbae      	blt.n	ae64 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x310>
    af06:	f8d8 c00c 	ldr.w	ip, [r8, #12]
    af0a:	4562      	cmp	r2, ip
    af0c:	daaa      	bge.n	ae64 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x310>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    af0e:	2b00      	cmp	r3, #0
    af10:	dbaa      	blt.n	ae68 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x314>
    af12:	f8d8 5010 	ldr.w	r5, [r8, #16]
    af16:	42ab      	cmp	r3, r5
    af18:	daa6      	bge.n	ae68 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x314>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    af1a:	fb0e 6e04 	mla	lr, lr, r4, r6
    af1e:	fb0e 2c0c 	mla	ip, lr, ip, r2
    af22:	fb0c 3c05 	mla	ip, ip, r5, r3
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
    af26:	9d32      	ldr	r5, [sp, #200]	; 0xc8
    af28:	f915 c00c 	ldrsb.w	ip, [r5, ip]
                acc += filter_val * (input_val + input_offset);
    af2c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    af2e:	442f      	add	r7, r5
    af30:	9d1d      	ldr	r5, [sp, #116]	; 0x74
    af32:	fb0c 5507 	mla	r5, ip, r7, r5
    af36:	951d      	str	r5, [sp, #116]	; 0x74
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    af38:	3301      	adds	r3, #1
    af3a:	e7aa      	b.n	ae92 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x33e>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    af3c:	3601      	adds	r6, #1
    af3e:	9b07      	ldr	r3, [sp, #28]
    af40:	429e      	cmp	r6, r3
    af42:	da05      	bge.n	af50 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3fc>
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
    af44:	9b10      	ldr	r3, [sp, #64]	; 0x40
    af46:	9a14      	ldr	r2, [sp, #80]	; 0x50
    af48:	fb03 2106 	mla	r1, r3, r6, r2
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    af4c:	2200      	movs	r2, #0
    af4e:	e78e      	b.n	ae6e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x31a>
          if (bias_data) {
    af50:	9b34      	ldr	r3, [sp, #208]	; 0xd0
    af52:	b123      	cbz	r3, af5e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x40a>
            acc += bias_data[out_channel];
    af54:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
    af58:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    af5a:	4413      	add	r3, r2
    af5c:	931d      	str	r3, [sp, #116]	; 0x74
          acc = MultiplyByQuantizedMultiplier(
    af5e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
    af60:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    af62:	f853 c024 	ldr.w	ip, [r3, r4, lsl #2]
    af66:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    af68:	f853 6024 	ldr.w	r6, [r3, r4, lsl #2]
  int left_shift = shift > 0 ? shift : 0;
    af6c:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    af70:	2e00      	cmp	r6, #0
    af72:	f340 80a1 	ble.w	b0b8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x564>
    af76:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    af78:	409d      	lsls	r5, r3
// This function implements the same computation as the ARMv7 NEON VQRDMULH
// instruction.
template <>
inline std::int32_t SaturatingRoundingDoublingHighMul(std::int32_t a,
                                                      std::int32_t b) {
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    af7a:	45ac      	cmp	ip, r5
    af7c:	f000 809e 	beq.w	b0bc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x568>
    af80:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    af82:	17eb      	asrs	r3, r5, #31
  std::int64_t b_64(b);
    af84:	4660      	mov	r0, ip
    af86:	17c1      	asrs	r1, r0, #31
  std::int64_t ab_64 = a_64 * b_64;
    af88:	fb05 f101 	mul.w	r1, r5, r1
    af8c:	fb0c 1103 	mla	r1, ip, r3, r1
    af90:	fba5 230c 	umull	r2, r3, r5, ip
    af94:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    af96:	2a00      	cmp	r2, #0
    af98:	f173 0100 	sbcs.w	r1, r3, #0
    af9c:	f2c0 8095 	blt.w	b0ca <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x576>
    afa0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  std::int32_t ab_x2_high32 =
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    afa4:	1852      	adds	r2, r2, r1
    afa6:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    afaa:	4611      	mov	r1, r2
    afac:	461d      	mov	r5, r3
    afae:	2a00      	cmp	r2, #0
    afb0:	f173 0000 	sbcs.w	r0, r3, #0
    afb4:	f2c0 808b 	blt.w	b0ce <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x57a>
    afb8:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    afba:	ea41 0545 	orr.w	r5, r1, r5, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    afbe:	2f00      	cmp	r7, #0
    afc0:	f040 808d 	bne.w	b0de <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x58a>

// Correctly-rounded-to-nearest division by a power-of-two.
// Also known as a rounding arithmetic right shift.
template <typename IntegerType>
inline IntegerType RoundingDivideByPOT(IntegerType x, int exponent) {
  assert(exponent >= 0);
    afc4:	2e00      	cmp	r6, #0
    afc6:	f2c0 808d 	blt.w	b0e4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x590>
  assert(exponent <= 31);
    afca:	2e1f      	cmp	r6, #31
    afcc:	f300 8091 	bgt.w	b0f2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x59e>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    afd0:	2701      	movs	r7, #1
    afd2:	fa07 f006 	lsl.w	r0, r7, r6
    afd6:	3801      	subs	r0, #1
    afd8:	f008 fec6 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    afdc:	900a      	str	r0, [sp, #40]	; 0x28
  const IntegerType zero = Dup<IntegerType>(0);
    afde:	2000      	movs	r0, #0
    afe0:	f008 fec2 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    afe4:	9018      	str	r0, [sp, #96]	; 0x60
  const IntegerType one = Dup<IntegerType>(1);
    afe6:	4638      	mov	r0, r7
    afe8:	f008 febe 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    afec:	900b      	str	r0, [sp, #44]	; 0x2c
  const IntegerType remainder = BitAnd(x, mask);
    afee:	990a      	ldr	r1, [sp, #40]	; 0x28
    aff0:	4628      	mov	r0, r5
    aff2:	f008 feba 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    aff6:	9019      	str	r0, [sp, #100]	; 0x64
  const IntegerType threshold =
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    aff8:	4639      	mov	r1, r7
    affa:	980a      	ldr	r0, [sp, #40]	; 0x28
    affc:	f008 feb7 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    b000:	4607      	mov	r7, r0
    b002:	9918      	ldr	r1, [sp, #96]	; 0x60
    b004:	4628      	mov	r0, r5
    b006:	f008 febe 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    b00a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b00c:	f008 fead 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    b010:	4601      	mov	r1, r0
    b012:	4638      	mov	r0, r7
    b014:	f008 fead 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    b018:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    b01a:	4631      	mov	r1, r6
    b01c:	4628      	mov	r0, r5
    b01e:	f008 fea6 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    b022:	4605      	mov	r5, r0
    b024:	4639      	mov	r1, r7
    b026:	9819      	ldr	r0, [sp, #100]	; 0x64
    b028:	f008 feb5 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    b02c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b02e:	f008 fe9c 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    b032:	4601      	mov	r1, r0
    b034:	4628      	mov	r0, r5
    b036:	f008 fe9c 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
          acc += output_offset;
    b03a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    b03c:	4418      	add	r0, r3
    b03e:	901d      	str	r0, [sp, #116]	; 0x74
      if (__a < __b)
    b040:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    b042:	4290      	cmp	r0, r2
    b044:	db5c      	blt.n	b100 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5ac>
      return __a;
    b046:	ab1d      	add	r3, sp, #116	; 0x74
          acc = std::max(acc, output_activation_min);
    b048:	681b      	ldr	r3, [r3, #0]
    b04a:	931d      	str	r3, [sp, #116]	; 0x74
      if (__b < __a)
    b04c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    b04e:	4293      	cmp	r3, r2
    b050:	dc58      	bgt.n	b104 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b0>
      return __a;
    b052:	ab1d      	add	r3, sp, #116	; 0x74
          acc = std::min(acc, output_activation_max);
    b054:	6818      	ldr	r0, [r3, #0]
    b056:	901d      	str	r0, [sp, #116]	; 0x74
  inline int32_t DimensionsCount() const { return size_; }
    b058:	f8da 3000 	ldr.w	r3, [sl]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    b05c:	2b04      	cmp	r3, #4
    b05e:	d153      	bne.n	b108 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b4>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    b060:	f1b9 0f00 	cmp.w	r9, #0
    b064:	db52      	blt.n	b10c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b8>
    b066:	f8da 3004 	ldr.w	r3, [sl, #4]
    b06a:	4599      	cmp	r9, r3
    b06c:	da4e      	bge.n	b10c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b8>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    b06e:	9b01      	ldr	r3, [sp, #4]
    b070:	2b00      	cmp	r3, #0
    b072:	db4d      	blt.n	b110 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5bc>
    b074:	f8da 1008 	ldr.w	r1, [sl, #8]
    b078:	428b      	cmp	r3, r1
    b07a:	da49      	bge.n	b110 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5bc>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    b07c:	9b02      	ldr	r3, [sp, #8]
    b07e:	2b00      	cmp	r3, #0
    b080:	db48      	blt.n	b114 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c0>
    b082:	f8da 200c 	ldr.w	r2, [sl, #12]
    b086:	4293      	cmp	r3, r2
    b088:	da44      	bge.n	b114 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c0>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    b08a:	2c00      	cmp	r4, #0
    b08c:	db44      	blt.n	b118 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c4>
    b08e:	f8da 3010 	ldr.w	r3, [sl, #16]
    b092:	429c      	cmp	r4, r3
    b094:	da40      	bge.n	b118 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c4>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    b096:	9d01      	ldr	r5, [sp, #4]
    b098:	fb01 5109 	mla	r1, r1, r9, r5
    b09c:	9d02      	ldr	r5, [sp, #8]
    b09e:	fb01 5202 	mla	r2, r1, r2, r5
    b0a2:	fb02 4303 	mla	r3, r2, r3, r4
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
    b0a6:	9a36      	ldr	r2, [sp, #216]	; 0xd8
    b0a8:	54d0      	strb	r0, [r2, r3]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
    b0aa:	3401      	adds	r4, #1
    b0ac:	9b03      	ldr	r3, [sp, #12]
    b0ae:	429c      	cmp	r4, r3
    b0b0:	da34      	bge.n	b11c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c8>
          int32_t acc = 0;
    b0b2:	2600      	movs	r6, #0
    b0b4:	961d      	str	r6, [sp, #116]	; 0x74
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    b0b6:	e742      	b.n	af3e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3ea>
  int right_shift = shift > 0 ? 0 : -shift;
    b0b8:	4276      	negs	r6, r6
    b0ba:	e75d      	b.n	af78 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x424>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    b0bc:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
    b0c0:	d001      	beq.n	b0c6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x572>
    b0c2:	2700      	movs	r7, #0
    b0c4:	e75d      	b.n	af82 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x42e>
    b0c6:	2701      	movs	r7, #1
    b0c8:	e75b      	b.n	af82 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x42e>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    b0ca:	4921      	ldr	r1, [pc, #132]	; (b150 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5fc>)
    b0cc:	e76a      	b.n	afa4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x450>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    b0ce:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    b0d2:	1851      	adds	r1, r2, r1
    b0d4:	f04f 0500 	mov.w	r5, #0
    b0d8:	eb43 0505 	adc.w	r5, r3, r5
    b0dc:	e76c      	b.n	afb8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x464>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    b0de:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    b0e2:	e76f      	b.n	afc4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x470>
  assert(exponent >= 0);
    b0e4:	4b1b      	ldr	r3, [pc, #108]	; (b154 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x600>)
    b0e6:	4a1c      	ldr	r2, [pc, #112]	; (b158 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x604>)
    b0e8:	f44f 71b3 	mov.w	r1, #358	; 0x166
    b0ec:	481b      	ldr	r0, [pc, #108]	; (b15c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x608>)
    b0ee:	f005 fc23 	bl	10938 <__assert_func>
  assert(exponent <= 31);
    b0f2:	4b1b      	ldr	r3, [pc, #108]	; (b160 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x60c>)
    b0f4:	4a18      	ldr	r2, [pc, #96]	; (b158 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x604>)
    b0f6:	f240 1167 	movw	r1, #359	; 0x167
    b0fa:	4818      	ldr	r0, [pc, #96]	; (b15c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x608>)
    b0fc:	f005 fc1c 	bl	10938 <__assert_func>
	return __b;
    b100:	ab1f      	add	r3, sp, #124	; 0x7c
    b102:	e7a1      	b.n	b048 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x4f4>
	return __b;
    b104:	ab1e      	add	r3, sp, #120	; 0x78
    b106:	e7a5      	b.n	b054 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x500>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    b108:	f00a ffd8 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    b10c:	f00a ffd6 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    b110:	f00a ffd4 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    b114:	f00a ffd2 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    b118:	f00a ffd0 	bl	160bc <abort>
      for (int out_x = 0; out_x < output_width; ++out_x) {
    b11c:	9b02      	ldr	r3, [sp, #8]
    b11e:	3301      	adds	r3, #1
    b120:	9302      	str	r3, [sp, #8]
    b122:	e65e      	b.n	ade2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x28e>
    b124:	f8cd a0d4 	str.w	sl, [sp, #212]	; 0xd4
    b128:	46ca      	mov	sl, r9
    b12a:	46c1      	mov	r9, r8
    b12c:	46d8      	mov	r8, fp
    b12e:	f8dd b0d4 	ldr.w	fp, [sp, #212]	; 0xd4
    for (int out_y = 0; out_y < output_height; ++out_y) {
    b132:	9b01      	ldr	r3, [sp, #4]
    b134:	3301      	adds	r3, #1
    b136:	9301      	str	r3, [sp, #4]
    b138:	e63f      	b.n	adba <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x266>
    b13a:	465f      	mov	r7, fp
    b13c:	46d3      	mov	fp, sl
    b13e:	46ca      	mov	sl, r9
    b140:	46c1      	mov	r9, r8
  for (int batch = 0; batch < batches; ++batch) {
    b142:	f10b 0b01 	add.w	fp, fp, #1
    b146:	e62e      	b.n	ada6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x252>
}
    b148:	b027      	add	sp, #156	; 0x9c
    b14a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b14e:	bf00      	nop
    b150:	c0000001 	.word	0xc0000001
    b154:	00026ea0 	.word	0x00026ea0
    b158:	00026eb0 	.word	0x00026eb0
    b15c:	00026f08 	.word	0x00026f08
    b160:	00026f64 	.word	0x00026f64

0000b164 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    b164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b168:	b0e7      	sub	sp, #412	; 0x19c
      tflite::micro::GetEvalInput(context, node, kConvInputTensor);
    b16a:	4bae      	ldr	r3, [pc, #696]	; (b424 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c0>)
    b16c:	681a      	ldr	r2, [r3, #0]
// Returns a mutable tensor for a given input index. is_variable must be checked
// during prepare when the full TfLiteTensor is available.
inline TfLiteEvalTensor* GetMutableEvalInput(const TfLiteContext* context,
                                             const TfLiteNode* node,
                                             int index) {
  TFLITE_DCHECK(context != nullptr);
    b16e:	2800      	cmp	r0, #0
    b170:	d052      	beq.n	b218 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb4>
    b172:	4688      	mov	r8, r1
    b174:	4681      	mov	r9, r0
  TFLITE_DCHECK(node != nullptr);
    b176:	2900      	cmp	r1, #0
    b178:	d050      	beq.n	b21c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb8>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    b17a:	6d44      	ldr	r4, [r0, #84]	; 0x54
    b17c:	680b      	ldr	r3, [r1, #0]
    b17e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    b182:	6859      	ldr	r1, [r3, #4]
    b184:	47a0      	blx	r4
    b186:	4607      	mov	r7, r0
      tflite::micro::GetEvalInput(context, node, kConvWeightsTensor);
    b188:	4ba7      	ldr	r3, [pc, #668]	; (b428 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c4>)
    b18a:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    b18c:	f1b9 0f00 	cmp.w	r9, #0
    b190:	d046      	beq.n	b220 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xbc>
  TFLITE_DCHECK(node != nullptr);
    b192:	f1b8 0f00 	cmp.w	r8, #0
    b196:	d045      	beq.n	b224 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc0>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    b198:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
    b19c:	f8d8 3000 	ldr.w	r3, [r8]
    b1a0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    b1a4:	6859      	ldr	r1, [r3, #4]
    b1a6:	4648      	mov	r0, r9
    b1a8:	4790      	blx	r2
    b1aa:	4605      	mov	r5, r0
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    b1ac:	f8d8 3000 	ldr.w	r3, [r8]
    b1b0:	681b      	ldr	r3, [r3, #0]
          ? tflite::micro::GetEvalInput(context, node, kConvBiasTensor)
    b1b2:	2b03      	cmp	r3, #3
    b1b4:	d038      	beq.n	b228 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc4>
    b1b6:	2600      	movs	r6, #0
      tflite::micro::GetEvalOutput(context, node, kConvOutputTensor);
    b1b8:	4b9c      	ldr	r3, [pc, #624]	; (b42c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c8>)
    b1ba:	6819      	ldr	r1, [r3, #0]
}

// Returns the TfLiteEvalTensor struct for a given output index in a node.
inline TfLiteEvalTensor* GetEvalOutput(const TfLiteContext* context,
                                       const TfLiteNode* node, int index) {
  TFLITE_DCHECK(context != nullptr);
    b1bc:	f1b9 0f00 	cmp.w	r9, #0
    b1c0:	d049      	beq.n	b256 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xf2>
  TFLITE_DCHECK(node != nullptr);
    b1c2:	f1b8 0f00 	cmp.w	r8, #0
    b1c6:	d048      	beq.n	b25a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xf6>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    b1c8:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
    b1cc:	f8d8 3004 	ldr.w	r3, [r8, #4]
    b1d0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    b1d4:	6859      	ldr	r1, [r3, #4]
    b1d6:	4648      	mov	r0, r9
    b1d8:	4790      	blx	r2
    b1da:	4604      	mov	r4, r0
  TFLITE_DCHECK(node->builtin_data != nullptr);
    b1dc:	f8d8 1014 	ldr.w	r1, [r8, #20]
    b1e0:	2900      	cmp	r1, #0
    b1e2:	d03c      	beq.n	b25e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xfa>
  TFLITE_DCHECK(node->user_data != nullptr);
    b1e4:	f8d8 b010 	ldr.w	fp, [r8, #16]
    b1e8:	f1bb 0f00 	cmp.w	fp, #0
    b1ec:	d039      	beq.n	b262 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xfe>
  TF_LITE_ENSURE_EQ(context, input->type, output->type);
    b1ee:	7a38      	ldrb	r0, [r7, #8]
    b1f0:	7a23      	ldrb	r3, [r4, #8]
    b1f2:	4298      	cmp	r0, r3
    b1f4:	d037      	beq.n	b266 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x102>
    b1f6:	f8d9 4014 	ldr.w	r4, [r9, #20]
    b1fa:	9303      	str	r3, [sp, #12]
    b1fc:	9002      	str	r0, [sp, #8]
    b1fe:	4b8c      	ldr	r3, [pc, #560]	; (b430 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2cc>)
    b200:	9301      	str	r3, [sp, #4]
    b202:	4b8c      	ldr	r3, [pc, #560]	; (b434 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2d0>)
    b204:	9300      	str	r3, [sp, #0]
    b206:	2337      	movs	r3, #55	; 0x37
    b208:	4a8b      	ldr	r2, [pc, #556]	; (b438 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2d4>)
    b20a:	498c      	ldr	r1, [pc, #560]	; (b43c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2d8>)
    b20c:	4648      	mov	r0, r9
    b20e:	47a0      	blx	r4
    b210:	2001      	movs	r0, #1
}
    b212:	b067      	add	sp, #412	; 0x19c
    b214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(context != nullptr);
    b218:	f00a ff50 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    b21c:	f00a ff4e 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
    b220:	f00a ff4c 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    b224:	f00a ff4a 	bl	160bc <abort>
          ? tflite::micro::GetEvalInput(context, node, kConvBiasTensor)
    b228:	4b85      	ldr	r3, [pc, #532]	; (b440 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>)
    b22a:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    b22c:	f1b9 0f00 	cmp.w	r9, #0
    b230:	d00d      	beq.n	b24e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xea>
  TFLITE_DCHECK(node != nullptr);
    b232:	f1b8 0f00 	cmp.w	r8, #0
    b236:	d00c      	beq.n	b252 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xee>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    b238:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
    b23c:	f8d8 3000 	ldr.w	r3, [r8]
    b240:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    b244:	6859      	ldr	r1, [r3, #4]
    b246:	4648      	mov	r0, r9
    b248:	4790      	blx	r2
    b24a:	4606      	mov	r6, r0
    b24c:	e7b4      	b.n	b1b8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x54>
  TFLITE_DCHECK(context != nullptr);
    b24e:	f00a ff35 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    b252:	f00a ff33 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
    b256:	f00a ff31 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    b25a:	f00a ff2f 	bl	160bc <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    b25e:	f00a ff2d 	bl	160bc <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    b262:	f00a ff2b 	bl	160bc <abort>
  TF_LITE_ENSURE_MSG(
    b266:	7a2b      	ldrb	r3, [r5, #8]
    b268:	4298      	cmp	r0, r3
    b26a:	d00a      	beq.n	b282 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x11e>
    b26c:	2807      	cmp	r0, #7
    b26e:	d101      	bne.n	b274 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x110>
    b270:	2b09      	cmp	r3, #9
    b272:	d006      	beq.n	b282 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x11e>
    b274:	f8d9 3014 	ldr.w	r3, [r9, #20]
    b278:	4972      	ldr	r1, [pc, #456]	; (b444 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e0>)
    b27a:	4648      	mov	r0, r9
    b27c:	4798      	blx	r3
    b27e:	2001      	movs	r0, #1
    b280:	e7c7      	b.n	b212 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
  switch (input->type) {  // Already know in/out types are same.
    b282:	2807      	cmp	r0, #7
    b284:	d073      	beq.n	b36e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20a>
    b286:	2809      	cmp	r0, #9
    b288:	f000 80e0 	beq.w	b44c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e8>
    b28c:	2801      	cmp	r0, #1
    b28e:	d00a      	beq.n	b2a6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x142>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    b290:	f8d9 4014 	ldr.w	r4, [r9, #20]
    b294:	f7fd ffde 	bl	9254 <TfLiteTypeGetName>
    b298:	4602      	mov	r2, r0
    b29a:	7a3b      	ldrb	r3, [r7, #8]
    b29c:	496a      	ldr	r1, [pc, #424]	; (b448 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e4>)
    b29e:	4648      	mov	r0, r9
    b2a0:	47a0      	blx	r4
      return kTfLiteError;
    b2a2:	2001      	movs	r0, #1
    b2a4:	e7b5      	b.n	b212 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
          ConvParamsFloat(params, data), tflite::micro::GetTensorShape(input),
    b2a6:	465a      	mov	r2, fp
    b2a8:	a80a      	add	r0, sp, #40	; 0x28
    b2aa:	f009 f815 	bl	142d8 <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE>
    b2ae:	4639      	mov	r1, r7
    b2b0:	a818      	add	r0, sp, #96	; 0x60
    b2b2:	f009 fb2e 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b2b6:	4638      	mov	r0, r7
    b2b8:	f008 fd42 	bl	13d40 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    b2bc:	4607      	mov	r7, r0
          tflite::micro::GetTensorShape(filter),
    b2be:	4629      	mov	r1, r5
    b2c0:	a81e      	add	r0, sp, #120	; 0x78
    b2c2:	f009 fb26 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b2c6:	4628      	mov	r0, r5
    b2c8:	f008 fd3a 	bl	13d40 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    b2cc:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(bias),
    b2ce:	f10d 0890 	add.w	r8, sp, #144	; 0x90
    b2d2:	4631      	mov	r1, r6
    b2d4:	4640      	mov	r0, r8
    b2d6:	f009 fb1c 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b2da:	4630      	mov	r0, r6
    b2dc:	f008 fd30 	bl	13d40 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    b2e0:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    b2e2:	f10d 09a8 	add.w	r9, sp, #168	; 0xa8
    b2e6:	4621      	mov	r1, r4
    b2e8:	4648      	mov	r0, r9
    b2ea:	f009 fb12 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b2ee:	4620      	mov	r0, r4
    b2f0:	f008 fd2c 	bl	13d4c <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    b2f4:	4604      	mov	r4, r0
          tflite::micro::GetTensorShape(nullptr), nullptr);
    b2f6:	f10d 0ac0 	add.w	sl, sp, #192	; 0xc0
    b2fa:	2100      	movs	r1, #0
    b2fc:	4650      	mov	r0, sl
    b2fe:	f009 fb08 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
    b302:	2300      	movs	r3, #0
    b304:	9306      	str	r3, [sp, #24]
    b306:	f8cd a014 	str.w	sl, [sp, #20]
    b30a:	9404      	str	r4, [sp, #16]
    b30c:	f8cd 900c 	str.w	r9, [sp, #12]
    b310:	9602      	str	r6, [sp, #8]
    b312:	f8cd 8004 	str.w	r8, [sp, #4]
    b316:	9500      	str	r5, [sp, #0]
    b318:	ab1e      	add	r3, sp, #120	; 0x78
    b31a:	463a      	mov	r2, r7
    b31c:	a918      	add	r1, sp, #96	; 0x60
    b31e:	a80a      	add	r0, sp, #40	; 0x28
    b320:	f008 fd5f 	bl	13de2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_>
    if (size_ > kMaxSmallSize) {
    b324:	9b30      	ldr	r3, [sp, #192]	; 0xc0
    b326:	2b05      	cmp	r3, #5
    b328:	dd03      	ble.n	b332 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ce>
      delete[] dims_pointer_;
    b32a:	9831      	ldr	r0, [sp, #196]	; 0xc4
    b32c:	b108      	cbz	r0, b332 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ce>
    b32e:	f00a feb0 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b332:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    b334:	2b05      	cmp	r3, #5
    b336:	dd03      	ble.n	b340 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1dc>
      delete[] dims_pointer_;
    b338:	982b      	ldr	r0, [sp, #172]	; 0xac
    b33a:	b108      	cbz	r0, b340 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1dc>
    b33c:	f00a fea9 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b340:	9b24      	ldr	r3, [sp, #144]	; 0x90
    b342:	2b05      	cmp	r3, #5
    b344:	dd03      	ble.n	b34e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ea>
      delete[] dims_pointer_;
    b346:	9825      	ldr	r0, [sp, #148]	; 0x94
    b348:	b108      	cbz	r0, b34e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ea>
    b34a:	f00a fea2 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b34e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    b350:	2b05      	cmp	r3, #5
    b352:	dd03      	ble.n	b35c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f8>
      delete[] dims_pointer_;
    b354:	981f      	ldr	r0, [sp, #124]	; 0x7c
    b356:	b108      	cbz	r0, b35c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f8>
    b358:	f00a fe9b 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b35c:	9b18      	ldr	r3, [sp, #96]	; 0x60
    b35e:	2b05      	cmp	r3, #5
    b360:	dd03      	ble.n	b36a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x206>
      delete[] dims_pointer_;
    b362:	9819      	ldr	r0, [sp, #100]	; 0x64
    b364:	b108      	cbz	r0, b36a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x206>
    b366:	f00a fe94 	bl	16092 <_ZdaPv>
  return kTfLiteOk;
    b36a:	2000      	movs	r0, #0
      break;
    b36c:	e751      	b.n	b212 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
          ConvParamsQuantized(params, data), data.per_channel_output_multiplier,
    b36e:	465a      	mov	r2, fp
    b370:	a80a      	add	r0, sp, #40	; 0x28
    b372:	f008 ff8a 	bl	1428a <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>
    b376:	f8db a024 	ldr.w	sl, [fp, #36]	; 0x24
          data.per_channel_output_shift, tflite::micro::GetTensorShape(input),
    b37a:	f8db b028 	ldr.w	fp, [fp, #40]	; 0x28
    b37e:	4639      	mov	r1, r7
    b380:	a836      	add	r0, sp, #216	; 0xd8
    b382:	f009 fac6 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b386:	4638      	mov	r0, r7
    b388:	f008 fd0d 	bl	13da6 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    b38c:	9009      	str	r0, [sp, #36]	; 0x24
          tflite::micro::GetTensorShape(filter),
    b38e:	af3c      	add	r7, sp, #240	; 0xf0
    b390:	4629      	mov	r1, r5
    b392:	4638      	mov	r0, r7
    b394:	f009 fabd 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b398:	4628      	mov	r0, r5
    b39a:	f008 fcdb 	bl	13d54 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    b39e:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(bias),
    b3a0:	f50d 7884 	add.w	r8, sp, #264	; 0x108
    b3a4:	4631      	mov	r1, r6
    b3a6:	4640      	mov	r0, r8
    b3a8:	f009 fab3 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b3ac:	4630      	mov	r0, r6
    b3ae:	f008 fd0a 	bl	13dc6 <_ZN6tflite5micro13GetTensorDataIxEEPKT_PK16TfLiteEvalTensor>
    b3b2:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    b3b4:	f50d 7990 	add.w	r9, sp, #288	; 0x120
    b3b8:	4621      	mov	r1, r4
    b3ba:	4648      	mov	r0, r9
    b3bc:	f009 faa9 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b3c0:	4620      	mov	r0, r4
    b3c2:	f008 fcf6 	bl	13db2 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    b3c6:	9006      	str	r0, [sp, #24]
    b3c8:	f8cd 9014 	str.w	r9, [sp, #20]
    b3cc:	9604      	str	r6, [sp, #16]
    b3ce:	f8cd 800c 	str.w	r8, [sp, #12]
    b3d2:	9502      	str	r5, [sp, #8]
    b3d4:	9701      	str	r7, [sp, #4]
    b3d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b3d8:	9300      	str	r3, [sp, #0]
    b3da:	ab36      	add	r3, sp, #216	; 0xd8
    b3dc:	465a      	mov	r2, fp
    b3de:	4651      	mov	r1, sl
    b3e0:	a80a      	add	r0, sp, #40	; 0x28
    b3e2:	f7ff f8d7 	bl	a594 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKsS8_PKaS8_PKxS8_Ps>
    if (size_ > kMaxSmallSize) {
    b3e6:	9b48      	ldr	r3, [sp, #288]	; 0x120
    b3e8:	2b05      	cmp	r3, #5
    b3ea:	dd03      	ble.n	b3f4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x290>
      delete[] dims_pointer_;
    b3ec:	9849      	ldr	r0, [sp, #292]	; 0x124
    b3ee:	b108      	cbz	r0, b3f4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x290>
    b3f0:	f00a fe4f 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b3f4:	9b42      	ldr	r3, [sp, #264]	; 0x108
    b3f6:	2b05      	cmp	r3, #5
    b3f8:	dd03      	ble.n	b402 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29e>
      delete[] dims_pointer_;
    b3fa:	9843      	ldr	r0, [sp, #268]	; 0x10c
    b3fc:	b108      	cbz	r0, b402 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29e>
    b3fe:	f00a fe48 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b402:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
    b404:	2b05      	cmp	r3, #5
    b406:	dd03      	ble.n	b410 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ac>
      delete[] dims_pointer_;
    b408:	983d      	ldr	r0, [sp, #244]	; 0xf4
    b40a:	b108      	cbz	r0, b410 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ac>
    b40c:	f00a fe41 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b410:	9b36      	ldr	r3, [sp, #216]	; 0xd8
    b412:	2b05      	cmp	r3, #5
    b414:	dd03      	ble.n	b41e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ba>
      delete[] dims_pointer_;
    b416:	9837      	ldr	r0, [sp, #220]	; 0xdc
    b418:	b108      	cbz	r0, b41e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ba>
    b41a:	f00a fe3a 	bl	16092 <_ZdaPv>
  return kTfLiteOk;
    b41e:	2000      	movs	r0, #0
      break;
    b420:	e6f7      	b.n	b212 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
    b422:	bf00      	nop
    b424:	000271e4 	.word	0x000271e4
    b428:	000271ec 	.word	0x000271ec
    b42c:	000271e8 	.word	0x000271e8
    b430:	00026fc0 	.word	0x00026fc0
    b434:	00026fd0 	.word	0x00026fd0
    b438:	00026f74 	.word	0x00026f74
    b43c:	000269ac 	.word	0x000269ac
    b440:	000271e0 	.word	0x000271e0
    b444:	00026fdc 	.word	0x00026fdc
    b448:	00027058 	.word	0x00027058
          ConvParamsQuantized(params, data), data.per_channel_output_multiplier,
    b44c:	465a      	mov	r2, fp
    b44e:	a80a      	add	r0, sp, #40	; 0x28
    b450:	f008 ff1b 	bl	1428a <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>
    b454:	f8db 8024 	ldr.w	r8, [fp, #36]	; 0x24
          data.per_channel_output_shift, tflite::micro::GetTensorShape(input),
    b458:	f8db 9028 	ldr.w	r9, [fp, #40]	; 0x28
    b45c:	4639      	mov	r1, r7
    b45e:	a84e      	add	r0, sp, #312	; 0x138
    b460:	f009 fa57 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b464:	4638      	mov	r0, r7
    b466:	f008 fc75 	bl	13d54 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    b46a:	9009      	str	r0, [sp, #36]	; 0x24
          tflite::micro::GetTensorShape(filter),
    b46c:	af54      	add	r7, sp, #336	; 0x150
    b46e:	4629      	mov	r1, r5
    b470:	4638      	mov	r0, r7
    b472:	f009 fa4e 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b476:	4628      	mov	r0, r5
    b478:	f008 fc6c 	bl	13d54 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    b47c:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(bias),
    b47e:	f50d 7ab4 	add.w	sl, sp, #360	; 0x168
    b482:	4631      	mov	r1, r6
    b484:	4650      	mov	r0, sl
    b486:	f009 fa44 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b48a:	4630      	mov	r0, r6
    b48c:	f008 fc95 	bl	13dba <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>
    b490:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    b492:	f50d 7bc0 	add.w	fp, sp, #384	; 0x180
    b496:	4621      	mov	r1, r4
    b498:	4658      	mov	r0, fp
    b49a:	f009 fa3a 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::ConvPerChannel(
    b49e:	4620      	mov	r0, r4
    b4a0:	f008 fc5e 	bl	13d60 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    b4a4:	9006      	str	r0, [sp, #24]
    b4a6:	f8cd b014 	str.w	fp, [sp, #20]
    b4aa:	9604      	str	r6, [sp, #16]
    b4ac:	f8cd a00c 	str.w	sl, [sp, #12]
    b4b0:	9502      	str	r5, [sp, #8]
    b4b2:	9701      	str	r7, [sp, #4]
    b4b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b4b6:	9300      	str	r3, [sp, #0]
    b4b8:	ab4e      	add	r3, sp, #312	; 0x138
    b4ba:	464a      	mov	r2, r9
    b4bc:	4641      	mov	r1, r8
    b4be:	a80a      	add	r0, sp, #40	; 0x28
    b4c0:	f7ff fb48 	bl	ab54 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>
    if (size_ > kMaxSmallSize) {
    b4c4:	9b60      	ldr	r3, [sp, #384]	; 0x180
    b4c6:	2b05      	cmp	r3, #5
    b4c8:	dd03      	ble.n	b4d2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x36e>
      delete[] dims_pointer_;
    b4ca:	9861      	ldr	r0, [sp, #388]	; 0x184
    b4cc:	b108      	cbz	r0, b4d2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x36e>
    b4ce:	f00a fde0 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b4d2:	9b5a      	ldr	r3, [sp, #360]	; 0x168
    b4d4:	2b05      	cmp	r3, #5
    b4d6:	dd03      	ble.n	b4e0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x37c>
      delete[] dims_pointer_;
    b4d8:	985b      	ldr	r0, [sp, #364]	; 0x16c
    b4da:	b108      	cbz	r0, b4e0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x37c>
    b4dc:	f00a fdd9 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b4e0:	9b54      	ldr	r3, [sp, #336]	; 0x150
    b4e2:	2b05      	cmp	r3, #5
    b4e4:	dd03      	ble.n	b4ee <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x38a>
      delete[] dims_pointer_;
    b4e6:	9855      	ldr	r0, [sp, #340]	; 0x154
    b4e8:	b108      	cbz	r0, b4ee <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x38a>
    b4ea:	f00a fdd2 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    b4ee:	9b4e      	ldr	r3, [sp, #312]	; 0x138
    b4f0:	2b05      	cmp	r3, #5
    b4f2:	dd03      	ble.n	b4fc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x398>
      delete[] dims_pointer_;
    b4f4:	984f      	ldr	r0, [sp, #316]	; 0x13c
    b4f6:	b108      	cbz	r0, b4fc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x398>
    b4f8:	f00a fdcb 	bl	16092 <_ZdaPv>
  return kTfLiteOk;
    b4fc:	2000      	movs	r0, #0
      break;
    b4fe:	e688      	b.n	b212 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>

0000b500 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>:
TfLiteStatus CalculateOpDataConv(TfLiteContext* context, TfLiteNode* node,
                                 const TfLiteConvParams& params, int width,
                                 int height, int filter_width,
                                 int filter_height, int out_width,
                                 int out_height, const TfLiteType data_type,
                                 OpDataConv* data) {
    b500:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    b504:	b08f      	sub	sp, #60	; 0x3c
    b506:	4604      	mov	r4, r0
    b508:	460d      	mov	r5, r1
    b50a:	4616      	mov	r6, r2
  bool has_bias = node->inputs->size == 3;
    b50c:	6809      	ldr	r1, [r1, #0]
    b50e:	6809      	ldr	r1, [r1, #0]
  // Check number of inputs/outputs
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
    b510:	2903      	cmp	r1, #3
    b512:	d00a      	beq.n	b52a <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x2a>
    b514:	2902      	cmp	r1, #2
    b516:	d008      	beq.n	b52a <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x2a>
    b518:	6945      	ldr	r5, [r0, #20]
    b51a:	4b77      	ldr	r3, [pc, #476]	; (b6f8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1f8>)
    b51c:	9300      	str	r3, [sp, #0]
    b51e:	2356      	movs	r3, #86	; 0x56
    b520:	4a76      	ldr	r2, [pc, #472]	; (b6fc <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b522:	4977      	ldr	r1, [pc, #476]	; (b700 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    b524:	47a8      	blx	r5
    b526:	2001      	movs	r0, #1
    b528:	e011      	b.n	b54e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE_EQ(context, node->outputs->size, 1);
    b52a:	686a      	ldr	r2, [r5, #4]
    b52c:	6812      	ldr	r2, [r2, #0]
    b52e:	2a01      	cmp	r2, #1
    b530:	d010      	beq.n	b554 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x54>
    b532:	6966      	ldr	r6, [r4, #20]
    b534:	2501      	movs	r5, #1
    b536:	9503      	str	r5, [sp, #12]
    b538:	9202      	str	r2, [sp, #8]
    b53a:	4b72      	ldr	r3, [pc, #456]	; (b704 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    b53c:	9301      	str	r3, [sp, #4]
    b53e:	4b72      	ldr	r3, [pc, #456]	; (b708 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    b540:	9300      	str	r3, [sp, #0]
    b542:	2357      	movs	r3, #87	; 0x57
    b544:	4a6d      	ldr	r2, [pc, #436]	; (b6fc <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b546:	4971      	ldr	r1, [pc, #452]	; (b70c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x20c>)
    b548:	4620      	mov	r0, r4
    b54a:	47b0      	blx	r6
    b54c:	4628      	mov	r0, r5
  data->input_zero_point = input->params.zero_point;
  data->filter_zero_point = filter->params.zero_point;
  data->output_zero_point = output->params.zero_point;

  return kTfLiteOk;
}
    b54e:	b00f      	add	sp, #60	; 0x3c
    b550:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  auto padding = params.padding;
    b554:	f896 e000 	ldrb.w	lr, [r6]
      params.stride_height, params.stride_width, params.dilation_height_factor,
    b558:	68b1      	ldr	r1, [r6, #8]
    b55a:	6872      	ldr	r2, [r6, #4]
    b55c:	f8d6 8014 	ldr.w	r8, [r6, #20]
}

// Matching GetWindowedOutputSize in TensorFlow.
inline int ComputeOutSize(TfLitePadding padding, int image_size,
                          int filter_size, int stride, int dilation_rate = 1) {
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
    b560:	9817      	ldr	r0, [sp, #92]	; 0x5c
    b562:	3801      	subs	r0, #1
    b564:	6937      	ldr	r7, [r6, #16]
    b566:	fb00 f007 	mul.w	r0, r0, r7
    b56a:	f100 0901 	add.w	r9, r0, #1

  // TODO(b/186448822): This uses 0 since the function has no other way to
  // report error case
  if (stride == 0) return 0;
    b56e:	b1b2      	cbz	r2, b59e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x9e>

  switch (padding) {
    b570:	f1be 0f01 	cmp.w	lr, #1
    b574:	d005      	beq.n	b582 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x82>
    b576:	f1be 0f02 	cmp.w	lr, #2
    b57a:	d009      	beq.n	b590 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x90>
    b57c:	f04f 0c00 	mov.w	ip, #0
    b580:	e00e      	b.n	b5a0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
    case kTfLitePaddingSame:
      return (image_size + stride - 1) / stride;
    b582:	eb02 0c03 	add.w	ip, r2, r3
    b586:	f10c 3cff 	add.w	ip, ip, #4294967295
    b58a:	fb9c fcf2 	sdiv	ip, ip, r2
    b58e:	e007      	b.n	b5a0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
    case kTfLitePaddingValid:
      return (image_size + stride - effective_filter_size) / stride;
    b590:	eb02 0c03 	add.w	ip, r2, r3
    b594:	ebac 0c09 	sub.w	ip, ip, r9
    b598:	fb9c fcf2 	sdiv	ip, ip, r2
    b59c:	e000      	b.n	b5a0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
  if (stride == 0) return 0;
    b59e:	4694      	mov	ip, r2
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
    b5a0:	9f18      	ldr	r7, [sp, #96]	; 0x60
    b5a2:	3f01      	subs	r7, #1
    b5a4:	fb07 f708 	mul.w	r7, r7, r8
    b5a8:	3701      	adds	r7, #1
  if (stride == 0) return 0;
    b5aa:	b1c1      	cbz	r1, b5de <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xde>
  switch (padding) {
    b5ac:	f1be 0f01 	cmp.w	lr, #1
    b5b0:	d005      	beq.n	b5be <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xbe>
    b5b2:	f1be 0f02 	cmp.w	lr, #2
    b5b6:	d00a      	beq.n	b5ce <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xce>
    b5b8:	f04f 0e00 	mov.w	lr, #0
    b5bc:	e010      	b.n	b5e0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
      return (image_size + stride - 1) / stride;
    b5be:	9816      	ldr	r0, [sp, #88]	; 0x58
    b5c0:	eb01 0e00 	add.w	lr, r1, r0
    b5c4:	f10e 3eff 	add.w	lr, lr, #4294967295
    b5c8:	fb9e fef1 	sdiv	lr, lr, r1
    b5cc:	e008      	b.n	b5e0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
      return (image_size + stride - effective_filter_size) / stride;
    b5ce:	9816      	ldr	r0, [sp, #88]	; 0x58
    b5d0:	eb01 0e00 	add.w	lr, r1, r0
    b5d4:	ebae 0e07 	sub.w	lr, lr, r7
    b5d8:	fb9e fef1 	sdiv	lr, lr, r1
    b5dc:	e000      	b.n	b5e0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
  if (stride == 0) return 0;
    b5de:	468e      	mov	lr, r1
      ((out_size - 1) * stride + effective_filter_size - in_size);
    b5e0:	f10e 3eff 	add.w	lr, lr, #4294967295
    b5e4:	fb0e 7101 	mla	r1, lr, r1, r7
  int total_padding =
    b5e8:	9f16      	ldr	r7, [sp, #88]	; 0x58
    b5ea:	1bc9      	subs	r1, r1, r7
  total_padding = total_padding > 0 ? total_padding : 0;
    b5ec:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  *offset = total_padding % 2;
    b5f0:	f001 0701 	and.w	r7, r1, #1
  return total_padding / 2;
    b5f4:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
    b5f8:	1049      	asrs	r1, r1, #1
  *out_height = ComputeOutSize(padding, in_height, filter_height, stride_height,
                               dilation_rate_height);

  TfLitePaddingValues padding_values;
  int offset = 0;
  padding_values.height =
    b5fa:	910b      	str	r1, [sp, #44]	; 0x2c
      ComputePaddingWithOffset(stride_height, dilation_rate_height, in_height,
                               filter_height, *out_height, &offset);
  padding_values.height_offset = offset;
    b5fc:	970d      	str	r7, [sp, #52]	; 0x34
      ((out_size - 1) * stride + effective_filter_size - in_size);
    b5fe:	f10c 3cff 	add.w	ip, ip, #4294967295
    b602:	fb0c 9202 	mla	r2, ip, r2, r9
  int total_padding =
    b606:	1ad2      	subs	r2, r2, r3
  total_padding = total_padding > 0 ? total_padding : 0;
    b608:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
  *offset = total_padding % 2;
    b60c:	f002 0301 	and.w	r3, r2, #1
  return total_padding / 2;
    b610:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
    b614:	1052      	asrs	r2, r2, #1
  padding_values.width =
    b616:	920a      	str	r2, [sp, #40]	; 0x28
      ComputePaddingWithOffset(stride_width, dilation_rate_width, in_width,
                               filter_width, *out_width, &offset);
  padding_values.width_offset = offset;
    b618:	930c      	str	r3, [sp, #48]	; 0x30
      padding, &out_height, &out_width);
    b61a:	ab0e      	add	r3, sp, #56	; 0x38
    b61c:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
    b620:	9f1c      	ldr	r7, [sp, #112]	; 0x70
    b622:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
  const TfLiteTensor* input = GetInput(context, node, kConvInputTensor);
    b626:	2200      	movs	r2, #0
    b628:	4629      	mov	r1, r5
    b62a:	4620      	mov	r0, r4
    b62c:	f008 fac9 	bl	13bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    b630:	4607      	mov	r7, r0
    b632:	b308      	cbz	r0, b678 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x178>
  const TfLiteTensor* filter = GetInput(context, node, kConvWeightsTensor);
    b634:	2201      	movs	r2, #1
    b636:	4629      	mov	r1, r5
    b638:	4620      	mov	r0, r4
    b63a:	f008 fac2 	bl	13bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    b63e:	4680      	mov	r8, r0
    b640:	b320      	cbz	r0, b68c <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x18c>
      GetOptionalInputTensor(context, node, kConvBiasTensor);
    b642:	2202      	movs	r2, #2
    b644:	4629      	mov	r1, r5
    b646:	4620      	mov	r0, r4
    b648:	f008 faf9 	bl	13c3e <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
    b64c:	4681      	mov	r9, r0
  TfLiteTensor* output = GetOutput(context, node, kConvOutputTensor);
    b64e:	2200      	movs	r2, #0
    b650:	4629      	mov	r1, r5
    b652:	4620      	mov	r0, r4
    b654:	f008 fad4 	bl	13c00 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    b658:	4605      	mov	r5, r0
    b65a:	b308      	cbz	r0, b6a0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1a0>
  if (data_type != kTfLiteFloat32) {
    b65c:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
    b660:	2b01      	cmp	r3, #1
    b662:	d127      	bne.n	b6b4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1b4>
  data->input_zero_point = input->params.zero_point;
    b664:	693b      	ldr	r3, [r7, #16]
    b666:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    b668:	6113      	str	r3, [r2, #16]
  data->filter_zero_point = filter->params.zero_point;
    b66a:	f8d8 3010 	ldr.w	r3, [r8, #16]
    b66e:	6153      	str	r3, [r2, #20]
  data->output_zero_point = output->params.zero_point;
    b670:	692b      	ldr	r3, [r5, #16]
    b672:	6193      	str	r3, [r2, #24]
  return kTfLiteOk;
    b674:	2000      	movs	r0, #0
    b676:	e76a      	b.n	b54e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, input != nullptr);
    b678:	6965      	ldr	r5, [r4, #20]
    b67a:	4b25      	ldr	r3, [pc, #148]	; (b710 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x210>)
    b67c:	9300      	str	r3, [sp, #0]
    b67e:	2361      	movs	r3, #97	; 0x61
    b680:	4a1e      	ldr	r2, [pc, #120]	; (b6fc <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b682:	491f      	ldr	r1, [pc, #124]	; (b700 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    b684:	4620      	mov	r0, r4
    b686:	47a8      	blx	r5
    b688:	2001      	movs	r0, #1
    b68a:	e760      	b.n	b54e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, filter != nullptr);
    b68c:	6965      	ldr	r5, [r4, #20]
    b68e:	4b21      	ldr	r3, [pc, #132]	; (b714 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x214>)
    b690:	9300      	str	r3, [sp, #0]
    b692:	2363      	movs	r3, #99	; 0x63
    b694:	4a19      	ldr	r2, [pc, #100]	; (b6fc <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b696:	491a      	ldr	r1, [pc, #104]	; (b700 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    b698:	4620      	mov	r0, r4
    b69a:	47a8      	blx	r5
    b69c:	2001      	movs	r0, #1
    b69e:	e756      	b.n	b54e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, output != nullptr);
    b6a0:	6965      	ldr	r5, [r4, #20]
    b6a2:	4b1d      	ldr	r3, [pc, #116]	; (b718 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x218>)
    b6a4:	9300      	str	r3, [sp, #0]
    b6a6:	2367      	movs	r3, #103	; 0x67
    b6a8:	4a14      	ldr	r2, [pc, #80]	; (b6fc <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1fc>)
    b6aa:	4915      	ldr	r1, [pc, #84]	; (b700 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    b6ac:	4620      	mov	r0, r4
    b6ae:	47a8      	blx	r5
    b6b0:	2001      	movs	r0, #1
    b6b2:	e74c      	b.n	b54e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
    int output_channels = filter->dims->data[kConvQuantizedDimension];
    b6b4:	f8d8 3008 	ldr.w	r3, [r8, #8]
    b6b8:	685b      	ldr	r3, [r3, #4]
    TF_LITE_ENSURE_STATUS(tflite::PopulateConvolutionQuantizationParams(
    b6ba:	360c      	adds	r6, #12
    b6bc:	9308      	str	r3, [sp, #32]
    b6be:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b6c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    b6c2:	9307      	str	r3, [sp, #28]
    b6c4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b6c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b6c8:	9306      	str	r3, [sp, #24]
    b6ca:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b6cc:	3330      	adds	r3, #48	; 0x30
    b6ce:	9305      	str	r3, [sp, #20]
    b6d0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b6d2:	332c      	adds	r3, #44	; 0x2c
    b6d4:	9304      	str	r3, [sp, #16]
    b6d6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b6d8:	3320      	adds	r3, #32
    b6da:	9303      	str	r3, [sp, #12]
    b6dc:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b6de:	331c      	adds	r3, #28
    b6e0:	9302      	str	r3, [sp, #8]
    b6e2:	9601      	str	r6, [sp, #4]
    b6e4:	9000      	str	r0, [sp, #0]
    b6e6:	464b      	mov	r3, r9
    b6e8:	4642      	mov	r2, r8
    b6ea:	4639      	mov	r1, r7
    b6ec:	4620      	mov	r0, r4
    b6ee:	f7fd ffff 	bl	96f0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i>
    b6f2:	2800      	cmp	r0, #0
    b6f4:	d0b6      	beq.n	b664 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x164>
    b6f6:	e72a      	b.n	b54e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
    b6f8:	000270c8 	.word	0x000270c8
    b6fc:	00027074 	.word	0x00027074
    b700:	000266ec 	.word	0x000266ec
    b704:	00027734 	.word	0x00027734
    b708:	000270ec 	.word	0x000270ec
    b70c:	000269ac 	.word	0x000269ac
    b710:	00027100 	.word	0x00027100
    b714:	00027114 	.word	0x00027114
    b718:	00027128 	.word	0x00027128

0000b71c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus ConvPrepare(TfLiteContext* context, TfLiteNode* node) {
    b71c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b720:	b08f      	sub	sp, #60	; 0x3c
  TFLITE_DCHECK(node->user_data != nullptr);
    b722:	690e      	ldr	r6, [r1, #16]
    b724:	2e00      	cmp	r6, #0
    b726:	d052      	beq.n	b7ce <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xb2>
    b728:	4604      	mov	r4, r0
    b72a:	460d      	mov	r5, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    b72c:	694f      	ldr	r7, [r1, #20]
    b72e:	2f00      	cmp	r7, #0
    b730:	d04f      	beq.n	b7d2 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xb6>

  OpDataConv* data = static_cast<OpDataConv*>(node->user_data);
  const auto& params =
      *(static_cast<const TfLiteConvParams*>(node->builtin_data));

  TfLiteTensor* output = GetOutput(context, node, kConvOutputTensor);
    b732:	2200      	movs	r2, #0
    b734:	f008 fa64 	bl	13c00 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    b738:	4680      	mov	r8, r0
    b73a:	2800      	cmp	r0, #0
    b73c:	d04b      	beq.n	b7d6 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xba>
  const TfLiteTensor* input = GetInput(context, node, kConvInputTensor);
    b73e:	2200      	movs	r2, #0
    b740:	4629      	mov	r1, r5
    b742:	4620      	mov	r0, r4
    b744:	f008 fa3d 	bl	13bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    b748:	4681      	mov	r9, r0
    b74a:	2800      	cmp	r0, #0
    b74c:	d051      	beq.n	b7f2 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xd6>
  const TfLiteTensor* filter = GetInput(context, node, kConvWeightsTensor);
    b74e:	2201      	movs	r2, #1
    b750:	4629      	mov	r1, r5
    b752:	4620      	mov	r0, r4
    b754:	f008 fa35 	bl	13bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    b758:	4682      	mov	sl, r0
    b75a:	2800      	cmp	r0, #0
    b75c:	d054      	beq.n	b808 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xec>

  const int input_width = input->dims->data[2];
    b75e:	f8d9 3008 	ldr.w	r3, [r9, #8]
    b762:	68da      	ldr	r2, [r3, #12]
    b764:	9209      	str	r2, [sp, #36]	; 0x24
  const int input_height = input->dims->data[1];
    b766:	689b      	ldr	r3, [r3, #8]
    b768:	930a      	str	r3, [sp, #40]	; 0x28
  const int filter_width = filter->dims->data[2];
    b76a:	6883      	ldr	r3, [r0, #8]
    b76c:	68da      	ldr	r2, [r3, #12]
    b76e:	920b      	str	r2, [sp, #44]	; 0x2c
  const int filter_height = filter->dims->data[1];
    b770:	689a      	ldr	r2, [r3, #8]
    b772:	920c      	str	r2, [sp, #48]	; 0x30
  const int output_width = output->dims->data[2];
    b774:	f8d8 2008 	ldr.w	r2, [r8, #8]
    b778:	68d1      	ldr	r1, [r2, #12]
    b77a:	910d      	str	r1, [sp, #52]	; 0x34
  const int output_height = output->dims->data[1];
    b77c:	f8d2 b008 	ldr.w	fp, [r2, #8]

  // Dynamically allocate per-channel quantization parameters.
  const int num_channels = filter->dims->data[kConvQuantizedDimension];
    b780:	685a      	ldr	r2, [r3, #4]
  data->per_channel_output_multiplier =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
    b782:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    b784:	ea4f 0882 	mov.w	r8, r2, lsl #2
    b788:	4641      	mov	r1, r8
    b78a:	4620      	mov	r0, r4
    b78c:	4798      	blx	r3
  data->per_channel_output_multiplier =
    b78e:	6270      	str	r0, [r6, #36]	; 0x24
          context, num_channels * sizeof(int32_t)));
  data->per_channel_output_shift =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
    b790:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    b792:	4641      	mov	r1, r8
    b794:	4620      	mov	r0, r4
    b796:	4798      	blx	r3
  data->per_channel_output_shift =
    b798:	62b0      	str	r0, [r6, #40]	; 0x28
          context, num_channels * sizeof(int32_t)));

  // All per-channel quantized tensors need valid zero point and scale arrays.
  if (input->type == kTfLiteInt8 || input->type == kTfLiteInt16) {
    b79a:	f899 3000 	ldrb.w	r3, [r9]
    b79e:	2b09      	cmp	r3, #9
    b7a0:	d03d      	beq.n	b81e <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x102>
    b7a2:	2b07      	cmp	r3, #7
    b7a4:	d03b      	beq.n	b81e <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x102>
                           filter->dims->data[kConvQuantizedDimension]);
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size,
                      affine_quantization->zero_point->size);
  }

  TF_LITE_ENSURE_STATUS(CalculateOpDataConv(
    b7a6:	9606      	str	r6, [sp, #24]
    b7a8:	9305      	str	r3, [sp, #20]
    b7aa:	f8cd b010 	str.w	fp, [sp, #16]
    b7ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    b7b0:	9303      	str	r3, [sp, #12]
    b7b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    b7b4:	9302      	str	r3, [sp, #8]
    b7b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b7b8:	9301      	str	r3, [sp, #4]
    b7ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b7bc:	9300      	str	r3, [sp, #0]
    b7be:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b7c0:	463a      	mov	r2, r7
    b7c2:	4629      	mov	r1, r5
    b7c4:	4620      	mov	r0, r4
    b7c6:	f7ff fe9b 	bl	b500 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>
    b7ca:	4680      	mov	r8, r0
    b7cc:	e00d      	b.n	b7ea <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
  TFLITE_DCHECK(node->user_data != nullptr);
    b7ce:	f00a fc75 	bl	160bc <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    b7d2:	f00a fc73 	bl	160bc <abort>
  TF_LITE_ENSURE(context, output != nullptr);
    b7d6:	6965      	ldr	r5, [r4, #20]
    b7d8:	4b32      	ldr	r3, [pc, #200]	; (b8a4 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x188>)
    b7da:	9300      	str	r3, [sp, #0]
    b7dc:	2386      	movs	r3, #134	; 0x86
    b7de:	4a32      	ldr	r2, [pc, #200]	; (b8a8 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b7e0:	4932      	ldr	r1, [pc, #200]	; (b8ac <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    b7e2:	4620      	mov	r0, r4
    b7e4:	47a8      	blx	r5
    b7e6:	f04f 0801 	mov.w	r8, #1
      context, node, params, input_width, input_height, filter_width,
      filter_height, output_width, output_height, input->type, data));

  return kTfLiteOk;
}
    b7ea:	4640      	mov	r0, r8
    b7ec:	b00f      	add	sp, #60	; 0x3c
    b7ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE(context, input != nullptr);
    b7f2:	6965      	ldr	r5, [r4, #20]
    b7f4:	4b2e      	ldr	r3, [pc, #184]	; (b8b0 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x194>)
    b7f6:	9300      	str	r3, [sp, #0]
    b7f8:	2388      	movs	r3, #136	; 0x88
    b7fa:	4a2b      	ldr	r2, [pc, #172]	; (b8a8 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b7fc:	492b      	ldr	r1, [pc, #172]	; (b8ac <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    b7fe:	4620      	mov	r0, r4
    b800:	47a8      	blx	r5
    b802:	f04f 0801 	mov.w	r8, #1
    b806:	e7f0      	b.n	b7ea <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
  TF_LITE_ENSURE(context, filter != nullptr);
    b808:	6965      	ldr	r5, [r4, #20]
    b80a:	4b2a      	ldr	r3, [pc, #168]	; (b8b4 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    b80c:	9300      	str	r3, [sp, #0]
    b80e:	238a      	movs	r3, #138	; 0x8a
    b810:	4a25      	ldr	r2, [pc, #148]	; (b8a8 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b812:	4926      	ldr	r1, [pc, #152]	; (b8ac <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    b814:	4620      	mov	r0, r4
    b816:	47a8      	blx	r5
    b818:	f04f 0801 	mov.w	r8, #1
    b81c:	e7e5      	b.n	b7ea <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
    TF_LITE_ENSURE_EQ(context, filter->quantization.type,
    b81e:	f89a 8030 	ldrb.w	r8, [sl, #48]	; 0x30
    b822:	f1b8 0f01 	cmp.w	r8, #1
    b826:	d00f      	beq.n	b848 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x12c>
    b828:	6966      	ldr	r6, [r4, #20]
    b82a:	2501      	movs	r5, #1
    b82c:	9503      	str	r5, [sp, #12]
    b82e:	f8cd 8008 	str.w	r8, [sp, #8]
    b832:	4b21      	ldr	r3, [pc, #132]	; (b8b8 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x19c>)
    b834:	9301      	str	r3, [sp, #4]
    b836:	4b21      	ldr	r3, [pc, #132]	; (b8bc <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a0>)
    b838:	9300      	str	r3, [sp, #0]
    b83a:	239e      	movs	r3, #158	; 0x9e
    b83c:	4a1a      	ldr	r2, [pc, #104]	; (b8a8 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b83e:	4920      	ldr	r1, [pc, #128]	; (b8c0 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a4>)
    b840:	4620      	mov	r0, r4
    b842:	47b0      	blx	r6
    b844:	46a8      	mov	r8, r5
    b846:	e7d0      	b.n	b7ea <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
    const auto* affine_quantization =
    b848:	f8da 2034 	ldr.w	r2, [sl, #52]	; 0x34
    TFLITE_DCHECK(affine_quantization != nullptr);
    b84c:	b1a2      	cbz	r2, b878 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x15c>
    TFLITE_DCHECK(affine_quantization->scale != nullptr);
    b84e:	6811      	ldr	r1, [r2, #0]
    b850:	b1a1      	cbz	r1, b87c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x160>
    TFLITE_DCHECK(affine_quantization->zero_point != nullptr);
    b852:	6850      	ldr	r0, [r2, #4]
    b854:	b1a0      	cbz	r0, b880 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x164>
    TF_LITE_ENSURE(context,
    b856:	680a      	ldr	r2, [r1, #0]
    b858:	2a01      	cmp	r2, #1
    b85a:	d013      	beq.n	b884 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x168>
    b85c:	f8da 1008 	ldr.w	r1, [sl, #8]
    b860:	6849      	ldr	r1, [r1, #4]
    b862:	428a      	cmp	r2, r1
    b864:	d00e      	beq.n	b884 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x168>
    b866:	6965      	ldr	r5, [r4, #20]
    b868:	4b16      	ldr	r3, [pc, #88]	; (b8c4 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a8>)
    b86a:	9300      	str	r3, [sp, #0]
    b86c:	23a7      	movs	r3, #167	; 0xa7
    b86e:	4a0e      	ldr	r2, [pc, #56]	; (b8a8 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b870:	490e      	ldr	r1, [pc, #56]	; (b8ac <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    b872:	4620      	mov	r0, r4
    b874:	47a8      	blx	r5
    b876:	e7b8      	b.n	b7ea <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
    TFLITE_DCHECK(affine_quantization != nullptr);
    b878:	f00a fc20 	bl	160bc <abort>
    TFLITE_DCHECK(affine_quantization->scale != nullptr);
    b87c:	f00a fc1e 	bl	160bc <abort>
    TFLITE_DCHECK(affine_quantization->zero_point != nullptr);
    b880:	f00a fc1c 	bl	160bc <abort>
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size,
    b884:	6801      	ldr	r1, [r0, #0]
    b886:	428a      	cmp	r2, r1
    b888:	d08d      	beq.n	b7a6 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x8a>
    b88a:	6965      	ldr	r5, [r4, #20]
    b88c:	9103      	str	r1, [sp, #12]
    b88e:	9202      	str	r2, [sp, #8]
    b890:	4b0d      	ldr	r3, [pc, #52]	; (b8c8 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1ac>)
    b892:	9301      	str	r3, [sp, #4]
    b894:	4b0d      	ldr	r3, [pc, #52]	; (b8cc <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1b0>)
    b896:	9300      	str	r3, [sp, #0]
    b898:	23ab      	movs	r3, #171	; 0xab
    b89a:	4a03      	ldr	r2, [pc, #12]	; (b8a8 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    b89c:	4908      	ldr	r1, [pc, #32]	; (b8c0 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a4>)
    b89e:	4620      	mov	r0, r4
    b8a0:	47a8      	blx	r5
    b8a2:	e7a2      	b.n	b7ea <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xce>
    b8a4:	00027128 	.word	0x00027128
    b8a8:	00027074 	.word	0x00027074
    b8ac:	000266ec 	.word	0x000266ec
    b8b0:	00027100 	.word	0x00027100
    b8b4:	00027114 	.word	0x00027114
    b8b8:	000269c8 	.word	0x000269c8
    b8bc:	00026a00 	.word	0x00026a00
    b8c0:	000269ac 	.word	0x000269ac
    b8c4:	0002713c 	.word	0x0002713c
    b8c8:	000271b8 	.word	0x000271b8
    b8cc:	00026ab4 	.word	0x00026ab4

0000b8d0 <_ZN6tflite26Register_DEPTHWISE_CONV_2DEv>:
  return kTfLiteOk;
}

}  // namespace

TfLiteRegistration Register_DEPTHWISE_CONV_2D() {
    b8d0:	b470      	push	{r4, r5, r6}
    b8d2:	4606      	mov	r6, r0
          /*prepare=*/DepthwiseConvPrepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    b8d4:	4604      	mov	r4, r0
    b8d6:	4d05      	ldr	r5, [pc, #20]	; (b8ec <_ZN6tflite26Register_DEPTHWISE_CONV_2DEv+0x1c>)
    b8d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    b8da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    b8dc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    b8e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    b8e4:	4630      	mov	r0, r6
    b8e6:	bc70      	pop	{r4, r5, r6}
    b8e8:	4770      	bx	lr
    b8ea:	bf00      	nop
    b8ec:	00017050 	.word	0x00017050

0000b8f0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>:
    const DepthwiseParams& params, const int32_t* output_multiplier,
    const int32_t* output_shift, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
    b8f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b8f4:	b0a5      	sub	sp, #148	; 0x94
    b8f6:	911a      	str	r1, [sp, #104]	; 0x68
    b8f8:	921b      	str	r2, [sp, #108]	; 0x6c
    b8fa:	461f      	mov	r7, r3
    b8fc:	f8dd 80bc 	ldr.w	r8, [sp, #188]	; 0xbc
    b900:	9b31      	ldr	r3, [sp, #196]	; 0xc4
    b902:	f8dd 90cc 	ldr.w	r9, [sp, #204]	; 0xcc
  // Get parameters.
  // TODO(b/141565753): Re-introduce ScopedProfilingLabel on Micro.
  const int stride_width = params.stride_width;
    b906:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
    b90a:	920f      	str	r2, [sp, #60]	; 0x3c
  const int stride_height = params.stride_height;
    b90c:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    b910:	9210      	str	r2, [sp, #64]	; 0x40
  const int dilation_width_factor = params.dilation_width_factor;
    b912:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
    b916:	9211      	str	r2, [sp, #68]	; 0x44
  const int dilation_height_factor = params.dilation_height_factor;
    b918:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
    b91c:	9212      	str	r2, [sp, #72]	; 0x48
  const int pad_width = params.padding_values.width;
    b91e:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
    b922:	9213      	str	r2, [sp, #76]	; 0x4c
  const int pad_height = params.padding_values.height;
    b924:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
    b928:	9214      	str	r2, [sp, #80]	; 0x50
  const int depth_multiplier = params.depth_multiplier;
    b92a:	f9b0 2012 	ldrsh.w	r2, [r0, #18]
    b92e:	9206      	str	r2, [sp, #24]
  const int32_t input_offset = params.input_offset;
    b930:	6942      	ldr	r2, [r0, #20]
    b932:	9215      	str	r2, [sp, #84]	; 0x54
  const int32_t output_offset = params.output_offset;
    b934:	69c2      	ldr	r2, [r0, #28]
    b936:	9216      	str	r2, [sp, #88]	; 0x58
  const int32_t output_activation_min = params.quantized_activation_min;
    b938:	6a81      	ldr	r1, [r0, #40]	; 0x28
    b93a:	911f      	str	r1, [sp, #124]	; 0x7c
  const int32_t output_activation_max = params.quantized_activation_max;
    b93c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    b93e:	921e      	str	r2, [sp, #120]	; 0x78
  inline int32_t DimensionsCount() const { return size_; }
    b940:	6838      	ldr	r0, [r7, #0]

  // Check dimensions of the tensors.
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    b942:	2804      	cmp	r0, #4
    b944:	f040 80b6 	bne.w	bab4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1c4>
    b948:	f8d8 0000 	ldr.w	r0, [r8]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    b94c:	2804      	cmp	r0, #4
    b94e:	f040 80b3 	bne.w	bab8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1c8>
    b952:	f8d9 0000 	ldr.w	r0, [r9]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    b956:	2804      	cmp	r0, #4
    b958:	f040 80b0 	bne.w	babc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1cc>

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    b95c:	4291      	cmp	r1, r2
    b95e:	f300 80af 	bgt.w	bac0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d0>
    TFLITE_DCHECK_LT(i, size_);
    b962:	683a      	ldr	r2, [r7, #0]
    b964:	2a00      	cmp	r2, #0
    b966:	f340 80ad 	ble.w	bac4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b96a:	2a05      	cmp	r2, #5
    b96c:	f340 80ac 	ble.w	bac8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d8>
    b970:	687a      	ldr	r2, [r7, #4]
    b972:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    b974:	f8d9 1000 	ldr.w	r1, [r9]
    b978:	2900      	cmp	r1, #0
    b97a:	f340 80a7 	ble.w	bacc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1dc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b97e:	2905      	cmp	r1, #5
    b980:	f340 80a6 	ble.w	bad0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1e0>
    b984:	f8d9 1004 	ldr.w	r1, [r9, #4]
    b988:	6809      	ldr	r1, [r1, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    b98a:	4291      	cmp	r1, r2
    b98c:	f040 80a3 	bne.w	bad6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1e6>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    b990:	9223      	str	r2, [sp, #140]	; 0x8c
    TFLITE_DCHECK_LT(i, size_);
    b992:	f8d9 1000 	ldr.w	r1, [r9]
    b996:	2900      	cmp	r1, #0
    b998:	f340 809f 	ble.w	bada <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ea>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b99c:	2905      	cmp	r1, #5
    b99e:	f340 809e 	ble.w	bade <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1ee>
    b9a2:	f8d9 1004 	ldr.w	r1, [r9, #4]
    b9a6:	6809      	ldr	r1, [r1, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    b9a8:	9122      	str	r1, [sp, #136]	; 0x88
      if (__b < __a)
    b9aa:	428a      	cmp	r2, r1
    b9ac:	f300 809a 	bgt.w	bae4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1f4>
      return __a;
    b9b0:	aa23      	add	r2, sp, #140	; 0x8c
    b9b2:	6812      	ldr	r2, [r2, #0]
    b9b4:	9217      	str	r2, [sp, #92]	; 0x5c
    TFLITE_DCHECK_LT(i, size_);
    b9b6:	f8d8 2000 	ldr.w	r2, [r8]
    b9ba:	2a03      	cmp	r2, #3
    b9bc:	f340 8094 	ble.w	bae8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1f8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b9c0:	2a05      	cmp	r2, #5
    b9c2:	f340 8093 	ble.w	baec <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1fc>
    b9c6:	f8d8 2004 	ldr.w	r2, [r8, #4]
    b9ca:	68d2      	ldr	r2, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
    b9cc:	f8d9 1000 	ldr.w	r1, [r9]
    b9d0:	2903      	cmp	r1, #3
    b9d2:	f340 808e 	ble.w	baf2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x202>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b9d6:	2905      	cmp	r1, #5
    b9d8:	f340 808d 	ble.w	baf6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x206>
    b9dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
    b9e0:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    b9e2:	4291      	cmp	r1, r2
    b9e4:	f040 808a 	bne.w	bafc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x20c>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    b9e8:	9221      	str	r2, [sp, #132]	; 0x84
    TFLITE_DCHECK_LT(i, size_);
    b9ea:	f8d9 1000 	ldr.w	r1, [r9]
    b9ee:	2903      	cmp	r1, #3
    b9f0:	f340 8086 	ble.w	bb00 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x210>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    b9f4:	2905      	cmp	r1, #5
    b9f6:	f340 8085 	ble.w	bb04 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x214>
    b9fa:	f8d9 1004 	ldr.w	r1, [r9, #4]
    b9fe:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    ba00:	9120      	str	r1, [sp, #128]	; 0x80
      if (__b < __a)
    ba02:	428a      	cmp	r2, r1
    ba04:	f300 8081 	bgt.w	bb0a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x21a>
      return __a;
    ba08:	aa21      	add	r2, sp, #132	; 0x84
    ba0a:	6811      	ldr	r1, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
    ba0c:	683a      	ldr	r2, [r7, #0]
    ba0e:	2a01      	cmp	r2, #1
    ba10:	dd7d      	ble.n	bb0e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x21e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ba12:	2a05      	cmp	r2, #5
    ba14:	dd7d      	ble.n	bb12 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x222>
    ba16:	687a      	ldr	r2, [r7, #4]
    ba18:	6852      	ldr	r2, [r2, #4]
    ba1a:	920c      	str	r2, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
    ba1c:	683a      	ldr	r2, [r7, #0]
    ba1e:	2a02      	cmp	r2, #2
    ba20:	dd7a      	ble.n	bb18 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x228>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ba22:	2a05      	cmp	r2, #5
    ba24:	dd7a      	ble.n	bb1c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x22c>
    ba26:	687a      	ldr	r2, [r7, #4]
    ba28:	6892      	ldr	r2, [r2, #8]
    ba2a:	920b      	str	r2, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
    ba2c:	683a      	ldr	r2, [r7, #0]
    ba2e:	2a03      	cmp	r2, #3
    ba30:	dd77      	ble.n	bb22 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x232>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ba32:	2a05      	cmp	r2, #5
    ba34:	dd77      	ble.n	bb26 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x236>
    ba36:	687a      	ldr	r2, [r7, #4]
    ba38:	68d2      	ldr	r2, [r2, #12]
    ba3a:	9205      	str	r2, [sp, #20]
    TFLITE_DCHECK_LT(i, size_);
    ba3c:	f8d8 2000 	ldr.w	r2, [r8]
    ba40:	2a01      	cmp	r2, #1
    ba42:	dd73      	ble.n	bb2c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x23c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ba44:	2a05      	cmp	r2, #5
    ba46:	dd73      	ble.n	bb30 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x240>
    ba48:	f8d8 2004 	ldr.w	r2, [r8, #4]
    ba4c:	6852      	ldr	r2, [r2, #4]
    ba4e:	920a      	str	r2, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
    ba50:	f8d8 2000 	ldr.w	r2, [r8]
    ba54:	2a02      	cmp	r2, #2
    ba56:	dd6f      	ble.n	bb38 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x248>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ba58:	2a05      	cmp	r2, #5
    ba5a:	dd6f      	ble.n	bb3c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x24c>
    ba5c:	f8d8 2004 	ldr.w	r2, [r8, #4]
    ba60:	6892      	ldr	r2, [r2, #8]
    ba62:	9209      	str	r2, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
    ba64:	f8d9 2000 	ldr.w	r2, [r9]
    ba68:	2a01      	cmp	r2, #1
    ba6a:	dd6b      	ble.n	bb44 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x254>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ba6c:	2a05      	cmp	r2, #5
    ba6e:	dd6b      	ble.n	bb48 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x258>
    ba70:	f8d9 2004 	ldr.w	r2, [r9, #4]
    ba74:	6852      	ldr	r2, [r2, #4]
    ba76:	9208      	str	r2, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
    ba78:	f8d9 2000 	ldr.w	r2, [r9]
    ba7c:	2a02      	cmp	r2, #2
    ba7e:	dd67      	ble.n	bb50 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x260>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ba80:	2a05      	cmp	r2, #5
    ba82:	dd67      	ble.n	bb54 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x264>
    ba84:	f8d9 2004 	ldr.w	r2, [r9, #4]
    ba88:	6892      	ldr	r2, [r2, #8]
    ba8a:	9207      	str	r2, [sp, #28]
  const int input_depth = input_shape.Dims(3);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
    ba8c:	9a05      	ldr	r2, [sp, #20]
    ba8e:	9806      	ldr	r0, [sp, #24]
    ba90:	fb02 f200 	mul.w	r2, r2, r0
    ba94:	428a      	cmp	r2, r1
    ba96:	d161      	bne.n	bb5c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x26c>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    ba98:	681c      	ldr	r4, [r3, #0]
    ba9a:	2c05      	cmp	r4, #5
    ba9c:	dd60      	ble.n	bb60 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x270>
    ba9e:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
    baa0:	2200      	movs	r2, #0
    int buffer_size = 1;
    baa2:	2501      	movs	r5, #1
    for (int i = 0; i < size_; i++) {
    baa4:	42a2      	cmp	r2, r4
    baa6:	da5d      	bge.n	bb64 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x274>
      buffer_size *= dims_data[i];
    baa8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    baac:	fb00 f505 	mul.w	r5, r0, r5
    for (int i = 0; i < size_; i++) {
    bab0:	3201      	adds	r2, #1
    bab2:	e7f7      	b.n	baa4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1b4>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
    bab4:	f00a fb02 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
    bab8:	f00a fb00 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
    babc:	f00a fafe 	bl	160bc <abort>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    bac0:	f00a fafc 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    bac4:	f00a fafa 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bac8:	687a      	ldr	r2, [r7, #4]
    baca:	e753      	b.n	b974 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x84>
    TFLITE_DCHECK_LT(i, size_);
    bacc:	f00a faf6 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bad0:	f8d9 1004 	ldr.w	r1, [r9, #4]
    bad4:	e759      	b.n	b98a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x9a>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    bad6:	f00a faf1 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    bada:	f00a faef 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bade:	f8d9 1004 	ldr.w	r1, [r9, #4]
    bae2:	e761      	b.n	b9a8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xb8>
	return __b;
    bae4:	aa22      	add	r2, sp, #136	; 0x88
    bae6:	e764      	b.n	b9b2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xc2>
    TFLITE_DCHECK_LT(i, size_);
    bae8:	f00a fae8 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    baec:	f8d8 2010 	ldr.w	r2, [r8, #16]
    baf0:	e76c      	b.n	b9cc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xdc>
    TFLITE_DCHECK_LT(i, size_);
    baf2:	f00a fae3 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    baf6:	f8d9 1010 	ldr.w	r1, [r9, #16]
    bafa:	e772      	b.n	b9e2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xf2>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    bafc:	f00a fade 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    bb00:	f00a fadc 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bb04:	f8d9 1010 	ldr.w	r1, [r9, #16]
    bb08:	e77a      	b.n	ba00 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x110>
    bb0a:	aa20      	add	r2, sp, #128	; 0x80
    bb0c:	e77d      	b.n	ba0a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x11a>
    TFLITE_DCHECK_LT(i, size_);
    bb0e:	f00a fad5 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bb12:	68ba      	ldr	r2, [r7, #8]
    bb14:	920c      	str	r2, [sp, #48]	; 0x30
    bb16:	e781      	b.n	ba1c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x12c>
    TFLITE_DCHECK_LT(i, size_);
    bb18:	f00a fad0 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bb1c:	68fa      	ldr	r2, [r7, #12]
    bb1e:	920b      	str	r2, [sp, #44]	; 0x2c
    bb20:	e784      	b.n	ba2c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x13c>
    TFLITE_DCHECK_LT(i, size_);
    bb22:	f00a facb 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bb26:	693a      	ldr	r2, [r7, #16]
    bb28:	9205      	str	r2, [sp, #20]
    bb2a:	e787      	b.n	ba3c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x14c>
    TFLITE_DCHECK_LT(i, size_);
    bb2c:	f00a fac6 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bb30:	f8d8 2008 	ldr.w	r2, [r8, #8]
    bb34:	920a      	str	r2, [sp, #40]	; 0x28
    bb36:	e78b      	b.n	ba50 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x160>
    TFLITE_DCHECK_LT(i, size_);
    bb38:	f00a fac0 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bb3c:	f8d8 200c 	ldr.w	r2, [r8, #12]
    bb40:	9209      	str	r2, [sp, #36]	; 0x24
    bb42:	e78f      	b.n	ba64 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x174>
    TFLITE_DCHECK_LT(i, size_);
    bb44:	f00a faba 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bb48:	f8d9 2008 	ldr.w	r2, [r9, #8]
    bb4c:	9208      	str	r2, [sp, #32]
    bb4e:	e793      	b.n	ba78 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x188>
    TFLITE_DCHECK_LT(i, size_);
    bb50:	f00a fab4 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    bb54:	f8d9 200c 	ldr.w	r2, [r9, #12]
    bb58:	9207      	str	r2, [sp, #28]
    bb5a:	e797      	b.n	ba8c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x19c>
  TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
    bb5c:	f00a faae 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    bb60:	3304      	adds	r3, #4
    bb62:	e79d      	b.n	baa0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1b0>
  TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    bb64:	428d      	cmp	r5, r1
    bb66:	d128      	bne.n	bbba <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ca>

  for (int batch = 0; batch < batches; ++batch) {
    bb68:	f04f 0a00 	mov.w	sl, #0
    bb6c:	46c3      	mov	fp, r8
    bb6e:	f8cd 90cc 	str.w	r9, [sp, #204]	; 0xcc
    bb72:	46d1      	mov	r9, sl
    bb74:	46ba      	mov	sl, r7
    bb76:	9f33      	ldr	r7, [sp, #204]	; 0xcc
    bb78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    bb7a:	4599      	cmp	r9, r3
    bb7c:	f280 81b4 	bge.w	bee8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5f8>
    for (int out_y = 0; out_y < output_height; ++out_y) {
    bb80:	2300      	movs	r3, #0
    bb82:	9301      	str	r3, [sp, #4]
    bb84:	f8cd 900c 	str.w	r9, [sp, #12]
    bb88:	46d0      	mov	r8, sl
    bb8a:	46d9      	mov	r9, fp
    bb8c:	46ba      	mov	sl, r7
    bb8e:	9b01      	ldr	r3, [sp, #4]
    bb90:	9a08      	ldr	r2, [sp, #32]
    bb92:	4293      	cmp	r3, r2
    bb94:	f280 81a0 	bge.w	bed8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5e8>
      for (int out_x = 0; out_x < output_width; ++out_x) {
    bb98:	2300      	movs	r3, #0
    bb9a:	9302      	str	r3, [sp, #8]
    bb9c:	464f      	mov	r7, r9
    bb9e:	46c1      	mov	r9, r8
    bba0:	46d0      	mov	r8, sl
    bba2:	9b02      	ldr	r3, [sp, #8]
    bba4:	9a07      	ldr	r2, [sp, #28]
    bba6:	4293      	cmp	r3, r2
    bba8:	f280 818f 	bge.w	beca <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5da>
        for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    bbac:	f04f 0b00 	mov.w	fp, #0
    bbb0:	46da      	mov	sl, fp
    bbb2:	46cb      	mov	fp, r9
    bbb4:	46c1      	mov	r9, r8
    bbb6:	46b8      	mov	r8, r7
    bbb8:	e17a      	b.n	beb0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5c0>
  TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
    bbba:	f00a fa7f 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    bbbe:	f00a fa7d 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    bbc2:	f00a fa7b 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    bbc6:	f00a fa79 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    bbca:	f00a fa77 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    bbce:	f00a fa75 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    bbd2:	f00a fa73 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    bbd6:	f00a fa71 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    bbda:	f00a fa6f 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    bbde:	f00a fa6d 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    bbe2:	f00a fa6b 	bl	160bc <abort>
            const int output_channel = m + in_channel * depth_multiplier;
            const int in_x_origin = (out_x * stride_width) - pad_width;
            const int in_y_origin = (out_y * stride_height) - pad_height;
            int32_t acc = 0;
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    bbe6:	3201      	adds	r2, #1
    bbe8:	9909      	ldr	r1, [sp, #36]	; 0x24
    bbea:	428a      	cmp	r2, r1
    bbec:	da5e      	bge.n	bcac <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3bc>
                const int in_x = in_x_origin + dilation_width_factor * filter_x;
    bbee:	9911      	ldr	r1, [sp, #68]	; 0x44
    bbf0:	980d      	ldr	r0, [sp, #52]	; 0x34
    bbf2:	fb01 0602 	mla	r6, r1, r2, r0
                const int in_y =
    bbf6:	9912      	ldr	r1, [sp, #72]	; 0x48
    bbf8:	fb01 4703 	mla	r7, r1, r3, r4
                    in_y_origin + dilation_height_factor * filter_y;
                // Zero padding by omitting the areas outside the image.
                const bool is_point_inside_image =
                    (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
    bbfc:	2e00      	cmp	r6, #0
    bbfe:	dbf2      	blt.n	bbe6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
    bc00:	990b      	ldr	r1, [sp, #44]	; 0x2c
    bc02:	428e      	cmp	r6, r1
    bc04:	daef      	bge.n	bbe6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
    bc06:	2f00      	cmp	r7, #0
    bc08:	dbed      	blt.n	bbe6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
    bc0a:	990c      	ldr	r1, [sp, #48]	; 0x30
    bc0c:	428f      	cmp	r7, r1
    bc0e:	daea      	bge.n	bbe6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
  inline int32_t DimensionsCount() const { return size_; }
    bc10:	f8db 0000 	ldr.w	r0, [fp]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    bc14:	2804      	cmp	r0, #4
    bc16:	d1d2      	bne.n	bbbe <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ce>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    bc18:	9903      	ldr	r1, [sp, #12]
    bc1a:	2900      	cmp	r1, #0
    bc1c:	dbd1      	blt.n	bbc2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d2>
    bc1e:	f8db 0004 	ldr.w	r0, [fp, #4]
    bc22:	4281      	cmp	r1, r0
    bc24:	dacd      	bge.n	bbc2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d2>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    bc26:	2f00      	cmp	r7, #0
    bc28:	dbcd      	blt.n	bbc6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d6>
    bc2a:	f8db e008 	ldr.w	lr, [fp, #8]
    bc2e:	4577      	cmp	r7, lr
    bc30:	dac9      	bge.n	bbc6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d6>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    bc32:	2e00      	cmp	r6, #0
    bc34:	dbc9      	blt.n	bbca <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2da>
    bc36:	f8db c00c 	ldr.w	ip, [fp, #12]
    bc3a:	4566      	cmp	r6, ip
    bc3c:	dac5      	bge.n	bbca <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2da>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    bc3e:	f1ba 0f00 	cmp.w	sl, #0
    bc42:	dbc4      	blt.n	bbce <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2de>
    bc44:	f8db 0010 	ldr.w	r0, [fp, #16]
    bc48:	4582      	cmp	sl, r0
    bc4a:	dac0      	bge.n	bbce <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2de>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    bc4c:	9903      	ldr	r1, [sp, #12]
    bc4e:	fb0e 7701 	mla	r7, lr, r1, r7
    bc52:	fb07 660c 	mla	r6, r7, ip, r6
    bc56:	fb06 a000 	mla	r0, r6, r0, sl
                    (in_y < input_height);
                if (is_point_inside_image) {
                  int32_t input_val = input_data[Offset(
                      input_shape, batch, in_y, in_x, in_channel)];
    bc5a:	992e      	ldr	r1, [sp, #184]	; 0xb8
    bc5c:	560e      	ldrsb	r6, [r1, r0]
  inline int32_t DimensionsCount() const { return size_; }
    bc5e:	f8d8 0000 	ldr.w	r0, [r8]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    bc62:	2804      	cmp	r0, #4
    bc64:	d1b5      	bne.n	bbd2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2e2>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    bc66:	f8d8 0004 	ldr.w	r0, [r8, #4]
    bc6a:	2800      	cmp	r0, #0
    bc6c:	ddb3      	ble.n	bbd6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2e6>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    bc6e:	2b00      	cmp	r3, #0
    bc70:	dbb3      	blt.n	bbda <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ea>
    bc72:	f8d8 0008 	ldr.w	r0, [r8, #8]
    bc76:	4283      	cmp	r3, r0
    bc78:	daaf      	bge.n	bbda <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ea>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    bc7a:	2a00      	cmp	r2, #0
    bc7c:	dbaf      	blt.n	bbde <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ee>
    bc7e:	f8d8 700c 	ldr.w	r7, [r8, #12]
    bc82:	42ba      	cmp	r2, r7
    bc84:	daab      	bge.n	bbde <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ee>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    bc86:	2d00      	cmp	r5, #0
    bc88:	dbab      	blt.n	bbe2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f2>
    bc8a:	f8d8 0010 	ldr.w	r0, [r8, #16]
    bc8e:	4285      	cmp	r5, r0
    bc90:	daa7      	bge.n	bbe2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f2>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    bc92:	fb07 2703 	mla	r7, r7, r3, r2
    bc96:	fb07 5000 	mla	r0, r7, r0, r5
                  int32_t filter_val = filter_data[Offset(
                      filter_shape, 0, filter_y, filter_x, output_channel)];
    bc9a:	9930      	ldr	r1, [sp, #192]	; 0xc0
    bc9c:	560f      	ldrsb	r7, [r1, r0]
                  // long as the filter size (filter_y * filter_x * in_channel)
                  // does not exceed 2^16, which is the case in all the models
                  // we have seen so far.
                  // TODO(b/174275578): Add a check to make sure the
                  // accumulator depth is smaller than 2^16.
                  acc += filter_val * (input_val + input_offset);
    bc9e:	9915      	ldr	r1, [sp, #84]	; 0x54
    bca0:	440e      	add	r6, r1
    bca2:	981d      	ldr	r0, [sp, #116]	; 0x74
    bca4:	fb07 0006 	mla	r0, r7, r6, r0
    bca8:	901d      	str	r0, [sp, #116]	; 0x74
    bcaa:	e79c      	b.n	bbe6 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f6>
    bcac:	990d      	ldr	r1, [sp, #52]	; 0x34
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    bcae:	3301      	adds	r3, #1
    bcb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    bcb2:	4293      	cmp	r3, r2
    bcb4:	da02      	bge.n	bcbc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3cc>
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
    bcb6:	2200      	movs	r2, #0
    bcb8:	910d      	str	r1, [sp, #52]	; 0x34
    bcba:	e795      	b.n	bbe8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2f8>
                }
              }
            }
            if (bias_data) {
    bcbc:	9b32      	ldr	r3, [sp, #200]	; 0xc8
    bcbe:	b123      	cbz	r3, bcca <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3da>
              acc += bias_data[output_channel];
    bcc0:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
    bcc4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    bcc6:	4413      	add	r3, r2
    bcc8:	931d      	str	r3, [sp, #116]	; 0x74
            }
            acc = MultiplyByQuantizedMultiplier(
    bcca:	9c1d      	ldr	r4, [sp, #116]	; 0x74
    bccc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    bcce:	f853 c025 	ldr.w	ip, [r3, r5, lsl #2]
    bcd2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    bcd4:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
  int left_shift = shift > 0 ? shift : 0;
    bcd8:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    bcdc:	2e00      	cmp	r6, #0
    bcde:	f340 80b3 	ble.w	be48 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x558>
    bce2:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    bce4:	409c      	lsls	r4, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    bce6:	45a4      	cmp	ip, r4
    bce8:	f000 80b0 	beq.w	be4c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x55c>
    bcec:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    bcee:	17e3      	asrs	r3, r4, #31
  std::int64_t b_64(b);
    bcf0:	4660      	mov	r0, ip
    bcf2:	17c1      	asrs	r1, r0, #31
  std::int64_t ab_64 = a_64 * b_64;
    bcf4:	fb04 f101 	mul.w	r1, r4, r1
    bcf8:	fb0c 1103 	mla	r1, ip, r3, r1
    bcfc:	fba4 230c 	umull	r2, r3, r4, ip
    bd00:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    bd02:	2a00      	cmp	r2, #0
    bd04:	f173 0100 	sbcs.w	r1, r3, #0
    bd08:	f2c0 80a7 	blt.w	be5a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x56a>
    bd0c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    bd10:	1852      	adds	r2, r2, r1
    bd12:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    bd16:	4611      	mov	r1, r2
    bd18:	461c      	mov	r4, r3
    bd1a:	2a00      	cmp	r2, #0
    bd1c:	f173 0000 	sbcs.w	r0, r3, #0
    bd20:	f2c0 809d 	blt.w	be5e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x56e>
    bd24:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    bd26:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    bd2a:	2f00      	cmp	r7, #0
    bd2c:	f040 809f 	bne.w	be6e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x57e>
  assert(exponent >= 0);
    bd30:	2e00      	cmp	r6, #0
    bd32:	f2c0 809f 	blt.w	be74 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x584>
  assert(exponent <= 31);
    bd36:	2e1f      	cmp	r6, #31
    bd38:	f300 80a3 	bgt.w	be82 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x592>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    bd3c:	2701      	movs	r7, #1
    bd3e:	fa07 f006 	lsl.w	r0, r7, r6
    bd42:	3801      	subs	r0, #1
    bd44:	f008 f810 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    bd48:	900d      	str	r0, [sp, #52]	; 0x34
  const IntegerType zero = Dup<IntegerType>(0);
    bd4a:	2000      	movs	r0, #0
    bd4c:	f008 f80c 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    bd50:	9018      	str	r0, [sp, #96]	; 0x60
  const IntegerType one = Dup<IntegerType>(1);
    bd52:	4638      	mov	r0, r7
    bd54:	f008 f808 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    bd58:	900e      	str	r0, [sp, #56]	; 0x38
  const IntegerType remainder = BitAnd(x, mask);
    bd5a:	990d      	ldr	r1, [sp, #52]	; 0x34
    bd5c:	4620      	mov	r0, r4
    bd5e:	f008 f804 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    bd62:	9019      	str	r0, [sp, #100]	; 0x64
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    bd64:	4639      	mov	r1, r7
    bd66:	980d      	ldr	r0, [sp, #52]	; 0x34
    bd68:	f008 f801 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    bd6c:	4607      	mov	r7, r0
    bd6e:	9918      	ldr	r1, [sp, #96]	; 0x60
    bd70:	4620      	mov	r0, r4
    bd72:	f008 f808 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    bd76:	990e      	ldr	r1, [sp, #56]	; 0x38
    bd78:	f007 fff7 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    bd7c:	4601      	mov	r1, r0
    bd7e:	4638      	mov	r0, r7
    bd80:	f007 fff7 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    bd84:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    bd86:	4631      	mov	r1, r6
    bd88:	4620      	mov	r0, r4
    bd8a:	f007 fff0 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    bd8e:	4604      	mov	r4, r0
    bd90:	4639      	mov	r1, r7
    bd92:	9819      	ldr	r0, [sp, #100]	; 0x64
    bd94:	f007 ffff 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    bd98:	990e      	ldr	r1, [sp, #56]	; 0x38
    bd9a:	f007 ffe6 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    bd9e:	4601      	mov	r1, r0
    bda0:	4620      	mov	r0, r4
    bda2:	f007 ffe6 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
                acc, output_multiplier[output_channel],
                output_shift[output_channel]);
            acc += output_offset;
    bda6:	9b16      	ldr	r3, [sp, #88]	; 0x58
    bda8:	4418      	add	r0, r3
    bdaa:	901d      	str	r0, [sp, #116]	; 0x74
      if (__a < __b)
    bdac:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    bdae:	4290      	cmp	r0, r2
    bdb0:	db6e      	blt.n	be90 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5a0>
      return __a;
    bdb2:	ab1d      	add	r3, sp, #116	; 0x74
            acc = std::max(acc, output_activation_min);
    bdb4:	681b      	ldr	r3, [r3, #0]
    bdb6:	931d      	str	r3, [sp, #116]	; 0x74
      if (__b < __a)
    bdb8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    bdba:	4293      	cmp	r3, r2
    bdbc:	dc6a      	bgt.n	be94 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5a4>
      return __a;
    bdbe:	ab1d      	add	r3, sp, #116	; 0x74
            acc = std::min(acc, output_activation_max);
    bdc0:	6818      	ldr	r0, [r3, #0]
    bdc2:	901d      	str	r0, [sp, #116]	; 0x74
  inline int32_t DimensionsCount() const { return size_; }
    bdc4:	f8d9 3000 	ldr.w	r3, [r9]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    bdc8:	2b04      	cmp	r3, #4
    bdca:	d165      	bne.n	be98 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5a8>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    bdcc:	9a03      	ldr	r2, [sp, #12]
    bdce:	2a00      	cmp	r2, #0
    bdd0:	db64      	blt.n	be9c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5ac>
    bdd2:	f8d9 3004 	ldr.w	r3, [r9, #4]
    bdd6:	429a      	cmp	r2, r3
    bdd8:	da60      	bge.n	be9c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5ac>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    bdda:	9b01      	ldr	r3, [sp, #4]
    bddc:	2b00      	cmp	r3, #0
    bdde:	db5f      	blt.n	bea0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b0>
    bde0:	f8d9 1008 	ldr.w	r1, [r9, #8]
    bde4:	428b      	cmp	r3, r1
    bde6:	da5b      	bge.n	bea0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b0>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    bde8:	9b02      	ldr	r3, [sp, #8]
    bdea:	2b00      	cmp	r3, #0
    bdec:	db5a      	blt.n	bea4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b4>
    bdee:	f8d9 200c 	ldr.w	r2, [r9, #12]
    bdf2:	4293      	cmp	r3, r2
    bdf4:	da56      	bge.n	bea4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b4>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    bdf6:	2d00      	cmp	r5, #0
    bdf8:	db56      	blt.n	bea8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b8>
    bdfa:	f8d9 3010 	ldr.w	r3, [r9, #16]
    bdfe:	429d      	cmp	r5, r3
    be00:	da52      	bge.n	bea8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5b8>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
    be02:	9c03      	ldr	r4, [sp, #12]
    be04:	9e01      	ldr	r6, [sp, #4]
    be06:	fb01 6104 	mla	r1, r1, r4, r6
    be0a:	9c02      	ldr	r4, [sp, #8]
    be0c:	fb01 4202 	mla	r2, r1, r2, r4
    be10:	fb02 5303 	mla	r3, r2, r3, r5
            output_data[Offset(output_shape, batch, out_y, out_x,
                               output_channel)] = static_cast<int8_t>(acc);
    be14:	9a34      	ldr	r2, [sp, #208]	; 0xd0
    be16:	54d0      	strb	r0, [r2, r3]
          for (int m = 0; m < depth_multiplier; ++m) {
    be18:	9b04      	ldr	r3, [sp, #16]
    be1a:	3301      	adds	r3, #1
    be1c:	9304      	str	r3, [sp, #16]
    be1e:	9904      	ldr	r1, [sp, #16]
    be20:	9b06      	ldr	r3, [sp, #24]
    be22:	4299      	cmp	r1, r3
    be24:	da42      	bge.n	beac <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5bc>
            const int output_channel = m + in_channel * depth_multiplier;
    be26:	fb03 150a 	mla	r5, r3, sl, r1
            const int in_x_origin = (out_x * stride_width) - pad_width;
    be2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    be2c:	9a02      	ldr	r2, [sp, #8]
    be2e:	fb03 f102 	mul.w	r1, r3, r2
    be32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    be34:	1ac9      	subs	r1, r1, r3
            const int in_y_origin = (out_y * stride_height) - pad_height;
    be36:	9b10      	ldr	r3, [sp, #64]	; 0x40
    be38:	9a01      	ldr	r2, [sp, #4]
    be3a:	fb03 f402 	mul.w	r4, r3, r2
    be3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
    be40:	1ae4      	subs	r4, r4, r3
            int32_t acc = 0;
    be42:	2300      	movs	r3, #0
    be44:	931d      	str	r3, [sp, #116]	; 0x74
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
    be46:	e733      	b.n	bcb0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3c0>
  int right_shift = shift > 0 ? 0 : -shift;
    be48:	4276      	negs	r6, r6
    be4a:	e74b      	b.n	bce4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3f4>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    be4c:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    be50:	d001      	beq.n	be56 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x566>
    be52:	2700      	movs	r7, #0
    be54:	e74b      	b.n	bcee <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3fe>
    be56:	2701      	movs	r7, #1
    be58:	e749      	b.n	bcee <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3fe>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    be5a:	4925      	ldr	r1, [pc, #148]	; (bef0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x600>)
    be5c:	e758      	b.n	bd10 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x420>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    be5e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    be62:	1851      	adds	r1, r2, r1
    be64:	f04f 0400 	mov.w	r4, #0
    be68:	eb43 0404 	adc.w	r4, r3, r4
    be6c:	e75a      	b.n	bd24 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x434>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    be6e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    be72:	e75d      	b.n	bd30 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x440>
  assert(exponent >= 0);
    be74:	4b1f      	ldr	r3, [pc, #124]	; (bef4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x604>)
    be76:	4a20      	ldr	r2, [pc, #128]	; (bef8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x608>)
    be78:	f44f 71b3 	mov.w	r1, #358	; 0x166
    be7c:	481f      	ldr	r0, [pc, #124]	; (befc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x60c>)
    be7e:	f004 fd5b 	bl	10938 <__assert_func>
  assert(exponent <= 31);
    be82:	4b1f      	ldr	r3, [pc, #124]	; (bf00 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x610>)
    be84:	4a1c      	ldr	r2, [pc, #112]	; (bef8 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x608>)
    be86:	f240 1167 	movw	r1, #359	; 0x167
    be8a:	481c      	ldr	r0, [pc, #112]	; (befc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x60c>)
    be8c:	f004 fd54 	bl	10938 <__assert_func>
	return __b;
    be90:	ab1f      	add	r3, sp, #124	; 0x7c
    be92:	e78f      	b.n	bdb4 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x4c4>
	return __b;
    be94:	ab1e      	add	r3, sp, #120	; 0x78
    be96:	e793      	b.n	bdc0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x4d0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
    be98:	f00a f910 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
    be9c:	f00a f90e 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
    bea0:	f00a f90c 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
    bea4:	f00a f90a 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
    bea8:	f00a f908 	bl	160bc <abort>
        for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
    beac:	f10a 0a01 	add.w	sl, sl, #1
    beb0:	9b05      	ldr	r3, [sp, #20]
    beb2:	459a      	cmp	sl, r3
    beb4:	da02      	bge.n	bebc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x5cc>
          for (int m = 0; m < depth_multiplier; ++m) {
    beb6:	2300      	movs	r3, #0
    beb8:	9304      	str	r3, [sp, #16]
    beba:	e7b0      	b.n	be1e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x52e>
    bebc:	4647      	mov	r7, r8
    bebe:	46c8      	mov	r8, r9
    bec0:	46d9      	mov	r9, fp
      for (int out_x = 0; out_x < output_width; ++out_x) {
    bec2:	9b02      	ldr	r3, [sp, #8]
    bec4:	3301      	adds	r3, #1
    bec6:	9302      	str	r3, [sp, #8]
    bec8:	e66b      	b.n	bba2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2b2>
    beca:	46c2      	mov	sl, r8
    becc:	46c8      	mov	r8, r9
    bece:	46b9      	mov	r9, r7
    for (int out_y = 0; out_y < output_height; ++out_y) {
    bed0:	9b01      	ldr	r3, [sp, #4]
    bed2:	3301      	adds	r3, #1
    bed4:	9301      	str	r3, [sp, #4]
    bed6:	e65a      	b.n	bb8e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x29e>
    bed8:	46cb      	mov	fp, r9
    beda:	f8dd 900c 	ldr.w	r9, [sp, #12]
    bede:	4657      	mov	r7, sl
    bee0:	46c2      	mov	sl, r8
  for (int batch = 0; batch < batches; ++batch) {
    bee2:	f109 0901 	add.w	r9, r9, #1
    bee6:	e647      	b.n	bb78 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x288>
          }
        }
      }
    }
  }
}
    bee8:	b025      	add	sp, #148	; 0x94
    beea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    beee:	bf00      	nop
    bef0:	c0000001 	.word	0xc0000001
    bef4:	00026ea0 	.word	0x00026ea0
    bef8:	00026eb0 	.word	0x00026eb0
    befc:	00026f08 	.word	0x00026f08
    bf00:	00026f64 	.word	0x00026f64

0000bf04 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    bf04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bf08:	b0cb      	sub	sp, #300	; 0x12c
  TFLITE_DCHECK(node->user_data != nullptr);
    bf0a:	f8d1 9010 	ldr.w	r9, [r1, #16]
    bf0e:	f1b9 0f00 	cmp.w	r9, #0
    bf12:	d041      	beq.n	bf98 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x94>
    bf14:	4605      	mov	r5, r0
    bf16:	460e      	mov	r6, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    bf18:	f8d1 a014 	ldr.w	sl, [r1, #20]
    bf1c:	f1ba 0f00 	cmp.w	sl, #0
    bf20:	d03c      	beq.n	bf9c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x98>
      tflite::micro::GetEvalOutput(context, node, kDepthwiseConvOutputTensor);
    bf22:	4b86      	ldr	r3, [pc, #536]	; (c13c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x238>)
    bf24:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    bf26:	2800      	cmp	r0, #0
    bf28:	d03a      	beq.n	bfa0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x9c>
  TFLITE_DCHECK(node != nullptr);
    bf2a:	2e00      	cmp	r6, #0
    bf2c:	d03a      	beq.n	bfa4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa0>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    bf2e:	6d42      	ldr	r2, [r0, #84]	; 0x54
    bf30:	6873      	ldr	r3, [r6, #4]
    bf32:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    bf36:	6859      	ldr	r1, [r3, #4]
    bf38:	4790      	blx	r2
    bf3a:	4604      	mov	r4, r0
      tflite::micro::GetEvalInput(context, node, kDepthwiseConvInputTensor);
    bf3c:	4b80      	ldr	r3, [pc, #512]	; (c140 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x23c>)
    bf3e:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    bf40:	2d00      	cmp	r5, #0
    bf42:	d031      	beq.n	bfa8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
  TFLITE_DCHECK(node != nullptr);
    bf44:	2e00      	cmp	r6, #0
    bf46:	d031      	beq.n	bfac <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa8>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    bf48:	6d6a      	ldr	r2, [r5, #84]	; 0x54
    bf4a:	6833      	ldr	r3, [r6, #0]
    bf4c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    bf50:	6859      	ldr	r1, [r3, #4]
    bf52:	4628      	mov	r0, r5
    bf54:	4790      	blx	r2
    bf56:	4607      	mov	r7, r0
      tflite::micro::GetEvalInput(context, node, kDepthwiseConvWeightsTensor);
    bf58:	4b7a      	ldr	r3, [pc, #488]	; (c144 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x240>)
    bf5a:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    bf5c:	b345      	cbz	r5, bfb0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xac>
  TFLITE_DCHECK(node != nullptr);
    bf5e:	b34e      	cbz	r6, bfb4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb0>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    bf60:	6d6a      	ldr	r2, [r5, #84]	; 0x54
    bf62:	6833      	ldr	r3, [r6, #0]
    bf64:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    bf68:	6859      	ldr	r1, [r3, #4]
    bf6a:	4628      	mov	r0, r5
    bf6c:	4790      	blx	r2
    bf6e:	4680      	mov	r8, r0
    bf70:	6833      	ldr	r3, [r6, #0]
    bf72:	681b      	ldr	r3, [r3, #0]
          ? tflite::micro::GetEvalInput(context, node, kDepthwiseConvBiasTensor)
    bf74:	2b03      	cmp	r3, #3
    bf76:	d01f      	beq.n	bfb8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb4>
    bf78:	2600      	movs	r6, #0
  switch (input->type) {  // Already know in/out types are same.
    bf7a:	7a38      	ldrb	r0, [r7, #8]
    bf7c:	2801      	cmp	r0, #1
    bf7e:	d02c      	beq.n	bfda <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd6>
    bf80:	2809      	cmp	r0, #9
    bf82:	d07f      	beq.n	c084 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x180>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    bf84:	696c      	ldr	r4, [r5, #20]
    bf86:	f7fd f965 	bl	9254 <TfLiteTypeGetName>
    bf8a:	4602      	mov	r2, r0
    bf8c:	7a3b      	ldrb	r3, [r7, #8]
    bf8e:	496e      	ldr	r1, [pc, #440]	; (c148 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x244>)
    bf90:	4628      	mov	r0, r5
    bf92:	47a0      	blx	r4
      return kTfLiteError;
    bf94:	2001      	movs	r0, #1
    bf96:	e072      	b.n	c07e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x17a>
  TFLITE_DCHECK(node->user_data != nullptr);
    bf98:	f00a f890 	bl	160bc <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    bf9c:	f00a f88e 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
    bfa0:	f00a f88c 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    bfa4:	f00a f88a 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
    bfa8:	f00a f888 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    bfac:	f00a f886 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
    bfb0:	f00a f884 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    bfb4:	f00a f882 	bl	160bc <abort>
          ? tflite::micro::GetEvalInput(context, node, kDepthwiseConvBiasTensor)
    bfb8:	4b64      	ldr	r3, [pc, #400]	; (c14c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x248>)
    bfba:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    bfbc:	b14d      	cbz	r5, bfd2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xce>
  TFLITE_DCHECK(node != nullptr);
    bfbe:	b156      	cbz	r6, bfd6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    bfc0:	6d6a      	ldr	r2, [r5, #84]	; 0x54
    bfc2:	6833      	ldr	r3, [r6, #0]
    bfc4:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    bfc8:	6859      	ldr	r1, [r3, #4]
    bfca:	4628      	mov	r0, r5
    bfcc:	4790      	blx	r2
    bfce:	4606      	mov	r6, r0
    bfd0:	e7d3      	b.n	bf7a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x76>
  TFLITE_DCHECK(context != nullptr);
    bfd2:	f00a f873 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    bfd6:	f00a f871 	bl	160bc <abort>
          DepthwiseConvParamsFloat(params, data),
    bfda:	464a      	mov	r2, r9
    bfdc:	4651      	mov	r1, sl
    bfde:	a80a      	add	r0, sp, #40	; 0x28
    bfe0:	f008 fc1d 	bl	1481e <_ZN6tflite24DepthwiseConvParamsFloatERK25TfLiteDepthwiseConvParamsRKNS_10OpDataConvE>
          tflite::micro::GetTensorShape(input),
    bfe4:	4639      	mov	r1, r7
    bfe6:	a81a      	add	r0, sp, #104	; 0x68
    bfe8:	f008 fc93 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::DepthwiseConv(
    bfec:	4638      	mov	r0, r7
    bfee:	f007 fea7 	bl	13d40 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    bff2:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(filter),
    bff4:	4641      	mov	r1, r8
    bff6:	a820      	add	r0, sp, #128	; 0x80
    bff8:	f008 fc8b 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::DepthwiseConv(
    bffc:	4640      	mov	r0, r8
    bffe:	f007 fe9f 	bl	13d40 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    c002:	4607      	mov	r7, r0
          tflite::micro::GetTensorShape(bias),
    c004:	f10d 0898 	add.w	r8, sp, #152	; 0x98
    c008:	4631      	mov	r1, r6
    c00a:	4640      	mov	r0, r8
    c00c:	f008 fc81 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::DepthwiseConv(
    c010:	4630      	mov	r0, r6
    c012:	f007 fe95 	bl	13d40 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    c016:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    c018:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
    c01c:	4621      	mov	r1, r4
    c01e:	4648      	mov	r0, r9
    c020:	f008 fc77 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::DepthwiseConv(
    c024:	4620      	mov	r0, r4
    c026:	f007 fe91 	bl	13d4c <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    c02a:	9004      	str	r0, [sp, #16]
    c02c:	f8cd 900c 	str.w	r9, [sp, #12]
    c030:	9602      	str	r6, [sp, #8]
    c032:	f8cd 8004 	str.w	r8, [sp, #4]
    c036:	9700      	str	r7, [sp, #0]
    c038:	ab20      	add	r3, sp, #128	; 0x80
    c03a:	462a      	mov	r2, r5
    c03c:	a91a      	add	r1, sp, #104	; 0x68
    c03e:	a80a      	add	r0, sp, #40	; 0x28
    c040:	f008 f96f 	bl	14322 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf>
    if (size_ > kMaxSmallSize) {
    c044:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
    c046:	2b05      	cmp	r3, #5
    c048:	dd03      	ble.n	c052 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x14e>
      delete[] dims_pointer_;
    c04a:	982d      	ldr	r0, [sp, #180]	; 0xb4
    c04c:	b108      	cbz	r0, c052 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x14e>
    c04e:	f00a f820 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c052:	9b26      	ldr	r3, [sp, #152]	; 0x98
    c054:	2b05      	cmp	r3, #5
    c056:	dd03      	ble.n	c060 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x15c>
      delete[] dims_pointer_;
    c058:	9827      	ldr	r0, [sp, #156]	; 0x9c
    c05a:	b108      	cbz	r0, c060 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x15c>
    c05c:	f00a f819 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c060:	9b20      	ldr	r3, [sp, #128]	; 0x80
    c062:	2b05      	cmp	r3, #5
    c064:	dd03      	ble.n	c06e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x16a>
      delete[] dims_pointer_;
    c066:	9821      	ldr	r0, [sp, #132]	; 0x84
    c068:	b108      	cbz	r0, c06e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x16a>
    c06a:	f00a f812 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c06e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    c070:	2b05      	cmp	r3, #5
    c072:	dd03      	ble.n	c07c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x178>
      delete[] dims_pointer_;
    c074:	981b      	ldr	r0, [sp, #108]	; 0x6c
    c076:	b108      	cbz	r0, c07c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x178>
    c078:	f00a f80b 	bl	16092 <_ZdaPv>
  return kTfLiteOk;
    c07c:	2000      	movs	r0, #0
}
    c07e:	b04b      	add	sp, #300	; 0x12c
    c080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          DepthwiseConvParamsQuantized(params, data),
    c084:	464a      	mov	r2, r9
    c086:	4651      	mov	r1, sl
    c088:	a80a      	add	r0, sp, #40	; 0x28
    c08a:	f008 fb9f 	bl	147cc <_ZN6tflite28DepthwiseConvParamsQuantizedERK25TfLiteDepthwiseConvParamsRKNS_10OpDataConvE>
          data.per_channel_output_multiplier, data.per_channel_output_shift,
    c08e:	f8d9 a024 	ldr.w	sl, [r9, #36]	; 0x24
    c092:	f8d9 b028 	ldr.w	fp, [r9, #40]	; 0x28
          tflite::micro::GetTensorShape(input),
    c096:	4639      	mov	r1, r7
    c098:	a832      	add	r0, sp, #200	; 0xc8
    c09a:	f008 fc3a 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::DepthwiseConvPerChannel(
    c09e:	4638      	mov	r0, r7
    c0a0:	f007 fe58 	bl	13d54 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    c0a4:	9009      	str	r0, [sp, #36]	; 0x24
          tflite::micro::GetTensorShape(filter),
    c0a6:	af38      	add	r7, sp, #224	; 0xe0
    c0a8:	4641      	mov	r1, r8
    c0aa:	4638      	mov	r0, r7
    c0ac:	f008 fc31 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::DepthwiseConvPerChannel(
    c0b0:	4640      	mov	r0, r8
    c0b2:	f007 fe4f 	bl	13d54 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    c0b6:	4605      	mov	r5, r0
          tflite::micro::GetTensorShape(bias),
    c0b8:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
    c0bc:	4631      	mov	r1, r6
    c0be:	4640      	mov	r0, r8
    c0c0:	f008 fc27 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::DepthwiseConvPerChannel(
    c0c4:	4630      	mov	r0, r6
    c0c6:	f007 fe78 	bl	13dba <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>
    c0ca:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    c0cc:	f50d 7988 	add.w	r9, sp, #272	; 0x110
    c0d0:	4621      	mov	r1, r4
    c0d2:	4648      	mov	r0, r9
    c0d4:	f008 fc1d 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_integer_ops::DepthwiseConvPerChannel(
    c0d8:	4620      	mov	r0, r4
    c0da:	f007 fe41 	bl	13d60 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    c0de:	9006      	str	r0, [sp, #24]
    c0e0:	f8cd 9014 	str.w	r9, [sp, #20]
    c0e4:	9604      	str	r6, [sp, #16]
    c0e6:	f8cd 800c 	str.w	r8, [sp, #12]
    c0ea:	9502      	str	r5, [sp, #8]
    c0ec:	9701      	str	r7, [sp, #4]
    c0ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c0f0:	9300      	str	r3, [sp, #0]
    c0f2:	ab32      	add	r3, sp, #200	; 0xc8
    c0f4:	465a      	mov	r2, fp
    c0f6:	4651      	mov	r1, sl
    c0f8:	a80a      	add	r0, sp, #40	; 0x28
    c0fa:	f7ff fbf9 	bl	b8f0 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKiS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>
    if (size_ > kMaxSmallSize) {
    c0fe:	9b44      	ldr	r3, [sp, #272]	; 0x110
    c100:	2b05      	cmp	r3, #5
    c102:	dd03      	ble.n	c10c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x208>
      delete[] dims_pointer_;
    c104:	9845      	ldr	r0, [sp, #276]	; 0x114
    c106:	b108      	cbz	r0, c10c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x208>
    c108:	f009 ffc3 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c10c:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
    c10e:	2b05      	cmp	r3, #5
    c110:	dd03      	ble.n	c11a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x216>
      delete[] dims_pointer_;
    c112:	983f      	ldr	r0, [sp, #252]	; 0xfc
    c114:	b108      	cbz	r0, c11a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x216>
    c116:	f009 ffbc 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c11a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    c11c:	2b05      	cmp	r3, #5
    c11e:	dd03      	ble.n	c128 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x224>
      delete[] dims_pointer_;
    c120:	9839      	ldr	r0, [sp, #228]	; 0xe4
    c122:	b108      	cbz	r0, c128 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x224>
    c124:	f009 ffb5 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c128:	9b32      	ldr	r3, [sp, #200]	; 0xc8
    c12a:	2b05      	cmp	r3, #5
    c12c:	dd03      	ble.n	c136 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x232>
      delete[] dims_pointer_;
    c12e:	9833      	ldr	r0, [sp, #204]	; 0xcc
    c130:	b108      	cbz	r0, c136 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x232>
    c132:	f009 ffae 	bl	16092 <_ZdaPv>
  return kTfLiteOk;
    c136:	2000      	movs	r0, #0
      break;
    c138:	e7a1      	b.n	c07e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x17a>
    c13a:	bf00      	nop
    c13c:	000272d8 	.word	0x000272d8
    c140:	000272d4 	.word	0x000272d4
    c144:	000272dc 	.word	0x000272dc
    c148:	00027058 	.word	0x00027058
    c14c:	000272d0 	.word	0x000272d0

0000c150 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>:

TfLiteStatus CalculateOpDataDepthwiseConv(
    TfLiteContext* context, TfLiteNode* node,
    const TfLiteDepthwiseConvParams& params, int width, int height,
    int filter_width, int filter_height, int out_width, int out_height,
    const TfLiteType data_type, OpDataConv* data) {
    c150:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    c154:	b08f      	sub	sp, #60	; 0x3c
    c156:	4604      	mov	r4, r0
    c158:	460d      	mov	r5, r1
    c15a:	4616      	mov	r6, r2
  bool has_bias = node->inputs->size == 3;
    c15c:	6809      	ldr	r1, [r1, #0]
    c15e:	6809      	ldr	r1, [r1, #0]
  // Check number of inputs/outputs
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
    c160:	2903      	cmp	r1, #3
    c162:	d00a      	beq.n	c17a <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x2a>
    c164:	2902      	cmp	r1, #2
    c166:	d008      	beq.n	c17a <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x2a>
    c168:	6945      	ldr	r5, [r0, #20]
    c16a:	4b79      	ldr	r3, [pc, #484]	; (c350 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x200>)
    c16c:	9300      	str	r3, [sp, #0]
    c16e:	2357      	movs	r3, #87	; 0x57
    c170:	4a78      	ldr	r2, [pc, #480]	; (c354 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    c172:	4979      	ldr	r1, [pc, #484]	; (c358 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    c174:	47a8      	blx	r5
    c176:	2001      	movs	r0, #1
    c178:	e011      	b.n	c19e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE_EQ(context, node->outputs->size, 1);
    c17a:	686a      	ldr	r2, [r5, #4]
    c17c:	6812      	ldr	r2, [r2, #0]
    c17e:	2a01      	cmp	r2, #1
    c180:	d010      	beq.n	c1a4 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x54>
    c182:	6966      	ldr	r6, [r4, #20]
    c184:	2501      	movs	r5, #1
    c186:	9503      	str	r5, [sp, #12]
    c188:	9202      	str	r2, [sp, #8]
    c18a:	4b74      	ldr	r3, [pc, #464]	; (c35c <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x20c>)
    c18c:	9301      	str	r3, [sp, #4]
    c18e:	4b74      	ldr	r3, [pc, #464]	; (c360 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x210>)
    c190:	9300      	str	r3, [sp, #0]
    c192:	2358      	movs	r3, #88	; 0x58
    c194:	4a6f      	ldr	r2, [pc, #444]	; (c354 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    c196:	4973      	ldr	r1, [pc, #460]	; (c364 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x214>)
    c198:	4620      	mov	r0, r4
    c19a:	47b0      	blx	r6
    c19c:	4628      	mov	r0, r5
  data->input_zero_point = input->params.zero_point;
  data->filter_zero_point = filter->params.zero_point;
  data->output_zero_point = output->params.zero_point;

  return kTfLiteOk;
}
    c19e:	b00f      	add	sp, #60	; 0x3c
    c1a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  auto padding = params.padding;
    c1a4:	f896 e000 	ldrb.w	lr, [r6]
      params.stride_height, params.stride_width, params.dilation_height_factor,
    c1a8:	68b1      	ldr	r1, [r6, #8]
    c1aa:	6872      	ldr	r2, [r6, #4]
    c1ac:	f8d6 8018 	ldr.w	r8, [r6, #24]
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
    c1b0:	9817      	ldr	r0, [sp, #92]	; 0x5c
    c1b2:	3801      	subs	r0, #1
    c1b4:	6977      	ldr	r7, [r6, #20]
    c1b6:	fb00 f007 	mul.w	r0, r0, r7
    c1ba:	f100 0901 	add.w	r9, r0, #1
  if (stride == 0) return 0;
    c1be:	b1b2      	cbz	r2, c1ee <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x9e>
  switch (padding) {
    c1c0:	f1be 0f01 	cmp.w	lr, #1
    c1c4:	d005      	beq.n	c1d2 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x82>
    c1c6:	f1be 0f02 	cmp.w	lr, #2
    c1ca:	d009      	beq.n	c1e0 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x90>
    c1cc:	f04f 0c00 	mov.w	ip, #0
    c1d0:	e00e      	b.n	c1f0 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
      return (image_size + stride - 1) / stride;
    c1d2:	eb02 0c03 	add.w	ip, r2, r3
    c1d6:	f10c 3cff 	add.w	ip, ip, #4294967295
    c1da:	fb9c fcf2 	sdiv	ip, ip, r2
    c1de:	e007      	b.n	c1f0 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
      return (image_size + stride - effective_filter_size) / stride;
    c1e0:	eb02 0c03 	add.w	ip, r2, r3
    c1e4:	ebac 0c09 	sub.w	ip, ip, r9
    c1e8:	fb9c fcf2 	sdiv	ip, ip, r2
    c1ec:	e000      	b.n	c1f0 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xa0>
  if (stride == 0) return 0;
    c1ee:	4694      	mov	ip, r2
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
    c1f0:	9f18      	ldr	r7, [sp, #96]	; 0x60
    c1f2:	3f01      	subs	r7, #1
    c1f4:	fb07 f708 	mul.w	r7, r7, r8
    c1f8:	3701      	adds	r7, #1
  if (stride == 0) return 0;
    c1fa:	b1c1      	cbz	r1, c22e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xde>
  switch (padding) {
    c1fc:	f1be 0f01 	cmp.w	lr, #1
    c200:	d005      	beq.n	c20e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xbe>
    c202:	f1be 0f02 	cmp.w	lr, #2
    c206:	d00a      	beq.n	c21e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xce>
    c208:	f04f 0e00 	mov.w	lr, #0
    c20c:	e010      	b.n	c230 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
      return (image_size + stride - 1) / stride;
    c20e:	9816      	ldr	r0, [sp, #88]	; 0x58
    c210:	eb01 0e00 	add.w	lr, r1, r0
    c214:	f10e 3eff 	add.w	lr, lr, #4294967295
    c218:	fb9e fef1 	sdiv	lr, lr, r1
    c21c:	e008      	b.n	c230 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
      return (image_size + stride - effective_filter_size) / stride;
    c21e:	9816      	ldr	r0, [sp, #88]	; 0x58
    c220:	eb01 0e00 	add.w	lr, r1, r0
    c224:	ebae 0e07 	sub.w	lr, lr, r7
    c228:	fb9e fef1 	sdiv	lr, lr, r1
    c22c:	e000      	b.n	c230 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0xe0>
  if (stride == 0) return 0;
    c22e:	468e      	mov	lr, r1
      ((out_size - 1) * stride + effective_filter_size - in_size);
    c230:	f10e 3eff 	add.w	lr, lr, #4294967295
    c234:	fb0e 7101 	mla	r1, lr, r1, r7
  int total_padding =
    c238:	9f16      	ldr	r7, [sp, #88]	; 0x58
    c23a:	1bc9      	subs	r1, r1, r7
  total_padding = total_padding > 0 ? total_padding : 0;
    c23c:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  *offset = total_padding % 2;
    c240:	f001 0701 	and.w	r7, r1, #1
  return total_padding / 2;
    c244:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
    c248:	1049      	asrs	r1, r1, #1
  padding_values.height =
    c24a:	910b      	str	r1, [sp, #44]	; 0x2c
  padding_values.height_offset = offset;
    c24c:	970d      	str	r7, [sp, #52]	; 0x34
      ((out_size - 1) * stride + effective_filter_size - in_size);
    c24e:	f10c 3cff 	add.w	ip, ip, #4294967295
    c252:	fb0c 9202 	mla	r2, ip, r2, r9
  int total_padding =
    c256:	1ad2      	subs	r2, r2, r3
  total_padding = total_padding > 0 ? total_padding : 0;
    c258:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
  *offset = total_padding % 2;
    c25c:	f002 0301 	and.w	r3, r2, #1
  return total_padding / 2;
    c260:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
    c264:	1052      	asrs	r2, r2, #1
  padding_values.width =
    c266:	920a      	str	r2, [sp, #40]	; 0x28
  padding_values.width_offset = offset;
    c268:	930c      	str	r3, [sp, #48]	; 0x30
      padding, &out_height, &out_width);
    c26a:	ab0e      	add	r3, sp, #56	; 0x38
    c26c:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
    c270:	9f1c      	ldr	r7, [sp, #112]	; 0x70
    c272:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
  const TfLiteTensor* input = GetInput(context, node, kConvInputTensor);
    c276:	4b3c      	ldr	r3, [pc, #240]	; (c368 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x218>)
    c278:	681a      	ldr	r2, [r3, #0]
    c27a:	4629      	mov	r1, r5
    c27c:	4620      	mov	r0, r4
    c27e:	f007 fca0 	bl	13bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    c282:	4607      	mov	r7, r0
    c284:	b320      	cbz	r0, c2d0 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x180>
  const TfLiteTensor* filter = GetInput(context, node, kConvWeightsTensor);
    c286:	4b39      	ldr	r3, [pc, #228]	; (c36c <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x21c>)
    c288:	681a      	ldr	r2, [r3, #0]
    c28a:	4629      	mov	r1, r5
    c28c:	4620      	mov	r0, r4
    c28e:	f007 fc98 	bl	13bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    c292:	4680      	mov	r8, r0
    c294:	b330      	cbz	r0, c2e4 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x194>
      GetOptionalInputTensor(context, node, kConvBiasTensor);
    c296:	4b36      	ldr	r3, [pc, #216]	; (c370 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x220>)
    c298:	681a      	ldr	r2, [r3, #0]
    c29a:	4629      	mov	r1, r5
    c29c:	4620      	mov	r0, r4
    c29e:	f007 fcce 	bl	13c3e <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
    c2a2:	4681      	mov	r9, r0
  TfLiteTensor* output = GetOutput(context, node, kConvOutputTensor);
    c2a4:	4b33      	ldr	r3, [pc, #204]	; (c374 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x224>)
    c2a6:	681a      	ldr	r2, [r3, #0]
    c2a8:	4629      	mov	r1, r5
    c2aa:	4620      	mov	r0, r4
    c2ac:	f007 fca8 	bl	13c00 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    c2b0:	4605      	mov	r5, r0
    c2b2:	b308      	cbz	r0, c2f8 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1a8>
  if (data_type != kTfLiteFloat32) {
    c2b4:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
    c2b8:	2b01      	cmp	r3, #1
    c2ba:	d127      	bne.n	c30c <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1bc>
  data->input_zero_point = input->params.zero_point;
    c2bc:	693b      	ldr	r3, [r7, #16]
    c2be:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    c2c0:	6113      	str	r3, [r2, #16]
  data->filter_zero_point = filter->params.zero_point;
    c2c2:	f8d8 3010 	ldr.w	r3, [r8, #16]
    c2c6:	6153      	str	r3, [r2, #20]
  data->output_zero_point = output->params.zero_point;
    c2c8:	692b      	ldr	r3, [r5, #16]
    c2ca:	6193      	str	r3, [r2, #24]
  return kTfLiteOk;
    c2cc:	2000      	movs	r0, #0
    c2ce:	e766      	b.n	c19e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, input != nullptr);
    c2d0:	6965      	ldr	r5, [r4, #20]
    c2d2:	4b29      	ldr	r3, [pc, #164]	; (c378 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x228>)
    c2d4:	9300      	str	r3, [sp, #0]
    c2d6:	2362      	movs	r3, #98	; 0x62
    c2d8:	4a1e      	ldr	r2, [pc, #120]	; (c354 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    c2da:	491f      	ldr	r1, [pc, #124]	; (c358 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    c2dc:	4620      	mov	r0, r4
    c2de:	47a8      	blx	r5
    c2e0:	2001      	movs	r0, #1
    c2e2:	e75c      	b.n	c19e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, filter != nullptr);
    c2e4:	6965      	ldr	r5, [r4, #20]
    c2e6:	4b25      	ldr	r3, [pc, #148]	; (c37c <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x22c>)
    c2e8:	9300      	str	r3, [sp, #0]
    c2ea:	2364      	movs	r3, #100	; 0x64
    c2ec:	4a19      	ldr	r2, [pc, #100]	; (c354 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    c2ee:	491a      	ldr	r1, [pc, #104]	; (c358 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    c2f0:	4620      	mov	r0, r4
    c2f2:	47a8      	blx	r5
    c2f4:	2001      	movs	r0, #1
    c2f6:	e752      	b.n	c19e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
  TF_LITE_ENSURE(context, output != nullptr);
    c2f8:	6965      	ldr	r5, [r4, #20]
    c2fa:	4b21      	ldr	r3, [pc, #132]	; (c380 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x230>)
    c2fc:	9300      	str	r3, [sp, #0]
    c2fe:	2368      	movs	r3, #104	; 0x68
    c300:	4a14      	ldr	r2, [pc, #80]	; (c354 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x204>)
    c302:	4915      	ldr	r1, [pc, #84]	; (c358 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x208>)
    c304:	4620      	mov	r0, r4
    c306:	47a8      	blx	r5
    c308:	2001      	movs	r0, #1
    c30a:	e748      	b.n	c19e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
    int output_channels = filter->dims->data[kDepthwiseConvQuantizedDimension];
    c30c:	f8d8 3008 	ldr.w	r3, [r8, #8]
    c310:	691b      	ldr	r3, [r3, #16]
    TF_LITE_ENSURE_STATUS(tflite::PopulateConvolutionQuantizationParams(
    c312:	3610      	adds	r6, #16
    c314:	9308      	str	r3, [sp, #32]
    c316:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    c31a:	9307      	str	r3, [sp, #28]
    c31c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c31e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c320:	9306      	str	r3, [sp, #24]
    c322:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c324:	3330      	adds	r3, #48	; 0x30
    c326:	9305      	str	r3, [sp, #20]
    c328:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c32a:	332c      	adds	r3, #44	; 0x2c
    c32c:	9304      	str	r3, [sp, #16]
    c32e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c330:	3320      	adds	r3, #32
    c332:	9303      	str	r3, [sp, #12]
    c334:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c336:	331c      	adds	r3, #28
    c338:	9302      	str	r3, [sp, #8]
    c33a:	9601      	str	r6, [sp, #4]
    c33c:	9000      	str	r0, [sp, #0]
    c33e:	464b      	mov	r3, r9
    c340:	4642      	mov	r2, r8
    c342:	4639      	mov	r1, r7
    c344:	4620      	mov	r0, r4
    c346:	f7fd f9d3 	bl	96f0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPiS9_S9_S9_S9_S9_i>
    c34a:	2800      	cmp	r0, #0
    c34c:	d0b6      	beq.n	c2bc <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x16c>
    c34e:	e726      	b.n	c19e <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
    c350:	000270c8 	.word	0x000270c8
    c354:	000271f0 	.word	0x000271f0
    c358:	000266ec 	.word	0x000266ec
    c35c:	00027734 	.word	0x00027734
    c360:	000270ec 	.word	0x000270ec
    c364:	000269ac 	.word	0x000269ac
    c368:	000271e4 	.word	0x000271e4
    c36c:	000271ec 	.word	0x000271ec
    c370:	000271e0 	.word	0x000271e0
    c374:	000271e8 	.word	0x000271e8
    c378:	00027100 	.word	0x00027100
    c37c:	00027114 	.word	0x00027114
    c380:	00027128 	.word	0x00027128

0000c384 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus DepthwiseConvPrepare(TfLiteContext* context, TfLiteNode* node) {
    c384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c388:	b08f      	sub	sp, #60	; 0x3c
  TFLITE_DCHECK(node->user_data != nullptr);
    c38a:	690e      	ldr	r6, [r1, #16]
    c38c:	2e00      	cmp	r6, #0
    c38e:	d051      	beq.n	c434 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xb0>
    c390:	4604      	mov	r4, r0
    c392:	460d      	mov	r5, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c394:	694f      	ldr	r7, [r1, #20]
    c396:	2f00      	cmp	r7, #0
    c398:	d04e      	beq.n	c438 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xb4>

  OpDataConv* data = static_cast<OpDataConv*>(node->user_data);
  const auto& params =
      *(static_cast<const TfLiteDepthwiseConvParams*>(node->builtin_data));

  TfLiteTensor* output = GetOutput(context, node, kDepthwiseConvOutputTensor);
    c39a:	2200      	movs	r2, #0
    c39c:	f007 fc30 	bl	13c00 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    c3a0:	4680      	mov	r8, r0
    c3a2:	2800      	cmp	r0, #0
    c3a4:	d04a      	beq.n	c43c <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xb8>
  const TfLiteTensor* input =
      GetInput(context, node, kDepthwiseConvInputTensor);
    c3a6:	2200      	movs	r2, #0
    c3a8:	4629      	mov	r1, r5
    c3aa:	4620      	mov	r0, r4
    c3ac:	f007 fc09 	bl	13bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    c3b0:	4681      	mov	r9, r0
    c3b2:	2800      	cmp	r0, #0
    c3b4:	d050      	beq.n	c458 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xd4>
  const TfLiteTensor* filter =
      GetInput(context, node, kDepthwiseConvWeightsTensor);
    c3b6:	2201      	movs	r2, #1
    c3b8:	4629      	mov	r1, r5
    c3ba:	4620      	mov	r0, r4
    c3bc:	f007 fc01 	bl	13bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    c3c0:	4682      	mov	sl, r0
    c3c2:	2800      	cmp	r0, #0
    c3c4:	d053      	beq.n	c46e <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xea>

  const int input_width = input->dims->data[2];
    c3c6:	f8d9 3008 	ldr.w	r3, [r9, #8]
    c3ca:	68da      	ldr	r2, [r3, #12]
    c3cc:	9209      	str	r2, [sp, #36]	; 0x24
  const int input_height = input->dims->data[1];
    c3ce:	689b      	ldr	r3, [r3, #8]
    c3d0:	930a      	str	r3, [sp, #40]	; 0x28
  const int filter_width = filter->dims->data[2];
    c3d2:	6883      	ldr	r3, [r0, #8]
    c3d4:	68da      	ldr	r2, [r3, #12]
    c3d6:	920b      	str	r2, [sp, #44]	; 0x2c
  const int filter_height = filter->dims->data[1];
    c3d8:	689a      	ldr	r2, [r3, #8]
    c3da:	920c      	str	r2, [sp, #48]	; 0x30
  const int output_width = output->dims->data[2];
    c3dc:	f8d8 2008 	ldr.w	r2, [r8, #8]
    c3e0:	68d1      	ldr	r1, [r2, #12]
    c3e2:	910d      	str	r1, [sp, #52]	; 0x34
  const int output_height = output->dims->data[1];
    c3e4:	f8d2 b008 	ldr.w	fp, [r2, #8]

  // Dynamically allocate per-channel quantization parameters.
  const int num_channels = filter->dims->data[kDepthwiseConvQuantizedDimension];
    c3e8:	691a      	ldr	r2, [r3, #16]
  data->per_channel_output_multiplier =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
    c3ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    c3ec:	ea4f 0882 	mov.w	r8, r2, lsl #2
    c3f0:	4641      	mov	r1, r8
    c3f2:	4620      	mov	r0, r4
    c3f4:	4798      	blx	r3
  data->per_channel_output_multiplier =
    c3f6:	6270      	str	r0, [r6, #36]	; 0x24
          context, num_channels * sizeof(int32_t)));
  data->per_channel_output_shift =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
    c3f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    c3fa:	4641      	mov	r1, r8
    c3fc:	4620      	mov	r0, r4
    c3fe:	4798      	blx	r3
  data->per_channel_output_shift =
    c400:	62b0      	str	r0, [r6, #40]	; 0x28
          context, num_channels * sizeof(int32_t)));

  // All per-channel quantized tensors need valid zero point and scale arrays.
  if (input->type == kTfLiteInt8) {
    c402:	f899 3000 	ldrb.w	r3, [r9]
    c406:	2b09      	cmp	r3, #9
    c408:	d16a      	bne.n	c4e0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x15c>
    TF_LITE_ENSURE_EQ(context, filter->quantization.type,
    c40a:	f89a 8030 	ldrb.w	r8, [sl, #48]	; 0x30
    c40e:	f1b8 0f01 	cmp.w	r8, #1
    c412:	d037      	beq.n	c484 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x100>
    c414:	6966      	ldr	r6, [r4, #20]
    c416:	2501      	movs	r5, #1
    c418:	9503      	str	r5, [sp, #12]
    c41a:	f8cd 8008 	str.w	r8, [sp, #8]
    c41e:	4b3a      	ldr	r3, [pc, #232]	; (c508 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x184>)
    c420:	9301      	str	r3, [sp, #4]
    c422:	4b3a      	ldr	r3, [pc, #232]	; (c50c <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x188>)
    c424:	9300      	str	r3, [sp, #0]
    c426:	23a1      	movs	r3, #161	; 0xa1
    c428:	4a39      	ldr	r2, [pc, #228]	; (c510 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c42a:	493a      	ldr	r1, [pc, #232]	; (c514 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    c42c:	4620      	mov	r0, r4
    c42e:	47b0      	blx	r6
    c430:	46a8      	mov	r8, r5
    c432:	e00d      	b.n	c450 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
  TFLITE_DCHECK(node->user_data != nullptr);
    c434:	f009 fe42 	bl	160bc <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c438:	f009 fe40 	bl	160bc <abort>
  TF_LITE_ENSURE(context, output != nullptr);
    c43c:	6965      	ldr	r5, [r4, #20]
    c43e:	4b36      	ldr	r3, [pc, #216]	; (c518 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x194>)
    c440:	9300      	str	r3, [sp, #0]
    c442:	2387      	movs	r3, #135	; 0x87
    c444:	4a32      	ldr	r2, [pc, #200]	; (c510 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c446:	4935      	ldr	r1, [pc, #212]	; (c51c <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    c448:	4620      	mov	r0, r4
    c44a:	47a8      	blx	r5
    c44c:	f04f 0801 	mov.w	r8, #1
  TF_LITE_ENSURE_STATUS(CalculateOpDataDepthwiseConv(
      context, node, params, input_width, input_height, filter_width,
      filter_height, output_width, output_height, input->type, data));

  return kTfLiteOk;
}
    c450:	4640      	mov	r0, r8
    c452:	b00f      	add	sp, #60	; 0x3c
    c454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE(context, input != nullptr);
    c458:	6965      	ldr	r5, [r4, #20]
    c45a:	4b31      	ldr	r3, [pc, #196]	; (c520 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x19c>)
    c45c:	9300      	str	r3, [sp, #0]
    c45e:	238a      	movs	r3, #138	; 0x8a
    c460:	4a2b      	ldr	r2, [pc, #172]	; (c510 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c462:	492e      	ldr	r1, [pc, #184]	; (c51c <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    c464:	4620      	mov	r0, r4
    c466:	47a8      	blx	r5
    c468:	f04f 0801 	mov.w	r8, #1
    c46c:	e7f0      	b.n	c450 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
  TF_LITE_ENSURE(context, filter != nullptr);
    c46e:	6965      	ldr	r5, [r4, #20]
    c470:	4b2c      	ldr	r3, [pc, #176]	; (c524 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a0>)
    c472:	9300      	str	r3, [sp, #0]
    c474:	238d      	movs	r3, #141	; 0x8d
    c476:	4a26      	ldr	r2, [pc, #152]	; (c510 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c478:	4928      	ldr	r1, [pc, #160]	; (c51c <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    c47a:	4620      	mov	r0, r4
    c47c:	47a8      	blx	r5
    c47e:	f04f 0801 	mov.w	r8, #1
    c482:	e7e5      	b.n	c450 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
    const auto* affine_quantization =
    c484:	f8da 2034 	ldr.w	r2, [sl, #52]	; 0x34
    TFLITE_DCHECK(affine_quantization != nullptr);
    c488:	b1a2      	cbz	r2, c4b4 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x130>
    TFLITE_DCHECK(affine_quantization->scale != nullptr);
    c48a:	6811      	ldr	r1, [r2, #0]
    c48c:	b1a1      	cbz	r1, c4b8 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x134>
    TFLITE_DCHECK(affine_quantization->zero_point != nullptr);
    c48e:	6850      	ldr	r0, [r2, #4]
    c490:	b1a0      	cbz	r0, c4bc <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x138>
    TF_LITE_ENSURE(
    c492:	680a      	ldr	r2, [r1, #0]
    c494:	2a01      	cmp	r2, #1
    c496:	d013      	beq.n	c4c0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x13c>
    c498:	f8da 1008 	ldr.w	r1, [sl, #8]
    c49c:	6909      	ldr	r1, [r1, #16]
    c49e:	428a      	cmp	r2, r1
    c4a0:	d00e      	beq.n	c4c0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x13c>
    c4a2:	6965      	ldr	r5, [r4, #20]
    c4a4:	4b20      	ldr	r3, [pc, #128]	; (c528 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a4>)
    c4a6:	9300      	str	r3, [sp, #0]
    c4a8:	23aa      	movs	r3, #170	; 0xaa
    c4aa:	4a19      	ldr	r2, [pc, #100]	; (c510 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c4ac:	491b      	ldr	r1, [pc, #108]	; (c51c <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>)
    c4ae:	4620      	mov	r0, r4
    c4b0:	47a8      	blx	r5
    c4b2:	e7cd      	b.n	c450 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
    TFLITE_DCHECK(affine_quantization != nullptr);
    c4b4:	f009 fe02 	bl	160bc <abort>
    TFLITE_DCHECK(affine_quantization->scale != nullptr);
    c4b8:	f009 fe00 	bl	160bc <abort>
    TFLITE_DCHECK(affine_quantization->zero_point != nullptr);
    c4bc:	f009 fdfe 	bl	160bc <abort>
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size,
    c4c0:	6801      	ldr	r1, [r0, #0]
    c4c2:	428a      	cmp	r2, r1
    c4c4:	d00c      	beq.n	c4e0 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x15c>
    c4c6:	6965      	ldr	r5, [r4, #20]
    c4c8:	9103      	str	r1, [sp, #12]
    c4ca:	9202      	str	r2, [sp, #8]
    c4cc:	4b17      	ldr	r3, [pc, #92]	; (c52c <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x1a8>)
    c4ce:	9301      	str	r3, [sp, #4]
    c4d0:	4b17      	ldr	r3, [pc, #92]	; (c530 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x1ac>)
    c4d2:	9300      	str	r3, [sp, #0]
    c4d4:	23af      	movs	r3, #175	; 0xaf
    c4d6:	4a0e      	ldr	r2, [pc, #56]	; (c510 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
    c4d8:	490e      	ldr	r1, [pc, #56]	; (c514 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0x190>)
    c4da:	4620      	mov	r0, r4
    c4dc:	47a8      	blx	r5
    c4de:	e7b7      	b.n	c450 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
  TF_LITE_ENSURE_STATUS(CalculateOpDataDepthwiseConv(
    c4e0:	9606      	str	r6, [sp, #24]
    c4e2:	9305      	str	r3, [sp, #20]
    c4e4:	f8cd b010 	str.w	fp, [sp, #16]
    c4e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    c4ea:	9303      	str	r3, [sp, #12]
    c4ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    c4ee:	9302      	str	r3, [sp, #8]
    c4f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    c4f2:	9301      	str	r3, [sp, #4]
    c4f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    c4f6:	9300      	str	r3, [sp, #0]
    c4f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c4fa:	463a      	mov	r2, r7
    c4fc:	4629      	mov	r1, r5
    c4fe:	4620      	mov	r0, r4
    c500:	f7ff fe26 	bl	c150 <_ZN6tflite28CalculateOpDataDepthwiseConvEP13TfLiteContextP10TfLiteNodeRK25TfLiteDepthwiseConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>
    c504:	4680      	mov	r8, r0
    c506:	e7a3      	b.n	c450 <_ZN6tflite20DepthwiseConvPrepareEP13TfLiteContextP10TfLiteNode+0xcc>
    c508:	000269c8 	.word	0x000269c8
    c50c:	00026a00 	.word	0x00026a00
    c510:	000271f0 	.word	0x000271f0
    c514:	000269ac 	.word	0x000269ac
    c518:	00027128 	.word	0x00027128
    c51c:	000266ec 	.word	0x000266ec
    c520:	00027100 	.word	0x00027100
    c524:	00027114 	.word	0x00027114
    c528:	0002724c 	.word	0x0002724c
    c52c:	000271b8 	.word	0x000271b8
    c530:	00026ab4 	.word	0x00026ab4

0000c534 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
  return context->AllocatePersistentBuffer(context,
                                           sizeof(OpDataFullyConnected));
}

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
    c534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c538:	b084      	sub	sp, #16
  TFLITE_DCHECK(node->user_data != nullptr);
    c53a:	690d      	ldr	r5, [r1, #16]
    c53c:	b37d      	cbz	r5, c59e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x6a>
    c53e:	4607      	mov	r7, r0
    c540:	460c      	mov	r4, r1
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c542:	694e      	ldr	r6, [r1, #20]
    c544:	b36e      	cbz	r6, c5a2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x6e>
  auto* data = static_cast<OpDataFullyConnected*>(node->user_data);
  const auto params =
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  const TfLiteTensor* input =
      GetInput(context, node, kFullyConnectedInputTensor);
    c546:	4b38      	ldr	r3, [pc, #224]	; (c628 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xf4>)
    c548:	681a      	ldr	r2, [r3, #0]
    c54a:	f007 fb3a 	bl	13bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    c54e:	4681      	mov	r9, r0
    c550:	b348      	cbz	r0, c5a6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x72>
  const TfLiteTensor* filter =
      GetInput(context, node, kFullyConnectedWeightsTensor);
    c552:	4b36      	ldr	r3, [pc, #216]	; (c62c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xf8>)
    c554:	681a      	ldr	r2, [r3, #0]
    c556:	4621      	mov	r1, r4
    c558:	4638      	mov	r0, r7
    c55a:	f007 fb32 	bl	13bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, filter != nullptr);
    c55e:	4682      	mov	sl, r0
    c560:	b368      	cbz	r0, c5be <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8a>
  const TfLiteTensor* bias =
      GetOptionalInputTensor(context, node, kFullyConnectedBiasTensor);
    c562:	4b33      	ldr	r3, [pc, #204]	; (c630 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xfc>)
    c564:	681a      	ldr	r2, [r3, #0]
    c566:	4621      	mov	r1, r4
    c568:	4638      	mov	r0, r7
    c56a:	f007 fb68 	bl	13c3e <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
    c56e:	4680      	mov	r8, r0
  TfLiteTensor* output = GetOutput(context, node, kFullyConnectedOutputTensor);
    c570:	4b30      	ldr	r3, [pc, #192]	; (c634 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x100>)
    c572:	681a      	ldr	r2, [r3, #0]
    c574:	4621      	mov	r1, r4
    c576:	4638      	mov	r0, r7
    c578:	f007 fb42 	bl	13c00 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    c57c:	4604      	mov	r4, r0
    c57e:	b340      	cbz	r0, c5d2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x9e>

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    c580:	f899 0000 	ldrb.w	r0, [r9]
    c584:	7823      	ldrb	r3, [r4, #0]
    c586:	4298      	cmp	r0, r3
    c588:	d12d      	bne.n	c5e6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xb2>
  TF_LITE_ENSURE_MSG(context, input->type == filter->type,
    c58a:	f89a 3000 	ldrb.w	r3, [sl]
    c58e:	4298      	cmp	r0, r3
    c590:	d03d      	beq.n	c60e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xda>
    c592:	697b      	ldr	r3, [r7, #20]
    c594:	4928      	ldr	r1, [pc, #160]	; (c638 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x104>)
    c596:	4638      	mov	r0, r7
    c598:	4798      	blx	r3
    c59a:	2001      	movs	r0, #1
    c59c:	e00c      	b.n	c5b8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TFLITE_DCHECK(node->user_data != nullptr);
    c59e:	f009 fd8d 	bl	160bc <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c5a2:	f009 fd8b 	bl	160bc <abort>
  TF_LITE_ENSURE(context, input != nullptr);
    c5a6:	697c      	ldr	r4, [r7, #20]
    c5a8:	4b24      	ldr	r3, [pc, #144]	; (c63c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x108>)
    c5aa:	9300      	str	r3, [sp, #0]
    c5ac:	232f      	movs	r3, #47	; 0x2f
    c5ae:	4a24      	ldr	r2, [pc, #144]	; (c640 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    c5b0:	4924      	ldr	r1, [pc, #144]	; (c644 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    c5b2:	4638      	mov	r0, r7
    c5b4:	47a0      	blx	r4
    c5b6:	2001      	movs	r0, #1
                     "Hybrid models are not supported on TFLite Micro.");

  return CalculateOpDataFullyConnected(context, params->activation, input->type,
                                       input, filter, bias, output, data);
}
    c5b8:	b004      	add	sp, #16
    c5ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TF_LITE_ENSURE(context, filter != nullptr);
    c5be:	697c      	ldr	r4, [r7, #20]
    c5c0:	4b21      	ldr	r3, [pc, #132]	; (c648 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x114>)
    c5c2:	9300      	str	r3, [sp, #0]
    c5c4:	2332      	movs	r3, #50	; 0x32
    c5c6:	4a1e      	ldr	r2, [pc, #120]	; (c640 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    c5c8:	491e      	ldr	r1, [pc, #120]	; (c644 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    c5ca:	4638      	mov	r0, r7
    c5cc:	47a0      	blx	r4
    c5ce:	2001      	movs	r0, #1
    c5d0:	e7f2      	b.n	c5b8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TF_LITE_ENSURE(context, output != nullptr);
    c5d2:	697c      	ldr	r4, [r7, #20]
    c5d4:	4b1d      	ldr	r3, [pc, #116]	; (c64c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x118>)
    c5d6:	9300      	str	r3, [sp, #0]
    c5d8:	2336      	movs	r3, #54	; 0x36
    c5da:	4a19      	ldr	r2, [pc, #100]	; (c640 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    c5dc:	4919      	ldr	r1, [pc, #100]	; (c644 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
    c5de:	4638      	mov	r0, r7
    c5e0:	47a0      	blx	r4
    c5e2:	2001      	movs	r0, #1
    c5e4:	e7e8      	b.n	c5b8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    c5e6:	697e      	ldr	r6, [r7, #20]
    c5e8:	f7fc fe34 	bl	9254 <TfLiteTypeGetName>
    c5ec:	4605      	mov	r5, r0
    c5ee:	7820      	ldrb	r0, [r4, #0]
    c5f0:	f7fc fe30 	bl	9254 <TfLiteTypeGetName>
    c5f4:	9003      	str	r0, [sp, #12]
    c5f6:	9502      	str	r5, [sp, #8]
    c5f8:	4b15      	ldr	r3, [pc, #84]	; (c650 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x11c>)
    c5fa:	9301      	str	r3, [sp, #4]
    c5fc:	4b15      	ldr	r3, [pc, #84]	; (c654 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x120>)
    c5fe:	9300      	str	r3, [sp, #0]
    c600:	2338      	movs	r3, #56	; 0x38
    c602:	4a0f      	ldr	r2, [pc, #60]	; (c640 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
    c604:	4914      	ldr	r1, [pc, #80]	; (c658 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x124>)
    c606:	4638      	mov	r0, r7
    c608:	47b0      	blx	r6
    c60a:	2001      	movs	r0, #1
    c60c:	e7d4      	b.n	c5b8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  return CalculateOpDataFullyConnected(context, params->activation, input->type,
    c60e:	7831      	ldrb	r1, [r6, #0]
    c610:	9503      	str	r5, [sp, #12]
    c612:	9402      	str	r4, [sp, #8]
    c614:	f8cd 8004 	str.w	r8, [sp, #4]
    c618:	f8cd a000 	str.w	sl, [sp]
    c61c:	464b      	mov	r3, r9
    c61e:	4602      	mov	r2, r0
    c620:	4638      	mov	r0, r7
    c622:	f008 f934 	bl	1488e <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>
                                       input, filter, bias, output, data);
    c626:	e7c7      	b.n	c5b8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
    c628:	000273e0 	.word	0x000273e0
    c62c:	000273e8 	.word	0x000273e8
    c630:	000273dc 	.word	0x000273dc
    c634:	000273e4 	.word	0x000273e4
    c638:	00027354 	.word	0x00027354
    c63c:	00027100 	.word	0x00027100
    c640:	000272e0 	.word	0x000272e0
    c644:	000266ec 	.word	0x000266ec
    c648:	00027114 	.word	0x00027114
    c64c:	00027128 	.word	0x00027128
    c650:	00026fc0 	.word	0x00026fc0
    c654:	00026fd0 	.word	0x00026fd0
    c658:	00027338 	.word	0x00027338

0000c65c <_ZN6tflite24Register_FULLY_CONNECTEDEv>:
  return kTfLiteOk;
}

}  // namespace

TfLiteRegistration Register_FULLY_CONNECTED() {
    c65c:	b470      	push	{r4, r5, r6}
    c65e:	4606      	mov	r6, r0
          /*prepare=*/Prepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    c660:	4604      	mov	r4, r0
    c662:	4d05      	ldr	r5, [pc, #20]	; (c678 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x1c>)
    c664:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    c666:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    c668:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    c66c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    c670:	4630      	mov	r0, r6
    c672:	bc70      	pop	{r4, r5, r6}
    c674:	4770      	bx	lr
    c676:	bf00      	nop
    c678:	00017070 	.word	0x00017070

0000c67c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
    c67c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c680:	b0cf      	sub	sp, #316	; 0x13c
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c682:	f8d1 a014 	ldr.w	sl, [r1, #20]
    c686:	f1ba 0f00 	cmp.w	sl, #0
    c68a:	d04c      	beq.n	c726 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xaa>
    c68c:	4604      	mov	r4, r0
    c68e:	460e      	mov	r6, r1
      tflite::micro::GetEvalInput(context, node, kFullyConnectedInputTensor);
    c690:	4ba5      	ldr	r3, [pc, #660]	; (c928 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ac>)
    c692:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    c694:	2800      	cmp	r0, #0
    c696:	d048      	beq.n	c72a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xae>
  TFLITE_DCHECK(node != nullptr);
    c698:	2e00      	cmp	r6, #0
    c69a:	d048      	beq.n	c72e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    c69c:	6d42      	ldr	r2, [r0, #84]	; 0x54
    c69e:	6833      	ldr	r3, [r6, #0]
    c6a0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    c6a4:	6859      	ldr	r1, [r3, #4]
    c6a6:	4790      	blx	r2
    c6a8:	4680      	mov	r8, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
    c6aa:	4ba0      	ldr	r3, [pc, #640]	; (c92c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b0>)
    c6ac:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    c6ae:	2c00      	cmp	r4, #0
    c6b0:	d03f      	beq.n	c732 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb6>
  TFLITE_DCHECK(node != nullptr);
    c6b2:	2e00      	cmp	r6, #0
    c6b4:	d03f      	beq.n	c736 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xba>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    c6b6:	6d62      	ldr	r2, [r4, #84]	; 0x54
    c6b8:	6833      	ldr	r3, [r6, #0]
    c6ba:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    c6be:	6859      	ldr	r1, [r3, #4]
    c6c0:	4620      	mov	r0, r4
    c6c2:	4790      	blx	r2
    c6c4:	4681      	mov	r9, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
    c6c6:	4b9a      	ldr	r3, [pc, #616]	; (c930 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b4>)
    c6c8:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    c6ca:	2c00      	cmp	r4, #0
    c6cc:	d035      	beq.n	c73a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xbe>
  TFLITE_DCHECK(node != nullptr);
    c6ce:	2e00      	cmp	r6, #0
    c6d0:	d035      	beq.n	c73e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    c6d2:	6d62      	ldr	r2, [r4, #84]	; 0x54
    c6d4:	6833      	ldr	r3, [r6, #0]
    c6d6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    c6da:	6859      	ldr	r1, [r3, #4]
    c6dc:	4620      	mov	r0, r4
    c6de:	4790      	blx	r2
    c6e0:	4607      	mov	r7, r0
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
    c6e2:	4b94      	ldr	r3, [pc, #592]	; (c934 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b8>)
    c6e4:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    c6e6:	b364      	cbz	r4, c742 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc6>
  TFLITE_DCHECK(node != nullptr);
    c6e8:	b36e      	cbz	r6, c746 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xca>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    c6ea:	6d62      	ldr	r2, [r4, #84]	; 0x54
    c6ec:	6873      	ldr	r3, [r6, #4]
    c6ee:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    c6f2:	6859      	ldr	r1, [r3, #4]
    c6f4:	4620      	mov	r0, r4
    c6f6:	4790      	blx	r2
    c6f8:	4605      	mov	r5, r0
  TFLITE_DCHECK(node->user_data != nullptr);
    c6fa:	6931      	ldr	r1, [r6, #16]
    c6fc:	b329      	cbz	r1, c74a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xce>
  switch (input->type) {
    c6fe:	f898 0008 	ldrb.w	r0, [r8, #8]
    c702:	2801      	cmp	r0, #1
    c704:	d023      	beq.n	c74e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd2>
    c706:	2809      	cmp	r0, #9
    c708:	f000 8136 	beq.w	c978 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2fc>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    c70c:	6965      	ldr	r5, [r4, #20]
    c70e:	f7fc fda1 	bl	9254 <TfLiteTypeGetName>
    c712:	4602      	mov	r2, r0
    c714:	f898 3008 	ldrb.w	r3, [r8, #8]
    c718:	4987      	ldr	r1, [pc, #540]	; (c938 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2bc>)
    c71a:	4620      	mov	r0, r4
    c71c:	47a8      	blx	r5
      return kTfLiteError;
    c71e:	2001      	movs	r0, #1
}
    c720:	b04f      	add	sp, #316	; 0x13c
    c722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TFLITE_DCHECK(node->builtin_data != nullptr);
    c726:	f009 fcc9 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
    c72a:	f009 fcc7 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    c72e:	f009 fcc5 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
    c732:	f009 fcc3 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    c736:	f009 fcc1 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
    c73a:	f009 fcbf 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    c73e:	f009 fcbd 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
    c742:	f009 fcbb 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    c746:	f009 fcb9 	bl	160bc <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    c74a:	f009 fcb7 	bl	160bc <abort>
          FullyConnectedParamsFloat(params->activation),
    c74e:	f89a 1000 	ldrb.w	r1, [sl]
    c752:	a812      	add	r0, sp, #72	; 0x48
    c754:	f008 f8d2 	bl	148fc <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>
          tflite::micro::GetTensorShape(input),
    c758:	4641      	mov	r1, r8
    c75a:	a81c      	add	r0, sp, #112	; 0x70
    c75c:	f008 f8d9 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    c760:	4640      	mov	r0, r8
    c762:	f007 faed 	bl	13d40 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    c766:	9001      	str	r0, [sp, #4]
          tflite::micro::GetTensorShape(filter),
    c768:	4649      	mov	r1, r9
    c76a:	a822      	add	r0, sp, #136	; 0x88
    c76c:	f008 f8d1 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    c770:	4648      	mov	r0, r9
    c772:	f007 fae5 	bl	13d40 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    c776:	9002      	str	r0, [sp, #8]
          tflite::micro::GetTensorShape(bias),
    c778:	4639      	mov	r1, r7
    c77a:	a828      	add	r0, sp, #160	; 0xa0
    c77c:	f008 f8c9 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    c780:	4638      	mov	r0, r7
    c782:	f007 fadd 	bl	13d40 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    c786:	4606      	mov	r6, r0
          tflite::micro::GetTensorShape(output),
    c788:	4629      	mov	r1, r5
    c78a:	a82e      	add	r0, sp, #184	; 0xb8
    c78c:	f008 f8c1 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
    c790:	4628      	mov	r0, r5
    c792:	f007 fadb 	bl	13d4c <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    c796:	9003      	str	r0, [sp, #12]
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const float* input_data, const RuntimeShape& weights_shape,
    const float* weights_data, const RuntimeShape& bias_shape,
    const float* bias_data, const RuntimeShape& output_shape,
    float* output_data) {
  const float output_activation_min = params.float_activation_min;
    c798:	9b19      	ldr	r3, [sp, #100]	; 0x64
    c79a:	9304      	str	r3, [sp, #16]
  const float output_activation_max = params.float_activation_max;
    c79c:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
  inline int32_t DimensionsCount() const { return size_; }
    c7a0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
    c7a2:	9922      	ldr	r1, [sp, #136]	; 0x88
    c7a4:	461c      	mov	r4, r3
// Data is required to be contiguous, and so many operators can use either the
// full array flat size or the flat size with one dimension skipped (commonly
// the depth).
inline int FlatSizeSkipDim(const RuntimeShape& shape, int skip_dim) {
  const int dims_count = shape.DimensionsCount();
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    c7a6:	1e5a      	subs	r2, r3, #1
    c7a8:	d405      	bmi.n	c7b6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13a>
    c7aa:	429a      	cmp	r2, r3
    c7ac:	da03      	bge.n	c7b6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13a>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    c7ae:	2b05      	cmp	r3, #5
    c7b0:	dd03      	ble.n	c7ba <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13e>
    c7b2:	9d2f      	ldr	r5, [sp, #188]	; 0xbc
    c7b4:	e002      	b.n	c7bc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x140>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    c7b6:	f009 fc81 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    c7ba:	ad2f      	add	r5, sp, #188	; 0xbc
  const auto* dims_data = shape.DimsData();
  int flat_size = 1;
  for (int i = 0; i < dims_count; ++i) {
    c7bc:	2300      	movs	r3, #0
  int flat_size = 1;
    c7be:	f04f 0801 	mov.w	r8, #1
    c7c2:	e004      	b.n	c7ce <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x152>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    c7c4:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
    c7c8:	fb00 f808 	mul.w	r8, r0, r8
  for (int i = 0; i < dims_count; ++i) {
    c7cc:	3301      	adds	r3, #1
    c7ce:	429c      	cmp	r4, r3
    c7d0:	dd03      	ble.n	c7da <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x15e>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    c7d2:	429a      	cmp	r2, r3
    c7d4:	d1f6      	bne.n	c7c4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x148>
    c7d6:	2001      	movs	r0, #1
    c7d8:	e7f6      	b.n	c7c8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x14c>
    TFLITE_DCHECK_GE(i, 0);
    c7da:	1e8b      	subs	r3, r1, #2
    c7dc:	d433      	bmi.n	c846 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ca>
    TFLITE_DCHECK_LT(i, size_);
    c7de:	9822      	ldr	r0, [sp, #136]	; 0x88
    c7e0:	4283      	cmp	r3, r0
    c7e2:	da32      	bge.n	c84a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ce>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c7e4:	2805      	cmp	r0, #5
    c7e6:	dd32      	ble.n	c84e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1d2>
    c7e8:	9823      	ldr	r0, [sp, #140]	; 0x8c
    c7ea:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    c7ee:	2a00      	cmp	r2, #0
    c7f0:	db33      	blt.n	c85a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1de>
    TFLITE_DCHECK_LT(i, size_);
    c7f2:	982e      	ldr	r0, [sp, #184]	; 0xb8
    c7f4:	4282      	cmp	r2, r0
    c7f6:	da32      	bge.n	c85e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c7f8:	2805      	cmp	r0, #5
    c7fa:	dd32      	ble.n	c862 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e6>
    c7fc:	982f      	ldr	r0, [sp, #188]	; 0xbc
    c7fe:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    c802:	4298      	cmp	r0, r3
    c804:	d133      	bne.n	c86e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f2>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    c806:	934d      	str	r3, [sp, #308]	; 0x134
    TFLITE_DCHECK_GE(i, 0);
    c808:	2a00      	cmp	r2, #0
    c80a:	db32      	blt.n	c872 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f6>
    TFLITE_DCHECK_LT(i, size_);
    c80c:	982e      	ldr	r0, [sp, #184]	; 0xb8
    c80e:	4282      	cmp	r2, r0
    c810:	da31      	bge.n	c876 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fa>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c812:	2805      	cmp	r0, #5
    c814:	dd31      	ble.n	c87a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fe>
    c816:	982f      	ldr	r0, [sp, #188]	; 0xbc
    c818:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    c81c:	924c      	str	r2, [sp, #304]	; 0x130
      if (__b < __a)
    c81e:	4293      	cmp	r3, r2
    c820:	dc31      	bgt.n	c886 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20a>
      return __a;
    c822:	ab4d      	add	r3, sp, #308	; 0x134
    c824:	f8d3 b000 	ldr.w	fp, [r3]
    TFLITE_DCHECK_GE(i, 0);
    c828:	3901      	subs	r1, #1
    c82a:	d42e      	bmi.n	c88a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x20e>
    TFLITE_DCHECK_LT(i, size_);
    c82c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    c82e:	4299      	cmp	r1, r3
    c830:	da2d      	bge.n	c88e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x212>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c832:	2b05      	cmp	r3, #5
    c834:	dd2d      	ble.n	c892 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x216>
    c836:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    c838:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
  const int weights_dims_count = weights_shape.DimensionsCount();
  const int batches = FlatSizeSkipDim(output_shape, output_dims_count - 1);
  const int output_depth = MatchingDim(weights_shape, weights_dims_count - 2,
                                       output_shape, output_dims_count - 1);
  const int accum_depth = weights_shape.Dims(weights_dims_count - 1);
  for (int b = 0; b < batches; ++b) {
    c83c:	2700      	movs	r7, #0
    c83e:	f8cd 8014 	str.w	r8, [sp, #20]
    c842:	46b0      	mov	r8, r6
    c844:	e06a      	b.n	c91c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2a0>
    TFLITE_DCHECK_GE(i, 0);
    c846:	f009 fc39 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    c84a:	f009 fc37 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c84e:	a84e      	add	r0, sp, #312	; 0x138
    c850:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    c854:	f853 3cac 	ldr.w	r3, [r3, #-172]
    c858:	e7c9      	b.n	c7ee <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x172>
    TFLITE_DCHECK_GE(i, 0);
    c85a:	f009 fc2f 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    c85e:	f009 fc2d 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c862:	a84e      	add	r0, sp, #312	; 0x138
    c864:	eb00 0082 	add.w	r0, r0, r2, lsl #2
    c868:	f850 0c7c 	ldr.w	r0, [r0, #-124]
    c86c:	e7c9      	b.n	c802 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x186>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    c86e:	f009 fc25 	bl	160bc <abort>
    TFLITE_DCHECK_GE(i, 0);
    c872:	f009 fc23 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    c876:	f009 fc21 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c87a:	a84e      	add	r0, sp, #312	; 0x138
    c87c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    c880:	f852 2c7c 	ldr.w	r2, [r2, #-124]
    c884:	e7ca      	b.n	c81c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a0>
	return __b;
    c886:	ab4c      	add	r3, sp, #304	; 0x130
    c888:	e7cc      	b.n	c824 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a8>
    TFLITE_DCHECK_GE(i, 0);
    c88a:	f009 fc17 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    c88e:	f009 fc15 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c892:	ab4e      	add	r3, sp, #312	; 0x138
    c894:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    c898:	f851 9cac 	ldr.w	r9, [r1, #-172]
    c89c:	e7ce      	b.n	c83c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1c0>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
      float total = 0.f;
      for (int d = 0; d < accum_depth; ++d) {
        total += input_data[b * accum_depth + d] *
    c89e:	fb09 6307 	mla	r3, r9, r7, r6
                 weights_data[out_c * accum_depth + d];
    c8a2:	fb09 6204 	mla	r2, r9, r4, r6
        total += input_data[b * accum_depth + d] *
    c8a6:	9902      	ldr	r1, [sp, #8]
    c8a8:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
    c8ac:	9a01      	ldr	r2, [sp, #4]
    c8ae:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    c8b2:	f7f4 fa2d 	bl	d10 <__aeabi_fmul>
    c8b6:	4601      	mov	r1, r0
    c8b8:	4628      	mov	r0, r5
    c8ba:	f7f4 f921 	bl	b00 <__addsf3>
    c8be:	4605      	mov	r5, r0
      for (int d = 0; d < accum_depth; ++d) {
    c8c0:	3601      	adds	r6, #1
    c8c2:	454e      	cmp	r6, r9
    c8c4:	dbeb      	blt.n	c89e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x222>
      }
      float bias_value = 0.0f;
      if (bias_data) {
    c8c6:	f1b8 0f00 	cmp.w	r8, #0
    c8ca:	d020      	beq.n	c90e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x292>
        bias_value = bias_data[out_c];
    c8cc:	f858 1024 	ldr.w	r1, [r8, r4, lsl #2]
      }
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
    c8d0:	4628      	mov	r0, r5
    c8d2:	f7f4 f915 	bl	b00 <__addsf3>
    c8d6:	4601      	mov	r1, r0
    c8d8:	fb0b 4607 	mla	r6, fp, r7, r4
    c8dc:	9011      	str	r0, [sp, #68]	; 0x44
    c8de:	9b04      	ldr	r3, [sp, #16]
    c8e0:	9310      	str	r3, [sp, #64]	; 0x40
    c8e2:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
      if (__a < __b)
    c8e6:	4618      	mov	r0, r3
    c8e8:	f7f4 fbce 	bl	1088 <__aeabi_fcmpgt>
    c8ec:	b988      	cbnz	r0, c912 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x296>
      return __a;
    c8ee:	ad11      	add	r5, sp, #68	; 0x44
      if (__b < __a)
    c8f0:	6829      	ldr	r1, [r5, #0]
    c8f2:	4650      	mov	r0, sl
    c8f4:	f7f4 fbaa 	bl	104c <__aeabi_fcmplt>
    c8f8:	b968      	cbnz	r0, c916 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29a>
  return min(max(x, output_activation_min), output_activation_max);
    c8fa:	682b      	ldr	r3, [r5, #0]
    c8fc:	9a03      	ldr	r2, [sp, #12]
    c8fe:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    c902:	3401      	adds	r4, #1
    c904:	455c      	cmp	r4, fp
    c906:	da08      	bge.n	c91a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x29e>
      for (int d = 0; d < accum_depth; ++d) {
    c908:	2600      	movs	r6, #0
      float total = 0.f;
    c90a:	2500      	movs	r5, #0
    c90c:	e7d9      	b.n	c8c2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x246>
      float bias_value = 0.0f;
    c90e:	2100      	movs	r1, #0
    c910:	e7de      	b.n	c8d0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x254>
	return __b;
    c912:	ad10      	add	r5, sp, #64	; 0x40
    c914:	e7ec      	b.n	c8f0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x274>
	return __b;
    c916:	ad0f      	add	r5, sp, #60	; 0x3c
    c918:	e7ef      	b.n	c8fa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x27e>
  for (int b = 0; b < batches; ++b) {
    c91a:	3701      	adds	r7, #1
    c91c:	9b05      	ldr	r3, [sp, #20]
    c91e:	429f      	cmp	r7, r3
    c920:	da0c      	bge.n	c93c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c0>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    c922:	2400      	movs	r4, #0
    c924:	e7ee      	b.n	c904 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x288>
    c926:	bf00      	nop
    c928:	000273e0 	.word	0x000273e0
    c92c:	000273e8 	.word	0x000273e8
    c930:	000273dc 	.word	0x000273dc
    c934:	000273e4 	.word	0x000273e4
    c938:	00027058 	.word	0x00027058
    if (size_ > kMaxSmallSize) {
    c93c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
    c93e:	2b05      	cmp	r3, #5
    c940:	dd03      	ble.n	c94a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ce>
      delete[] dims_pointer_;
    c942:	982f      	ldr	r0, [sp, #188]	; 0xbc
    c944:	b108      	cbz	r0, c94a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ce>
    c946:	f009 fba4 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c94a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    c94c:	2b05      	cmp	r3, #5
    c94e:	dd03      	ble.n	c958 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>
      delete[] dims_pointer_;
    c950:	9829      	ldr	r0, [sp, #164]	; 0xa4
    c952:	b108      	cbz	r0, c958 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>
    c954:	f009 fb9d 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c958:	9b22      	ldr	r3, [sp, #136]	; 0x88
    c95a:	2b05      	cmp	r3, #5
    c95c:	dd03      	ble.n	c966 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ea>
      delete[] dims_pointer_;
    c95e:	9823      	ldr	r0, [sp, #140]	; 0x8c
    c960:	b108      	cbz	r0, c966 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ea>
    c962:	f009 fb96 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    c966:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    c968:	2b05      	cmp	r3, #5
    c96a:	dd03      	ble.n	c974 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
      delete[] dims_pointer_;
    c96c:	981d      	ldr	r0, [sp, #116]	; 0x74
    c96e:	b108      	cbz	r0, c974 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f8>
    c970:	f009 fb8f 	bl	16092 <_ZdaPv>
  return kTfLiteOk;
    c974:	2000      	movs	r0, #0
      break;
    c976:	e6d3      	b.n	c720 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
          FullyConnectedParamsQuantized(data),
    c978:	a812      	add	r0, sp, #72	; 0x48
    c97a:	f007 ff77 	bl	1486c <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>
          tflite::micro::GetTensorShape(input),
    c97e:	4641      	mov	r1, r8
    c980:	a834      	add	r0, sp, #208	; 0xd0
    c982:	f007 ffc6 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    c986:	4640      	mov	r0, r8
    c988:	f007 f9e4 	bl	13d54 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    c98c:	9005      	str	r0, [sp, #20]
          tflite::micro::GetTensorShape(filter),
    c98e:	4649      	mov	r1, r9
    c990:	a83a      	add	r0, sp, #232	; 0xe8
    c992:	f007 ffbe 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    c996:	4648      	mov	r0, r9
    c998:	f007 f9dc 	bl	13d54 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    c99c:	9006      	str	r0, [sp, #24]
          tflite::micro::GetTensorShape(bias),
    c99e:	4639      	mov	r1, r7
    c9a0:	a840      	add	r0, sp, #256	; 0x100
    c9a2:	f007 ffb6 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    c9a6:	4638      	mov	r0, r7
    c9a8:	f007 fa07 	bl	13dba <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>
    c9ac:	9007      	str	r0, [sp, #28]
          tflite::micro::GetTensorShape(output),
    c9ae:	4629      	mov	r1, r5
    c9b0:	a846      	add	r0, sp, #280	; 0x118
    c9b2:	f007 ffae 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
    c9b6:	4628      	mov	r0, r5
    c9b8:	f007 f9d2 	bl	13d60 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    c9bc:	9008      	str	r0, [sp, #32]
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
  const int32_t input_offset = params.input_offset;
    c9be:	9b12      	ldr	r3, [sp, #72]	; 0x48
    c9c0:	9309      	str	r3, [sp, #36]	; 0x24
  const int32_t filter_offset = params.weights_offset;
    c9c2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    c9c4:	930a      	str	r3, [sp, #40]	; 0x28
  const int32_t output_offset = params.output_offset;
    c9c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    c9c8:	930b      	str	r3, [sp, #44]	; 0x2c
  const int32_t output_multiplier = params.output_multiplier;
    c9ca:	f8dd 9054 	ldr.w	r9, [sp, #84]	; 0x54
  const int output_shift = params.output_shift;
    c9ce:	f8dd b058 	ldr.w	fp, [sp, #88]	; 0x58
  const int32_t output_activation_min = params.quantized_activation_min;
    c9d2:	9917      	ldr	r1, [sp, #92]	; 0x5c
    c9d4:	910f      	str	r1, [sp, #60]	; 0x3c
  const int32_t output_activation_max = params.quantized_activation_max;
    c9d6:	9a18      	ldr	r2, [sp, #96]	; 0x60
    c9d8:	9210      	str	r2, [sp, #64]	; 0x40
  inline int32_t DimensionsCount() const { return size_; }
    c9da:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
    c9dc:	2b01      	cmp	r3, #1
    c9de:	dd33      	ble.n	ca48 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3cc>
    c9e0:	9846      	ldr	r0, [sp, #280]	; 0x118
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
    c9e2:	2802      	cmp	r0, #2
    c9e4:	d132      	bne.n	ca4c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d0>

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    c9e6:	4291      	cmp	r1, r2
    c9e8:	dc32      	bgt.n	ca50 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d4>
    TFLITE_DCHECK_LT(i, size_);
    c9ea:	9a46      	ldr	r2, [sp, #280]	; 0x118
    c9ec:	2a00      	cmp	r2, #0
    c9ee:	dd31      	ble.n	ca54 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    c9f0:	2a05      	cmp	r2, #5
    c9f2:	dd31      	ble.n	ca58 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3dc>
    c9f4:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    c9f6:	6812      	ldr	r2, [r2, #0]
    c9f8:	920c      	str	r2, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
    c9fa:	9a46      	ldr	r2, [sp, #280]	; 0x118
    c9fc:	2a01      	cmp	r2, #1
    c9fe:	dd2e      	ble.n	ca5e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ca00:	2a05      	cmp	r2, #5
    ca02:	dd2e      	ble.n	ca62 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e6>
    ca04:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    ca06:	6852      	ldr	r2, [r2, #4]
    ca08:	9201      	str	r2, [sp, #4]
    TFLITE_DCHECK_GE(i, 0);
    ca0a:	1e9a      	subs	r2, r3, #2
    ca0c:	d42c      	bmi.n	ca68 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3ec>
    TFLITE_DCHECK_LT(i, size_);
    ca0e:	993a      	ldr	r1, [sp, #232]	; 0xe8
    ca10:	428a      	cmp	r2, r1
    ca12:	da2b      	bge.n	ca6c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3f0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ca14:	2905      	cmp	r1, #5
    ca16:	dd2b      	ble.n	ca70 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3f4>
    ca18:	993b      	ldr	r1, [sp, #236]	; 0xec
    ca1a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  const int filter_dim_count = filter_shape.DimensionsCount();
  const int batches = output_shape.Dims(0);
  const int output_depth = output_shape.Dims(1);
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
    ca1e:	9901      	ldr	r1, [sp, #4]
    ca20:	428a      	cmp	r2, r1
    ca22:	db2b      	blt.n	ca7c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x400>
    TFLITE_DCHECK_GE(i, 0);
    ca24:	3b01      	subs	r3, #1
    ca26:	d42b      	bmi.n	ca80 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x404>
    TFLITE_DCHECK_LT(i, size_);
    ca28:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
    ca2a:	4293      	cmp	r3, r2
    ca2c:	da2a      	bge.n	ca84 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x408>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ca2e:	2a05      	cmp	r2, #5
    ca30:	dd2a      	ble.n	ca88 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x40c>
    ca32:	9a3b      	ldr	r2, [sp, #236]	; 0xec
    ca34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ca38:	930d      	str	r3, [sp, #52]	; 0x34
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
  for (int b = 0; b < batches; ++b) {
    ca3a:	f04f 0a00 	mov.w	sl, #0
    ca3e:	4653      	mov	r3, sl
    ca40:	46ca      	mov	sl, r9
    ca42:	46d9      	mov	r9, fp
    ca44:	469b      	mov	fp, r3
    ca46:	e0ee      	b.n	cc26 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5aa>
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
    ca48:	f009 fb38 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
    ca4c:	f009 fb36 	bl	160bc <abort>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
    ca50:	f009 fb34 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    ca54:	f009 fb32 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ca58:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    ca5a:	920c      	str	r2, [sp, #48]	; 0x30
    ca5c:	e7cd      	b.n	c9fa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x37e>
    TFLITE_DCHECK_LT(i, size_);
    ca5e:	f009 fb2d 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ca62:	9a48      	ldr	r2, [sp, #288]	; 0x120
    ca64:	9201      	str	r2, [sp, #4]
    ca66:	e7d0      	b.n	ca0a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x38e>
    TFLITE_DCHECK_GE(i, 0);
    ca68:	f009 fb28 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    ca6c:	f009 fb26 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ca70:	a94e      	add	r1, sp, #312	; 0x138
    ca72:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    ca76:	f852 2c4c 	ldr.w	r2, [r2, #-76]
    ca7a:	e7d0      	b.n	ca1e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3a2>
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
    ca7c:	f009 fb1e 	bl	160bc <abort>
    TFLITE_DCHECK_GE(i, 0);
    ca80:	f009 fb1c 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    ca84:	f009 fb1a 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ca88:	aa4e      	add	r2, sp, #312	; 0x138
    ca8a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    ca8e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
    ca92:	930d      	str	r3, [sp, #52]	; 0x34
    ca94:	e7d1      	b.n	ca3a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3be>
      for (int d = 0; d < accum_depth; ++d) {
        int32_t input_val = input_data[b * accum_depth + d];
        int32_t filter_val = filter_data[out_c * accum_depth + d];
        acc += (filter_val + filter_offset) * (input_val + input_offset);
      }
      if (bias_data) {
    ca96:	9b07      	ldr	r3, [sp, #28]
    ca98:	b123      	cbz	r3, caa4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x428>
        acc += bias_data[out_c];
    ca9a:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
    ca9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    caa0:	4413      	add	r3, r2
    caa2:	9311      	str	r3, [sp, #68]	; 0x44
      }
      acc = MultiplyByQuantizedMultiplier(acc, output_multiplier, output_shift);
    caa4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  int left_shift = shift > 0 ? shift : 0;
    caa6:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    caaa:	f1b9 0f00 	cmp.w	r9, #0
    caae:	f340 808f 	ble.w	cbd0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x554>
    cab2:	2600      	movs	r6, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    cab4:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cab6:	4592      	cmp	sl, r2
    cab8:	f000 808d 	beq.w	cbd6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x55a>
    cabc:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    cabe:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    cac0:	4653      	mov	r3, sl
    cac2:	17dc      	asrs	r4, r3, #31
  std::int64_t ab_64 = a_64 * b_64;
    cac4:	fb02 f304 	mul.w	r3, r2, r4
    cac8:	fb0a 3101 	mla	r1, sl, r1, r3
    cacc:	fba2 230a 	umull	r2, r3, r2, sl
    cad0:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cad2:	2a00      	cmp	r2, #0
    cad4:	f173 0100 	sbcs.w	r1, r3, #0
    cad8:	f2c0 8084 	blt.w	cbe4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x568>
    cadc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cae0:	1852      	adds	r2, r2, r1
    cae2:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    cae6:	4611      	mov	r1, r2
    cae8:	461c      	mov	r4, r3
    caea:	2a00      	cmp	r2, #0
    caec:	f173 0000 	sbcs.w	r0, r3, #0
    caf0:	db7a      	blt.n	cbe8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x56c>
    caf2:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    caf4:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    caf8:	2f00      	cmp	r7, #0
    cafa:	d17d      	bne.n	cbf8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x57c>
  assert(exponent >= 0);
    cafc:	2e00      	cmp	r6, #0
    cafe:	db7e      	blt.n	cbfe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x582>
  assert(exponent <= 31);
    cb00:	2e1f      	cmp	r6, #31
    cb02:	f300 8083 	bgt.w	cc0c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x590>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    cb06:	2701      	movs	r7, #1
    cb08:	fa07 f006 	lsl.w	r0, r7, r6
    cb0c:	3801      	subs	r0, #1
    cb0e:	f007 f92b 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cb12:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    cb14:	2000      	movs	r0, #0
    cb16:	f007 f927 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cb1a:	9002      	str	r0, [sp, #8]
  const IntegerType one = Dup<IntegerType>(1);
    cb1c:	4638      	mov	r0, r7
    cb1e:	f007 f923 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cb22:	9003      	str	r0, [sp, #12]
  const IntegerType remainder = BitAnd(x, mask);
    cb24:	4641      	mov	r1, r8
    cb26:	4620      	mov	r0, r4
    cb28:	f007 f91f 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cb2c:	9004      	str	r0, [sp, #16]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    cb2e:	4639      	mov	r1, r7
    cb30:	4640      	mov	r0, r8
    cb32:	f007 f91c 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    cb36:	4680      	mov	r8, r0
    cb38:	9902      	ldr	r1, [sp, #8]
    cb3a:	4620      	mov	r0, r4
    cb3c:	f007 f923 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    cb40:	9f03      	ldr	r7, [sp, #12]
    cb42:	4639      	mov	r1, r7
    cb44:	f007 f911 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cb48:	4601      	mov	r1, r0
    cb4a:	4640      	mov	r0, r8
    cb4c:	f007 f911 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    cb50:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    cb52:	4631      	mov	r1, r6
    cb54:	4620      	mov	r0, r4
    cb56:	f007 f90a 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    cb5a:	4604      	mov	r4, r0
    cb5c:	4641      	mov	r1, r8
    cb5e:	9804      	ldr	r0, [sp, #16]
    cb60:	f007 f919 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cb64:	4639      	mov	r1, r7
    cb66:	f007 f900 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cb6a:	4601      	mov	r1, r0
    cb6c:	4620      	mov	r0, r4
    cb6e:	f007 f900 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
      acc += output_offset;
    cb72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    cb74:	4418      	add	r0, r3
    cb76:	9011      	str	r0, [sp, #68]	; 0x44
      if (__a < __b)
    cb78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    cb7a:	4298      	cmp	r0, r3
    cb7c:	db4d      	blt.n	cc1a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x59e>
      return __a;
    cb7e:	ab11      	add	r3, sp, #68	; 0x44
      acc = std::max(acc, output_activation_min);
    cb80:	681b      	ldr	r3, [r3, #0]
    cb82:	9311      	str	r3, [sp, #68]	; 0x44
      if (__b < __a)
    cb84:	9a10      	ldr	r2, [sp, #64]	; 0x40
    cb86:	4293      	cmp	r3, r2
    cb88:	dc49      	bgt.n	cc1e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5a2>
      return __a;
    cb8a:	ab11      	add	r3, sp, #68	; 0x44
      acc = std::min(acc, output_activation_max);
    cb8c:	681a      	ldr	r2, [r3, #0]
      output_data[out_c + output_depth * b] = static_cast<int8_t>(acc);
    cb8e:	9b01      	ldr	r3, [sp, #4]
    cb90:	fb03 530b 	mla	r3, r3, fp, r5
    cb94:	9908      	ldr	r1, [sp, #32]
    cb96:	54ca      	strb	r2, [r1, r3]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    cb98:	3501      	adds	r5, #1
    cb9a:	9b01      	ldr	r3, [sp, #4]
    cb9c:	429d      	cmp	r5, r3
    cb9e:	da40      	bge.n	cc22 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5a6>
      int32_t acc = 0;
    cba0:	2300      	movs	r3, #0
    cba2:	9311      	str	r3, [sp, #68]	; 0x44
      for (int d = 0; d < accum_depth; ++d) {
    cba4:	980d      	ldr	r0, [sp, #52]	; 0x34
    cba6:	4283      	cmp	r3, r0
    cba8:	f6bf af75 	bge.w	ca96 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x41a>
        int32_t input_val = input_data[b * accum_depth + d];
    cbac:	fb00 320b 	mla	r2, r0, fp, r3
    cbb0:	9905      	ldr	r1, [sp, #20]
    cbb2:	5689      	ldrsb	r1, [r1, r2]
        int32_t filter_val = filter_data[out_c * accum_depth + d];
    cbb4:	fb00 3205 	mla	r2, r0, r5, r3
    cbb8:	9c06      	ldr	r4, [sp, #24]
    cbba:	56a2      	ldrsb	r2, [r4, r2]
        acc += (filter_val + filter_offset) * (input_val + input_offset);
    cbbc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    cbbe:	4422      	add	r2, r4
    cbc0:	9c09      	ldr	r4, [sp, #36]	; 0x24
    cbc2:	4421      	add	r1, r4
    cbc4:	9c11      	ldr	r4, [sp, #68]	; 0x44
    cbc6:	fb01 4202 	mla	r2, r1, r2, r4
    cbca:	9211      	str	r2, [sp, #68]	; 0x44
      for (int d = 0; d < accum_depth; ++d) {
    cbcc:	3301      	adds	r3, #1
    cbce:	e7ea      	b.n	cba6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x52a>
  int right_shift = shift > 0 ? 0 : -shift;
    cbd0:	f1c9 0600 	rsb	r6, r9, #0
    cbd4:	e76e      	b.n	cab4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x438>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cbd6:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    cbda:	d001      	beq.n	cbe0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x564>
    cbdc:	2700      	movs	r7, #0
    cbde:	e76e      	b.n	cabe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x442>
    cbe0:	2701      	movs	r7, #1
    cbe2:	e76c      	b.n	cabe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x442>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cbe4:	4921      	ldr	r1, [pc, #132]	; (cc6c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f0>)
    cbe6:	e77b      	b.n	cae0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x464>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cbe8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    cbec:	1851      	adds	r1, r2, r1
    cbee:	f04f 0400 	mov.w	r4, #0
    cbf2:	eb43 0404 	adc.w	r4, r3, r4
    cbf6:	e77c      	b.n	caf2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x476>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cbf8:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    cbfc:	e77e      	b.n	cafc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x480>
  assert(exponent >= 0);
    cbfe:	4b1c      	ldr	r3, [pc, #112]	; (cc70 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f4>)
    cc00:	4a1c      	ldr	r2, [pc, #112]	; (cc74 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f8>)
    cc02:	f44f 71b3 	mov.w	r1, #358	; 0x166
    cc06:	481c      	ldr	r0, [pc, #112]	; (cc78 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5fc>)
    cc08:	f003 fe96 	bl	10938 <__assert_func>
  assert(exponent <= 31);
    cc0c:	4b1b      	ldr	r3, [pc, #108]	; (cc7c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x600>)
    cc0e:	4a19      	ldr	r2, [pc, #100]	; (cc74 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5f8>)
    cc10:	f240 1167 	movw	r1, #359	; 0x167
    cc14:	4818      	ldr	r0, [pc, #96]	; (cc78 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5fc>)
    cc16:	f003 fe8f 	bl	10938 <__assert_func>
	return __b;
    cc1a:	ab0f      	add	r3, sp, #60	; 0x3c
    cc1c:	e7b0      	b.n	cb80 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x504>
	return __b;
    cc1e:	ab10      	add	r3, sp, #64	; 0x40
    cc20:	e7b4      	b.n	cb8c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x510>
  for (int b = 0; b < batches; ++b) {
    cc22:	f10b 0b01 	add.w	fp, fp, #1
    cc26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    cc28:	459b      	cmp	fp, r3
    cc2a:	da01      	bge.n	cc30 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5b4>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
    cc2c:	2500      	movs	r5, #0
    cc2e:	e7b4      	b.n	cb9a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x51e>
    if (size_ > kMaxSmallSize) {
    cc30:	9b46      	ldr	r3, [sp, #280]	; 0x118
    cc32:	2b05      	cmp	r3, #5
    cc34:	dd03      	ble.n	cc3e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5c2>
      delete[] dims_pointer_;
    cc36:	9847      	ldr	r0, [sp, #284]	; 0x11c
    cc38:	b108      	cbz	r0, cc3e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5c2>
    cc3a:	f009 fa2a 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    cc3e:	9b40      	ldr	r3, [sp, #256]	; 0x100
    cc40:	2b05      	cmp	r3, #5
    cc42:	dd03      	ble.n	cc4c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5d0>
      delete[] dims_pointer_;
    cc44:	9841      	ldr	r0, [sp, #260]	; 0x104
    cc46:	b108      	cbz	r0, cc4c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5d0>
    cc48:	f009 fa23 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    cc4c:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
    cc4e:	2b05      	cmp	r3, #5
    cc50:	dd03      	ble.n	cc5a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5de>
      delete[] dims_pointer_;
    cc52:	983b      	ldr	r0, [sp, #236]	; 0xec
    cc54:	b108      	cbz	r0, cc5a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5de>
    cc56:	f009 fa1c 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    cc5a:	9b34      	ldr	r3, [sp, #208]	; 0xd0
    cc5c:	2b05      	cmp	r3, #5
    cc5e:	dd03      	ble.n	cc68 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5ec>
      delete[] dims_pointer_;
    cc60:	9835      	ldr	r0, [sp, #212]	; 0xd4
    cc62:	b108      	cbz	r0, cc68 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5ec>
    cc64:	f009 fa15 	bl	16092 <_ZdaPv>
  return kTfLiteOk;
    cc68:	2000      	movs	r0, #0
      break;
    cc6a:	e559      	b.n	c720 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa4>
    cc6c:	c0000001 	.word	0xc0000001
    cc70:	00026ea0 	.word	0x00026ea0
    cc74:	00026eb0 	.word	0x00026eb0
    cc78:	00026f08 	.word	0x00026f08
    cc7c:	00026f64 	.word	0x00026f64

0000cc80 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
// A FixedPoint multiplication is just a
// SaturatingRoundingDoublingHighMul operation on the underlying
// raw integer values. The IntegerBits simply add up, as is obvious
// from the fact that the range is [-2^IntegerBits, 2^IntegerBits).
template <typename tRawType, int tIntegerBits_a, int tIntegerBits_b>
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
    cc80:	b4f0      	push	{r4, r5, r6, r7}
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cc82:	4288      	cmp	r0, r1
    cc84:	d01e      	beq.n	ccc4 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x44>
    cc86:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    cc88:	17c7      	asrs	r7, r0, #31
  std::int64_t b_64(b);
    cc8a:	17cb      	asrs	r3, r1, #31
  std::int64_t ab_64 = a_64 * b_64;
    cc8c:	fb01 f407 	mul.w	r4, r1, r7
    cc90:	fb00 4403 	mla	r4, r0, r3, r4
    cc94:	fba1 2300 	umull	r2, r3, r1, r0
    cc98:	4423      	add	r3, r4
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cc9a:	2a00      	cmp	r2, #0
    cc9c:	f173 0100 	sbcs.w	r1, r3, #0
    cca0:	db17      	blt.n	ccd2 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x52>
    cca2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cca6:	1852      	adds	r2, r2, r1
    cca8:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    ccac:	4611      	mov	r1, r2
    ccae:	4618      	mov	r0, r3
    ccb0:	2a00      	cmp	r2, #0
    ccb2:	f173 0400 	sbcs.w	r4, r3, #0
    ccb6:	db0e      	blt.n	ccd6 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x56>
    ccb8:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    ccba:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ccbe:	b995      	cbnz	r5, cce6 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x66>
    FixedPoint<tRawType, tIntegerBits_a> a,
    FixedPoint<tRawType, tIntegerBits_b> b) {
  FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> c;
  c.raw() = SaturatingRoundingDoublingHighMul(a.raw(), b.raw());
  return c;
}
    ccc0:	bcf0      	pop	{r4, r5, r6, r7}
    ccc2:	4770      	bx	lr
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ccc4:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
    ccc8:	d001      	beq.n	ccce <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x4e>
    ccca:	2500      	movs	r5, #0
    cccc:	e7dc      	b.n	cc88 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
    ccce:	2501      	movs	r5, #1
    ccd0:	e7da      	b.n	cc88 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    ccd2:	4906      	ldr	r1, [pc, #24]	; (ccec <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x6c>)
    ccd4:	e7e7      	b.n	cca6 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x26>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ccd6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    ccda:	1851      	adds	r1, r2, r1
    ccdc:	f04f 0000 	mov.w	r0, #0
    cce0:	eb43 0000 	adc.w	r0, r3, r0
    cce4:	e7e8      	b.n	ccb8 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x38>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cce6:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    ccea:	e7e9      	b.n	ccc0 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x40>
    ccec:	c0000001 	.word	0xc0000001

0000ccf0 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
    ccf0:	b4f0      	push	{r4, r5, r6, r7}
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    ccf2:	4288      	cmp	r0, r1
    ccf4:	d01e      	beq.n	cd34 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x44>
    ccf6:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    ccf8:	17c7      	asrs	r7, r0, #31
  std::int64_t b_64(b);
    ccfa:	17cb      	asrs	r3, r1, #31
  std::int64_t ab_64 = a_64 * b_64;
    ccfc:	fb01 f407 	mul.w	r4, r1, r7
    cd00:	fb00 4403 	mla	r4, r0, r3, r4
    cd04:	fba1 2300 	umull	r2, r3, r1, r0
    cd08:	4423      	add	r3, r4
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cd0a:	2a00      	cmp	r2, #0
    cd0c:	f173 0100 	sbcs.w	r1, r3, #0
    cd10:	db17      	blt.n	cd42 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x52>
    cd12:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cd16:	1852      	adds	r2, r2, r1
    cd18:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    cd1c:	4611      	mov	r1, r2
    cd1e:	4618      	mov	r0, r3
    cd20:	2a00      	cmp	r2, #0
    cd22:	f173 0400 	sbcs.w	r4, r3, #0
    cd26:	db0e      	blt.n	cd46 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x56>
    cd28:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    cd2a:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cd2e:	b995      	cbnz	r5, cd56 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x66>
}
    cd30:	bcf0      	pop	{r4, r5, r6, r7}
    cd32:	4770      	bx	lr
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cd34:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
    cd38:	d001      	beq.n	cd3e <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x4e>
    cd3a:	2500      	movs	r5, #0
    cd3c:	e7dc      	b.n	ccf8 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
    cd3e:	2501      	movs	r5, #1
    cd40:	e7da      	b.n	ccf8 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cd42:	4906      	ldr	r1, [pc, #24]	; (cd5c <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x6c>)
    cd44:	e7e7      	b.n	cd16 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x26>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cd46:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    cd4a:	1851      	adds	r1, r2, r1
    cd4c:	f04f 0000 	mov.w	r0, #0
    cd50:	eb43 0000 	adc.w	r0, r3, r0
    cd54:	e7e8      	b.n	cd28 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x38>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cd56:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    cd5a:	e7e9      	b.n	cd30 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x40>
    cd5c:	c0000001 	.word	0xc0000001

0000cd60 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi2EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
    cd60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cd64:	4604      	mov	r4, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
    cd66:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    cd6a:	f006 fffd 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cd6e:	4606      	mov	r6, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
    cd70:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    cd74:	f006 fff8 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cd78:	4680      	mov	r8, r0
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
    cd7a:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
    cd7e:	f006 fff3 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cd82:	4601      	mov	r1, r0
    cd84:	4620      	mov	r0, r4
    cd86:	f007 f806 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cd8a:	4607      	mov	r7, r0
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
    cd8c:	480b      	ldr	r0, [pc, #44]	; (cdbc <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi2EiEET0_S1_+0x5c>)
    cd8e:	f006 ffeb 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cd92:	4601      	mov	r1, r0
    cd94:	4620      	mov	r0, r4
    cd96:	f006 fff6 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    cd9a:	4605      	mov	r5, r0
    IntegerType result = ShiftLeft(x, Exponent);
    cd9c:	2102      	movs	r1, #2
    cd9e:	4620      	mov	r0, r4
    cda0:	f007 fe20 	bl	149e4 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i>
    cda4:	4602      	mov	r2, r0
    result = SelectUsingMask(positive_mask, max, result);
    cda6:	4641      	mov	r1, r8
    cda8:	4638      	mov	r0, r7
    cdaa:	f007 fe3c 	bl	14a26 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
    cdae:	4602      	mov	r2, r0
    result = SelectUsingMask(negative_mask, min, result);
    cdb0:	4631      	mov	r1, r6
    cdb2:	4628      	mov	r0, r5
    cdb4:	f007 fe37 	bl	14a26 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
}
    cdb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cdbc:	e0000001 	.word	0xe0000001

0000cdc0 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi1EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
    cdc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cdc4:	4604      	mov	r4, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
    cdc6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    cdca:	f006 ffcd 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cdce:	4606      	mov	r6, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
    cdd0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    cdd4:	f006 ffc8 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cdd8:	4680      	mov	r8, r0
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
    cdda:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
    cdde:	f006 ffc3 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cde2:	4601      	mov	r1, r0
    cde4:	4620      	mov	r0, r4
    cde6:	f006 ffd6 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cdea:	4607      	mov	r7, r0
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
    cdec:	480b      	ldr	r0, [pc, #44]	; (ce1c <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi1EiEET0_S1_+0x5c>)
    cdee:	f006 ffbb 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cdf2:	4601      	mov	r1, r0
    cdf4:	4620      	mov	r0, r4
    cdf6:	f006 ffc6 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    cdfa:	4605      	mov	r5, r0
    IntegerType result = ShiftLeft(x, Exponent);
    cdfc:	2101      	movs	r1, #1
    cdfe:	4620      	mov	r0, r4
    ce00:	f007 fdf0 	bl	149e4 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i>
    ce04:	4602      	mov	r2, r0
    result = SelectUsingMask(positive_mask, max, result);
    ce06:	4641      	mov	r1, r8
    ce08:	4638      	mov	r0, r7
    ce0a:	f007 fe0c 	bl	14a26 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
    ce0e:	4602      	mov	r2, r0
    result = SelectUsingMask(negative_mask, min, result);
    ce10:	4631      	mov	r1, r6
    ce12:	4628      	mov	r0, r5
    ce14:	f007 fe07 	bl	14a26 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
}
    ce18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ce1c:	c0000001 	.word	0xc0000001

0000ce20 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_>:

// Implementation of logistic function.

// Returns 1 / (1 + x) for x in (0, 1).
template <typename tRawType>
FixedPoint<tRawType, 0> one_over_one_plus_x_for_x_in_0_1(
    ce20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    ce24:	4604      	mov	r4, r0
    retval.raw() = Dup<RawType>(x);
    ce26:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    ce2a:	f006 ff9d 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ce2e:	4601      	mov	r1, r0
    FixedPoint<tRawType, 0> a) {
  typedef FixedPoint<tRawType, 0> F0;
  typedef FixedPoint<tRawType, 2> F2;
  F0 half_denominator = RoundingHalfSum(a, F0::One());
    ce30:	4620      	mov	r0, r4
    ce32:	f007 fe09 	bl	14a48 <_ZN8gemmlowp15RoundingHalfSumIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    ce36:	4607      	mov	r7, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    ce38:	2000      	movs	r0, #0
    ce3a:	f006 ff95 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ce3e:	4605      	mov	r5, r0
  const IntegerType zero = Dup<IntegerType>(0);
    ce40:	2000      	movs	r0, #0
    ce42:	f006 ff91 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ce46:	4680      	mov	r8, r0
  const IntegerType one = Dup<IntegerType>(1);
    ce48:	2001      	movs	r0, #1
    ce4a:	f006 ff8d 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ce4e:	4604      	mov	r4, r0
  const IntegerType remainder = BitAnd(x, mask);
    ce50:	4629      	mov	r1, r5
    ce52:	f04f 305a 	mov.w	r0, #1515870810	; 0x5a5a5a5a
    ce56:	f006 ff88 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ce5a:	4606      	mov	r6, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    ce5c:	2101      	movs	r1, #1
    ce5e:	4628      	mov	r0, r5
    ce60:	f006 ff85 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ce64:	4605      	mov	r5, r0
    ce66:	4641      	mov	r1, r8
    ce68:	f04f 305a 	mov.w	r0, #1515870810	; 0x5a5a5a5a
    ce6c:	f006 ff8b 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    ce70:	4621      	mov	r1, r4
    ce72:	f006 ff7a 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ce76:	4601      	mov	r1, r0
    ce78:	4628      	mov	r0, r5
    ce7a:	f006 ff7a 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    ce7e:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    ce80:	2100      	movs	r1, #0
    ce82:	f04f 305a 	mov.w	r0, #1515870810	; 0x5a5a5a5a
    ce86:	f006 ff72 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ce8a:	4605      	mov	r5, r0
    ce8c:	4641      	mov	r1, r8
    ce8e:	4630      	mov	r0, r6
    ce90:	f006 ff81 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    ce94:	4621      	mov	r1, r4
    ce96:	f006 ff68 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    ce9a:	4601      	mov	r1, r0
    ce9c:	4628      	mov	r0, r5
    ce9e:	f006 ff68 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    cea2:	f006 ff61 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cea6:	4606      	mov	r6, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    cea8:	2000      	movs	r0, #0
    ceaa:	f006 ff5d 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ceae:	4605      	mov	r5, r0
  const IntegerType zero = Dup<IntegerType>(0);
    ceb0:	2000      	movs	r0, #0
    ceb2:	f006 ff59 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ceb6:	4681      	mov	r9, r0
  const IntegerType one = Dup<IntegerType>(1);
    ceb8:	2001      	movs	r0, #1
    ceba:	f006 ff55 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cebe:	4604      	mov	r4, r0
  const IntegerType remainder = BitAnd(x, mask);
    cec0:	f8df a0a8 	ldr.w	sl, [pc, #168]	; cf6c <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_+0x14c>
    cec4:	4629      	mov	r1, r5
    cec6:	4650      	mov	r0, sl
    cec8:	f006 ff4f 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cecc:	4680      	mov	r8, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    cece:	2101      	movs	r1, #1
    ced0:	4628      	mov	r0, r5
    ced2:	f006 ff4c 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    ced6:	4605      	mov	r5, r0
    ced8:	4649      	mov	r1, r9
    ceda:	4650      	mov	r0, sl
    cedc:	f006 ff53 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    cee0:	4621      	mov	r1, r4
    cee2:	f006 ff42 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cee6:	4601      	mov	r1, r0
    cee8:	4628      	mov	r0, r5
    ceea:	f006 ff42 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    ceee:	4681      	mov	r9, r0
  return Add(ShiftRight(x, exponent),
    cef0:	2100      	movs	r1, #0
    cef2:	4650      	mov	r0, sl
    cef4:	f006 ff3b 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    cef8:	4605      	mov	r5, r0
    cefa:	4649      	mov	r1, r9
    cefc:	4640      	mov	r0, r8
    cefe:	f006 ff4a 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    cf02:	4621      	mov	r1, r4
    cf04:	f006 ff31 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    cf08:	4601      	mov	r1, r0
    cf0a:	4628      	mov	r0, r5
    cf0c:	f006 ff31 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    cf10:	f006 ff2a 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cf14:	4601      	mov	r1, r0
  // Refer to that page for the logic behind the 48/17 and 32/17 constants.
  const F2 constant_48_over_17 =
      GEMMLOWP_CHECKED_FIXEDPOINT_CONSTANT(F2, 1515870810, 48.0 / 17.0);
  const F2 constant_neg_32_over_17 =
      GEMMLOWP_CHECKED_FIXEDPOINT_CONSTANT(F2, -1010580540, -32.0 / 17.0);
  F2 x = constant_48_over_17 + half_denominator * constant_neg_32_over_17;
    cf16:	4638      	mov	r0, r7
    cf18:	f7ff feb2 	bl	cc80 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    cf1c:	4601      	mov	r1, r0
    cf1e:	4630      	mov	r0, r6
    cf20:	f007 fdad 	bl	14a7e <_ZN8gemmlowpplIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
    cf24:	4604      	mov	r4, r0
  for (int i = 0; i < 3; i++) {
    cf26:	2600      	movs	r6, #0
    cf28:	e017      	b.n	cf5a <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_+0x13a>
    F2 half_denominator_times_x = half_denominator * x;
    cf2a:	4621      	mov	r1, r4
    cf2c:	4638      	mov	r0, r7
    cf2e:	f7ff fea7 	bl	cc80 <_ZN8gemmlowpmlIiLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    cf32:	4605      	mov	r5, r0
    retval.raw() = Dup<RawType>(x);
    cf34:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    cf38:	f006 ff16 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    F2 one_minus_half_denominator_times_x =
        F2::One() - half_denominator_times_x;
    cf3c:	4629      	mov	r1, r5
    cf3e:	f007 fda3 	bl	14a88 <_ZN8gemmlowpmiIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
    cf42:	4601      	mov	r1, r0
    x = x + Rescale<2>(x * one_minus_half_denominator_times_x);
    cf44:	4620      	mov	r0, r4
    cf46:	f7ff fed3 	bl	ccf0 <_ZN8gemmlowpmlIiLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    cf4a:	f007 fda8 	bl	14a9e <_ZN8gemmlowp7RescaleILi2EiLi4EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
    cf4e:	4601      	mov	r1, r0
    cf50:	4620      	mov	r0, r4
    cf52:	f007 fd94 	bl	14a7e <_ZN8gemmlowpplIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
    cf56:	4604      	mov	r4, r0
  for (int i = 0; i < 3; i++) {
    cf58:	3601      	adds	r6, #1
    cf5a:	2e02      	cmp	r6, #2
    cf5c:	dde5      	ble.n	cf2a <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_+0x10a>
  }
  return Rescale<0>(ExactMulByPot<-1>(x));
    cf5e:	4620      	mov	r0, r4
    cf60:	f007 fd91 	bl	14a86 <_ZN8gemmlowp13ExactMulByPotILin1EiLi2EEENS_10FixedPointIT0_XplT_T1_EEENS1_IS2_XT1_EEE>
    cf64:	f007 fd9f 	bl	14aa6 <_ZN8gemmlowp7RescaleILi0EiLi1EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
}
    cf68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    cf6c:	c3c3c3c4 	.word	0xc3c3c3c4

0000cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
    cf70:	b4f0      	push	{r4, r5, r6, r7}
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cf72:	4288      	cmp	r0, r1
    cf74:	d01e      	beq.n	cfb4 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x44>
    cf76:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    cf78:	17c7      	asrs	r7, r0, #31
  std::int64_t b_64(b);
    cf7a:	17cb      	asrs	r3, r1, #31
  std::int64_t ab_64 = a_64 * b_64;
    cf7c:	fb01 f407 	mul.w	r4, r1, r7
    cf80:	fb00 4403 	mla	r4, r0, r3, r4
    cf84:	fba1 2300 	umull	r2, r3, r1, r0
    cf88:	4423      	add	r3, r4
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cf8a:	2a00      	cmp	r2, #0
    cf8c:	f173 0100 	sbcs.w	r1, r3, #0
    cf90:	db17      	blt.n	cfc2 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x52>
    cf92:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cf96:	1852      	adds	r2, r2, r1
    cf98:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    cf9c:	4611      	mov	r1, r2
    cf9e:	4618      	mov	r0, r3
    cfa0:	2a00      	cmp	r2, #0
    cfa2:	f173 0400 	sbcs.w	r4, r3, #0
    cfa6:	db0e      	blt.n	cfc6 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x56>
    cfa8:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    cfaa:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cfae:	b995      	cbnz	r5, cfd6 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x66>
}
    cfb0:	bcf0      	pop	{r4, r5, r6, r7}
    cfb2:	4770      	bx	lr
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    cfb4:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
    cfb8:	d001      	beq.n	cfbe <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x4e>
    cfba:	2500      	movs	r5, #0
    cfbc:	e7dc      	b.n	cf78 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
    cfbe:	2501      	movs	r5, #1
    cfc0:	e7da      	b.n	cf78 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x8>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    cfc2:	4906      	ldr	r1, [pc, #24]	; (cfdc <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x6c>)
    cfc4:	e7e7      	b.n	cf96 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x26>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    cfc6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    cfca:	1851      	adds	r1, r2, r1
    cfcc:	f04f 0000 	mov.w	r0, #0
    cfd0:	eb43 0000 	adc.w	r0, r3, r0
    cfd4:	e7e8      	b.n	cfa8 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x38>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    cfd6:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    cfda:	e7e9      	b.n	cfb0 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE+0x40>
    cfdc:	c0000001 	.word	0xc0000001

0000cfe0 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIiEENS_10FixedPointIT_Li0EEES3_>:
FixedPoint<tRawType, 0> exp_on_interval_between_negative_one_quarter_and_0_excl(
    cfe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    cfe4:	4680      	mov	r8, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    cfe6:	2000      	movs	r0, #0
    cfe8:	f006 febe 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cfec:	4605      	mov	r5, r0
  const IntegerType zero = Dup<IntegerType>(0);
    cfee:	2000      	movs	r0, #0
    cff0:	f006 feba 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cff4:	4607      	mov	r7, r0
  const IntegerType one = Dup<IntegerType>(1);
    cff6:	2001      	movs	r0, #1
    cff8:	f006 feb6 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    cffc:	4604      	mov	r4, r0
  const IntegerType remainder = BitAnd(x, mask);
    cffe:	f8df 9124 	ldr.w	r9, [pc, #292]	; d124 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIiEENS_10FixedPointIT_Li0EEES3_+0x144>
    d002:	4629      	mov	r1, r5
    d004:	4648      	mov	r0, r9
    d006:	f006 feb0 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d00a:	4606      	mov	r6, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d00c:	2101      	movs	r1, #1
    d00e:	4628      	mov	r0, r5
    d010:	f006 fead 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d014:	4605      	mov	r5, r0
    d016:	4639      	mov	r1, r7
    d018:	4648      	mov	r0, r9
    d01a:	f006 feb4 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d01e:	4621      	mov	r1, r4
    d020:	f006 fea3 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d024:	4601      	mov	r1, r0
    d026:	4628      	mov	r0, r5
    d028:	f006 fea3 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d02c:	4607      	mov	r7, r0
  return Add(ShiftRight(x, exponent),
    d02e:	2100      	movs	r1, #0
    d030:	4648      	mov	r0, r9
    d032:	f006 fe9c 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d036:	4605      	mov	r5, r0
    d038:	4639      	mov	r1, r7
    d03a:	4630      	mov	r0, r6
    d03c:	f006 feab 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d040:	4621      	mov	r1, r4
    d042:	f006 fe92 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d046:	4601      	mov	r1, r0
    d048:	4628      	mov	r0, r5
    d04a:	f006 fe92 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d04e:	f006 fe8b 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d052:	4606      	mov	r6, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d054:	2000      	movs	r0, #0
    d056:	f006 fe87 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d05a:	4605      	mov	r5, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d05c:	2000      	movs	r0, #0
    d05e:	f006 fe83 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d062:	4681      	mov	r9, r0
  const IntegerType one = Dup<IntegerType>(1);
    d064:	2001      	movs	r0, #1
    d066:	f006 fe7f 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d06a:	4604      	mov	r4, r0
  const IntegerType remainder = BitAnd(x, mask);
    d06c:	f8df a0b8 	ldr.w	sl, [pc, #184]	; d128 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIiEENS_10FixedPointIT_Li0EEES3_+0x148>
    d070:	4629      	mov	r1, r5
    d072:	4650      	mov	r0, sl
    d074:	f006 fe79 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d078:	4607      	mov	r7, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d07a:	2101      	movs	r1, #1
    d07c:	4628      	mov	r0, r5
    d07e:	f006 fe76 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d082:	4605      	mov	r5, r0
    d084:	4649      	mov	r1, r9
    d086:	4650      	mov	r0, sl
    d088:	f006 fe7d 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d08c:	4621      	mov	r1, r4
    d08e:	f006 fe6c 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d092:	4601      	mov	r1, r0
    d094:	4628      	mov	r0, r5
    d096:	f006 fe6c 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d09a:	4681      	mov	r9, r0
  return Add(ShiftRight(x, exponent),
    d09c:	2100      	movs	r1, #0
    d09e:	4650      	mov	r0, sl
    d0a0:	f006 fe65 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d0a4:	4605      	mov	r5, r0
    d0a6:	4649      	mov	r1, r9
    d0a8:	4638      	mov	r0, r7
    d0aa:	f006 fe74 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d0ae:	4621      	mov	r1, r4
    d0b0:	f006 fe5b 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d0b4:	4601      	mov	r1, r0
    d0b6:	4628      	mov	r0, r5
    d0b8:	f006 fe5b 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d0bc:	f006 fe54 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d0c0:	4607      	mov	r7, r0
    d0c2:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    d0c6:	f006 fe4f 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d0ca:	4601      	mov	r1, r0
  F x = a + F::template ConstantPOT<-3>();
    d0cc:	4640      	mov	r0, r8
    d0ce:	f007 fcf2 	bl	14ab6 <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d0d2:	4604      	mov	r4, r0
  F x2 = x * x;
    d0d4:	4601      	mov	r1, r0
    d0d6:	f7ff ff4b 	bl	cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d0da:	4605      	mov	r5, r0
  F x3 = x2 * x;
    d0dc:	4621      	mov	r1, r4
    d0de:	f7ff ff47 	bl	cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d0e2:	4680      	mov	r8, r0
  F x4 = x2 * x2;
    d0e4:	4629      	mov	r1, r5
    d0e6:	4628      	mov	r0, r5
    d0e8:	f7ff ff42 	bl	cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
  F x4_over_4 = SaturatingRoundingMultiplyByPOT<-2>(x4);
    d0ec:	f007 fd22 	bl	14b34 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2EiLi0EEENS_10FixedPointIT0_XT1_EEES3_>
      SaturatingRoundingMultiplyByPOT<-1>(
    d0f0:	4641      	mov	r1, r8
    d0f2:	f007 fce0 	bl	14ab6 <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d0f6:	4639      	mov	r1, r7
    d0f8:	f7ff ff3a 	bl	cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d0fc:	4629      	mov	r1, r5
    d0fe:	f007 fcda 	bl	14ab6 <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d102:	f007 fcdc 	bl	14abe <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1EiLi0EEENS_10FixedPointIT0_XT1_EEES3_>
    d106:	4601      	mov	r1, r0
  return AddSaturatingIf16Bit(
    d108:	4620      	mov	r0, r4
    d10a:	f007 fcd4 	bl	14ab6 <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d10e:	4601      	mov	r1, r0
    d110:	4630      	mov	r0, r6
    d112:	f7ff ff2d 	bl	cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d116:	4601      	mov	r1, r0
    d118:	4630      	mov	r0, r6
    d11a:	f007 fd13 	bl	14b44 <_ZN8gemmlowp20AddSaturatingIf16BitIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
}
    d11e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d122:	bf00      	nop
    d124:	70f5a894 	.word	0x70f5a894
    d128:	2aaaaaab 	.word	0x2aaaaaab

0000d12c <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi5EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
    d12c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d130:	4604      	mov	r4, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
    d132:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    d136:	f006 fe17 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d13a:	4606      	mov	r6, r0
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
    d13c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    d140:	f006 fe12 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d144:	4680      	mov	r8, r0
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
    d146:	f06f 407c 	mvn.w	r0, #4227858432	; 0xfc000000
    d14a:	f006 fe0d 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d14e:	4601      	mov	r1, r0
    d150:	4620      	mov	r0, r4
    d152:	f006 fe20 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d156:	4607      	mov	r7, r0
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
    d158:	480b      	ldr	r0, [pc, #44]	; (d188 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi5EiEET0_S1_+0x5c>)
    d15a:	f006 fe05 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d15e:	4601      	mov	r1, r0
    d160:	4620      	mov	r0, r4
    d162:	f006 fe10 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d166:	4605      	mov	r5, r0
    IntegerType result = ShiftLeft(x, Exponent);
    d168:	2105      	movs	r1, #5
    d16a:	4620      	mov	r0, r4
    d16c:	f007 fc3a 	bl	149e4 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i>
    d170:	4602      	mov	r2, r0
    result = SelectUsingMask(positive_mask, max, result);
    d172:	4641      	mov	r1, r8
    d174:	4638      	mov	r0, r7
    d176:	f007 fc56 	bl	14a26 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
    d17a:	4602      	mov	r2, r0
    result = SelectUsingMask(negative_mask, min, result);
    d17c:	4631      	mov	r1, r6
    d17e:	4628      	mov	r0, r5
    d180:	f007 fc51 	bl	14a26 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
}
    d184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d188:	fc000001 	.word	0xfc000001

0000d18c <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>:
FixedPoint<tRawType, 0> exp_on_negative_values(
    d18c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d190:	4606      	mov	r6, r0
    retval.raw() = Dup<RawType>(x);
    d192:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
    d196:	f006 fde7 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d19a:	4604      	mov	r4, r0
    d19c:	2001      	movs	r0, #1
    d19e:	f006 fde3 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d1a2:	4601      	mov	r1, r0
  InputF mask = kOneQuarter - InputF::FromScalarRaw(1);
    d1a4:	4620      	mov	r0, r4
    d1a6:	f007 fcd5 	bl	14b54 <_ZN8gemmlowpmiIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d1aa:	4601      	mov	r1, r0
  InputF a_mod_quarter_minus_one_quarter = (a & mask) - kOneQuarter;
    d1ac:	4630      	mov	r0, r6
    d1ae:	f007 fcd5 	bl	14b5c <_ZN8gemmlowpanIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d1b2:	4621      	mov	r1, r4
    d1b4:	f007 fcce 	bl	14b54 <_ZN8gemmlowpmiIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d1b8:	4605      	mov	r5, r0
  ResultF result = exp_on_interval_between_negative_one_quarter_and_0_excl(
    d1ba:	f007 fd13 	bl	14be4 <_ZN8gemmlowp7RescaleILi0EiLi5EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
    d1be:	f7ff ff0f 	bl	cfe0 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIiEENS_10FixedPointIT_Li0EEES3_>
    d1c2:	4604      	mov	r4, r0
  tRawType remainder = (a_mod_quarter_minus_one_quarter - a).raw();
    d1c4:	4631      	mov	r1, r6
    d1c6:	4628      	mov	r0, r5
    d1c8:	f007 fcc4 	bl	14b54 <_ZN8gemmlowpmiIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
    d1cc:	4605      	mov	r5, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d1ce:	2000      	movs	r0, #0
    d1d0:	f006 fdca 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d1d4:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d1d6:	2000      	movs	r0, #0
    d1d8:	f006 fdc6 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d1dc:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d1de:	2001      	movs	r0, #1
    d1e0:	f006 fdc2 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d1e4:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d1e6:	f8df b428 	ldr.w	fp, [pc, #1064]	; d610 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x484>
    d1ea:	4641      	mov	r1, r8
    d1ec:	4658      	mov	r0, fp
    d1ee:	f006 fdbc 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d1f2:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d1f4:	2101      	movs	r1, #1
    d1f6:	4640      	mov	r0, r8
    d1f8:	f006 fdb9 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d1fc:	4680      	mov	r8, r0
    d1fe:	4651      	mov	r1, sl
    d200:	4658      	mov	r0, fp
    d202:	f006 fdc0 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d206:	4639      	mov	r1, r7
    d208:	f006 fdaf 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d20c:	4601      	mov	r1, r0
    d20e:	4640      	mov	r0, r8
    d210:	f006 fdaf 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d214:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d216:	2100      	movs	r1, #0
    d218:	4658      	mov	r0, fp
    d21a:	f006 fda8 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d21e:	4680      	mov	r8, r0
    d220:	4651      	mov	r1, sl
    d222:	4648      	mov	r0, r9
    d224:	f006 fdb7 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d228:	4639      	mov	r1, r7
    d22a:	f006 fd9e 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d22e:	4601      	mov	r1, r0
    d230:	4640      	mov	r0, r8
    d232:	f006 fd9e 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d236:	f006 fd97 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d23a:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(-2, 1672461947);
    d23c:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
    d240:	f006 fd92 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d244:	4601      	mov	r1, r0
    d246:	4628      	mov	r0, r5
    d248:	f006 fd8f 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d24c:	f006 fd95 	bl	13d7a <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d250:	4607      	mov	r7, r0
    d252:	4641      	mov	r1, r8
    d254:	4620      	mov	r0, r4
    d256:	f7ff fe8b 	bl	cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d25a:	4601      	mov	r1, r0
    d25c:	4622      	mov	r2, r4
    d25e:	4638      	mov	r0, r7
    d260:	f007 fc25 	bl	14aae <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d264:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d266:	2000      	movs	r0, #0
    d268:	f006 fd7e 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d26c:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d26e:	2000      	movs	r0, #0
    d270:	f006 fd7a 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d274:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d276:	2001      	movs	r0, #1
    d278:	f006 fd76 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d27c:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d27e:	f8df b394 	ldr.w	fp, [pc, #916]	; d614 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x488>
    d282:	4641      	mov	r1, r8
    d284:	4658      	mov	r0, fp
    d286:	f006 fd70 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d28a:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d28c:	2101      	movs	r1, #1
    d28e:	4640      	mov	r0, r8
    d290:	f006 fd6d 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d294:	4680      	mov	r8, r0
    d296:	4651      	mov	r1, sl
    d298:	4658      	mov	r0, fp
    d29a:	f006 fd74 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d29e:	4639      	mov	r1, r7
    d2a0:	f006 fd63 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d2a4:	4601      	mov	r1, r0
    d2a6:	4640      	mov	r0, r8
    d2a8:	f006 fd63 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d2ac:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d2ae:	2100      	movs	r1, #0
    d2b0:	4658      	mov	r0, fp
    d2b2:	f006 fd5c 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d2b6:	4680      	mov	r8, r0
    d2b8:	4651      	mov	r1, sl
    d2ba:	4648      	mov	r0, r9
    d2bc:	f006 fd6b 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d2c0:	4639      	mov	r1, r7
    d2c2:	f006 fd52 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d2c6:	4601      	mov	r1, r0
    d2c8:	4640      	mov	r0, r8
    d2ca:	f006 fd52 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d2ce:	f006 fd4b 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d2d2:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(-1, 1302514674);
    d2d4:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
    d2d8:	f006 fd46 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d2dc:	4601      	mov	r1, r0
    d2de:	4628      	mov	r0, r5
    d2e0:	f006 fd43 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d2e4:	f006 fd49 	bl	13d7a <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d2e8:	4607      	mov	r7, r0
    d2ea:	4641      	mov	r1, r8
    d2ec:	4620      	mov	r0, r4
    d2ee:	f7ff fe3f 	bl	cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d2f2:	4601      	mov	r1, r0
    d2f4:	4622      	mov	r2, r4
    d2f6:	4638      	mov	r0, r7
    d2f8:	f007 fbd9 	bl	14aae <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d2fc:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d2fe:	2000      	movs	r0, #0
    d300:	f006 fd32 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d304:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d306:	2000      	movs	r0, #0
    d308:	f006 fd2e 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d30c:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d30e:	2001      	movs	r0, #1
    d310:	f006 fd2a 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d314:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d316:	f8df b300 	ldr.w	fp, [pc, #768]	; d618 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x48c>
    d31a:	4641      	mov	r1, r8
    d31c:	4658      	mov	r0, fp
    d31e:	f006 fd24 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d322:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d324:	2101      	movs	r1, #1
    d326:	4640      	mov	r0, r8
    d328:	f006 fd21 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d32c:	4680      	mov	r8, r0
    d32e:	4651      	mov	r1, sl
    d330:	4658      	mov	r0, fp
    d332:	f006 fd28 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d336:	4639      	mov	r1, r7
    d338:	f006 fd17 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d33c:	4601      	mov	r1, r0
    d33e:	4640      	mov	r0, r8
    d340:	f006 fd17 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d344:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d346:	2100      	movs	r1, #0
    d348:	4658      	mov	r0, fp
    d34a:	f006 fd10 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d34e:	4680      	mov	r8, r0
    d350:	4651      	mov	r1, sl
    d352:	4648      	mov	r0, r9
    d354:	f006 fd1f 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d358:	4639      	mov	r1, r7
    d35a:	f006 fd06 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d35e:	4601      	mov	r1, r0
    d360:	4640      	mov	r0, r8
    d362:	f006 fd06 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d366:	f006 fcff 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d36a:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+0, 790015084);
    d36c:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
    d370:	f006 fcfa 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d374:	4601      	mov	r1, r0
    d376:	4628      	mov	r0, r5
    d378:	f006 fcf7 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d37c:	f006 fcfd 	bl	13d7a <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d380:	4607      	mov	r7, r0
    d382:	4641      	mov	r1, r8
    d384:	4620      	mov	r0, r4
    d386:	f7ff fdf3 	bl	cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d38a:	4601      	mov	r1, r0
    d38c:	4622      	mov	r2, r4
    d38e:	4638      	mov	r0, r7
    d390:	f007 fb8d 	bl	14aae <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d394:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d396:	2000      	movs	r0, #0
    d398:	f006 fce6 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d39c:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d39e:	2000      	movs	r0, #0
    d3a0:	f006 fce2 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d3a4:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d3a6:	2001      	movs	r0, #1
    d3a8:	f006 fcde 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d3ac:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d3ae:	f8df b26c 	ldr.w	fp, [pc, #620]	; d61c <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x490>
    d3b2:	4641      	mov	r1, r8
    d3b4:	4658      	mov	r0, fp
    d3b6:	f006 fcd8 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d3ba:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d3bc:	2101      	movs	r1, #1
    d3be:	4640      	mov	r0, r8
    d3c0:	f006 fcd5 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d3c4:	4680      	mov	r8, r0
    d3c6:	4651      	mov	r1, sl
    d3c8:	4658      	mov	r0, fp
    d3ca:	f006 fcdc 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d3ce:	4639      	mov	r1, r7
    d3d0:	f006 fccb 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d3d4:	4601      	mov	r1, r0
    d3d6:	4640      	mov	r0, r8
    d3d8:	f006 fccb 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d3dc:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d3de:	2100      	movs	r1, #0
    d3e0:	4658      	mov	r0, fp
    d3e2:	f006 fcc4 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d3e6:	4680      	mov	r8, r0
    d3e8:	4651      	mov	r1, sl
    d3ea:	4648      	mov	r0, r9
    d3ec:	f006 fcd3 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d3f0:	4639      	mov	r1, r7
    d3f2:	f006 fcba 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d3f6:	4601      	mov	r1, r0
    d3f8:	4640      	mov	r0, r8
    d3fa:	f006 fcba 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d3fe:	f006 fcb3 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d402:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+1, 290630308);
    d404:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
    d408:	f006 fcae 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d40c:	4601      	mov	r1, r0
    d40e:	4628      	mov	r0, r5
    d410:	f006 fcab 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d414:	f006 fcb1 	bl	13d7a <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d418:	4607      	mov	r7, r0
    d41a:	4641      	mov	r1, r8
    d41c:	4620      	mov	r0, r4
    d41e:	f7ff fda7 	bl	cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d422:	4601      	mov	r1, r0
    d424:	4622      	mov	r2, r4
    d426:	4638      	mov	r0, r7
    d428:	f007 fb41 	bl	14aae <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d42c:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d42e:	2000      	movs	r0, #0
    d430:	f006 fc9a 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d434:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d436:	2000      	movs	r0, #0
    d438:	f006 fc96 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d43c:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d43e:	2001      	movs	r0, #1
    d440:	f006 fc92 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d444:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d446:	f8df b1d8 	ldr.w	fp, [pc, #472]	; d620 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x494>
    d44a:	4641      	mov	r1, r8
    d44c:	4658      	mov	r0, fp
    d44e:	f006 fc8c 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d452:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d454:	2101      	movs	r1, #1
    d456:	4640      	mov	r0, r8
    d458:	f006 fc89 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d45c:	4680      	mov	r8, r0
    d45e:	4651      	mov	r1, sl
    d460:	4658      	mov	r0, fp
    d462:	f006 fc90 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d466:	4639      	mov	r1, r7
    d468:	f006 fc7f 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d46c:	4601      	mov	r1, r0
    d46e:	4640      	mov	r0, r8
    d470:	f006 fc7f 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d474:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d476:	2100      	movs	r1, #0
    d478:	4658      	mov	r0, fp
    d47a:	f006 fc78 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d47e:	4680      	mov	r8, r0
    d480:	4651      	mov	r1, sl
    d482:	4648      	mov	r0, r9
    d484:	f006 fc87 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d488:	4639      	mov	r1, r7
    d48a:	f006 fc6e 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d48e:	4601      	mov	r1, r0
    d490:	4640      	mov	r0, r8
    d492:	f006 fc6e 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d496:	f006 fc67 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d49a:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+2, 39332535);
    d49c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    d4a0:	f006 fc62 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d4a4:	4601      	mov	r1, r0
    d4a6:	4628      	mov	r0, r5
    d4a8:	f006 fc5f 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d4ac:	f006 fc65 	bl	13d7a <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d4b0:	4607      	mov	r7, r0
    d4b2:	4641      	mov	r1, r8
    d4b4:	4620      	mov	r0, r4
    d4b6:	f7ff fd5b 	bl	cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d4ba:	4601      	mov	r1, r0
    d4bc:	4622      	mov	r2, r4
    d4be:	4638      	mov	r0, r7
    d4c0:	f007 faf5 	bl	14aae <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d4c4:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d4c6:	2000      	movs	r0, #0
    d4c8:	f006 fc4e 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d4cc:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d4ce:	2000      	movs	r0, #0
    d4d0:	f006 fc4a 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d4d4:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d4d6:	2001      	movs	r0, #1
    d4d8:	f006 fc46 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d4dc:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d4de:	f8df b144 	ldr.w	fp, [pc, #324]	; d624 <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x498>
    d4e2:	4641      	mov	r1, r8
    d4e4:	4658      	mov	r0, fp
    d4e6:	f006 fc40 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d4ea:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d4ec:	2101      	movs	r1, #1
    d4ee:	4640      	mov	r0, r8
    d4f0:	f006 fc3d 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d4f4:	4680      	mov	r8, r0
    d4f6:	4651      	mov	r1, sl
    d4f8:	4658      	mov	r0, fp
    d4fa:	f006 fc44 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d4fe:	4639      	mov	r1, r7
    d500:	f006 fc33 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d504:	4601      	mov	r1, r0
    d506:	4640      	mov	r0, r8
    d508:	f006 fc33 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d50c:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d50e:	2100      	movs	r1, #0
    d510:	4658      	mov	r0, fp
    d512:	f006 fc2c 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d516:	4680      	mov	r8, r0
    d518:	4651      	mov	r1, sl
    d51a:	4648      	mov	r0, r9
    d51c:	f006 fc3b 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d520:	4639      	mov	r1, r7
    d522:	f006 fc22 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d526:	4601      	mov	r1, r0
    d528:	4640      	mov	r0, r8
    d52a:	f006 fc22 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d52e:	f006 fc1b 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d532:	4680      	mov	r8, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+3, 720401);
    d534:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    d538:	f006 fc16 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d53c:	4601      	mov	r1, r0
    d53e:	4628      	mov	r0, r5
    d540:	f006 fc13 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d544:	f006 fc19 	bl	13d7a <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d548:	4607      	mov	r7, r0
    d54a:	4641      	mov	r1, r8
    d54c:	4620      	mov	r0, r4
    d54e:	f7ff fd0f 	bl	cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d552:	4601      	mov	r1, r0
    d554:	4622      	mov	r2, r4
    d556:	4638      	mov	r0, r7
    d558:	f007 faa9 	bl	14aae <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d55c:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    d55e:	2000      	movs	r0, #0
    d560:	f006 fc02 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d564:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    d566:	2000      	movs	r0, #0
    d568:	f006 fbfe 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d56c:	4682      	mov	sl, r0
  const IntegerType one = Dup<IntegerType>(1);
    d56e:	2001      	movs	r0, #1
    d570:	f006 fbfa 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d574:	4607      	mov	r7, r0
  const IntegerType remainder = BitAnd(x, mask);
    d576:	4641      	mov	r1, r8
    d578:	20f2      	movs	r0, #242	; 0xf2
    d57a:	f006 fbf6 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d57e:	4681      	mov	r9, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    d580:	2101      	movs	r1, #1
    d582:	4640      	mov	r0, r8
    d584:	f006 fbf3 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d588:	4680      	mov	r8, r0
    d58a:	4651      	mov	r1, sl
    d58c:	20f2      	movs	r0, #242	; 0xf2
    d58e:	f006 fbfa 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    d592:	4639      	mov	r1, r7
    d594:	f006 fbe9 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d598:	4601      	mov	r1, r0
    d59a:	4640      	mov	r0, r8
    d59c:	f006 fbe9 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    d5a0:	4682      	mov	sl, r0
  return Add(ShiftRight(x, exponent),
    d5a2:	2100      	movs	r1, #0
    d5a4:	20f2      	movs	r0, #242	; 0xf2
    d5a6:	f006 fbe2 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    d5aa:	4680      	mov	r8, r0
    d5ac:	4651      	mov	r1, sl
    d5ae:	4648      	mov	r0, r9
    d5b0:	f006 fbf1 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    d5b4:	4639      	mov	r1, r7
    d5b6:	f006 fbd8 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d5ba:	4601      	mov	r1, r0
    d5bc:	4640      	mov	r0, r8
    d5be:	f006 fbd8 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    retval.raw() = Dup<RawType>(x);
    d5c2:	f006 fbd1 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d5c6:	4607      	mov	r7, r0
  GEMMLOWP_EXP_BARREL_SHIFTER(+4, 242);
    d5c8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
    d5cc:	f006 fbcc 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d5d0:	4601      	mov	r1, r0
    d5d2:	4628      	mov	r0, r5
    d5d4:	f006 fbc9 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    d5d8:	f006 fbcf 	bl	13d7a <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
    d5dc:	4605      	mov	r5, r0
    d5de:	4639      	mov	r1, r7
    d5e0:	4620      	mov	r0, r4
    d5e2:	f7ff fcc5 	bl	cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    d5e6:	4601      	mov	r1, r0
    d5e8:	4622      	mov	r2, r4
    d5ea:	4628      	mov	r0, r5
    d5ec:	f007 fa5f 	bl	14aae <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
    d5f0:	4604      	mov	r4, r0
  result = SelectUsingMask(MaskIfZero(a), ResultF::One(), result);
    d5f2:	4630      	mov	r0, r6
    d5f4:	f007 faf2 	bl	14bdc <_ZN8gemmlowp10MaskIfZeroIiLi5EEET_NS_10FixedPointIS1_XT0_EEE>
    d5f8:	4605      	mov	r5, r0
    retval.raw() = Dup<RawType>(x);
    d5fa:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    d5fe:	f006 fbb3 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    d602:	4601      	mov	r1, r0
  result = SelectUsingMask(MaskIfZero(a), ResultF::One(), result);
    d604:	4622      	mov	r2, r4
    d606:	4628      	mov	r0, r5
    d608:	f007 fa51 	bl	14aae <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
}
    d60c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d610:	63afbe7b 	.word	0x63afbe7b
    d614:	4da2cbf2 	.word	0x4da2cbf2
    d618:	2f16ac6c 	.word	0x2f16ac6c
    d61c:	1152aaa4 	.word	0x1152aaa4
    d620:	02582ab7 	.word	0x02582ab7
    d624:	000afe11 	.word	0x000afe11

0000d628 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode>:
      return kTfLiteError;
  }
  return kTfLiteOk;
}

TfLiteStatus MaxEval(TfLiteContext* context, TfLiteNode* node) {
    d628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d62c:	b082      	sub	sp, #8
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d62e:	694f      	ldr	r7, [r1, #20]
    d630:	b35f      	cbz	r7, d68a <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x62>
    d632:	4604      	mov	r4, r0
    d634:	460d      	mov	r5, r1
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);

  TFLITE_DCHECK(node->user_data != nullptr);
    d636:	f8d1 8010 	ldr.w	r8, [r1, #16]
    d63a:	f1b8 0f00 	cmp.w	r8, #0
    d63e:	d026      	beq.n	d68e <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x66>
  const OpDataPooling* data =
      static_cast<const OpDataPooling*>(node->user_data);

  const TfLiteEvalTensor* input =
      micro::GetEvalInput(context, node, kPoolingInputTensor);
    d640:	4b23      	ldr	r3, [pc, #140]	; (d6d0 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xa8>)
    d642:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    d644:	b328      	cbz	r0, d692 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x6a>
  TFLITE_DCHECK(node != nullptr);
    d646:	b335      	cbz	r5, d696 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x6e>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    d648:	6d42      	ldr	r2, [r0, #84]	; 0x54
    d64a:	682b      	ldr	r3, [r5, #0]
    d64c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    d650:	6859      	ldr	r1, [r3, #4]
    d652:	4790      	blx	r2
    d654:	4606      	mov	r6, r0
  TfLiteEvalTensor* output =
      micro::GetEvalOutput(context, node, kPoolingOutputTensor);
    d656:	4b1f      	ldr	r3, [pc, #124]	; (d6d4 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xac>)
    d658:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    d65a:	b1f4      	cbz	r4, d69a <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x72>
  TFLITE_DCHECK(node != nullptr);
    d65c:	b1fd      	cbz	r5, d69e <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x76>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    d65e:	6d62      	ldr	r2, [r4, #84]	; 0x54
    d660:	686b      	ldr	r3, [r5, #4]
    d662:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    d666:	6859      	ldr	r1, [r3, #4]
    d668:	4620      	mov	r0, r4
    d66a:	4790      	blx	r2

  switch (input->type) {
    d66c:	7a33      	ldrb	r3, [r6, #8]
    d66e:	2b01      	cmp	r3, #1
    d670:	d017      	beq.n	d6a2 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x7a>
    d672:	2b09      	cmp	r3, #9
    d674:	d021      	beq.n	d6ba <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x92>
      break;
    case kTfLiteInt8:
      MaxPoolingEvalQuantized(context, node, params, data, input, output);
      break;
    default:
      TF_LITE_KERNEL_LOG(context, "Type %s not currently supported.",
    d676:	6965      	ldr	r5, [r4, #20]
    d678:	4618      	mov	r0, r3
    d67a:	f7fb fdeb 	bl	9254 <TfLiteTypeGetName>
    d67e:	4602      	mov	r2, r0
    d680:	4915      	ldr	r1, [pc, #84]	; (d6d8 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xb0>)
    d682:	4620      	mov	r0, r4
    d684:	47a8      	blx	r5
                         TfLiteTypeGetName(input->type));
      return kTfLiteError;
    d686:	2001      	movs	r0, #1
    d688:	e014      	b.n	d6b4 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x8c>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d68a:	f008 fd17 	bl	160bc <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    d68e:	f008 fd15 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
    d692:	f008 fd13 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    d696:	f008 fd11 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
    d69a:	f008 fd0f 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    d69e:	f008 fd0d 	bl	160bc <abort>
      MaxPoolingEvalFloat(context, node, params, data, input, output);
    d6a2:	9001      	str	r0, [sp, #4]
    d6a4:	9600      	str	r6, [sp, #0]
    d6a6:	4643      	mov	r3, r8
    d6a8:	463a      	mov	r2, r7
    d6aa:	4629      	mov	r1, r5
    d6ac:	4620      	mov	r0, r4
    d6ae:	f007 fcc8 	bl	15042 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>
  }
  return kTfLiteOk;
    d6b2:	2000      	movs	r0, #0
}
    d6b4:	b002      	add	sp, #8
    d6b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MaxPoolingEvalQuantized(context, node, params, data, input, output);
    d6ba:	9001      	str	r0, [sp, #4]
    d6bc:	9600      	str	r6, [sp, #0]
    d6be:	4643      	mov	r3, r8
    d6c0:	463a      	mov	r2, r7
    d6c2:	4629      	mov	r1, r5
    d6c4:	4620      	mov	r0, r4
    d6c6:	f008 f859 	bl	1577c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>
  return kTfLiteOk;
    d6ca:	2000      	movs	r0, #0
      break;
    d6cc:	e7f2      	b.n	d6b4 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x8c>
    d6ce:	bf00      	nop
    d6d0:	00027494 	.word	0x00027494
    d6d4:	00027498 	.word	0x00027498
    d6d8:	000273ec 	.word	0x000273ec

0000d6dc <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus AverageEval(TfLiteContext* context, TfLiteNode* node) {
    d6dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d6e0:	b082      	sub	sp, #8
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d6e2:	694f      	ldr	r7, [r1, #20]
    d6e4:	b35f      	cbz	r7, d73e <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x62>
    d6e6:	4604      	mov	r4, r0
    d6e8:	460d      	mov	r5, r1
  TFLITE_DCHECK(node->user_data != nullptr);
    d6ea:	f8d1 8010 	ldr.w	r8, [r1, #16]
    d6ee:	f1b8 0f00 	cmp.w	r8, #0
    d6f2:	d026      	beq.n	d742 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x66>
      micro::GetEvalInput(context, node, kPoolingInputTensor);
    d6f4:	4b23      	ldr	r3, [pc, #140]	; (d784 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0xa8>)
    d6f6:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    d6f8:	b328      	cbz	r0, d746 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x6a>
  TFLITE_DCHECK(node != nullptr);
    d6fa:	b335      	cbz	r5, d74a <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x6e>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    d6fc:	6d42      	ldr	r2, [r0, #84]	; 0x54
    d6fe:	682b      	ldr	r3, [r5, #0]
    d700:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    d704:	6859      	ldr	r1, [r3, #4]
    d706:	4790      	blx	r2
    d708:	4606      	mov	r6, r0
      micro::GetEvalOutput(context, node, kPoolingOutputTensor);
    d70a:	4b1f      	ldr	r3, [pc, #124]	; (d788 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0xac>)
    d70c:	6819      	ldr	r1, [r3, #0]
  TFLITE_DCHECK(context != nullptr);
    d70e:	b1f4      	cbz	r4, d74e <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x72>
  TFLITE_DCHECK(node != nullptr);
    d710:	b1fd      	cbz	r5, d752 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x76>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    d712:	6d62      	ldr	r2, [r4, #84]	; 0x54
    d714:	686b      	ldr	r3, [r5, #4]
    d716:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    d71a:	6859      	ldr	r1, [r3, #4]
    d71c:	4620      	mov	r0, r4
    d71e:	4790      	blx	r2
  switch (input->type) {
    d720:	7a33      	ldrb	r3, [r6, #8]
    d722:	2b01      	cmp	r3, #1
    d724:	d017      	beq.n	d756 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x7a>
    d726:	2b09      	cmp	r3, #9
    d728:	d021      	beq.n	d76e <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x92>
      TF_LITE_KERNEL_LOG(context, "Input type %s is not currently supported",
    d72a:	6965      	ldr	r5, [r4, #20]
    d72c:	4618      	mov	r0, r3
    d72e:	f7fb fd91 	bl	9254 <TfLiteTypeGetName>
    d732:	4602      	mov	r2, r0
    d734:	4915      	ldr	r1, [pc, #84]	; (d78c <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0xb0>)
    d736:	4620      	mov	r0, r4
    d738:	47a8      	blx	r5
      return kTfLiteError;
    d73a:	2001      	movs	r0, #1
    d73c:	e014      	b.n	d768 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x8c>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d73e:	f008 fcbd 	bl	160bc <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    d742:	f008 fcbb 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
    d746:	f008 fcb9 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    d74a:	f008 fcb7 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
    d74e:	f008 fcb5 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    d752:	f008 fcb3 	bl	160bc <abort>
      AveragePoolingEvalFloat(context, node, params, data, input, output);
    d756:	9001      	str	r0, [sp, #4]
    d758:	9600      	str	r6, [sp, #0]
    d75a:	4643      	mov	r3, r8
    d75c:	463a      	mov	r2, r7
    d75e:	4629      	mov	r1, r5
    d760:	4620      	mov	r0, r4
    d762:	f007 fa9d 	bl	14ca0 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_>
  return kTfLiteOk;
    d766:	2000      	movs	r0, #0
}
    d768:	b002      	add	sp, #8
    d76a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      AveragePoolingEvalQuantized(context, node, params, data, input, output);
    d76e:	9001      	str	r0, [sp, #4]
    d770:	9600      	str	r6, [sp, #0]
    d772:	4643      	mov	r3, r8
    d774:	463a      	mov	r2, r7
    d776:	4629      	mov	r1, r5
    d778:	4620      	mov	r0, r4
    d77a:	f007 fe30 	bl	153de <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_>
  return kTfLiteOk;
    d77e:	2000      	movs	r0, #0
      break;
    d780:	e7f2      	b.n	d768 <_ZN6tflite12_GLOBAL__N_111AverageEvalEP13TfLiteContextP10TfLiteNode+0x8c>
    d782:	bf00      	nop
    d784:	00027494 	.word	0x00027494
    d788:	00027498 	.word	0x00027498
    d78c:	00027410 	.word	0x00027410

0000d790 <_ZN6tflite24Register_AVERAGE_POOL_2DEv>:
  return context->AllocatePersistentBuffer(context, sizeof(OpDataPooling));
}

}  // namespace

TfLiteRegistration Register_AVERAGE_POOL_2D() {
    d790:	b470      	push	{r4, r5, r6}
    d792:	4606      	mov	r6, r0
          /*prepare=*/PoolingPrepare,
          /*invoke=*/AverageEval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    d794:	4604      	mov	r4, r0
    d796:	4d05      	ldr	r5, [pc, #20]	; (d7ac <_ZN6tflite24Register_AVERAGE_POOL_2DEv+0x1c>)
    d798:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    d79a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    d79c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    d7a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    d7a4:	4630      	mov	r0, r6
    d7a6:	bc70      	pop	{r4, r5, r6}
    d7a8:	4770      	bx	lr
    d7aa:	bf00      	nop
    d7ac:	00017090 	.word	0x00017090

0000d7b0 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode>:
      params->filter_width, params->padding, &out_height, &out_width);

  return kTfLiteOk;
}

TfLiteStatus PoolingPrepare(TfLiteContext* context, TfLiteNode* node) {
    d7b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    d7b4:	b083      	sub	sp, #12
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d7b6:	694f      	ldr	r7, [r1, #20]
    d7b8:	b34f      	cbz	r7, d80e <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x5e>
    d7ba:	4605      	mov	r5, r0
    d7bc:	460c      	mov	r4, r1
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);

  TFLITE_DCHECK(node->user_data != nullptr);
    d7be:	690e      	ldr	r6, [r1, #16]
    d7c0:	b33e      	cbz	r6, d812 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x62>
  OpDataPooling* data = static_cast<OpDataPooling*>(node->user_data);

  const TfLiteTensor* input = GetInput(context, node, kPoolingInputTensor);
    d7c2:	2200      	movs	r2, #0
    d7c4:	f006 f9fd 	bl	13bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    d7c8:	4680      	mov	r8, r0
    d7ca:	b320      	cbz	r0, d816 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x66>
  TfLiteTensor* output = GetOutput(context, node, kPoolingOutputTensor);
    d7cc:	2200      	movs	r2, #0
    d7ce:	4621      	mov	r1, r4
    d7d0:	4628      	mov	r0, r5
    d7d2:	f006 fa15 	bl	13c00 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    d7d6:	4681      	mov	r9, r0
    d7d8:	b350      	cbz	r0, d830 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x80>

  TF_LITE_ENSURE_STATUS(
    d7da:	9600      	str	r6, [sp, #0]
    d7dc:	4603      	mov	r3, r0
    d7de:	4642      	mov	r2, r8
    d7e0:	4639      	mov	r1, r7
    d7e2:	4628      	mov	r0, r5
    d7e4:	f007 fa0a 	bl	14bfc <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE>
    d7e8:	4604      	mov	r4, r0
    d7ea:	b9e8      	cbnz	r0, d828 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
      CalculateOpDataPooling(context, params, input, output, data));

  if (input->type == kTfLiteFloat32) {
    d7ec:	f898 3000 	ldrb.w	r3, [r8]
    d7f0:	2b01      	cmp	r3, #1
    d7f2:	d027      	beq.n	d844 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x94>
    CalculateActivationRange(params->activation, &data->activation_min_f32,
                             &data->activation_max_f32);
  } else if (input->type == kTfLiteInt8) {
    d7f4:	2b09      	cmp	r3, #9
    d7f6:	d117      	bne.n	d828 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
    CalculateActivationRangeQuantized(context, params->activation, output,
    d7f8:	7d39      	ldrb	r1, [r7, #20]
    d7fa:	f106 0314 	add.w	r3, r6, #20
    d7fe:	9300      	str	r3, [sp, #0]
    d800:	f106 0310 	add.w	r3, r6, #16
    d804:	464a      	mov	r2, r9
    d806:	4628      	mov	r0, r5
    d808:	f7fb ff42 	bl	9690 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>
    d80c:	e00c      	b.n	d828 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
  TFLITE_DCHECK(node->builtin_data != nullptr);
    d80e:	f008 fc55 	bl	160bc <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    d812:	f008 fc53 	bl	160bc <abort>
  TF_LITE_ENSURE(context, input != nullptr);
    d816:	696c      	ldr	r4, [r5, #20]
    d818:	4b0e      	ldr	r3, [pc, #56]	; (d854 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xa4>)
    d81a:	9300      	str	r3, [sp, #0]
    d81c:	233a      	movs	r3, #58	; 0x3a
    d81e:	4a0e      	ldr	r2, [pc, #56]	; (d858 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xa8>)
    d820:	490e      	ldr	r1, [pc, #56]	; (d85c <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xac>)
    d822:	4628      	mov	r0, r5
    d824:	47a0      	blx	r4
    d826:	2401      	movs	r4, #1
                                      &data->activation_min,
                                      &data->activation_max);
  }

  return kTfLiteOk;
}
    d828:	4620      	mov	r0, r4
    d82a:	b003      	add	sp, #12
    d82c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  TF_LITE_ENSURE(context, output != nullptr);
    d830:	696c      	ldr	r4, [r5, #20]
    d832:	4b0b      	ldr	r3, [pc, #44]	; (d860 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xb0>)
    d834:	9300      	str	r3, [sp, #0]
    d836:	233c      	movs	r3, #60	; 0x3c
    d838:	4a07      	ldr	r2, [pc, #28]	; (d858 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xa8>)
    d83a:	4908      	ldr	r1, [pc, #32]	; (d85c <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xac>)
    d83c:	4628      	mov	r0, r5
    d83e:	47a0      	blx	r4
    d840:	2401      	movs	r4, #1
    d842:	e7f1      	b.n	d828 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
    CalculateActivationRange(params->activation, &data->activation_min_f32,
    d844:	f106 021c 	add.w	r2, r6, #28
    d848:	f106 0118 	add.w	r1, r6, #24
    d84c:	7d38      	ldrb	r0, [r7, #20]
    d84e:	f7fc fe7f 	bl	a550 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
    d852:	e7e9      	b.n	d828 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x78>
    d854:	00027100 	.word	0x00027100
    d858:	0002743c 	.word	0x0002743c
    d85c:	000266ec 	.word	0x000266ec
    d860:	00027128 	.word	0x00027128

0000d864 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>:
namespace reshape {

constexpr int kInputTensor = 0;
constexpr int kOutputTensor = 0;

TfLiteStatus ReshapeOutput(TfLiteContext* context, TfLiteNode* node) {
    d864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d868:	b084      	sub	sp, #16
    d86a:	4604      	mov	r4, r0
    d86c:	460f      	mov	r7, r1
  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
    d86e:	2200      	movs	r2, #0
    d870:	f006 f9a7 	bl	13bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    d874:	b308      	cbz	r0, d8ba <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x56>
    d876:	4605      	mov	r5, r0
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
    d878:	2200      	movs	r2, #0
    d87a:	4639      	mov	r1, r7
    d87c:	4620      	mov	r0, r4
    d87e:	f006 f9bf 	bl	13c00 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    d882:	4606      	mov	r6, r0
    d884:	b328      	cbz	r0, d8d2 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x6e>
  return NumElements(t->dims);
    d886:	f8d5 8008 	ldr.w	r8, [r5, #8]
  for (int i = 0; i < dims->size; ++i) {
    d88a:	f04f 0c00 	mov.w	ip, #0
  int64_t count = 1;
    d88e:	2201      	movs	r2, #1
    d890:	2300      	movs	r3, #0
  for (int i = 0; i < dims->size; ++i) {
    d892:	f8d8 1000 	ldr.w	r1, [r8]
    d896:	4561      	cmp	r1, ip
    d898:	dd25      	ble.n	d8e6 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x82>
    count *= dims->data[i];
    d89a:	eb08 018c 	add.w	r1, r8, ip, lsl #2
    d89e:	f8d1 e004 	ldr.w	lr, [r1, #4]
    d8a2:	4670      	mov	r0, lr
    d8a4:	17c1      	asrs	r1, r0, #31
    d8a6:	fb02 f101 	mul.w	r1, r2, r1
    d8aa:	fb0e 1103 	mla	r1, lr, r3, r1
    d8ae:	fba2 230e 	umull	r2, r3, r2, lr
    d8b2:	440b      	add	r3, r1
  for (int i = 0; i < dims->size; ++i) {
    d8b4:	f10c 0c01 	add.w	ip, ip, #1
    d8b8:	e7eb      	b.n	d892 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x2e>
  TF_LITE_ENSURE(context, input != nullptr);
    d8ba:	6965      	ldr	r5, [r4, #20]
    d8bc:	4b3e      	ldr	r3, [pc, #248]	; (d9b8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x154>)
    d8be:	9300      	str	r3, [sp, #0]
    d8c0:	2323      	movs	r3, #35	; 0x23
    d8c2:	4a3e      	ldr	r2, [pc, #248]	; (d9bc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d8c4:	493e      	ldr	r1, [pc, #248]	; (d9c0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x15c>)
    d8c6:	4620      	mov	r0, r4
    d8c8:	47a8      	blx	r5
    d8ca:	2001      	movs	r0, #1
  }

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
  TF_LITE_ENSURE_EQ(context, num_input_elements, num_output_elements);
  return kTfLiteOk;
}
    d8cc:	b004      	add	sp, #16
    d8ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE(context, output != nullptr);
    d8d2:	6965      	ldr	r5, [r4, #20]
    d8d4:	4b3b      	ldr	r3, [pc, #236]	; (d9c4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x160>)
    d8d6:	9300      	str	r3, [sp, #0]
    d8d8:	2325      	movs	r3, #37	; 0x25
    d8da:	4a38      	ldr	r2, [pc, #224]	; (d9bc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d8dc:	4938      	ldr	r1, [pc, #224]	; (d9c0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x15c>)
    d8de:	4620      	mov	r0, r4
    d8e0:	47a8      	blx	r5
    d8e2:	2001      	movs	r0, #1
    d8e4:	e7f2      	b.n	d8cc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
  TfLiteIntArray* output_shape = output->dims;
    d8e6:	68b0      	ldr	r0, [r6, #8]
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    d8e8:	683b      	ldr	r3, [r7, #0]
    d8ea:	681b      	ldr	r3, [r3, #0]
      output_shape->size == 1 && output_shape->data[0] == 0) {
    d8ec:	2b01      	cmp	r3, #1
    d8ee:	d004      	beq.n	d8fa <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x96>
  for (int i = 0; i < output_shape->size; ++i) {
    d8f0:	2300      	movs	r3, #0
  int stretch_dim = -1;
    d8f2:	f04f 3cff 	mov.w	ip, #4294967295
  int num_output_elements = 1;
    d8f6:	2701      	movs	r7, #1
    d8f8:	e01b      	b.n	d932 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xce>
      output_shape->size == 1 && output_shape->data[0] == 0) {
    d8fa:	6803      	ldr	r3, [r0, #0]
  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
    d8fc:	2b01      	cmp	r3, #1
    d8fe:	d1f7      	bne.n	d8f0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x8c>
      output_shape->size == 1 && output_shape->data[0] == 0) {
    d900:	6843      	ldr	r3, [r0, #4]
    d902:	2b00      	cmp	r3, #0
    d904:	d1f4      	bne.n	d8f0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x8c>
    output_shape->size = 0;
    d906:	6003      	str	r3, [r0, #0]
    d908:	e7f2      	b.n	d8f0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x8c>
      TF_LITE_ENSURE_EQ(context, stretch_dim, -1);
    d90a:	6965      	ldr	r5, [r4, #20]
    d90c:	f04f 33ff 	mov.w	r3, #4294967295
    d910:	9303      	str	r3, [sp, #12]
    d912:	f8cd c008 	str.w	ip, [sp, #8]
    d916:	4b2c      	ldr	r3, [pc, #176]	; (d9c8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x164>)
    d918:	9301      	str	r3, [sp, #4]
    d91a:	4b2c      	ldr	r3, [pc, #176]	; (d9cc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x168>)
    d91c:	9300      	str	r3, [sp, #0]
    d91e:	233a      	movs	r3, #58	; 0x3a
    d920:	4a26      	ldr	r2, [pc, #152]	; (d9bc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d922:	492b      	ldr	r1, [pc, #172]	; (d9d0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x16c>)
    d924:	4620      	mov	r0, r4
    d926:	47a8      	blx	r5
    d928:	2001      	movs	r0, #1
    d92a:	e7cf      	b.n	d8cc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
      num_output_elements *= value;
    d92c:	fb01 f707 	mul.w	r7, r1, r7
  for (int i = 0; i < output_shape->size; ++i) {
    d930:	3301      	adds	r3, #1
    d932:	6801      	ldr	r1, [r0, #0]
    d934:	4299      	cmp	r1, r3
    d936:	dd0a      	ble.n	d94e <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xea>
    int value = output_shape->data[i];
    d938:	eb00 0183 	add.w	r1, r0, r3, lsl #2
    d93c:	6849      	ldr	r1, [r1, #4]
    if (value == -1) {
    d93e:	f1b1 3fff 	cmp.w	r1, #4294967295
    d942:	d1f3      	bne.n	d92c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xc8>
      TF_LITE_ENSURE_EQ(context, stretch_dim, -1);
    d944:	f1bc 3fff 	cmp.w	ip, #4294967295
    d948:	d1df      	bne.n	d90a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xa6>
      stretch_dim = i;
    d94a:	469c      	mov	ip, r3
    d94c:	e7f0      	b.n	d930 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xcc>
  if (stretch_dim != -1) {
    d94e:	f1bc 3fff 	cmp.w	ip, #4294967295
    d952:	d006      	beq.n	d962 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xfe>
    output_shape->data[stretch_dim] = num_input_elements / num_output_elements;
    d954:	fb92 f3f7 	sdiv	r3, r2, r7
    d958:	eb00 008c 	add.w	r0, r0, ip, lsl #2
    d95c:	6043      	str	r3, [r0, #4]
    num_output_elements *= output_shape->data[stretch_dim];
    d95e:	fb03 f707 	mul.w	r7, r3, r7
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    d962:	7828      	ldrb	r0, [r5, #0]
    d964:	7833      	ldrb	r3, [r6, #0]
    d966:	4298      	cmp	r0, r3
    d968:	d10f      	bne.n	d98a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x126>
  TF_LITE_ENSURE_EQ(context, num_input_elements, num_output_elements);
    d96a:	4297      	cmp	r7, r2
    d96c:	d021      	beq.n	d9b2 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x14e>
    d96e:	6965      	ldr	r5, [r4, #20]
    d970:	9703      	str	r7, [sp, #12]
    d972:	9202      	str	r2, [sp, #8]
    d974:	4b17      	ldr	r3, [pc, #92]	; (d9d4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x170>)
    d976:	9301      	str	r3, [sp, #4]
    d978:	4b17      	ldr	r3, [pc, #92]	; (d9d8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x174>)
    d97a:	9300      	str	r3, [sp, #0]
    d97c:	2346      	movs	r3, #70	; 0x46
    d97e:	4a0f      	ldr	r2, [pc, #60]	; (d9bc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d980:	4913      	ldr	r1, [pc, #76]	; (d9d0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x16c>)
    d982:	4620      	mov	r0, r4
    d984:	47a8      	blx	r5
    d986:	2001      	movs	r0, #1
    d988:	e7a0      	b.n	d8cc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
    d98a:	6967      	ldr	r7, [r4, #20]
    d98c:	f7fb fc62 	bl	9254 <TfLiteTypeGetName>
    d990:	4605      	mov	r5, r0
    d992:	7830      	ldrb	r0, [r6, #0]
    d994:	f7fb fc5e 	bl	9254 <TfLiteTypeGetName>
    d998:	9003      	str	r0, [sp, #12]
    d99a:	9502      	str	r5, [sp, #8]
    d99c:	4b0f      	ldr	r3, [pc, #60]	; (d9dc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x178>)
    d99e:	9301      	str	r3, [sp, #4]
    d9a0:	4b0f      	ldr	r3, [pc, #60]	; (d9e0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x17c>)
    d9a2:	9300      	str	r3, [sp, #0]
    d9a4:	2345      	movs	r3, #69	; 0x45
    d9a6:	4a05      	ldr	r2, [pc, #20]	; (d9bc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x158>)
    d9a8:	490e      	ldr	r1, [pc, #56]	; (d9e4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x180>)
    d9aa:	4620      	mov	r0, r4
    d9ac:	47b8      	blx	r7
    d9ae:	2001      	movs	r0, #1
    d9b0:	e78c      	b.n	d8cc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
  return kTfLiteOk;
    d9b2:	2000      	movs	r0, #0
    d9b4:	e78a      	b.n	d8cc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x68>
    d9b6:	bf00      	nop
    d9b8:	00027100 	.word	0x00027100
    d9bc:	0002749c 	.word	0x0002749c
    d9c0:	000266ec 	.word	0x000266ec
    d9c4:	00027128 	.word	0x00027128
    d9c8:	000274ec 	.word	0x000274ec
    d9cc:	000274f0 	.word	0x000274f0
    d9d0:	000269ac 	.word	0x000269ac
    d9d4:	000274fc 	.word	0x000274fc
    d9d8:	00027510 	.word	0x00027510
    d9dc:	00026fc0 	.word	0x00026fc0
    d9e0:	00026fd0 	.word	0x00026fd0
    d9e4:	00027338 	.word	0x00027338

0000d9e8 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
    d9e8:	b570      	push	{r4, r5, r6, lr}
    d9ea:	b084      	sub	sp, #16
    d9ec:	4605      	mov	r5, r0
    d9ee:	460c      	mov	r4, r1
    d9f0:	680b      	ldr	r3, [r1, #0]
    d9f2:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE(context, NumInputs(node) == 1 || NumInputs(node) == 2);
    d9f4:	2b01      	cmp	r3, #1
    d9f6:	d00a      	beq.n	da0e <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x26>
    d9f8:	2b02      	cmp	r3, #2
    d9fa:	d008      	beq.n	da0e <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x26>
    d9fc:	6944      	ldr	r4, [r0, #20]
    d9fe:	4b1a      	ldr	r3, [pc, #104]	; (da68 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x80>)
    da00:	9300      	str	r3, [sp, #0]
    da02:	234b      	movs	r3, #75	; 0x4b
    da04:	4a19      	ldr	r2, [pc, #100]	; (da6c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x84>)
    da06:	491a      	ldr	r1, [pc, #104]	; (da70 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x88>)
    da08:	47a0      	blx	r4
    da0a:	2001      	movs	r0, #1
    da0c:	e011      	b.n	da32 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x4a>
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
    da0e:	6863      	ldr	r3, [r4, #4]
    da10:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
    da12:	2b01      	cmp	r3, #1
    da14:	d00f      	beq.n	da36 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x4e>
    da16:	696e      	ldr	r6, [r5, #20]
    da18:	2401      	movs	r4, #1
    da1a:	9403      	str	r4, [sp, #12]
    da1c:	9302      	str	r3, [sp, #8]
    da1e:	4b15      	ldr	r3, [pc, #84]	; (da74 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x8c>)
    da20:	9301      	str	r3, [sp, #4]
    da22:	4b15      	ldr	r3, [pc, #84]	; (da78 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x90>)
    da24:	9300      	str	r3, [sp, #0]
    da26:	234c      	movs	r3, #76	; 0x4c
    da28:	4a10      	ldr	r2, [pc, #64]	; (da6c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x84>)
    da2a:	4914      	ldr	r1, [pc, #80]	; (da7c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x94>)
    da2c:	4628      	mov	r0, r5
    da2e:	47b0      	blx	r6
    da30:	4620      	mov	r0, r4
  TF_LITE_ENSURE_EQ(context, ReshapeOutput(context, node), kTfLiteOk);
  return kTfLiteOk;
}
    da32:	b004      	add	sp, #16
    da34:	bd70      	pop	{r4, r5, r6, pc}
  TF_LITE_ENSURE_EQ(context, ReshapeOutput(context, node), kTfLiteOk);
    da36:	4621      	mov	r1, r4
    da38:	4628      	mov	r0, r5
    da3a:	f7ff ff13 	bl	d864 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>
    da3e:	2800      	cmp	r0, #0
    da40:	d0f7      	beq.n	da32 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x4a>
    da42:	696e      	ldr	r6, [r5, #20]
    da44:	4621      	mov	r1, r4
    da46:	4628      	mov	r0, r5
    da48:	f7ff ff0c 	bl	d864 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>
    da4c:	2300      	movs	r3, #0
    da4e:	9303      	str	r3, [sp, #12]
    da50:	9002      	str	r0, [sp, #8]
    da52:	4b0b      	ldr	r3, [pc, #44]	; (da80 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x98>)
    da54:	9301      	str	r3, [sp, #4]
    da56:	4b0b      	ldr	r3, [pc, #44]	; (da84 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x9c>)
    da58:	9300      	str	r3, [sp, #0]
    da5a:	234d      	movs	r3, #77	; 0x4d
    da5c:	4a03      	ldr	r2, [pc, #12]	; (da6c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x84>)
    da5e:	4907      	ldr	r1, [pc, #28]	; (da7c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x94>)
    da60:	4628      	mov	r0, r5
    da62:	47b0      	blx	r6
    da64:	2001      	movs	r0, #1
    da66:	e7e4      	b.n	da32 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x4a>
    da68:	00027524 	.word	0x00027524
    da6c:	0002749c 	.word	0x0002749c
    da70:	000266ec 	.word	0x000266ec
    da74:	00027734 	.word	0x00027734
    da78:	00027554 	.word	0x00027554
    da7c:	000269ac 	.word	0x000269ac
    da80:	00027568 	.word	0x00027568
    da84:	00027574 	.word	0x00027574

0000da88 <_ZN6tflite3ops5micro16Register_RESHAPEEv>:
  return kTfLiteOk;
}

}  // namespace reshape

TfLiteRegistration Register_RESHAPE() {
    da88:	b470      	push	{r4, r5, r6}
    da8a:	4606      	mov	r6, r0
          /*prepare=*/reshape::Prepare,
          /*invoke=*/reshape::Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    da8c:	4604      	mov	r4, r0
    da8e:	4d05      	ldr	r5, [pc, #20]	; (daa4 <_ZN6tflite3ops5micro16Register_RESHAPEEv+0x1c>)
    da90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    da92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    da94:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    da98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    da9c:	4630      	mov	r0, r6
    da9e:	bc70      	pop	{r4, r5, r6}
    daa0:	4770      	bx	lr
    daa2:	bf00      	nop
    daa4:	000170d0 	.word	0x000170d0

0000daa8 <_ZN6tflite16Register_SOFTMAXEv>:
      return kTfLiteError;
  }
}
}  // namespace

TfLiteRegistration Register_SOFTMAX() {
    daa8:	b470      	push	{r4, r5, r6}
    daaa:	4606      	mov	r6, r0
          /*prepare=*/SoftmaxPrepare,
          /*invoke=*/SoftmaxEval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
    daac:	4604      	mov	r4, r0
    daae:	4d05      	ldr	r5, [pc, #20]	; (dac4 <_ZN6tflite16Register_SOFTMAXEv+0x1c>)
    dab0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    dab2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    dab4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    dab8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
    dabc:	4630      	mov	r0, r6
    dabe:	bc70      	pop	{r4, r5, r6}
    dac0:	4770      	bx	lr
    dac2:	bf00      	nop
    dac4:	000170f0 	.word	0x000170f0

0000dac8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
}

// Quantized softmax with int8_t/uint8_t input and int8_t/uint8_t/int16_t
// output.
template <typename InputT, typename OutputT>
inline void Softmax(const SoftmaxParams& params,
    dac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dacc:	b091      	sub	sp, #68	; 0x44
    dace:	4691      	mov	r9, r2
                    const RuntimeShape& input_shape, const InputT* input_data,
                    const RuntimeShape& output_shape, OutputT* output_data) {
  const int32_t input_beta_multiplier = params.input_multiplier;
    dad0:	f8d0 8008 	ldr.w	r8, [r0, #8]
  const int32_t input_beta_left_shift = params.input_left_shift;
    dad4:	68c2      	ldr	r2, [r0, #12]
    dad6:	9206      	str	r2, [sp, #24]
  const int diff_min = params.diff_min;
    dad8:	6987      	ldr	r7, [r0, #24]
  inline int32_t DimensionsCount() const { return size_; }
    dada:	680d      	ldr	r5, [r1, #0]
      gemmlowp::FixedPoint<int32_t, kScaledDiffIntegerBits>;
  using FixedPointAccum =
      gemmlowp::FixedPoint<int32_t, kAccumulationIntegerBits>;
  using FixedPoint0 = gemmlowp::FixedPoint<int32_t, 0>;

  const int trailing_dim = input_shape.DimensionsCount() - 1;
    dadc:	1e68      	subs	r0, r5, #1

// A combination of MatchingFlatSize() and FlatSizeSkipDim().
inline int MatchingFlatSizeSkipDim(const RuntimeShape& shape, int skip_dim,
                                   const RuntimeShape& check_shape_0) {
  const int dims_count = shape.DimensionsCount();
  for (int i = 0; i < dims_count; ++i) {
    dade:	2200      	movs	r2, #0
    dae0:	e011      	b.n	db06 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e>
    TFLITE_DCHECK_GE(i, 0);
    dae2:	f008 faeb 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    dae6:	f008 fae9 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    daea:	eb01 0482 	add.w	r4, r1, r2, lsl #2
    daee:	6866      	ldr	r6, [r4, #4]
    daf0:	e017      	b.n	db22 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x5a>
    TFLITE_DCHECK_GE(i, 0);
    daf2:	f008 fae3 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    daf6:	f008 fae1 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dafa:	eb03 0482 	add.w	r4, r3, r2, lsl #2
    dafe:	6864      	ldr	r4, [r4, #4]
    if (i != skip_dim) {
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    db00:	42b4      	cmp	r4, r6
    db02:	d119      	bne.n	db38 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x70>
  for (int i = 0; i < dims_count; ++i) {
    db04:	3201      	adds	r2, #1
    db06:	4295      	cmp	r5, r2
    db08:	dd18      	ble.n	db3c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x74>
    if (i != skip_dim) {
    db0a:	4290      	cmp	r0, r2
    db0c:	d0fa      	beq.n	db04 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3c>
    TFLITE_DCHECK_GE(i, 0);
    db0e:	2a00      	cmp	r2, #0
    db10:	dbe7      	blt.n	dae2 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1a>
    TFLITE_DCHECK_LT(i, size_);
    db12:	680c      	ldr	r4, [r1, #0]
    db14:	42a2      	cmp	r2, r4
    db16:	dae6      	bge.n	dae6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    db18:	2c05      	cmp	r4, #5
    db1a:	dde6      	ble.n	daea <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x22>
    db1c:	684c      	ldr	r4, [r1, #4]
    db1e:	f854 6022 	ldr.w	r6, [r4, r2, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    db22:	2a00      	cmp	r2, #0
    db24:	dbe5      	blt.n	daf2 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2a>
    TFLITE_DCHECK_LT(i, size_);
    db26:	681c      	ldr	r4, [r3, #0]
    db28:	42a2      	cmp	r2, r4
    db2a:	dae4      	bge.n	daf6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    db2c:	2c05      	cmp	r4, #5
    db2e:	dde4      	ble.n	dafa <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x32>
    db30:	685c      	ldr	r4, [r3, #4]
    db32:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
    db36:	e7e3      	b.n	db00 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x38>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    db38:	f008 fac0 	bl	160bc <abort>
  inline int32_t DimensionsCount() const { return size_; }
    db3c:	680d      	ldr	r5, [r1, #0]
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    db3e:	2800      	cmp	r0, #0
    db40:	db08      	blt.n	db54 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x8c>
    db42:	42a8      	cmp	r0, r5
    db44:	da06      	bge.n	db54 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x8c>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    db46:	2d05      	cmp	r5, #5
    db48:	dd06      	ble.n	db58 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x90>
    db4a:	684e      	ldr	r6, [r1, #4]
  for (int i = 0; i < dims_count; ++i) {
    db4c:	2200      	movs	r2, #0
  int flat_size = 1;
    db4e:	2401      	movs	r4, #1
    db50:	46ac      	mov	ip, r5
    db52:	e007      	b.n	db64 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x9c>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    db54:	f008 fab2 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    db58:	1d0e      	adds	r6, r1, #4
    db5a:	e7f7      	b.n	db4c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x84>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    db5c:	2501      	movs	r5, #1
    db5e:	fb05 f404 	mul.w	r4, r5, r4
  for (int i = 0; i < dims_count; ++i) {
    db62:	3201      	adds	r2, #1
    db64:	4594      	cmp	ip, r2
    db66:	dd04      	ble.n	db72 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xaa>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    db68:	4290      	cmp	r0, r2
    db6a:	d0f7      	beq.n	db5c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x94>
    db6c:	f856 5022 	ldr.w	r5, [r6, r2, lsl #2]
    db70:	e7f5      	b.n	db5e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x96>
    db72:	9409      	str	r4, [sp, #36]	; 0x24
    TFLITE_DCHECK_GE(i, 0);
    db74:	2800      	cmp	r0, #0
    db76:	db2e      	blt.n	dbd6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x10e>
    TFLITE_DCHECK_LT(i, size_);
    db78:	680a      	ldr	r2, [r1, #0]
    db7a:	4290      	cmp	r0, r2
    db7c:	da2d      	bge.n	dbda <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x112>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    db7e:	2a05      	cmp	r2, #5
    db80:	dd2d      	ble.n	dbde <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x116>
    db82:	684a      	ldr	r2, [r1, #4]
    db84:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    db88:	2800      	cmp	r0, #0
    db8a:	db2c      	blt.n	dbe6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x11e>
    TFLITE_DCHECK_LT(i, size_);
    db8c:	6819      	ldr	r1, [r3, #0]
    db8e:	4288      	cmp	r0, r1
    db90:	da2b      	bge.n	dbea <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x122>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    db92:	2905      	cmp	r1, #5
    db94:	dd2b      	ble.n	dbee <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x126>
    db96:	6859      	ldr	r1, [r3, #4]
    db98:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    db9c:	4291      	cmp	r1, r2
    db9e:	d12a      	bne.n	dbf6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x12e>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    dba0:	920f      	str	r2, [sp, #60]	; 0x3c
    TFLITE_DCHECK_GE(i, 0);
    dba2:	2800      	cmp	r0, #0
    dba4:	db29      	blt.n	dbfa <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x132>
    TFLITE_DCHECK_LT(i, size_);
    dba6:	6819      	ldr	r1, [r3, #0]
    dba8:	4288      	cmp	r0, r1
    dbaa:	da28      	bge.n	dbfe <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x136>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dbac:	2905      	cmp	r1, #5
    dbae:	dd28      	ble.n	dc02 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x13a>
    dbb0:	685b      	ldr	r3, [r3, #4]
    dbb2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    dbb6:	930e      	str	r3, [sp, #56]	; 0x38
      if (__b < __a)
    dbb8:	429a      	cmp	r2, r3
    dbba:	dc26      	bgt.n	dc0a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x142>
      return __a;
    dbbc:	ab0f      	add	r3, sp, #60	; 0x3c
    dbbe:	f8d3 b000 	ldr.w	fp, [r3]
  const int outer_size =
      MatchingFlatSizeSkipDim(input_shape, trailing_dim, output_shape);
  const int depth =
      MatchingDim(input_shape, trailing_dim, output_shape, trailing_dim);

  for (int i = 0; i < outer_size; ++i) {
    dbc2:	f04f 0a00 	mov.w	sl, #0
    dbc6:	4642      	mov	r2, r8
    dbc8:	46d0      	mov	r8, sl
    dbca:	9702      	str	r7, [sp, #8]
    dbcc:	464b      	mov	r3, r9
    dbce:	46d9      	mov	r9, fp
    dbd0:	469b      	mov	fp, r3
    dbd2:	4692      	mov	sl, r2
    dbd4:	e15d      	b.n	de92 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ca>
    TFLITE_DCHECK_GE(i, 0);
    dbd6:	f008 fa71 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    dbda:	f008 fa6f 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dbde:	eb01 0180 	add.w	r1, r1, r0, lsl #2
    dbe2:	684a      	ldr	r2, [r1, #4]
    dbe4:	e7d0      	b.n	db88 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xc0>
    TFLITE_DCHECK_GE(i, 0);
    dbe6:	f008 fa69 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    dbea:	f008 fa67 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dbee:	eb03 0180 	add.w	r1, r3, r0, lsl #2
    dbf2:	6849      	ldr	r1, [r1, #4]
    dbf4:	e7d2      	b.n	db9c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xd4>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    dbf6:	f008 fa61 	bl	160bc <abort>
    TFLITE_DCHECK_GE(i, 0);
    dbfa:	f008 fa5f 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    dbfe:	f008 fa5d 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dc02:	eb03 0380 	add.w	r3, r3, r0, lsl #2
    dc06:	685b      	ldr	r3, [r3, #4]
    dc08:	e7d5      	b.n	dbb6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xee>
	return __b;
    dc0a:	ab0e      	add	r3, sp, #56	; 0x38
    dc0c:	e7d7      	b.n	dbbe <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xf6>
    InputT max_in_row = std::numeric_limits<InputT>::min();
    for (int c = 0; c < depth; ++c) {
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    dc0e:	f991 2000 	ldrsb.w	r2, [r1]
    dc12:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
    for (int c = 0; c < depth; ++c) {
    dc16:	3301      	adds	r3, #1
    dc18:	454b      	cmp	r3, r9
    dc1a:	da0c      	bge.n	dc36 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x16e>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    dc1c:	fb09 3208 	mla	r2, r9, r8, r3
    dc20:	eb0b 0102 	add.w	r1, fp, r2
      if (__a < __b)
    dc24:	f99d 002b 	ldrsb.w	r0, [sp, #43]	; 0x2b
    dc28:	f91b 2002 	ldrsb.w	r2, [fp, r2]
    dc2c:	4282      	cmp	r2, r0
    dc2e:	dcee      	bgt.n	dc0e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x146>
      return __a;
    dc30:	f10d 012b 	add.w	r1, sp, #43	; 0x2b
    dc34:	e7eb      	b.n	dc0e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x146>
    retval.raw() = Dup<RawType>(x);
    dc36:	2000      	movs	r0, #0
    dc38:	f006 f896 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    }

    FixedPointAccum sum_of_exps = FixedPointAccum::Zero();
    dc3c:	4605      	mov	r5, r0
    for (int c = 0; c < depth; ++c) {
    dc3e:	2400      	movs	r4, #0
    dc40:	9f06      	ldr	r7, [sp, #24]
    dc42:	9e02      	ldr	r6, [sp, #8]
    dc44:	e01a      	b.n	dc7c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1b4>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    dc46:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    dc4a:	d002      	beq.n	dc52 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x18a>
    dc4c:	f04f 0c00 	mov.w	ip, #0
    dc50:	e024      	b.n	dc9c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1d4>
    dc52:	f04f 0c01 	mov.w	ip, #1
    dc56:	e021      	b.n	dc9c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1d4>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    dc58:	4993      	ldr	r1, [pc, #588]	; (dea8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
    dc5a:	e02f      	b.n	dcbc <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1f4>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    dc5c:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    dc5e:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    dc62:	f1bc 0f00 	cmp.w	ip, #0
    dc66:	d13a      	bne.n	dcde <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x216>
        const int32_t input_diff_rescaled =
            MultiplyByQuantizedMultiplierGreaterThanOne(
                input_diff, input_beta_multiplier, input_beta_left_shift);
        const FixedPointScaledDiff scaled_diff_f8 =
            FixedPointScaledDiff::FromRaw(input_diff_rescaled);
        sum_of_exps = sum_of_exps + gemmlowp::Rescale<kAccumulationIntegerBits>(
    dc68:	f7ff fa90 	bl	d18c <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
    dc6c:	f006 ffb2 	bl	14bd4 <_ZN8gemmlowp7RescaleILi12EiLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
    dc70:	4601      	mov	r1, r0
    dc72:	4628      	mov	r0, r5
    dc74:	f006 ff6a 	bl	14b4c <_ZN8gemmlowpplIiLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>
    dc78:	4605      	mov	r5, r0
    for (int c = 0; c < depth; ++c) {
    dc7a:	3401      	adds	r4, #1
    dc7c:	454c      	cmp	r4, r9
    dc7e:	da31      	bge.n	dce4 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x21c>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
    dc80:	fb09 4308 	mla	r3, r9, r8, r4
    dc84:	f91b 2003 	ldrsb.w	r2, [fp, r3]
    dc88:	f99d 302b 	ldrsb.w	r3, [sp, #43]	; 0x2b
      int32_t input_diff =
    dc8c:	1ad2      	subs	r2, r2, r3
      if (input_diff >= diff_min) {
    dc8e:	4296      	cmp	r6, r2
    dc90:	dcf3      	bgt.n	dc7a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1b2>
  return SaturatingRoundingDoublingHighMul(x * (1 << left_shift),
    dc92:	40ba      	lsls	r2, r7
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    dc94:	4592      	cmp	sl, r2
    dc96:	d0d6      	beq.n	dc46 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x17e>
    dc98:	f04f 0c00 	mov.w	ip, #0
  std::int64_t a_64(a);
    dc9c:	17d1      	asrs	r1, r2, #31
  std::int64_t ab_64 = a_64 * b_64;
    dc9e:	fb0a f301 	mul.w	r3, sl, r1
    dca2:	4650      	mov	r0, sl
    dca4:	17c1      	asrs	r1, r0, #31
    dca6:	fb02 3101 	mla	r1, r2, r1, r3
    dcaa:	fbaa 2302 	umull	r2, r3, sl, r2
    dcae:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    dcb0:	2a00      	cmp	r2, #0
    dcb2:	f173 0100 	sbcs.w	r1, r3, #0
    dcb6:	dbcf      	blt.n	dc58 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x190>
    dcb8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    dcbc:	1852      	adds	r2, r2, r1
    dcbe:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    dcc2:	4611      	mov	r1, r2
    dcc4:	4618      	mov	r0, r3
    dcc6:	2a00      	cmp	r2, #0
    dcc8:	f173 0e00 	sbcs.w	lr, r3, #0
    dccc:	dac6      	bge.n	dc5c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x194>
    dcce:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    dcd2:	1851      	adds	r1, r2, r1
    dcd4:	f04f 0000 	mov.w	r0, #0
    dcd8:	eb43 0000 	adc.w	r0, r3, r0
    dcdc:	e7be      	b.n	dc5c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x194>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    dcde:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    dce2:	e7c1      	b.n	dc68 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1a0>
      input_val);
}

inline int32_t GetReciprocal(int32_t x, int x_integer_digits,
                             int* num_bits_over_unit) {
  int headroom_plus_one = CountLeadingZeros(static_cast<uint32_t>(x));
    dce4:	4628      	mov	r0, r5
    dce6:	f006 fe3e 	bl	14966 <_ZN6tflite17CountLeadingZerosIjEEiT_>
  // This is the number of bits to the left of the binary point above 1.0.
  // Consider x=1.25.  In that case shifted_scale=0.8 and
  // no later adjustment will be needed.
  *num_bits_over_unit = x_integer_digits - headroom_plus_one;
    dcea:	f1c0 030c 	rsb	r3, r0, #12
    dcee:	9307      	str	r3, [sp, #28]
  const int32_t shifted_sum_minus_one =
      static_cast<int32_t>((static_cast<uint32_t>(x) << headroom_plus_one) -
    dcf0:	fa05 f000 	lsl.w	r0, r5, r0
                           (static_cast<uint32_t>(1) << 31));

  gemmlowp::FixedPoint<int32_t, 0> shifted_scale =
      gemmlowp::one_over_one_plus_x_for_x_in_0_1(
          gemmlowp::FixedPoint<int32_t, 0>::FromRaw(shifted_sum_minus_one));
    dcf4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
    dcf8:	f7ff f892 	bl	ce20 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_>
                                        exp_on_negative_values(scaled_diff_f8));
      }
    }

    int num_bits_over_unit;
    FixedPoint0 shifted_scale = FixedPoint0::FromRaw(GetReciprocal(
    dcfc:	9008      	str	r0, [sp, #32]
        sum_of_exps.raw(), kAccumulationIntegerBits, &num_bits_over_unit));

    for (int c = 0; c < depth; ++c) {
    dcfe:	2600      	movs	r6, #0
    dd00:	f8cd 8000 	str.w	r8, [sp]
    dd04:	4657      	mov	r7, sl
    dd06:	46ca      	mov	sl, r9
    dd08:	f8cd b004 	str.w	fp, [sp, #4]
    dd0c:	e02b      	b.n	dd66 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x29e>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    dd0e:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    dd12:	d001      	beq.n	dd18 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x250>
    dd14:	2500      	movs	r5, #0
    dd16:	e039      	b.n	dd8c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2c4>
    dd18:	2501      	movs	r5, #1
    dd1a:	e037      	b.n	dd8c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2c4>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    dd1c:	4962      	ldr	r1, [pc, #392]	; (dea8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
    dd1e:	e045      	b.n	ddac <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e4>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    dd20:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    dd24:	1851      	adds	r1, r2, r1
    dd26:	f04f 0000 	mov.w	r0, #0
    dd2a:	eb43 0000 	adc.w	r0, r3, r0
    dd2e:	e046      	b.n	ddbe <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2f6>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    dd30:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    dd34:	e048      	b.n	ddc8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x300>
  assert(exponent >= 0);
    dd36:	4b5d      	ldr	r3, [pc, #372]	; (deac <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e4>)
    dd38:	4a5d      	ldr	r2, [pc, #372]	; (deb0 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e8>)
    dd3a:	f44f 71b3 	mov.w	r1, #358	; 0x166
    dd3e:	485d      	ldr	r0, [pc, #372]	; (deb4 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>)
    dd40:	f002 fdfa 	bl	10938 <__assert_func>
  assert(exponent <= 31);
    dd44:	4b5c      	ldr	r3, [pc, #368]	; (deb8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3f0>)
    dd46:	4a5a      	ldr	r2, [pc, #360]	; (deb0 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e8>)
    dd48:	f240 1167 	movw	r1, #359	; 0x167
    dd4c:	4859      	ldr	r0, [pc, #356]	; (deb4 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>)
    dd4e:	f002 fdf3 	bl	10938 <__assert_func>
	return __b;
    dd52:	ab0c      	add	r3, sp, #48	; 0x30
    dd54:	e089      	b.n	de6a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3a2>
	return __b;
    dd56:	ab0d      	add	r3, sp, #52	; 0x34
    dd58:	e08e      	b.n	de78 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3b0>
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
            std::min(shifted_output,
                     static_cast<int32_t>(std::numeric_limits<OutputT>::max())),
            static_cast<int32_t>(std::numeric_limits<OutputT>::min())));
      } else {
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
    dd5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    dd5e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    dd60:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    for (int c = 0; c < depth; ++c) {
    dd64:	3601      	adds	r6, #1
    dd66:	4556      	cmp	r6, sl
    dd68:	f280 808b 	bge.w	de82 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ba>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
    dd6c:	9b00      	ldr	r3, [sp, #0]
    dd6e:	fb0a 6403 	mla	r4, sl, r3, r6
    dd72:	9b01      	ldr	r3, [sp, #4]
    dd74:	571a      	ldrsb	r2, [r3, r4]
    dd76:	f99d 302b 	ldrsb.w	r3, [sp, #43]	; 0x2b
      int32_t input_diff =
    dd7a:	1ad2      	subs	r2, r2, r3
      if (input_diff >= diff_min) {
    dd7c:	9b02      	ldr	r3, [sp, #8]
    dd7e:	4293      	cmp	r3, r2
    dd80:	dceb      	bgt.n	dd5a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x292>
  return SaturatingRoundingDoublingHighMul(x * (1 << left_shift),
    dd82:	9b06      	ldr	r3, [sp, #24]
    dd84:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    dd86:	4297      	cmp	r7, r2
    dd88:	d0c1      	beq.n	dd0e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x246>
    dd8a:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    dd8c:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    dd8e:	ea4f 79e7 	mov.w	r9, r7, asr #31
  std::int64_t ab_64 = a_64 * b_64;
    dd92:	fb02 f309 	mul.w	r3, r2, r9
    dd96:	fb07 3101 	mla	r1, r7, r1, r3
    dd9a:	fba2 2307 	umull	r2, r3, r2, r7
    dd9e:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    dda0:	2a00      	cmp	r2, #0
    dda2:	f173 0100 	sbcs.w	r1, r3, #0
    dda6:	dbb9      	blt.n	dd1c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x254>
    dda8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    ddac:	1852      	adds	r2, r2, r1
    ddae:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    ddb2:	4611      	mov	r1, r2
    ddb4:	4618      	mov	r0, r3
    ddb6:	2a00      	cmp	r2, #0
    ddb8:	f173 0c00 	sbcs.w	ip, r3, #0
    ddbc:	dbb0      	blt.n	dd20 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x258>
    ddbe:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    ddc0:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    ddc4:	2d00      	cmp	r5, #0
    ddc6:	d1b3      	bne.n	dd30 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x268>
        FixedPoint0 exp_in_0 = exp_on_negative_values(scaled_diff_f8);
    ddc8:	f7ff f9e0 	bl	d18c <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
    ddcc:	4601      	mov	r1, r0
            (shifted_scale * exp_in_0).raw(),
    ddce:	9808      	ldr	r0, [sp, #32]
    ddd0:	f7ff f8ce 	bl	cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    ddd4:	4605      	mov	r5, r0
  assert(exponent >= 0);
    ddd6:	9b07      	ldr	r3, [sp, #28]
    ddd8:	f113 090f 	adds.w	r9, r3, #15
    dddc:	d4ab      	bmi.n	dd36 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x26e>
  assert(exponent <= 31);
    ddde:	f1b9 0f1f 	cmp.w	r9, #31
    dde2:	dcaf      	bgt.n	dd44 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x27c>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    dde4:	f04f 0b01 	mov.w	fp, #1
    dde8:	fa0b f009 	lsl.w	r0, fp, r9
    ddec:	3801      	subs	r0, #1
    ddee:	f005 ffbb 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ddf2:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    ddf4:	2000      	movs	r0, #0
    ddf6:	f005 ffb7 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    ddfa:	9003      	str	r0, [sp, #12]
  const IntegerType one = Dup<IntegerType>(1);
    ddfc:	4658      	mov	r0, fp
    ddfe:	f005 ffb3 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    de02:	9004      	str	r0, [sp, #16]
  const IntegerType remainder = BitAnd(x, mask);
    de04:	4641      	mov	r1, r8
    de06:	4628      	mov	r0, r5
    de08:	f005 ffaf 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    de0c:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    de0e:	4659      	mov	r1, fp
    de10:	4640      	mov	r0, r8
    de12:	f005 ffac 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    de16:	4680      	mov	r8, r0
    de18:	9903      	ldr	r1, [sp, #12]
    de1a:	4628      	mov	r0, r5
    de1c:	f005 ffb3 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    de20:	f8dd b010 	ldr.w	fp, [sp, #16]
    de24:	4659      	mov	r1, fp
    de26:	f005 ffa0 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    de2a:	4601      	mov	r1, r0
    de2c:	4640      	mov	r0, r8
    de2e:	f005 ffa0 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    de32:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    de34:	4649      	mov	r1, r9
    de36:	4628      	mov	r0, r5
    de38:	f005 ff99 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    de3c:	4605      	mov	r5, r0
    de3e:	4641      	mov	r1, r8
    de40:	9805      	ldr	r0, [sp, #20]
    de42:	f005 ffa8 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    de46:	4659      	mov	r1, fp
    de48:	f005 ff8f 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    de4c:	4601      	mov	r1, r0
    de4e:	4628      	mov	r0, r5
    de50:	f005 ff8f 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
            unsat_output +
    de54:	f5a0 4000 	sub.w	r0, r0, #32768	; 0x8000
        const int32_t shifted_output =
    de58:	900b      	str	r0, [sp, #44]	; 0x2c
                     static_cast<int32_t>(std::numeric_limits<OutputT>::max())),
    de5a:	f647 73ff 	movw	r3, #32767	; 0x7fff
    de5e:	930c      	str	r3, [sp, #48]	; 0x30
      if (__b < __a)
    de60:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    de64:	f6bf af75 	bge.w	dd52 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x28a>
      return __a;
    de68:	ab0b      	add	r3, sp, #44	; 0x2c
            static_cast<int32_t>(std::numeric_limits<OutputT>::min())));
    de6a:	4a14      	ldr	r2, [pc, #80]	; (debc <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3f4>)
    de6c:	920d      	str	r2, [sp, #52]	; 0x34
      if (__a < __b)
    de6e:	681a      	ldr	r2, [r3, #0]
    de70:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
    de74:	f6ff af6f 	blt.w	dd56 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x28e>
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
    de78:	681b      	ldr	r3, [r3, #0]
    de7a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    de7c:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    de80:	e770      	b.n	dd64 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x29c>
    de82:	f8dd 8000 	ldr.w	r8, [sp]
    de86:	46d1      	mov	r9, sl
    de88:	46ba      	mov	sl, r7
    de8a:	f8dd b004 	ldr.w	fp, [sp, #4]
  for (int i = 0; i < outer_size; ++i) {
    de8e:	f108 0801 	add.w	r8, r8, #1
    de92:	9b09      	ldr	r3, [sp, #36]	; 0x24
    de94:	4598      	cmp	r8, r3
    de96:	da04      	bge.n	dea2 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
    InputT max_in_row = std::numeric_limits<InputT>::min();
    de98:	2380      	movs	r3, #128	; 0x80
    de9a:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
    for (int c = 0; c < depth; ++c) {
    de9e:	2300      	movs	r3, #0
    dea0:	e6ba      	b.n	dc18 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x150>
      }
    }
  }
}
    dea2:	b011      	add	sp, #68	; 0x44
    dea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dea8:	c0000001 	.word	0xc0000001
    deac:	00026ea0 	.word	0x00026ea0
    deb0:	00026eb0 	.word	0x00026eb0
    deb4:	00026f08 	.word	0x00026f08
    deb8:	00026f64 	.word	0x00026f64
    debc:	ffff8000 	.word	0xffff8000

0000dec0 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
inline void Softmax(const SoftmaxParams& params,
    dec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dec4:	b091      	sub	sp, #68	; 0x44
    dec6:	4691      	mov	r9, r2
  const int32_t input_beta_multiplier = params.input_multiplier;
    dec8:	f8d0 8008 	ldr.w	r8, [r0, #8]
  const int32_t input_beta_left_shift = params.input_left_shift;
    decc:	68c2      	ldr	r2, [r0, #12]
    dece:	9206      	str	r2, [sp, #24]
  const int diff_min = params.diff_min;
    ded0:	6987      	ldr	r7, [r0, #24]
  inline int32_t DimensionsCount() const { return size_; }
    ded2:	680d      	ldr	r5, [r1, #0]
  const int trailing_dim = input_shape.DimensionsCount() - 1;
    ded4:	1e68      	subs	r0, r5, #1
  for (int i = 0; i < dims_count; ++i) {
    ded6:	2200      	movs	r2, #0
    ded8:	e011      	b.n	defe <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e>
    TFLITE_DCHECK_GE(i, 0);
    deda:	f008 f8ef 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    dede:	f008 f8ed 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dee2:	eb01 0482 	add.w	r4, r1, r2, lsl #2
    dee6:	6866      	ldr	r6, [r4, #4]
    dee8:	e017      	b.n	df1a <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x5a>
    TFLITE_DCHECK_GE(i, 0);
    deea:	f008 f8e7 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    deee:	f008 f8e5 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    def2:	eb03 0482 	add.w	r4, r3, r2, lsl #2
    def6:	6864      	ldr	r4, [r4, #4]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    def8:	42b4      	cmp	r4, r6
    defa:	d119      	bne.n	df30 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x70>
  for (int i = 0; i < dims_count; ++i) {
    defc:	3201      	adds	r2, #1
    defe:	4295      	cmp	r5, r2
    df00:	dd18      	ble.n	df34 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x74>
    if (i != skip_dim) {
    df02:	4290      	cmp	r0, r2
    df04:	d0fa      	beq.n	defc <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3c>
    TFLITE_DCHECK_GE(i, 0);
    df06:	2a00      	cmp	r2, #0
    df08:	dbe7      	blt.n	deda <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1a>
    TFLITE_DCHECK_LT(i, size_);
    df0a:	680c      	ldr	r4, [r1, #0]
    df0c:	42a2      	cmp	r2, r4
    df0e:	dae6      	bge.n	dede <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    df10:	2c05      	cmp	r4, #5
    df12:	dde6      	ble.n	dee2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x22>
    df14:	684c      	ldr	r4, [r1, #4]
    df16:	f854 6022 	ldr.w	r6, [r4, r2, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    df1a:	2a00      	cmp	r2, #0
    df1c:	dbe5      	blt.n	deea <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2a>
    TFLITE_DCHECK_LT(i, size_);
    df1e:	681c      	ldr	r4, [r3, #0]
    df20:	42a2      	cmp	r2, r4
    df22:	dae4      	bge.n	deee <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    df24:	2c05      	cmp	r4, #5
    df26:	dde4      	ble.n	def2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x32>
    df28:	685c      	ldr	r4, [r3, #4]
    df2a:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
    df2e:	e7e3      	b.n	def8 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x38>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    df30:	f008 f8c4 	bl	160bc <abort>
  inline int32_t DimensionsCount() const { return size_; }
    df34:	680d      	ldr	r5, [r1, #0]
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    df36:	2800      	cmp	r0, #0
    df38:	db08      	blt.n	df4c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x8c>
    df3a:	42a8      	cmp	r0, r5
    df3c:	da06      	bge.n	df4c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x8c>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    df3e:	2d05      	cmp	r5, #5
    df40:	dd06      	ble.n	df50 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x90>
    df42:	684e      	ldr	r6, [r1, #4]
  for (int i = 0; i < dims_count; ++i) {
    df44:	2200      	movs	r2, #0
  int flat_size = 1;
    df46:	2401      	movs	r4, #1
    df48:	46ac      	mov	ip, r5
    df4a:	e007      	b.n	df5c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x9c>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    df4c:	f008 f8b6 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    df50:	1d0e      	adds	r6, r1, #4
    df52:	e7f7      	b.n	df44 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x84>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    df54:	2501      	movs	r5, #1
    df56:	fb05 f404 	mul.w	r4, r5, r4
  for (int i = 0; i < dims_count; ++i) {
    df5a:	3201      	adds	r2, #1
    df5c:	4594      	cmp	ip, r2
    df5e:	dd04      	ble.n	df6a <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xaa>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    df60:	4290      	cmp	r0, r2
    df62:	d0f7      	beq.n	df54 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x94>
    df64:	f856 5022 	ldr.w	r5, [r6, r2, lsl #2]
    df68:	e7f5      	b.n	df56 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x96>
    df6a:	9409      	str	r4, [sp, #36]	; 0x24
    TFLITE_DCHECK_GE(i, 0);
    df6c:	2800      	cmp	r0, #0
    df6e:	db2e      	blt.n	dfce <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x10e>
    TFLITE_DCHECK_LT(i, size_);
    df70:	680a      	ldr	r2, [r1, #0]
    df72:	4290      	cmp	r0, r2
    df74:	da2d      	bge.n	dfd2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x112>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    df76:	2a05      	cmp	r2, #5
    df78:	dd2d      	ble.n	dfd6 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x116>
    df7a:	684a      	ldr	r2, [r1, #4]
    df7c:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    df80:	2800      	cmp	r0, #0
    df82:	db2c      	blt.n	dfde <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x11e>
    TFLITE_DCHECK_LT(i, size_);
    df84:	6819      	ldr	r1, [r3, #0]
    df86:	4288      	cmp	r0, r1
    df88:	da2b      	bge.n	dfe2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x122>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    df8a:	2905      	cmp	r1, #5
    df8c:	dd2b      	ble.n	dfe6 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x126>
    df8e:	6859      	ldr	r1, [r3, #4]
    df90:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    df94:	4291      	cmp	r1, r2
    df96:	d12a      	bne.n	dfee <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x12e>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    df98:	920f      	str	r2, [sp, #60]	; 0x3c
    TFLITE_DCHECK_GE(i, 0);
    df9a:	2800      	cmp	r0, #0
    df9c:	db29      	blt.n	dff2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x132>
    TFLITE_DCHECK_LT(i, size_);
    df9e:	6819      	ldr	r1, [r3, #0]
    dfa0:	4288      	cmp	r0, r1
    dfa2:	da28      	bge.n	dff6 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x136>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dfa4:	2905      	cmp	r1, #5
    dfa6:	dd28      	ble.n	dffa <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x13a>
    dfa8:	685b      	ldr	r3, [r3, #4]
    dfaa:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    dfae:	930e      	str	r3, [sp, #56]	; 0x38
      if (__b < __a)
    dfb0:	429a      	cmp	r2, r3
    dfb2:	dc26      	bgt.n	e002 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x142>
      return __a;
    dfb4:	ab0f      	add	r3, sp, #60	; 0x3c
    dfb6:	f8d3 b000 	ldr.w	fp, [r3]
  for (int i = 0; i < outer_size; ++i) {
    dfba:	f04f 0a00 	mov.w	sl, #0
    dfbe:	4642      	mov	r2, r8
    dfc0:	46d0      	mov	r8, sl
    dfc2:	9702      	str	r7, [sp, #8]
    dfc4:	464b      	mov	r3, r9
    dfc6:	46d9      	mov	r9, fp
    dfc8:	469b      	mov	fp, r3
    dfca:	4692      	mov	sl, r2
    dfcc:	e158      	b.n	e280 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3c0>
    TFLITE_DCHECK_GE(i, 0);
    dfce:	f008 f875 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    dfd2:	f008 f873 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dfd6:	eb01 0180 	add.w	r1, r1, r0, lsl #2
    dfda:	684a      	ldr	r2, [r1, #4]
    dfdc:	e7d0      	b.n	df80 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xc0>
    TFLITE_DCHECK_GE(i, 0);
    dfde:	f008 f86d 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    dfe2:	f008 f86b 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dfe6:	eb03 0180 	add.w	r1, r3, r0, lsl #2
    dfea:	6849      	ldr	r1, [r1, #4]
    dfec:	e7d2      	b.n	df94 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xd4>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    dfee:	f008 f865 	bl	160bc <abort>
    TFLITE_DCHECK_GE(i, 0);
    dff2:	f008 f863 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    dff6:	f008 f861 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    dffa:	eb03 0380 	add.w	r3, r3, r0, lsl #2
    dffe:	685b      	ldr	r3, [r3, #4]
    e000:	e7d5      	b.n	dfae <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xee>
	return __b;
    e002:	ab0e      	add	r3, sp, #56	; 0x38
    e004:	e7d7      	b.n	dfb6 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xf6>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    e006:	f991 2000 	ldrsb.w	r2, [r1]
    e00a:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
    for (int c = 0; c < depth; ++c) {
    e00e:	3301      	adds	r3, #1
    e010:	454b      	cmp	r3, r9
    e012:	da0c      	bge.n	e02e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x16e>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    e014:	fb09 3208 	mla	r2, r9, r8, r3
    e018:	eb0b 0102 	add.w	r1, fp, r2
      if (__a < __b)
    e01c:	f99d 002b 	ldrsb.w	r0, [sp, #43]	; 0x2b
    e020:	f91b 2002 	ldrsb.w	r2, [fp, r2]
    e024:	4282      	cmp	r2, r0
    e026:	dcee      	bgt.n	e006 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x146>
      return __a;
    e028:	f10d 012b 	add.w	r1, sp, #43	; 0x2b
    e02c:	e7eb      	b.n	e006 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x146>
    retval.raw() = Dup<RawType>(x);
    e02e:	2000      	movs	r0, #0
    e030:	f005 fe9a 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    FixedPointAccum sum_of_exps = FixedPointAccum::Zero();
    e034:	4605      	mov	r5, r0
    for (int c = 0; c < depth; ++c) {
    e036:	2400      	movs	r4, #0
    e038:	9f06      	ldr	r7, [sp, #24]
    e03a:	9e02      	ldr	r6, [sp, #8]
    e03c:	e01a      	b.n	e074 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1b4>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    e03e:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    e042:	d002      	beq.n	e04a <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x18a>
    e044:	f04f 0c00 	mov.w	ip, #0
    e048:	e024      	b.n	e094 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1d4>
    e04a:	f04f 0c01 	mov.w	ip, #1
    e04e:	e021      	b.n	e094 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1d4>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    e050:	4991      	ldr	r1, [pc, #580]	; (e298 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3d8>)
    e052:	e02f      	b.n	e0b4 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1f4>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    e054:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    e056:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    e05a:	f1bc 0f00 	cmp.w	ip, #0
    e05e:	d13a      	bne.n	e0d6 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x216>
        sum_of_exps = sum_of_exps + gemmlowp::Rescale<kAccumulationIntegerBits>(
    e060:	f7ff f894 	bl	d18c <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
    e064:	f006 fdb6 	bl	14bd4 <_ZN8gemmlowp7RescaleILi12EiLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
    e068:	4601      	mov	r1, r0
    e06a:	4628      	mov	r0, r5
    e06c:	f006 fd6e 	bl	14b4c <_ZN8gemmlowpplIiLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>
    e070:	4605      	mov	r5, r0
    for (int c = 0; c < depth; ++c) {
    e072:	3401      	adds	r4, #1
    e074:	454c      	cmp	r4, r9
    e076:	da31      	bge.n	e0dc <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x21c>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
    e078:	fb09 4308 	mla	r3, r9, r8, r4
    e07c:	f91b 2003 	ldrsb.w	r2, [fp, r3]
    e080:	f99d 302b 	ldrsb.w	r3, [sp, #43]	; 0x2b
      int32_t input_diff =
    e084:	1ad2      	subs	r2, r2, r3
      if (input_diff >= diff_min) {
    e086:	4296      	cmp	r6, r2
    e088:	dcf3      	bgt.n	e072 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1b2>
    e08a:	40ba      	lsls	r2, r7
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    e08c:	4592      	cmp	sl, r2
    e08e:	d0d6      	beq.n	e03e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x17e>
    e090:	f04f 0c00 	mov.w	ip, #0
  std::int64_t a_64(a);
    e094:	17d1      	asrs	r1, r2, #31
  std::int64_t ab_64 = a_64 * b_64;
    e096:	fb0a f301 	mul.w	r3, sl, r1
    e09a:	4650      	mov	r0, sl
    e09c:	17c1      	asrs	r1, r0, #31
    e09e:	fb02 3101 	mla	r1, r2, r1, r3
    e0a2:	fbaa 2302 	umull	r2, r3, sl, r2
    e0a6:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    e0a8:	2a00      	cmp	r2, #0
    e0aa:	f173 0100 	sbcs.w	r1, r3, #0
    e0ae:	dbcf      	blt.n	e050 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x190>
    e0b0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    e0b4:	1852      	adds	r2, r2, r1
    e0b6:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    e0ba:	4611      	mov	r1, r2
    e0bc:	4618      	mov	r0, r3
    e0be:	2a00      	cmp	r2, #0
    e0c0:	f173 0e00 	sbcs.w	lr, r3, #0
    e0c4:	dac6      	bge.n	e054 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x194>
    e0c6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    e0ca:	1851      	adds	r1, r2, r1
    e0cc:	f04f 0000 	mov.w	r0, #0
    e0d0:	eb43 0000 	adc.w	r0, r3, r0
    e0d4:	e7be      	b.n	e054 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x194>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    e0d6:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    e0da:	e7c1      	b.n	e060 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1a0>
  int headroom_plus_one = CountLeadingZeros(static_cast<uint32_t>(x));
    e0dc:	4628      	mov	r0, r5
    e0de:	f006 fc42 	bl	14966 <_ZN6tflite17CountLeadingZerosIjEEiT_>
  *num_bits_over_unit = x_integer_digits - headroom_plus_one;
    e0e2:	f1c0 030c 	rsb	r3, r0, #12
    e0e6:	9307      	str	r3, [sp, #28]
      static_cast<int32_t>((static_cast<uint32_t>(x) << headroom_plus_one) -
    e0e8:	fa05 f000 	lsl.w	r0, r5, r0
          gemmlowp::FixedPoint<int32_t, 0>::FromRaw(shifted_sum_minus_one));
    e0ec:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
    e0f0:	f7fe fe96 	bl	ce20 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IiEENS_10FixedPointIT_Li0EEES3_>
    FixedPoint0 shifted_scale = FixedPoint0::FromRaw(GetReciprocal(
    e0f4:	9008      	str	r0, [sp, #32]
    for (int c = 0; c < depth; ++c) {
    e0f6:	2600      	movs	r6, #0
    e0f8:	f8cd 8000 	str.w	r8, [sp]
    e0fc:	4657      	mov	r7, sl
    e0fe:	46ca      	mov	sl, r9
    e100:	f8cd b004 	str.w	fp, [sp, #4]
    e104:	e029      	b.n	e15a <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x29a>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    e106:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    e10a:	d001      	beq.n	e110 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x250>
    e10c:	2500      	movs	r5, #0
    e10e:	e037      	b.n	e180 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2c0>
    e110:	2501      	movs	r5, #1
    e112:	e035      	b.n	e180 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2c0>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    e114:	4960      	ldr	r1, [pc, #384]	; (e298 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3d8>)
    e116:	e043      	b.n	e1a0 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e0>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    e118:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    e11c:	1851      	adds	r1, r2, r1
    e11e:	f04f 0000 	mov.w	r0, #0
    e122:	eb43 0000 	adc.w	r0, r3, r0
    e126:	e044      	b.n	e1b2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2f2>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    e128:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    e12c:	e046      	b.n	e1bc <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2fc>
  assert(exponent >= 0);
    e12e:	4b5b      	ldr	r3, [pc, #364]	; (e29c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3dc>)
    e130:	4a5b      	ldr	r2, [pc, #364]	; (e2a0 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
    e132:	f44f 71b3 	mov.w	r1, #358	; 0x166
    e136:	485b      	ldr	r0, [pc, #364]	; (e2a4 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e4>)
    e138:	f002 fbfe 	bl	10938 <__assert_func>
  assert(exponent <= 31);
    e13c:	4b5a      	ldr	r3, [pc, #360]	; (e2a8 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e8>)
    e13e:	4a58      	ldr	r2, [pc, #352]	; (e2a0 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
    e140:	f240 1167 	movw	r1, #359	; 0x167
    e144:	4857      	ldr	r0, [pc, #348]	; (e2a4 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e4>)
    e146:	f002 fbf7 	bl	10938 <__assert_func>
	return __b;
    e14a:	ab0c      	add	r3, sp, #48	; 0x30
    e14c:	e084      	b.n	e258 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x398>
	return __b;
    e14e:	ab0d      	add	r3, sp, #52	; 0x34
    e150:	e08a      	b.n	e268 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3a8>
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
    e152:	2380      	movs	r3, #128	; 0x80
    e154:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    e156:	5513      	strb	r3, [r2, r4]
    for (int c = 0; c < depth; ++c) {
    e158:	3601      	adds	r6, #1
    e15a:	4556      	cmp	r6, sl
    e15c:	f280 8088 	bge.w	e270 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3b0>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
    e160:	9b00      	ldr	r3, [sp, #0]
    e162:	fb0a 6403 	mla	r4, sl, r3, r6
    e166:	9b01      	ldr	r3, [sp, #4]
    e168:	571a      	ldrsb	r2, [r3, r4]
    e16a:	f99d 302b 	ldrsb.w	r3, [sp, #43]	; 0x2b
      int32_t input_diff =
    e16e:	1ad2      	subs	r2, r2, r3
      if (input_diff >= diff_min) {
    e170:	9b02      	ldr	r3, [sp, #8]
    e172:	4293      	cmp	r3, r2
    e174:	dced      	bgt.n	e152 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x292>
  return SaturatingRoundingDoublingHighMul(x * (1 << left_shift),
    e176:	9b06      	ldr	r3, [sp, #24]
    e178:	409a      	lsls	r2, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    e17a:	4297      	cmp	r7, r2
    e17c:	d0c3      	beq.n	e106 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x246>
    e17e:	2500      	movs	r5, #0
  std::int64_t a_64(a);
    e180:	17d1      	asrs	r1, r2, #31
  std::int64_t b_64(b);
    e182:	ea4f 79e7 	mov.w	r9, r7, asr #31
  std::int64_t ab_64 = a_64 * b_64;
    e186:	fb02 f309 	mul.w	r3, r2, r9
    e18a:	fb07 3101 	mla	r1, r7, r1, r3
    e18e:	fba2 2307 	umull	r2, r3, r2, r7
    e192:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    e194:	2a00      	cmp	r2, #0
    e196:	f173 0100 	sbcs.w	r1, r3, #0
    e19a:	dbbb      	blt.n	e114 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x254>
    e19c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    e1a0:	1852      	adds	r2, r2, r1
    e1a2:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    e1a6:	4611      	mov	r1, r2
    e1a8:	4618      	mov	r0, r3
    e1aa:	2a00      	cmp	r2, #0
    e1ac:	f173 0c00 	sbcs.w	ip, r3, #0
    e1b0:	dbb2      	blt.n	e118 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x258>
    e1b2:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    e1b4:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    e1b8:	2d00      	cmp	r5, #0
    e1ba:	d1b5      	bne.n	e128 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x268>
        FixedPoint0 exp_in_0 = exp_on_negative_values(scaled_diff_f8);
    e1bc:	f7fe ffe6 	bl	d18c <_ZN8gemmlowp22exp_on_negative_valuesIiLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
    e1c0:	4601      	mov	r1, r0
            (shifted_scale * exp_in_0).raw(),
    e1c2:	9808      	ldr	r0, [sp, #32]
    e1c4:	f7fe fed4 	bl	cf70 <_ZN8gemmlowpmlIiLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
    e1c8:	4605      	mov	r5, r0
  assert(exponent >= 0);
    e1ca:	9b07      	ldr	r3, [sp, #28]
    e1cc:	f113 0917 	adds.w	r9, r3, #23
    e1d0:	d4ad      	bmi.n	e12e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x26e>
  assert(exponent <= 31);
    e1d2:	f1b9 0f1f 	cmp.w	r9, #31
    e1d6:	dcb1      	bgt.n	e13c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x27c>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    e1d8:	f04f 0b01 	mov.w	fp, #1
    e1dc:	fa0b f009 	lsl.w	r0, fp, r9
    e1e0:	3801      	subs	r0, #1
    e1e2:	f005 fdc1 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e1e6:	4680      	mov	r8, r0
  const IntegerType zero = Dup<IntegerType>(0);
    e1e8:	2000      	movs	r0, #0
    e1ea:	f005 fdbd 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e1ee:	9003      	str	r0, [sp, #12]
  const IntegerType one = Dup<IntegerType>(1);
    e1f0:	4658      	mov	r0, fp
    e1f2:	f005 fdb9 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e1f6:	9004      	str	r0, [sp, #16]
  const IntegerType remainder = BitAnd(x, mask);
    e1f8:	4641      	mov	r1, r8
    e1fa:	4628      	mov	r0, r5
    e1fc:	f005 fdb5 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e200:	9005      	str	r0, [sp, #20]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    e202:	4659      	mov	r1, fp
    e204:	4640      	mov	r0, r8
    e206:	f005 fdb2 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    e20a:	4680      	mov	r8, r0
    e20c:	9903      	ldr	r1, [sp, #12]
    e20e:	4628      	mov	r0, r5
    e210:	f005 fdb9 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    e214:	f8dd b010 	ldr.w	fp, [sp, #16]
    e218:	4659      	mov	r1, fp
    e21a:	f005 fda6 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e21e:	4601      	mov	r1, r0
    e220:	4640      	mov	r0, r8
    e222:	f005 fda6 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    e226:	4680      	mov	r8, r0
  return Add(ShiftRight(x, exponent),
    e228:	4649      	mov	r1, r9
    e22a:	4628      	mov	r0, r5
    e22c:	f005 fd9f 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    e230:	4605      	mov	r5, r0
    e232:	4641      	mov	r1, r8
    e234:	9805      	ldr	r0, [sp, #20]
    e236:	f005 fdae 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    e23a:	4659      	mov	r1, fp
    e23c:	f005 fd95 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e240:	4601      	mov	r1, r0
    e242:	4628      	mov	r0, r5
    e244:	f005 fd95 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
            unsat_output +
    e248:	3880      	subs	r0, #128	; 0x80
        const int32_t shifted_output =
    e24a:	900b      	str	r0, [sp, #44]	; 0x2c
                     static_cast<int32_t>(std::numeric_limits<OutputT>::max())),
    e24c:	237f      	movs	r3, #127	; 0x7f
    e24e:	930c      	str	r3, [sp, #48]	; 0x30
      if (__b < __a)
    e250:	4298      	cmp	r0, r3
    e252:	f73f af7a 	bgt.w	e14a <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x28a>
      return __a;
    e256:	ab0b      	add	r3, sp, #44	; 0x2c
            static_cast<int32_t>(std::numeric_limits<OutputT>::min())));
    e258:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    e25c:	920d      	str	r2, [sp, #52]	; 0x34
      if (__a < __b)
    e25e:	681a      	ldr	r2, [r3, #0]
    e260:	f112 0f80 	cmn.w	r2, #128	; 0x80
    e264:	f6ff af73 	blt.w	e14e <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x28e>
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
    e268:	681b      	ldr	r3, [r3, #0]
    e26a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    e26c:	5513      	strb	r3, [r2, r4]
    e26e:	e773      	b.n	e158 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x298>
    e270:	f8dd 8000 	ldr.w	r8, [sp]
    e274:	46d1      	mov	r9, sl
    e276:	46ba      	mov	sl, r7
    e278:	f8dd b004 	ldr.w	fp, [sp, #4]
  for (int i = 0; i < outer_size; ++i) {
    e27c:	f108 0801 	add.w	r8, r8, #1
    e280:	9b09      	ldr	r3, [sp, #36]	; 0x24
    e282:	4598      	cmp	r8, r3
    e284:	da04      	bge.n	e290 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3d0>
    InputT max_in_row = std::numeric_limits<InputT>::min();
    e286:	2380      	movs	r3, #128	; 0x80
    e288:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
    for (int c = 0; c < depth; ++c) {
    e28c:	2300      	movs	r3, #0
    e28e:	e6bf      	b.n	e010 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x150>
}
    e290:	b011      	add	sp, #68	; 0x44
    e292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e296:	bf00      	nop
    e298:	c0000001 	.word	0xc0000001
    e29c:	00026ea0 	.word	0x00026ea0
    e2a0:	00026eb0 	.word	0x00026eb0
    e2a4:	00026f08 	.word	0x00026f08
    e2a8:	00026f64 	.word	0x00026f64

0000e2ac <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE>:
                      const SoftmaxParams& op_data) {
    e2ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e2b0:	b0bf      	sub	sp, #252	; 0xfc
    e2b2:	4604      	mov	r4, r0
    e2b4:	460d      	mov	r5, r1
    e2b6:	4693      	mov	fp, r2
  if (input->type == kTfLiteInt8) {
    e2b8:	7a03      	ldrb	r3, [r0, #8]
    e2ba:	2b09      	cmp	r3, #9
    e2bc:	d152      	bne.n	e364 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xb8>
    if (output->type == kTfLiteInt16) {
    e2be:	7a0b      	ldrb	r3, [r1, #8]
    e2c0:	2b07      	cmp	r3, #7
    e2c2:	d027      	beq.n	e314 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x68>
          op_data, tflite::micro::GetTensorShape(input),
    e2c4:	4601      	mov	r1, r0
    e2c6:	a81e      	add	r0, sp, #120	; 0x78
    e2c8:	f006 fb23 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e2cc:	4620      	mov	r0, r4
    e2ce:	f005 fd41 	bl	13d54 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    e2d2:	4604      	mov	r4, r0
          tflite::micro::GetTensorShape(output),
    e2d4:	4629      	mov	r1, r5
    e2d6:	a824      	add	r0, sp, #144	; 0x90
    e2d8:	f006 fb1b 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e2dc:	4628      	mov	r0, r5
    e2de:	f005 fd3f 	bl	13d60 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
    e2e2:	9000      	str	r0, [sp, #0]
    e2e4:	ab24      	add	r3, sp, #144	; 0x90
    e2e6:	4622      	mov	r2, r4
    e2e8:	a91e      	add	r1, sp, #120	; 0x78
    e2ea:	4658      	mov	r0, fp
    e2ec:	f7ff fde8 	bl	dec0 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
    if (size_ > kMaxSmallSize) {
    e2f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
    e2f2:	2b05      	cmp	r3, #5
    e2f4:	dd03      	ble.n	e2fe <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x52>
      delete[] dims_pointer_;
    e2f6:	9825      	ldr	r0, [sp, #148]	; 0x94
    e2f8:	b108      	cbz	r0, e2fe <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x52>
    e2fa:	f007 feca 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    e2fe:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    e300:	2b05      	cmp	r3, #5
    e302:	f340 828b 	ble.w	e81c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
      delete[] dims_pointer_;
    e306:	981f      	ldr	r0, [sp, #124]	; 0x7c
    e308:	2800      	cmp	r0, #0
    e30a:	f000 8287 	beq.w	e81c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
    e30e:	f007 fec0 	bl	16092 <_ZdaPv>
    e312:	e283      	b.n	e81c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
          op_data, tflite::micro::GetTensorShape(input),
    e314:	4601      	mov	r1, r0
    e316:	a812      	add	r0, sp, #72	; 0x48
    e318:	f006 fafb 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e31c:	4620      	mov	r0, r4
    e31e:	f005 fd19 	bl	13d54 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
    e322:	4604      	mov	r4, r0
          tflite::micro::GetTensorShape(output),
    e324:	4629      	mov	r1, r5
    e326:	a818      	add	r0, sp, #96	; 0x60
    e328:	f006 faf3 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e32c:	4628      	mov	r0, r5
    e32e:	f005 fd40 	bl	13db2 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    e332:	9000      	str	r0, [sp, #0]
    e334:	ab18      	add	r3, sp, #96	; 0x60
    e336:	4622      	mov	r2, r4
    e338:	a912      	add	r1, sp, #72	; 0x48
    e33a:	4658      	mov	r0, fp
    e33c:	f7ff fbc4 	bl	dac8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
    if (size_ > kMaxSmallSize) {
    e340:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e342:	2b05      	cmp	r3, #5
    e344:	dd03      	ble.n	e34e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xa2>
      delete[] dims_pointer_;
    e346:	9819      	ldr	r0, [sp, #100]	; 0x64
    e348:	b108      	cbz	r0, e34e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xa2>
    e34a:	f007 fea2 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    e34e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    e350:	2b05      	cmp	r3, #5
    e352:	f340 8263 	ble.w	e81c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
      delete[] dims_pointer_;
    e356:	9813      	ldr	r0, [sp, #76]	; 0x4c
    e358:	2800      	cmp	r0, #0
    e35a:	f000 825f 	beq.w	e81c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
    e35e:	f007 fe98 	bl	16092 <_ZdaPv>
    e362:	e25b      	b.n	e81c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
        op_data, tflite::micro::GetTensorShape(input),
    e364:	4601      	mov	r1, r0
    e366:	a82a      	add	r0, sp, #168	; 0xa8
    e368:	f006 fad3 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    tflite::reference_ops::SoftmaxInt16(
    e36c:	4620      	mov	r0, r4
    e36e:	f005 fd1a 	bl	13da6 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
    e372:	9005      	str	r0, [sp, #20]
        tflite::micro::GetTensorShape(output),
    e374:	4629      	mov	r1, r5
    e376:	a830      	add	r0, sp, #192	; 0xc0
    e378:	f006 facb 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    tflite::reference_ops::SoftmaxInt16(
    e37c:	4628      	mov	r0, r5
    e37e:	f005 fd18 	bl	13db2 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
    e382:	9006      	str	r0, [sp, #24]
  inline int32_t DimensionsCount() const { return size_; }
    e384:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
inline void SoftmaxInt16(const SoftmaxParams& params,
                         const RuntimeShape& input_shape,
                         const int16_t* input_data,
                         const RuntimeShape& output_shape,
                         int16_t* output_data) {
  const int trailing_dim = input_shape.DimensionsCount() - 1;
    e386:	1e62      	subs	r2, r4, #1
  for (int i = 0; i < dims_count; ++i) {
    e388:	2300      	movs	r3, #0
    e38a:	e015      	b.n	e3b8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x10c>
    TFLITE_DCHECK_GE(i, 0);
    e38c:	f007 fe96 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    e390:	f007 fe94 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e394:	a93e      	add	r1, sp, #248	; 0xf8
    e396:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    e39a:	f851 1c4c 	ldr.w	r1, [r1, #-76]
    e39e:	e019      	b.n	e3d4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x128>
    TFLITE_DCHECK_GE(i, 0);
    e3a0:	f007 fe8c 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    e3a4:	f007 fe8a 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e3a8:	a83e      	add	r0, sp, #248	; 0xf8
    e3aa:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    e3ae:	f850 0c34 	ldr.w	r0, [r0, #-52]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    e3b2:	4288      	cmp	r0, r1
    e3b4:	d119      	bne.n	e3ea <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x13e>
  for (int i = 0; i < dims_count; ++i) {
    e3b6:	3301      	adds	r3, #1
    e3b8:	429c      	cmp	r4, r3
    e3ba:	dd18      	ble.n	e3ee <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x142>
    if (i != skip_dim) {
    e3bc:	429a      	cmp	r2, r3
    e3be:	d0fa      	beq.n	e3b6 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x10a>
    TFLITE_DCHECK_GE(i, 0);
    e3c0:	2b00      	cmp	r3, #0
    e3c2:	dbe3      	blt.n	e38c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xe0>
    TFLITE_DCHECK_LT(i, size_);
    e3c4:	992a      	ldr	r1, [sp, #168]	; 0xa8
    e3c6:	428b      	cmp	r3, r1
    e3c8:	dae2      	bge.n	e390 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xe4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e3ca:	2905      	cmp	r1, #5
    e3cc:	dde2      	ble.n	e394 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xe8>
    e3ce:	992b      	ldr	r1, [sp, #172]	; 0xac
    e3d0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    e3d4:	2b00      	cmp	r3, #0
    e3d6:	dbe3      	blt.n	e3a0 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xf4>
    TFLITE_DCHECK_LT(i, size_);
    e3d8:	9830      	ldr	r0, [sp, #192]	; 0xc0
    e3da:	4283      	cmp	r3, r0
    e3dc:	dae2      	bge.n	e3a4 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xf8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e3de:	2805      	cmp	r0, #5
    e3e0:	dde2      	ble.n	e3a8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xfc>
    e3e2:	9831      	ldr	r0, [sp, #196]	; 0xc4
    e3e4:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
    e3e8:	e7e3      	b.n	e3b2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x106>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    e3ea:	f007 fe67 	bl	160bc <abort>
  inline int32_t DimensionsCount() const { return size_; }
    e3ee:	982a      	ldr	r0, [sp, #168]	; 0xa8
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    e3f0:	2a00      	cmp	r2, #0
    e3f2:	db05      	blt.n	e400 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x154>
    e3f4:	4282      	cmp	r2, r0
    e3f6:	da03      	bge.n	e400 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x154>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    e3f8:	2805      	cmp	r0, #5
    e3fa:	dd03      	ble.n	e404 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x158>
    e3fc:	9c2b      	ldr	r4, [sp, #172]	; 0xac
    e3fe:	e002      	b.n	e406 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x15a>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    e400:	f007 fe5c 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    e404:	ac2b      	add	r4, sp, #172	; 0xac
  for (int i = 0; i < dims_count; ++i) {
    e406:	2300      	movs	r3, #0
  int flat_size = 1;
    e408:	2501      	movs	r5, #1
    e40a:	e004      	b.n	e416 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x16a>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    e40c:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
    e410:	fb01 f505 	mul.w	r5, r1, r5
  for (int i = 0; i < dims_count; ++i) {
    e414:	3301      	adds	r3, #1
    e416:	4298      	cmp	r0, r3
    e418:	dd03      	ble.n	e422 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x176>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    e41a:	429a      	cmp	r2, r3
    e41c:	d1f6      	bne.n	e40c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x160>
    e41e:	2101      	movs	r1, #1
    e420:	e7f6      	b.n	e410 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x164>
    e422:	950d      	str	r5, [sp, #52]	; 0x34
    TFLITE_DCHECK_GE(i, 0);
    e424:	2a00      	cmp	r2, #0
    e426:	db2a      	blt.n	e47e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1d2>
    TFLITE_DCHECK_LT(i, size_);
    e428:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    e42a:	429a      	cmp	r2, r3
    e42c:	da29      	bge.n	e482 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1d6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e42e:	2b05      	cmp	r3, #5
    e430:	dd29      	ble.n	e486 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1da>
    e432:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    e434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    e438:	2a00      	cmp	r2, #0
    e43a:	db2a      	blt.n	e492 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1e6>
    TFLITE_DCHECK_LT(i, size_);
    e43c:	9930      	ldr	r1, [sp, #192]	; 0xc0
    e43e:	428a      	cmp	r2, r1
    e440:	da29      	bge.n	e496 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1ea>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e442:	2905      	cmp	r1, #5
    e444:	dd29      	ble.n	e49a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1ee>
    e446:	9931      	ldr	r1, [sp, #196]	; 0xc4
    e448:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    e44c:	4299      	cmp	r1, r3
    e44e:	d12a      	bne.n	e4a6 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1fa>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    e450:	933b      	str	r3, [sp, #236]	; 0xec
    TFLITE_DCHECK_GE(i, 0);
    e452:	2a00      	cmp	r2, #0
    e454:	db29      	blt.n	e4aa <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1fe>
    TFLITE_DCHECK_LT(i, size_);
    e456:	9930      	ldr	r1, [sp, #192]	; 0xc0
    e458:	428a      	cmp	r2, r1
    e45a:	da28      	bge.n	e4ae <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x202>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e45c:	2905      	cmp	r1, #5
    e45e:	dd28      	ble.n	e4b2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x206>
    e460:	9931      	ldr	r1, [sp, #196]	; 0xc4
    e462:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    e466:	923a      	str	r2, [sp, #232]	; 0xe8
      if (__b < __a)
    e468:	4293      	cmp	r3, r2
    e46a:	dc28      	bgt.n	e4be <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x212>
      return __a;
    e46c:	ab3b      	add	r3, sp, #236	; 0xec
    e46e:	f8d3 a000 	ldr.w	sl, [r3]
  const int outer_size =
      MatchingFlatSizeSkipDim(input_shape, trailing_dim, output_shape);
  const int depth =
      MatchingDim(input_shape, trailing_dim, output_shape, trailing_dim);

  for (int i = 0; i < outer_size; ++i) {
    e472:	f04f 0800 	mov.w	r8, #0
    e476:	46c1      	mov	r9, r8
    e478:	46d8      	mov	r8, fp
    e47a:	46d3      	mov	fp, sl
    e47c:	e1b6      	b.n	e7ec <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x540>
    TFLITE_DCHECK_GE(i, 0);
    e47e:	f007 fe1d 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    e482:	f007 fe1b 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e486:	ab3e      	add	r3, sp, #248	; 0xf8
    e488:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    e48c:	f853 3c4c 	ldr.w	r3, [r3, #-76]
    e490:	e7d2      	b.n	e438 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x18c>
    TFLITE_DCHECK_GE(i, 0);
    e492:	f007 fe13 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    e496:	f007 fe11 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e49a:	a93e      	add	r1, sp, #248	; 0xf8
    e49c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
    e4a0:	f851 1c34 	ldr.w	r1, [r1, #-52]
    e4a4:	e7d2      	b.n	e44c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1a0>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    e4a6:	f007 fe09 	bl	160bc <abort>
    TFLITE_DCHECK_GE(i, 0);
    e4aa:	f007 fe07 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    e4ae:	f007 fe05 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e4b2:	a93e      	add	r1, sp, #248	; 0xf8
    e4b4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    e4b8:	f852 2c34 	ldr.w	r2, [r2, #-52]
    e4bc:	e7d3      	b.n	e466 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1ba>
	return __b;
    e4be:	ab3a      	add	r3, sp, #232	; 0xe8
    e4c0:	e7d5      	b.n	e46e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x1c2>
    // Find the largest element
    int16_t max_in_row = std::numeric_limits<int16_t>::min();
    for (int c = 0; c < depth; ++c) {
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    e4c2:	f9b2 2000 	ldrsh.w	r2, [r2]
    e4c6:	f8ad 203e 	strh.w	r2, [sp, #62]	; 0x3e
    for (int c = 0; c < depth; ++c) {
    e4ca:	3301      	adds	r3, #1
    e4cc:	455b      	cmp	r3, fp
    e4ce:	da0c      	bge.n	e4ea <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x23e>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
    e4d0:	fb0b 3109 	mla	r1, fp, r9, r3
    e4d4:	eb00 0241 	add.w	r2, r0, r1, lsl #1
      if (__a < __b)
    e4d8:	f9bd 403e 	ldrsh.w	r4, [sp, #62]	; 0x3e
    e4dc:	f930 1011 	ldrsh.w	r1, [r0, r1, lsl #1]
    e4e0:	428c      	cmp	r4, r1
    e4e2:	dbee      	blt.n	e4c2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x216>
      return __a;
    e4e4:	f10d 023e 	add.w	r2, sp, #62	; 0x3e
    e4e8:	e7eb      	b.n	e4c2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x216>
    // This loops computes the exp values and their sum. We will need the exp
    // values later on in the function so we cache them in the output_data
    // buffer. This is an optimization done to avoid calculating the exp values
    // twice making use of the output_data buffer as scratch memory.
    int32_t sum_of_exps = 0;  // Q16.15 fixed point format.
    int16_t* exp_results_Q015 = output_data + i * depth;
    e4ea:	fb0b f309 	mul.w	r3, fp, r9
    e4ee:	9307      	str	r3, [sp, #28]
    e4f0:	9a06      	ldr	r2, [sp, #24]
    e4f2:	eb02 0343 	add.w	r3, r2, r3, lsl #1
    e4f6:	9303      	str	r3, [sp, #12]
    for (int c = 0; c < depth; ++c) {
    e4f8:	2600      	movs	r6, #0
    int32_t sum_of_exps = 0;  // Q16.15 fixed point format.
    e4fa:	46b2      	mov	sl, r6
    e4fc:	f8cd 9010 	str.w	r9, [sp, #16]
    e500:	e07c      	b.n	e5fc <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x350>
  int right_shift = shift > 0 ? 0 : -shift;
    e502:	426d      	negs	r5, r5
    e504:	e091      	b.n	e62a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x37e>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    e506:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    e50a:	d001      	beq.n	e510 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x264>
    e50c:	2700      	movs	r7, #0
    e50e:	e091      	b.n	e634 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x388>
    e510:	2701      	movs	r7, #1
    e512:	e08f      	b.n	e634 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x388>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    e514:	49c3      	ldr	r1, [pc, #780]	; (e824 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x578>)
    e516:	e0a1      	b.n	e65c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3b0>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    e518:	0fc9      	lsrs	r1, r1, #31
  std::int32_t ab_x2_high32 =
    e51a:	ea41 0444 	orr.w	r4, r1, r4, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    e51e:	2f00      	cmp	r7, #0
    e520:	f040 80ae 	bne.w	e680 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3d4>
  assert(exponent >= 0);
    e524:	2d00      	cmp	r5, #0
    e526:	f2c0 80ae 	blt.w	e686 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3da>
  assert(exponent <= 31);
    e52a:	2d1f      	cmp	r5, #31
    e52c:	f300 80b2 	bgt.w	e694 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3e8>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
    e530:	2701      	movs	r7, #1
    e532:	fa07 f005 	lsl.w	r0, r7, r5
    e536:	3801      	subs	r0, #1
    e538:	f005 fc16 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e53c:	4681      	mov	r9, r0
  const IntegerType zero = Dup<IntegerType>(0);
    e53e:	2000      	movs	r0, #0
    e540:	f005 fc12 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e544:	9008      	str	r0, [sp, #32]
  const IntegerType one = Dup<IntegerType>(1);
    e546:	4638      	mov	r0, r7
    e548:	f005 fc0e 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
    e54c:	900a      	str	r0, [sp, #40]	; 0x28
  const IntegerType remainder = BitAnd(x, mask);
    e54e:	4649      	mov	r1, r9
    e550:	4620      	mov	r0, r4
    e552:	f005 fc0a 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e556:	900b      	str	r0, [sp, #44]	; 0x2c
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
    e558:	4639      	mov	r1, r7
    e55a:	4648      	mov	r0, r9
    e55c:	f005 fc07 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    e560:	4681      	mov	r9, r0
    e562:	9908      	ldr	r1, [sp, #32]
    e564:	4620      	mov	r0, r4
    e566:	f005 fc0e 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
    e56a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    e56c:	4639      	mov	r1, r7
    e56e:	f005 fbfc 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e572:	4601      	mov	r1, r0
    e574:	4648      	mov	r0, r9
    e576:	f005 fbfc 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
    e57a:	4681      	mov	r9, r0
  return Add(ShiftRight(x, exponent),
    e57c:	4629      	mov	r1, r5
    e57e:	4620      	mov	r0, r4
    e580:	f005 fbf5 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
    e584:	4604      	mov	r4, r0
    e586:	4649      	mov	r1, r9
    e588:	980b      	ldr	r0, [sp, #44]	; 0x2c
    e58a:	f005 fc04 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
    e58e:	4639      	mov	r1, r7
    e590:	f005 fbeb 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
    e594:	4601      	mov	r1, r0
    e596:	4620      	mov	r0, r4
    e598:	f005 fbeb 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
  int32_t sym_scaled_diff = scaled_diff + 32767;
    e59c:	f500 40ff 	add.w	r0, r0, #32640	; 0x7f80
    e5a0:	307f      	adds	r0, #127	; 0x7f
    e5a2:	9011      	str	r0, [sp, #68]	; 0x44
      std::min(std::max(sym_scaled_diff, static_cast<int32_t>(-32768)),
    e5a4:	4ba0      	ldr	r3, [pc, #640]	; (e828 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x57c>)
    e5a6:	933d      	str	r3, [sp, #244]	; 0xf4
      if (__a < __b)
    e5a8:	4298      	cmp	r0, r3
    e5aa:	db7a      	blt.n	e6a2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3f6>
      return __a;
    e5ac:	ab11      	add	r3, sp, #68	; 0x44
               static_cast<int32_t>(32767));
    e5ae:	f647 72ff 	movw	r2, #32767	; 0x7fff
    e5b2:	923c      	str	r2, [sp, #240]	; 0xf0
      if (__b < __a)
    e5b4:	681a      	ldr	r2, [r3, #0]
    e5b6:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    e5ba:	da74      	bge.n	e6a6 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3fa>
    e5bc:	f9b3 3000 	ldrsh.w	r3, [r3]
  return generic_int16_table_lookup(sat_sym_scaled_diff, params.exp_lut);
    e5c0:	f8d8 0028 	ldr.w	r0, [r8, #40]	; 0x28
  uint16_t index = static_cast<uint16_t>(256 + (value >> 7));
    e5c4:	11da      	asrs	r2, r3, #7
    e5c6:	f502 7280 	add.w	r2, r2, #256	; 0x100
    e5ca:	b292      	uxth	r2, r2
  assert(index < 512 && "LUT index out of range.");
    e5cc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    e5d0:	d26b      	bcs.n	e6aa <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x3fe>
  int16_t offset = value & 0x7f;
    e5d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  int16_t base = lut[index];
    e5d6:	f930 1012 	ldrsh.w	r1, [r0, r2, lsl #1]
  int16_t slope = lut[index + 1] - lut[index];
    e5da:	3201      	adds	r2, #1
    e5dc:	f930 2012 	ldrsh.w	r2, [r0, r2, lsl #1]
    e5e0:	1a52      	subs	r2, r2, r1
    e5e2:	b212      	sxth	r2, r2
  int32_t delta = (static_cast<int32_t>(slope) * offset + 64) >> 7;
    e5e4:	fb03 f302 	mul.w	r3, r3, r2
    e5e8:	3340      	adds	r3, #64	; 0x40
  return base + delta;
    e5ea:	f343 13cf 	sbfx	r3, r3, #7, #16
    e5ee:	440b      	add	r3, r1
    e5f0:	b21b      	sxth	r3, r3
      exp_results_Q015[c] =
    e5f2:	9a03      	ldr	r2, [sp, #12]
    e5f4:	990c      	ldr	r1, [sp, #48]	; 0x30
    e5f6:	5253      	strh	r3, [r2, r1]
          SoftMaxCalculateExp(params, input_data, depth, max_in_row, i, c);
      sum_of_exps += exp_results_Q015[c];
    e5f8:	449a      	add	sl, r3
    for (int c = 0; c < depth; ++c) {
    e5fa:	3601      	adds	r6, #1
    e5fc:	455e      	cmp	r6, fp
    e5fe:	da5b      	bge.n	e6b8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x40c>
          SoftMaxCalculateExp(params, input_data, depth, max_in_row, i, c);
    e600:	f9bd 303e 	ldrsh.w	r3, [sp, #62]	; 0x3e
      exp_results_Q015[c] =
    e604:	0072      	lsls	r2, r6, #1
    e606:	920c      	str	r2, [sp, #48]	; 0x30
  int32_t input_diff = input_data[i * depth + c] - max_in_row;
    e608:	9a04      	ldr	r2, [sp, #16]
    e60a:	fb0b 6202 	mla	r2, fp, r2, r6
    e60e:	9905      	ldr	r1, [sp, #20]
    e610:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
    e614:	1ad2      	subs	r2, r2, r3
      input_diff, params.input_multiplier, params.input_left_shift);
    e616:	f8d8 3008 	ldr.w	r3, [r8, #8]
    e61a:	f8d8 500c 	ldr.w	r5, [r8, #12]
  int left_shift = shift > 0 ? shift : 0;
    e61e:	ea25 71e5 	bic.w	r1, r5, r5, asr #31
  int right_shift = shift > 0 ? 0 : -shift;
    e622:	2d00      	cmp	r5, #0
    e624:	f77f af6d 	ble.w	e502 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x256>
    e628:	2500      	movs	r5, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
    e62a:	408a      	lsls	r2, r1
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
    e62c:	4293      	cmp	r3, r2
    e62e:	f43f af6a 	beq.w	e506 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x25a>
    e632:	2700      	movs	r7, #0
  std::int64_t a_64(a);
    e634:	4610      	mov	r0, r2
    e636:	17d1      	asrs	r1, r2, #31
    e638:	e9cd 0108 	strd	r0, r1, [sp, #32]
  std::int64_t b_64(b);
    e63c:	17d9      	asrs	r1, r3, #31
  std::int64_t ab_64 = a_64 * b_64;
    e63e:	fb02 f001 	mul.w	r0, r2, r1
    e642:	9909      	ldr	r1, [sp, #36]	; 0x24
    e644:	fb03 0101 	mla	r1, r3, r1, r0
    e648:	fba2 2303 	umull	r2, r3, r2, r3
    e64c:	440b      	add	r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
    e64e:	2a00      	cmp	r2, #0
    e650:	f173 0100 	sbcs.w	r1, r3, #0
    e654:	f6ff af5e 	blt.w	e514 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x268>
    e658:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
    e65c:	1852      	adds	r2, r2, r1
    e65e:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
    e662:	4611      	mov	r1, r2
    e664:	461c      	mov	r4, r3
    e666:	2a00      	cmp	r2, #0
    e668:	f173 0000 	sbcs.w	r0, r3, #0
    e66c:	f6bf af54 	bge.w	e518 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x26c>
    e670:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    e674:	1851      	adds	r1, r2, r1
    e676:	f04f 0400 	mov.w	r4, #0
    e67a:	eb43 0404 	adc.w	r4, r3, r4
    e67e:	e74b      	b.n	e518 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x26c>
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
    e680:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    e684:	e74e      	b.n	e524 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x278>
  assert(exponent >= 0);
    e686:	4b69      	ldr	r3, [pc, #420]	; (e82c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x580>)
    e688:	4a69      	ldr	r2, [pc, #420]	; (e830 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x584>)
    e68a:	f44f 71b3 	mov.w	r1, #358	; 0x166
    e68e:	4869      	ldr	r0, [pc, #420]	; (e834 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x588>)
    e690:	f002 f952 	bl	10938 <__assert_func>
  assert(exponent <= 31);
    e694:	4b68      	ldr	r3, [pc, #416]	; (e838 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x58c>)
    e696:	4a66      	ldr	r2, [pc, #408]	; (e830 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x584>)
    e698:	f240 1167 	movw	r1, #359	; 0x167
    e69c:	4865      	ldr	r0, [pc, #404]	; (e834 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x588>)
    e69e:	f002 f94b 	bl	10938 <__assert_func>
	return __b;
    e6a2:	ab3d      	add	r3, sp, #244	; 0xf4
    e6a4:	e783      	b.n	e5ae <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x302>
	return __b;
    e6a6:	ab3c      	add	r3, sp, #240	; 0xf0
    e6a8:	e788      	b.n	e5bc <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x310>
  assert(index < 512 && "LUT index out of range.");
    e6aa:	4b64      	ldr	r3, [pc, #400]	; (e83c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x590>)
    e6ac:	4a64      	ldr	r2, [pc, #400]	; (e840 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x594>)
    e6ae:	f44f 71ac 	mov.w	r1, #344	; 0x158
    e6b2:	4864      	ldr	r0, [pc, #400]	; (e844 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x598>)
    e6b4:	f002 f940 	bl	10938 <__assert_func>
    e6b8:	f8dd 9010 	ldr.w	r9, [sp, #16]
    }

    // Compute the reciprocal 1/sum_of_exps
    uint8_t headroom_plus_one =
        CountLeadingZeros(static_cast<uint32_t>(sum_of_exps));
    e6bc:	4650      	mov	r0, sl
    e6be:	f006 f952 	bl	14966 <_ZN6tflite17CountLeadingZerosIjEEiT_>
    int32_t shifted_sum =
        ((static_cast<int64_t>(sum_of_exps) << (headroom_plus_one - 1)) +
    e6c2:	4652      	mov	r2, sl
    e6c4:	17d3      	asrs	r3, r2, #31
    e6c6:	b2c1      	uxtb	r1, r0
    e6c8:	1e4d      	subs	r5, r1, #1
    e6ca:	f1a1 0421 	sub.w	r4, r1, #33	; 0x21
    e6ce:	f1c1 0121 	rsb	r1, r1, #33	; 0x21
    e6d2:	fa03 f205 	lsl.w	r2, r3, r5
    e6d6:	fa0a f404 	lsl.w	r4, sl, r4
    e6da:	4322      	orrs	r2, r4
    e6dc:	fa2a f101 	lsr.w	r1, sl, r1
    e6e0:	430a      	orrs	r2, r1
    e6e2:	fa0a f305 	lsl.w	r3, sl, r5
    e6e6:	f513 5300 	adds.w	r3, r3, #8192	; 0x2000
    e6ea:	f142 0200 	adc.w	r2, r2, #0
         (1 << 13)) >>
    e6ee:	0b9b      	lsrs	r3, r3, #14
    e6f0:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
        14;
    // since the LUT computes 1/(1 + x) we need to first compute x = (sum - 1).
    // also, the LUT expects a symmetrical input, so we must also recenter x
    // from [0, 65535] to [-32768, 32767].
    int32_t sym_shifted_sum = shifted_sum + (-((1 << 15) + (1 << 16)));
    e6f4:	f5a3 33c0 	sub.w	r3, r3, #98304	; 0x18000
    e6f8:	9310      	str	r3, [sp, #64]	; 0x40
    int16_t sat_sym_shifted_sum = static_cast<int16_t>(
        std::min(std::max(sym_shifted_sum, static_cast<int32_t>(-32768)),
    e6fa:	4a4b      	ldr	r2, [pc, #300]	; (e828 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x57c>)
    e6fc:	9239      	str	r2, [sp, #228]	; 0xe4
      if (__a < __b)
    e6fe:	4293      	cmp	r3, r2
    e700:	db25      	blt.n	e74e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4a2>
      return __a;
    e702:	ab10      	add	r3, sp, #64	; 0x40
                 static_cast<int32_t>(32767)));
    e704:	f647 72ff 	movw	r2, #32767	; 0x7fff
    e708:	9238      	str	r2, [sp, #224]	; 0xe0
      if (__b < __a)
    e70a:	681a      	ldr	r2, [r3, #0]
    e70c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    e710:	da1f      	bge.n	e752 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4a6>
    e712:	f9b3 2000 	ldrsh.w	r2, [r3]
    // apply 1/(1 + x) LUT activation function
    int16_t reciprocal_scale_Q015 = generic_int16_table_lookup(
        sat_sym_shifted_sum, params.one_over_one_plus_x_lut);
    e716:	f8d8 102c 	ldr.w	r1, [r8, #44]	; 0x2c
  uint16_t index = static_cast<uint16_t>(256 + (value >> 7));
    e71a:	11d3      	asrs	r3, r2, #7
    e71c:	f503 7380 	add.w	r3, r3, #256	; 0x100
    e720:	b29b      	uxth	r3, r3
  assert(index < 512 && "LUT index out of range.");
    e722:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    e726:	d216      	bcs.n	e756 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4aa>
  int16_t offset = value & 0x7f;
    e728:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  int16_t base = lut[index];
    e72c:	f931 4013 	ldrsh.w	r4, [r1, r3, lsl #1]
  int16_t slope = lut[index + 1] - lut[index];
    e730:	3301      	adds	r3, #1
    e732:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
    e736:	1b1b      	subs	r3, r3, r4
    e738:	b21b      	sxth	r3, r3
  int32_t delta = (static_cast<int32_t>(slope) * offset + 64) >> 7;
    e73a:	fb02 f303 	mul.w	r3, r2, r3
    e73e:	3340      	adds	r3, #64	; 0x40
  return base + delta;
    e740:	f343 13cf 	sbfx	r3, r3, #7, #16
    e744:	18e2      	adds	r2, r4, r3
    e746:	b212      	sxth	r2, r2

    // Rescale the exp_result with reciprocal
    // range of output is [0, 32767] correspond to [0.0, 1.0]
    for (int c = 0; c < depth; ++c) {
    e748:	2100      	movs	r1, #0
    e74a:	465f      	mov	r7, fp
    e74c:	e01e      	b.n	e78c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4e0>
	return __b;
    e74e:	ab39      	add	r3, sp, #228	; 0xe4
    e750:	e7d8      	b.n	e704 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x458>
	return __b;
    e752:	ab38      	add	r3, sp, #224	; 0xe0
    e754:	e7dd      	b.n	e712 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x466>
  assert(index < 512 && "LUT index out of range.");
    e756:	4b39      	ldr	r3, [pc, #228]	; (e83c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x590>)
    e758:	4a39      	ldr	r2, [pc, #228]	; (e840 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x594>)
    e75a:	f44f 71ac 	mov.w	r1, #344	; 0x158
    e75e:	4839      	ldr	r0, [pc, #228]	; (e844 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x598>)
    e760:	f002 f8ea 	bl	10938 <__assert_func>
      uint8_t right_shift = 31 - headroom_plus_one;
      int64_t round = 1 << (right_shift - 1);
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
    e764:	9311      	str	r3, [sp, #68]	; 0x44
                            static_cast<int64_t>(reciprocal_scale_Q015) +
                        round) >>
                       right_shift;
      output_data[i * depth + c] = static_cast<int16_t>(
          std::min(std::max(result, static_cast<int32_t>(0)),
    e766:	2400      	movs	r4, #0
    e768:	9437      	str	r4, [sp, #220]	; 0xdc
      if (__a < __b)
    e76a:	42a3      	cmp	r3, r4
    e76c:	db37      	blt.n	e7de <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x532>
      return __a;
    e76e:	ab11      	add	r3, sp, #68	; 0x44
                   static_cast<int32_t>(32767)));
    e770:	f647 74ff 	movw	r4, #32767	; 0x7fff
    e774:	9436      	str	r4, [sp, #216]	; 0xd8
      if (__b < __a)
    e776:	681c      	ldr	r4, [r3, #0]
    e778:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
    e77c:	da31      	bge.n	e7e2 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x536>
          std::min(std::max(result, static_cast<int32_t>(0)),
    e77e:	681c      	ldr	r4, [r3, #0]
      output_data[i * depth + c] = static_cast<int16_t>(
    e780:	9b07      	ldr	r3, [sp, #28]
    e782:	440b      	add	r3, r1
    e784:	9d06      	ldr	r5, [sp, #24]
    e786:	f825 4013 	strh.w	r4, [r5, r3, lsl #1]
    for (int c = 0; c < depth; ++c) {
    e78a:	3101      	adds	r1, #1
    e78c:	42b9      	cmp	r1, r7
    e78e:	da2a      	bge.n	e7e6 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x53a>
      uint8_t right_shift = 31 - headroom_plus_one;
    e790:	f1c0 031f 	rsb	r3, r0, #31
    e794:	b2db      	uxtb	r3, r3
      int64_t round = 1 << (right_shift - 1);
    e796:	1e5c      	subs	r4, r3, #1
    e798:	2601      	movs	r6, #1
    e79a:	40a6      	lsls	r6, r4
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
    e79c:	9c03      	ldr	r4, [sp, #12]
    e79e:	f934 4011 	ldrsh.w	r4, [r4, r1, lsl #1]
    e7a2:	17e5      	asrs	r5, r4, #31
                            static_cast<int64_t>(reciprocal_scale_Q015) +
    e7a4:	fa0f fa82 	sxth.w	sl, r2
    e7a8:	ea4f 7bea 	mov.w	fp, sl, asr #31
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
    e7ac:	fb04 fc0b 	mul.w	ip, r4, fp
    e7b0:	fb02 cc05 	mla	ip, r2, r5, ip
    e7b4:	fba4 450a 	umull	r4, r5, r4, sl
    e7b8:	4465      	add	r5, ip
                            static_cast<int64_t>(reciprocal_scale_Q015) +
    e7ba:	19a4      	adds	r4, r4, r6
    e7bc:	eb45 75e6 	adc.w	r5, r5, r6, asr #31
                        round) >>
    e7c0:	f1c3 0c20 	rsb	ip, r3, #32
    e7c4:	f1b3 0620 	subs.w	r6, r3, #32
    e7c8:	fa24 f303 	lsr.w	r3, r4, r3
    e7cc:	fa05 fc0c 	lsl.w	ip, r5, ip
    e7d0:	ea43 030c 	orr.w	r3, r3, ip
    e7d4:	d4c6      	bmi.n	e764 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4b8>
    e7d6:	fa45 f606 	asr.w	r6, r5, r6
    e7da:	4333      	orrs	r3, r6
    e7dc:	e7c2      	b.n	e764 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4b8>
	return __b;
    e7de:	ab37      	add	r3, sp, #220	; 0xdc
    e7e0:	e7c6      	b.n	e770 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4c4>
	return __b;
    e7e2:	ab36      	add	r3, sp, #216	; 0xd8
    e7e4:	e7cb      	b.n	e77e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x4d2>
    e7e6:	46bb      	mov	fp, r7
  for (int i = 0; i < outer_size; ++i) {
    e7e8:	f109 0901 	add.w	r9, r9, #1
    e7ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    e7ee:	4599      	cmp	r9, r3
    e7f0:	da06      	bge.n	e800 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x554>
    int16_t max_in_row = std::numeric_limits<int16_t>::min();
    e7f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    e7f6:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    for (int c = 0; c < depth; ++c) {
    e7fa:	2300      	movs	r3, #0
    e7fc:	9805      	ldr	r0, [sp, #20]
    e7fe:	e665      	b.n	e4cc <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x220>
    if (size_ > kMaxSmallSize) {
    e800:	9b30      	ldr	r3, [sp, #192]	; 0xc0
    e802:	2b05      	cmp	r3, #5
    e804:	dd03      	ble.n	e80e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x562>
      delete[] dims_pointer_;
    e806:	9831      	ldr	r0, [sp, #196]	; 0xc4
    e808:	b108      	cbz	r0, e80e <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x562>
    e80a:	f007 fc42 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    e80e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    e810:	2b05      	cmp	r3, #5
    e812:	dd03      	ble.n	e81c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
      delete[] dims_pointer_;
    e814:	982b      	ldr	r0, [sp, #172]	; 0xac
    e816:	b108      	cbz	r0, e81c <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x570>
    e818:	f007 fc3b 	bl	16092 <_ZdaPv>
}
    e81c:	b03f      	add	sp, #252	; 0xfc
    e81e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e822:	bf00      	nop
    e824:	c0000001 	.word	0xc0000001
    e828:	ffff8000 	.word	0xffff8000
    e82c:	00026ea0 	.word	0x00026ea0
    e830:	00026eb0 	.word	0x00026eb0
    e834:	00026f08 	.word	0x00026f08
    e838:	00026f64 	.word	0x00026f64
    e83c:	00027594 	.word	0x00027594
    e840:	000275c0 	.word	0x000275c0
    e844:	00026de4 	.word	0x00026de4

0000e848 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus SoftmaxEval(TfLiteContext* context, TfLiteNode* node) {
    e848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e84c:	b0a1      	sub	sp, #132	; 0x84
  TFLITE_DCHECK(context != nullptr);
    e84e:	2800      	cmp	r0, #0
    e850:	d030      	beq.n	e8b4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x6c>
    e852:	460c      	mov	r4, r1
    e854:	4606      	mov	r6, r0
  TFLITE_DCHECK(node != nullptr);
    e856:	2900      	cmp	r1, #0
    e858:	d02e      	beq.n	e8b8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x70>
  return context->GetEvalTensor(context, node->inputs->data[index]);
    e85a:	6d43      	ldr	r3, [r0, #84]	; 0x54
    e85c:	680a      	ldr	r2, [r1, #0]
    e85e:	6851      	ldr	r1, [r2, #4]
    e860:	4798      	blx	r3
    e862:	4607      	mov	r7, r0
  TFLITE_DCHECK(context != nullptr);
    e864:	b356      	cbz	r6, e8bc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x74>
  TFLITE_DCHECK(node != nullptr);
    e866:	b35c      	cbz	r4, e8c0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x78>
  return context->GetEvalTensor(context, node->outputs->data[index]);
    e868:	6d73      	ldr	r3, [r6, #84]	; 0x54
    e86a:	6862      	ldr	r2, [r4, #4]
    e86c:	6851      	ldr	r1, [r2, #4]
    e86e:	4630      	mov	r0, r6
    e870:	4798      	blx	r3
    e872:	4681      	mov	r9, r0
  TFLITE_DCHECK(node->user_data != nullptr);
    e874:	6924      	ldr	r4, [r4, #16]
    e876:	b32c      	cbz	r4, e8c4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x7c>
  SoftmaxParams op_data = *static_cast<SoftmaxParams*>(node->user_data);
    e878:	ad04      	add	r5, sp, #16
    e87a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    e87c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    e87e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    e880:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    e882:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    e884:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    e886:	e894 0003 	ldmia.w	r4, {r0, r1}
    e88a:	e885 0003 	stmia.w	r5, {r0, r1}
  switch (input->type) {
    e88e:	7a38      	ldrb	r0, [r7, #8]
    e890:	2807      	cmp	r0, #7
    e892:	f000 811a 	beq.w	eaca <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x282>
    e896:	2809      	cmp	r0, #9
    e898:	f000 8117 	beq.w	eaca <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x282>
    e89c:	2801      	cmp	r0, #1
    e89e:	d013      	beq.n	e8c8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x80>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
    e8a0:	6974      	ldr	r4, [r6, #20]
    e8a2:	f7fa fcd7 	bl	9254 <TfLiteTypeGetName>
    e8a6:	4602      	mov	r2, r0
    e8a8:	7a3b      	ldrb	r3, [r7, #8]
    e8aa:	498c      	ldr	r1, [pc, #560]	; (eadc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x294>)
    e8ac:	4630      	mov	r0, r6
    e8ae:	47a0      	blx	r4
      return kTfLiteError;
    e8b0:	2001      	movs	r0, #1
    e8b2:	e110      	b.n	ead6 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x28e>
  TFLITE_DCHECK(context != nullptr);
    e8b4:	f007 fc02 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    e8b8:	f007 fc00 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
    e8bc:	f007 fbfe 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
    e8c0:	f007 fbfc 	bl	160bc <abort>
  TFLITE_DCHECK(node->user_data != nullptr);
    e8c4:	f007 fbfa 	bl	160bc <abort>
          op_data, tflite::micro::GetTensorShape(input),
    e8c8:	4639      	mov	r1, r7
    e8ca:	a812      	add	r0, sp, #72	; 0x48
    e8cc:	f006 f821 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e8d0:	4638      	mov	r0, r7
    e8d2:	f005 fa35 	bl	13d40 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
    e8d6:	4680      	mov	r8, r0
          tflite::micro::GetTensorShape(output),
    e8d8:	4649      	mov	r1, r9
    e8da:	a818      	add	r0, sp, #96	; 0x60
    e8dc:	f006 f819 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
    e8e0:	4648      	mov	r0, r9
    e8e2:	f005 fa33 	bl	13d4c <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
    e8e6:	4681      	mov	r9, r0
  inline int32_t DimensionsCount() const { return size_; }
    e8e8:	9812      	ldr	r0, [sp, #72]	; 0x48
  const int trailing_dim = input_shape.DimensionsCount() - 1;
    e8ea:	1e44      	subs	r4, r0, #1
  for (int i = 0; i < dims_count; ++i) {
    e8ec:	2300      	movs	r3, #0
    e8ee:	e013      	b.n	e918 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xd0>
    TFLITE_DCHECK_GE(i, 0);
    e8f0:	f007 fbe4 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    e8f4:	f007 fbe2 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e8f8:	aa20      	add	r2, sp, #128	; 0x80
    e8fa:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    e8fe:	f852 2c34 	ldr.w	r2, [r2, #-52]
    e902:	e017      	b.n	e934 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xec>
    TFLITE_DCHECK_GE(i, 0);
    e904:	f007 fbda 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    e908:	f007 fbd8 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e90c:	9919      	ldr	r1, [sp, #100]	; 0x64
    e90e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    e912:	4291      	cmp	r1, r2
    e914:	d11b      	bne.n	e94e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x106>
  for (int i = 0; i < dims_count; ++i) {
    e916:	3301      	adds	r3, #1
    e918:	4298      	cmp	r0, r3
    e91a:	dd1a      	ble.n	e952 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x10a>
    if (i != skip_dim) {
    e91c:	429c      	cmp	r4, r3
    e91e:	d0fa      	beq.n	e916 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xce>
    TFLITE_DCHECK_GE(i, 0);
    e920:	2b00      	cmp	r3, #0
    e922:	dbe5      	blt.n	e8f0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xa8>
    TFLITE_DCHECK_LT(i, size_);
    e924:	9a12      	ldr	r2, [sp, #72]	; 0x48
    e926:	4293      	cmp	r3, r2
    e928:	dae4      	bge.n	e8f4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e92a:	2a05      	cmp	r2, #5
    e92c:	dde4      	ble.n	e8f8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xb0>
    e92e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    e930:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    e934:	2b00      	cmp	r3, #0
    e936:	dbe5      	blt.n	e904 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xbc>
    TFLITE_DCHECK_LT(i, size_);
    e938:	9918      	ldr	r1, [sp, #96]	; 0x60
    e93a:	428b      	cmp	r3, r1
    e93c:	dae4      	bge.n	e908 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xc0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e93e:	2905      	cmp	r1, #5
    e940:	dce4      	bgt.n	e90c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xc4>
    e942:	a920      	add	r1, sp, #128	; 0x80
    e944:	eb01 0183 	add.w	r1, r1, r3, lsl #2
    e948:	f851 1c1c 	ldr.w	r1, [r1, #-28]
    e94c:	e7e1      	b.n	e912 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xca>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
    e94e:	f007 fbb5 	bl	160bc <abort>
  inline int32_t DimensionsCount() const { return size_; }
    e952:	9b12      	ldr	r3, [sp, #72]	; 0x48
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    e954:	2c00      	cmp	r4, #0
    e956:	db08      	blt.n	e96a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x122>
    e958:	429c      	cmp	r4, r3
    e95a:	da06      	bge.n	e96a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x122>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    e95c:	2b05      	cmp	r3, #5
    e95e:	dd06      	ble.n	e96e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x126>
    e960:	9813      	ldr	r0, [sp, #76]	; 0x4c
  for (int i = 0; i < dims_count; ++i) {
    e962:	2200      	movs	r2, #0
  int flat_size = 1;
    e964:	f04f 0a01 	mov.w	sl, #1
    e968:	e007      	b.n	e97a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x132>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
    e96a:	f007 fba7 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
    e96e:	a813      	add	r0, sp, #76	; 0x4c
    e970:	e7f7      	b.n	e962 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x11a>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    e972:	2101      	movs	r1, #1
    e974:	fb01 fa0a 	mul.w	sl, r1, sl
  for (int i = 0; i < dims_count; ++i) {
    e978:	3201      	adds	r2, #1
    e97a:	4293      	cmp	r3, r2
    e97c:	dd04      	ble.n	e988 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x140>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
    e97e:	4294      	cmp	r4, r2
    e980:	d0f7      	beq.n	e972 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x12a>
    e982:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
    e986:	e7f5      	b.n	e974 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x12c>
    TFLITE_DCHECK_GE(i, 0);
    e988:	2c00      	cmp	r4, #0
    e98a:	db25      	blt.n	e9d8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x190>
    TFLITE_DCHECK_LT(i, size_);
    e98c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    e98e:	429c      	cmp	r4, r3
    e990:	da24      	bge.n	e9dc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x194>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e992:	2b05      	cmp	r3, #5
    e994:	dd24      	ble.n	e9e0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x198>
    e996:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    e998:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
    TFLITE_DCHECK_GE(i, 0);
    e99c:	2c00      	cmp	r4, #0
    e99e:	db25      	blt.n	e9ec <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1a4>
    TFLITE_DCHECK_LT(i, size_);
    e9a0:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e9a2:	429c      	cmp	r4, r3
    e9a4:	da24      	bge.n	e9f0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1a8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e9a6:	2b05      	cmp	r3, #5
    e9a8:	dd24      	ble.n	e9f4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1ac>
    e9aa:	9b19      	ldr	r3, [sp, #100]	; 0x64
    e9ac:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    e9b0:	4293      	cmp	r3, r2
    e9b2:	d125      	bne.n	ea00 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1b8>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    e9b4:	921f      	str	r2, [sp, #124]	; 0x7c
    TFLITE_DCHECK_GE(i, 0);
    e9b6:	2c00      	cmp	r4, #0
    e9b8:	db24      	blt.n	ea04 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1bc>
    TFLITE_DCHECK_LT(i, size_);
    e9ba:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e9bc:	429c      	cmp	r4, r3
    e9be:	da23      	bge.n	ea08 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1c0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e9c0:	2b05      	cmp	r3, #5
    e9c2:	dd23      	ble.n	ea0c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1c4>
    e9c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
    e9c6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
    e9ca:	931e      	str	r3, [sp, #120]	; 0x78
      if (__b < __a)
    e9cc:	429a      	cmp	r2, r3
    e9ce:	dc23      	bgt.n	ea18 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1d0>
      return __a;
    e9d0:	ab1f      	add	r3, sp, #124	; 0x7c
    e9d2:	681d      	ldr	r5, [r3, #0]
  for (int i = 0; i < outer_size; ++i) {
    e9d4:	2400      	movs	r4, #0
    e9d6:	e061      	b.n	ea9c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x254>
    TFLITE_DCHECK_GE(i, 0);
    e9d8:	f007 fb70 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    e9dc:	f007 fb6e 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e9e0:	ab20      	add	r3, sp, #128	; 0x80
    e9e2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    e9e6:	f853 2c34 	ldr.w	r2, [r3, #-52]
    e9ea:	e7d7      	b.n	e99c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x154>
    TFLITE_DCHECK_GE(i, 0);
    e9ec:	f007 fb66 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    e9f0:	f007 fb64 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    e9f4:	ab20      	add	r3, sp, #128	; 0x80
    e9f6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    e9fa:	f853 3c1c 	ldr.w	r3, [r3, #-28]
    e9fe:	e7d7      	b.n	e9b0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x168>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
    ea00:	f007 fb5c 	bl	160bc <abort>
    TFLITE_DCHECK_GE(i, 0);
    ea04:	f007 fb5a 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
    ea08:	f007 fb58 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
    ea0c:	ab20      	add	r3, sp, #128	; 0x80
    ea0e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    ea12:	f853 3c1c 	ldr.w	r3, [r3, #-28]
    ea16:	e7d8      	b.n	e9ca <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x182>
	return __b;
    ea18:	ab1e      	add	r3, sp, #120	; 0x78
    ea1a:	e7da      	b.n	e9d2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18a>
      max = std::max(max, input_data[i * depth + c]);
    ea1c:	683b      	ldr	r3, [r7, #0]
    ea1e:	9303      	str	r3, [sp, #12]
    for (int c = 0; c < depth; ++c) {
    ea20:	3601      	adds	r6, #1
    ea22:	42ae      	cmp	r6, r5
    ea24:	da0c      	bge.n	ea40 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1f8>
      max = std::max(max, input_data[i * depth + c]);
    ea26:	fb05 6304 	mla	r3, r5, r4, r6
    ea2a:	eb08 0783 	add.w	r7, r8, r3, lsl #2
      if (__a < __b)
    ea2e:	f858 1023 	ldr.w	r1, [r8, r3, lsl #2]
    ea32:	9803      	ldr	r0, [sp, #12]
    ea34:	f7f2 fb0a 	bl	104c <__aeabi_fcmplt>
    ea38:	2800      	cmp	r0, #0
    ea3a:	d1ef      	bne.n	ea1c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1d4>
      return __a;
    ea3c:	af03      	add	r7, sp, #12
    ea3e:	e7ed      	b.n	ea1c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1d4>
    for (int c = 0; c < depth; ++c) {
    ea40:	2700      	movs	r7, #0
    float sum = 0.f;
    ea42:	2600      	movs	r6, #0
    for (int c = 0; c < depth; ++c) {
    ea44:	42af      	cmp	r7, r5
    ea46:	da1a      	bge.n	ea7e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x236>
      const float exp_c = std::exp((input_data[i * depth + c] - max) *
    ea48:	fb05 7b04 	mla	fp, r5, r4, r7
    ea4c:	9903      	ldr	r1, [sp, #12]
    ea4e:	f858 002b 	ldr.w	r0, [r8, fp, lsl #2]
    ea52:	f7f2 f853 	bl	afc <__aeabi_fsub>
    ea56:	9001      	str	r0, [sp, #4]
                                   static_cast<float>(params.beta));
    ea58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    ea5c:	f7f1 fffa 	bl	a54 <__aeabi_d2f>
    ea60:	4601      	mov	r1, r0
      const float exp_c = std::exp((input_data[i * depth + c] - max) *
    ea62:	9801      	ldr	r0, [sp, #4]
    ea64:	f7f2 f954 	bl	d10 <__aeabi_fmul>
  using ::exp;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  exp(float __x)
  { return __builtin_expf(__x); }
    ea68:	f001 fdce 	bl	10608 <expf>
    ea6c:	4601      	mov	r1, r0
      output_data[i * depth + c] = exp_c;
    ea6e:	f849 002b 	str.w	r0, [r9, fp, lsl #2]
      sum += exp_c;
    ea72:	4630      	mov	r0, r6
    ea74:	f7f2 f844 	bl	b00 <__addsf3>
    ea78:	4606      	mov	r6, r0
    for (int c = 0; c < depth; ++c) {
    ea7a:	3701      	adds	r7, #1
    ea7c:	e7e2      	b.n	ea44 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1fc>
    for (int c = 0; c < depth; ++c) {
    ea7e:	2700      	movs	r7, #0
    ea80:	42af      	cmp	r7, r5
    ea82:	da0a      	bge.n	ea9a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x252>
      output_data[i * depth + c] = output_data[i * depth + c] / sum;
    ea84:	fb05 7b04 	mla	fp, r5, r4, r7
    ea88:	4631      	mov	r1, r6
    ea8a:	f859 002b 	ldr.w	r0, [r9, fp, lsl #2]
    ea8e:	f7f2 f9f3 	bl	e78 <__aeabi_fdiv>
    ea92:	f849 002b 	str.w	r0, [r9, fp, lsl #2]
    for (int c = 0; c < depth; ++c) {
    ea96:	3701      	adds	r7, #1
    ea98:	e7f2      	b.n	ea80 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x238>
  for (int i = 0; i < outer_size; ++i) {
    ea9a:	3401      	adds	r4, #1
    ea9c:	4554      	cmp	r4, sl
    ea9e:	da04      	bge.n	eaaa <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x262>
    float max = std::numeric_limits<float>::lowest();
    eaa0:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
    eaa4:	9303      	str	r3, [sp, #12]
    for (int c = 0; c < depth; ++c) {
    eaa6:	2600      	movs	r6, #0
    eaa8:	e7bb      	b.n	ea22 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1da>
    if (size_ > kMaxSmallSize) {
    eaaa:	9b18      	ldr	r3, [sp, #96]	; 0x60
    eaac:	2b05      	cmp	r3, #5
    eaae:	dd03      	ble.n	eab8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x270>
      delete[] dims_pointer_;
    eab0:	9819      	ldr	r0, [sp, #100]	; 0x64
    eab2:	b108      	cbz	r0, eab8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x270>
    eab4:	f007 faed 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
    eab8:	9b12      	ldr	r3, [sp, #72]	; 0x48
    eaba:	2b05      	cmp	r3, #5
    eabc:	dd03      	ble.n	eac6 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x27e>
      delete[] dims_pointer_;
    eabe:	9813      	ldr	r0, [sp, #76]	; 0x4c
    eac0:	b108      	cbz	r0, eac6 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x27e>
    eac2:	f007 fae6 	bl	16092 <_ZdaPv>
      return kTfLiteOk;
    eac6:	2000      	movs	r0, #0
    eac8:	e005      	b.n	ead6 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x28e>
      SoftmaxQuantized(input, output, op_data);
    eaca:	aa04      	add	r2, sp, #16
    eacc:	4649      	mov	r1, r9
    eace:	4638      	mov	r0, r7
    ead0:	f7ff fbec 	bl	e2ac <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE>
      return kTfLiteOk;
    ead4:	2000      	movs	r0, #0
}
    ead6:	b021      	add	sp, #132	; 0x84
    ead8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    eadc:	00027058 	.word	0x00027058

0000eae0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode>:
void* SoftmaxInit(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
  return context->AllocatePersistentBuffer(context, sizeof(SoftmaxParams));
}

TfLiteStatus SoftmaxPrepare(TfLiteContext* context, TfLiteNode* node) {
    eae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    eae4:	b097      	sub	sp, #92	; 0x5c
    eae6:	4604      	mov	r4, r0
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
    eae8:	680b      	ldr	r3, [r1, #0]
    eaea:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
    eaec:	2b01      	cmp	r3, #1
    eaee:	d00f      	beq.n	eb10 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x30>
    eaf0:	6946      	ldr	r6, [r0, #20]
    eaf2:	2501      	movs	r5, #1
    eaf4:	9503      	str	r5, [sp, #12]
    eaf6:	9302      	str	r3, [sp, #8]
    eaf8:	4ba9      	ldr	r3, [pc, #676]	; (eda0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c0>)
    eafa:	9301      	str	r3, [sp, #4]
    eafc:	4ba9      	ldr	r3, [pc, #676]	; (eda4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c4>)
    eafe:	9300      	str	r3, [sp, #0]
    eb00:	235d      	movs	r3, #93	; 0x5d
    eb02:	4aa9      	ldr	r2, [pc, #676]	; (eda8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    eb04:	49a9      	ldr	r1, [pc, #676]	; (edac <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
    eb06:	47b0      	blx	r6
    eb08:	4628      	mov	r0, r5
    op_data->scale = output->params.scale;
  }

  auto* params = static_cast<TfLiteSoftmaxParams*>(node->builtin_data);
  return CalculateSoftmaxParams(context, input, output, params, op_data);
}
    eb0a:	b017      	add	sp, #92	; 0x5c
    eb0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    eb10:	460d      	mov	r5, r1
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
    eb12:	684b      	ldr	r3, [r1, #4]
    eb14:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
    eb16:	2b01      	cmp	r3, #1
    eb18:	d00d      	beq.n	eb36 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x56>
    eb1a:	6946      	ldr	r6, [r0, #20]
    eb1c:	2501      	movs	r5, #1
    eb1e:	9503      	str	r5, [sp, #12]
    eb20:	9302      	str	r3, [sp, #8]
    eb22:	4b9f      	ldr	r3, [pc, #636]	; (eda0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c0>)
    eb24:	9301      	str	r3, [sp, #4]
    eb26:	4ba2      	ldr	r3, [pc, #648]	; (edb0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d0>)
    eb28:	9300      	str	r3, [sp, #0]
    eb2a:	235e      	movs	r3, #94	; 0x5e
    eb2c:	4a9e      	ldr	r2, [pc, #632]	; (eda8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    eb2e:	499f      	ldr	r1, [pc, #636]	; (edac <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
    eb30:	47b0      	blx	r6
    eb32:	4628      	mov	r0, r5
    eb34:	e7e9      	b.n	eb0a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  const TfLiteTensor* input = GetInput(context, node, 0);
    eb36:	2200      	movs	r2, #0
    eb38:	f005 f843 	bl	13bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
    eb3c:	4606      	mov	r6, r0
    eb3e:	b340      	cbz	r0, eb92 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xb2>
inline int NumDimensions(const TfLiteTensor* t) { return t->dims->size; }
    eb40:	6883      	ldr	r3, [r0, #8]
    eb42:	681b      	ldr	r3, [r3, #0]
  TF_LITE_ENSURE(context, NumDimensions(input) >= 1);
    eb44:	2b00      	cmp	r3, #0
    eb46:	dd2e      	ble.n	eba6 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xc6>
  TfLiteTensor* output = GetOutput(context, node, 0);
    eb48:	2200      	movs	r2, #0
    eb4a:	4629      	mov	r1, r5
    eb4c:	4620      	mov	r0, r4
    eb4e:	f005 f857 	bl	13c00 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
    eb52:	9005      	str	r0, [sp, #20]
    eb54:	2800      	cmp	r0, #0
    eb56:	d030      	beq.n	ebba <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xda>
  TF_LITE_ENSURE(context, node->user_data != nullptr);
    eb58:	f8d5 9010 	ldr.w	r9, [r5, #16]
    eb5c:	f1b9 0f00 	cmp.w	r9, #0
    eb60:	d035      	beq.n	ebce <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xee>
  if (input->type == kTfLiteInt16) {
    eb62:	7833      	ldrb	r3, [r6, #0]
    eb64:	2b07      	cmp	r3, #7
    eb66:	d03c      	beq.n	ebe2 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x102>
  if (output->type == kTfLiteInt16) {
    eb68:	9b05      	ldr	r3, [sp, #20]
    eb6a:	781b      	ldrb	r3, [r3, #0]
    eb6c:	2b07      	cmp	r3, #7
    eb6e:	d05d      	beq.n	ec2c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x14c>
    TF_LITE_ENSURE_EQ(context, input->type, output->type);
    eb70:	7832      	ldrb	r2, [r6, #0]
    eb72:	4293      	cmp	r3, r2
    eb74:	d069      	beq.n	ec4a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x16a>
    eb76:	6965      	ldr	r5, [r4, #20]
    eb78:	9303      	str	r3, [sp, #12]
    eb7a:	9202      	str	r2, [sp, #8]
    eb7c:	4b8d      	ldr	r3, [pc, #564]	; (edb4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d4>)
    eb7e:	9301      	str	r3, [sp, #4]
    eb80:	4b8d      	ldr	r3, [pc, #564]	; (edb8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d8>)
    eb82:	9300      	str	r3, [sp, #0]
    eb84:	2378      	movs	r3, #120	; 0x78
    eb86:	4a88      	ldr	r2, [pc, #544]	; (eda8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    eb88:	4988      	ldr	r1, [pc, #544]	; (edac <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
    eb8a:	4620      	mov	r0, r4
    eb8c:	47a8      	blx	r5
    eb8e:	2001      	movs	r0, #1
    eb90:	e7bb      	b.n	eb0a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  TF_LITE_ENSURE(context, input != nullptr);
    eb92:	6965      	ldr	r5, [r4, #20]
    eb94:	4b89      	ldr	r3, [pc, #548]	; (edbc <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2dc>)
    eb96:	9300      	str	r3, [sp, #0]
    eb98:	2360      	movs	r3, #96	; 0x60
    eb9a:	4a83      	ldr	r2, [pc, #524]	; (eda8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    eb9c:	4988      	ldr	r1, [pc, #544]	; (edc0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    eb9e:	4620      	mov	r0, r4
    eba0:	47a8      	blx	r5
    eba2:	2001      	movs	r0, #1
    eba4:	e7b1      	b.n	eb0a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  TF_LITE_ENSURE(context, NumDimensions(input) >= 1);
    eba6:	6965      	ldr	r5, [r4, #20]
    eba8:	4b86      	ldr	r3, [pc, #536]	; (edc4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e4>)
    ebaa:	9300      	str	r3, [sp, #0]
    ebac:	2361      	movs	r3, #97	; 0x61
    ebae:	4a7e      	ldr	r2, [pc, #504]	; (eda8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    ebb0:	4983      	ldr	r1, [pc, #524]	; (edc0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    ebb2:	4620      	mov	r0, r4
    ebb4:	47a8      	blx	r5
    ebb6:	2001      	movs	r0, #1
    ebb8:	e7a7      	b.n	eb0a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  TF_LITE_ENSURE(context, output != nullptr);
    ebba:	6965      	ldr	r5, [r4, #20]
    ebbc:	4b82      	ldr	r3, [pc, #520]	; (edc8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e8>)
    ebbe:	9300      	str	r3, [sp, #0]
    ebc0:	2363      	movs	r3, #99	; 0x63
    ebc2:	4a79      	ldr	r2, [pc, #484]	; (eda8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    ebc4:	497e      	ldr	r1, [pc, #504]	; (edc0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    ebc6:	4620      	mov	r0, r4
    ebc8:	47a8      	blx	r5
    ebca:	2001      	movs	r0, #1
    ebcc:	e79d      	b.n	eb0a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  TF_LITE_ENSURE(context, node->user_data != nullptr);
    ebce:	6965      	ldr	r5, [r4, #20]
    ebd0:	4b7e      	ldr	r3, [pc, #504]	; (edcc <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2ec>)
    ebd2:	9300      	str	r3, [sp, #0]
    ebd4:	2365      	movs	r3, #101	; 0x65
    ebd6:	4a74      	ldr	r2, [pc, #464]	; (eda8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    ebd8:	4979      	ldr	r1, [pc, #484]	; (edc0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    ebda:	4620      	mov	r0, r4
    ebdc:	47a8      	blx	r5
    ebde:	2001      	movs	r0, #1
    ebe0:	e793      	b.n	eb0a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
    void* raw_exp_lut = context->AllocatePersistentBuffer(
    ebe2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    ebe4:	f240 4102 	movw	r1, #1026	; 0x402
    ebe8:	4620      	mov	r0, r4
    ebea:	4798      	blx	r3
    TF_LITE_ENSURE(context, raw_exp_lut != nullptr);
    ebec:	b150      	cbz	r0, ec04 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x124>
    op_data->exp_lut = reinterpret_cast<int16_t*>(raw_exp_lut);
    ebee:	f8c9 0028 	str.w	r0, [r9, #40]	; 0x28
    void* one_over_one_plus_x_lut = context->AllocatePersistentBuffer(
    ebf2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    ebf4:	f240 4102 	movw	r1, #1026	; 0x402
    ebf8:	4620      	mov	r0, r4
    ebfa:	4798      	blx	r3
    TF_LITE_ENSURE(context, one_over_one_plus_x_lut != nullptr);
    ebfc:	b160      	cbz	r0, ec18 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x138>
    op_data->one_over_one_plus_x_lut =
    ebfe:	f8c9 002c 	str.w	r0, [r9, #44]	; 0x2c
    ec02:	e7b1      	b.n	eb68 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x88>
    TF_LITE_ENSURE(context, raw_exp_lut != nullptr);
    ec04:	6965      	ldr	r5, [r4, #20]
    ec06:	4b72      	ldr	r3, [pc, #456]	; (edd0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2f0>)
    ec08:	9300      	str	r3, [sp, #0]
    ec0a:	236b      	movs	r3, #107	; 0x6b
    ec0c:	4a66      	ldr	r2, [pc, #408]	; (eda8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    ec0e:	496c      	ldr	r1, [pc, #432]	; (edc0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    ec10:	4620      	mov	r0, r4
    ec12:	47a8      	blx	r5
    ec14:	2001      	movs	r0, #1
    ec16:	e778      	b.n	eb0a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
    TF_LITE_ENSURE(context, one_over_one_plus_x_lut != nullptr);
    ec18:	6965      	ldr	r5, [r4, #20]
    ec1a:	4b6e      	ldr	r3, [pc, #440]	; (edd4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2f4>)
    ec1c:	9300      	str	r3, [sp, #0]
    ec1e:	236f      	movs	r3, #111	; 0x6f
    ec20:	4a61      	ldr	r2, [pc, #388]	; (eda8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    ec22:	4967      	ldr	r1, [pc, #412]	; (edc0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    ec24:	4620      	mov	r0, r4
    ec26:	47a8      	blx	r5
    ec28:	2001      	movs	r0, #1
    ec2a:	e76e      	b.n	eb0a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
    TF_LITE_ENSURE(context,
    ec2c:	7833      	ldrb	r3, [r6, #0]
    ec2e:	2b09      	cmp	r3, #9
    ec30:	d00b      	beq.n	ec4a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x16a>
    ec32:	2b07      	cmp	r3, #7
    ec34:	d009      	beq.n	ec4a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x16a>
    ec36:	6965      	ldr	r5, [r4, #20]
    ec38:	4b67      	ldr	r3, [pc, #412]	; (edd8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2f8>)
    ec3a:	9300      	str	r3, [sp, #0]
    ec3c:	2375      	movs	r3, #117	; 0x75
    ec3e:	4a5a      	ldr	r2, [pc, #360]	; (eda8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    ec40:	495f      	ldr	r1, [pc, #380]	; (edc0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e0>)
    ec42:	4620      	mov	r0, r4
    ec44:	47a8      	blx	r5
    ec46:	2001      	movs	r0, #1
    ec48:	e75f      	b.n	eb0a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
  if (input->type == kTfLiteInt16) {
    ec4a:	7833      	ldrb	r3, [r6, #0]
    ec4c:	2b07      	cmp	r3, #7
    ec4e:	f040 81b7 	bne.w	efc0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4e0>
    TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
    ec52:	9b05      	ldr	r3, [sp, #20]
    ec54:	f8d3 b010 	ldr.w	fp, [r3, #16]
    ec58:	f1bb 0f00 	cmp.w	fp, #0
    ec5c:	d00f      	beq.n	ec7e <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x19e>
    ec5e:	6965      	ldr	r5, [r4, #20]
    ec60:	2300      	movs	r3, #0
    ec62:	9303      	str	r3, [sp, #12]
    ec64:	f8cd b008 	str.w	fp, [sp, #8]
    ec68:	4b5c      	ldr	r3, [pc, #368]	; (eddc <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2fc>)
    ec6a:	9301      	str	r3, [sp, #4]
    ec6c:	4b5c      	ldr	r3, [pc, #368]	; (ede0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x300>)
    ec6e:	9300      	str	r3, [sp, #0]
    ec70:	237d      	movs	r3, #125	; 0x7d
    ec72:	4a4d      	ldr	r2, [pc, #308]	; (eda8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
    ec74:	494d      	ldr	r1, [pc, #308]	; (edac <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2cc>)
    ec76:	4620      	mov	r0, r4
    ec78:	47a8      	blx	r5
    ec7a:	2001      	movs	r0, #1
    ec7c:	e745      	b.n	eb0a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
    gen_lut([](float value) { return std::exp(value); }, -10.0f, 0.0f,
    ec7e:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
    ec82:	9306      	str	r3, [sp, #24]
  for (int i = 0; i < num - 1; i++) {
    ec84:	465f      	mov	r7, fp
    ec86:	f8cd 901c 	str.w	r9, [sp, #28]
    ec8a:	f8cd b020 	str.w	fp, [sp, #32]
    ec8e:	469b      	mov	fp, r3
    ec90:	9609      	str	r6, [sp, #36]	; 0x24
    ec92:	e007      	b.n	eca4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1c4>
	return __b;
    ec94:	ae14      	add	r6, sp, #80	; 0x50
    ec96:	e079      	b.n	ed8c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2ac>
    table[i] = std::min<float>(std::max<float>(sample_val - bias, -32768.0f),
    ec98:	6830      	ldr	r0, [r6, #0]
    ec9a:	f7f2 f9ff 	bl	109c <__aeabi_f2iz>
    ec9e:	f82b 0017 	strh.w	r0, [fp, r7, lsl #1]
  for (int i = 0; i < num - 1; i++) {
    eca2:	4657      	mov	r7, sl
    eca4:	f5b7 7f00 	cmp.w	r7, #512	; 0x200
    eca8:	f280 80a4 	bge.w	edf4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x314>
    float sample_val = TfLiteRound(func(min + i * step) * 32768.0f);
    ecac:	4638      	mov	r0, r7
    ecae:	f7f1 ffdb 	bl	c68 <__aeabi_i2f>
    ecb2:	494c      	ldr	r1, [pc, #304]	; (ede4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x304>)
    ecb4:	f7f2 f82c 	bl	d10 <__aeabi_fmul>
    ecb8:	494b      	ldr	r1, [pc, #300]	; (ede8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x308>)
    ecba:	f7f1 ff1f 	bl	afc <__aeabi_fsub>
    ecbe:	4606      	mov	r6, r0
    ecc0:	f006 ff7c 	bl	15bbc <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    ecc4:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ecc8:	f7f2 f822 	bl	d10 <__aeabi_fmul>
    eccc:	f7f1 fba8 	bl	420 <__aeabi_f2d>
    ecd0:	f001 fc52 	bl	10578 <round>
    ecd4:	f7f1 febe 	bl	a54 <__aeabi_d2f>
    ecd8:	4680      	mov	r8, r0
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
    ecda:	f107 0a01 	add.w	sl, r7, #1
    ecde:	4650      	mov	r0, sl
    ece0:	f7f1 ffc2 	bl	c68 <__aeabi_i2f>
    ece4:	493f      	ldr	r1, [pc, #252]	; (ede4 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x304>)
    ece6:	f7f2 f813 	bl	d10 <__aeabi_fmul>
    ecea:	493f      	ldr	r1, [pc, #252]	; (ede8 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x308>)
    ecec:	f7f1 ff06 	bl	afc <__aeabi_fsub>
    ecf0:	f006 ff64 	bl	15bbc <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    ecf4:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ecf8:	f7f2 f80a 	bl	d10 <__aeabi_fmul>
    ecfc:	4681      	mov	r9, r0
                     TfLiteRound(func(min + i * step) * 32768.0f)) /
    ecfe:	4630      	mov	r0, r6
    ed00:	f006 ff5c 	bl	15bbc <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    ed04:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ed08:	f7f2 f802 	bl	d10 <__aeabi_fmul>
    ed0c:	f7f1 fb88 	bl	420 <__aeabi_f2d>
    ed10:	f001 fc32 	bl	10578 <round>
    ed14:	f7f1 fe9e 	bl	a54 <__aeabi_d2f>
    ed18:	4601      	mov	r1, r0
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
    ed1a:	4648      	mov	r0, r9
    ed1c:	f7f1 fef0 	bl	b00 <__addsf3>
    ed20:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    ed24:	f7f1 fff4 	bl	d10 <__aeabi_fmul>
    ed28:	f7f1 fb7a 	bl	420 <__aeabi_f2d>
    ed2c:	f001 fc24 	bl	10578 <round>
    ed30:	f7f1 fe90 	bl	a54 <__aeabi_d2f>
    ed34:	4681      	mov	r9, r0
        TfLiteRound(func(min + i * step + half_step) * 32768.0f);
    ed36:	492d      	ldr	r1, [pc, #180]	; (edec <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x30c>)
    ed38:	4630      	mov	r0, r6
    ed3a:	f7f1 fee1 	bl	b00 <__addsf3>
    ed3e:	f006 ff3d 	bl	15bbc <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    ed42:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ed46:	f7f1 ffe3 	bl	d10 <__aeabi_fmul>
    ed4a:	f7f1 fb69 	bl	420 <__aeabi_f2d>
    ed4e:	f001 fc13 	bl	10578 <round>
    ed52:	f7f1 fe7f 	bl	a54 <__aeabi_d2f>
    ed56:	4601      	mov	r1, r0
    float midpoint_err = midpoint_interp_val - midpoint_val;
    ed58:	4648      	mov	r0, r9
    ed5a:	f7f1 fecf 	bl	afc <__aeabi_fsub>
    float bias = TfLiteRound(midpoint_err / 2.0f);
    ed5e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    ed62:	f7f1 ffd5 	bl	d10 <__aeabi_fmul>
    ed66:	f7f1 fb5b 	bl	420 <__aeabi_f2d>
    ed6a:	f001 fc05 	bl	10578 <round>
    ed6e:	f7f1 fe71 	bl	a54 <__aeabi_d2f>
    ed72:	4601      	mov	r1, r0
    table[i] = std::min<float>(std::max<float>(sample_val - bias, -32768.0f),
    ed74:	4640      	mov	r0, r8
    ed76:	f7f1 fec1 	bl	afc <__aeabi_fsub>
    ed7a:	9015      	str	r0, [sp, #84]	; 0x54
    ed7c:	f04f 4147 	mov.w	r1, #3338665984	; 0xc7000000
    ed80:	9114      	str	r1, [sp, #80]	; 0x50
      if (__a < __b)
    ed82:	f7f2 f963 	bl	104c <__aeabi_fcmplt>
    ed86:	2800      	cmp	r0, #0
    ed88:	d184      	bne.n	ec94 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1b4>
      return __a;
    ed8a:	ae15      	add	r6, sp, #84	; 0x54
                               32767.0f);
    ed8c:	4918      	ldr	r1, [pc, #96]	; (edf0 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x310>)
    ed8e:	9113      	str	r1, [sp, #76]	; 0x4c
      if (__b < __a)
    ed90:	6830      	ldr	r0, [r6, #0]
    ed92:	f7f2 f979 	bl	1088 <__aeabi_fcmpgt>
    ed96:	2800      	cmp	r0, #0
    ed98:	f43f af7e 	beq.w	ec98 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1b8>
	return __b;
    ed9c:	ae13      	add	r6, sp, #76	; 0x4c
    ed9e:	e77b      	b.n	ec98 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1b8>
    eda0:	00027734 	.word	0x00027734
    eda4:	0002770c 	.word	0x0002770c
    eda8:	00027604 	.word	0x00027604
    edac:	000269ac 	.word	0x000269ac
    edb0:	00027554 	.word	0x00027554
    edb4:	00026fc0 	.word	0x00026fc0
    edb8:	00026fd0 	.word	0x00026fd0
    edbc:	00027100 	.word	0x00027100
    edc0:	000266ec 	.word	0x000266ec
    edc4:	0002771c 	.word	0x0002771c
    edc8:	00027128 	.word	0x00027128
    edcc:	00027738 	.word	0x00027738
    edd0:	00027754 	.word	0x00027754
    edd4:	0002776c 	.word	0x0002776c
    edd8:	00026a4c 	.word	0x00026a4c
    eddc:	00026d98 	.word	0x00026d98
    ede0:	0002765c 	.word	0x0002765c
    ede4:	3ca00000 	.word	0x3ca00000
    ede8:	41200000 	.word	0x41200000
    edec:	3c200000 	.word	0x3c200000
    edf0:	46fffe00 	.word	0x46fffe00
    edf4:	f8dd 901c 	ldr.w	r9, [sp, #28]
    edf8:	f8dd b020 	ldr.w	fp, [sp, #32]
    edfc:	9e09      	ldr	r6, [sp, #36]	; 0x24
      std::max<float>(TfLiteRound(func(max) * 32768.0f), -32768.0f), 32767.0f);
    edfe:	2000      	movs	r0, #0
    ee00:	f006 fedc 	bl	15bbc <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>
    ee04:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ee08:	f7f1 ff82 	bl	d10 <__aeabi_fmul>
    ee0c:	f7f1 fb08 	bl	420 <__aeabi_f2d>
    ee10:	f001 fbb2 	bl	10578 <round>
    ee14:	f7f1 fe1e 	bl	a54 <__aeabi_d2f>
    ee18:	9012      	str	r0, [sp, #72]	; 0x48
    ee1a:	f04f 4147 	mov.w	r1, #3338665984	; 0xc7000000
    ee1e:	9111      	str	r1, [sp, #68]	; 0x44
      if (__a < __b)
    ee20:	f7f2 f914 	bl	104c <__aeabi_fcmplt>
    ee24:	b9a0      	cbnz	r0, ee50 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x370>
      return __a;
    ee26:	af12      	add	r7, sp, #72	; 0x48
    ee28:	496c      	ldr	r1, [pc, #432]	; (efdc <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4fc>)
    ee2a:	9110      	str	r1, [sp, #64]	; 0x40
      if (__b < __a)
    ee2c:	6838      	ldr	r0, [r7, #0]
    ee2e:	f7f2 f92b 	bl	1088 <__aeabi_fcmpgt>
    ee32:	b978      	cbnz	r0, ee54 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x374>
  table[num - 1] = std::min<float>(
    ee34:	6838      	ldr	r0, [r7, #0]
    ee36:	f7f2 f931 	bl	109c <__aeabi_f2iz>
    ee3a:	9b06      	ldr	r3, [sp, #24]
    ee3c:	f8a3 0400 	strh.w	r0, [r3, #1024]	; 0x400
    gen_lut([](float value) { return 1.0f / (1.0f + value); }, 0.0f, 1.0f,
    ee40:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
    ee44:	9306      	str	r3, [sp, #24]
    ee46:	f8cd 901c 	str.w	r9, [sp, #28]
    ee4a:	469a      	mov	sl, r3
    ee4c:	9608      	str	r6, [sp, #32]
    ee4e:	e00b      	b.n	ee68 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x388>
	return __b;
    ee50:	af11      	add	r7, sp, #68	; 0x44
    ee52:	e7e9      	b.n	ee28 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x348>
	return __b;
    ee54:	af10      	add	r7, sp, #64	; 0x40
    ee56:	e7ed      	b.n	ee34 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x354>
	return __b;
    ee58:	ae0e      	add	r6, sp, #56	; 0x38
    ee5a:	e07b      	b.n	ef54 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x474>
    table[i] = std::min<float>(std::max<float>(sample_val - bias, -32768.0f),
    ee5c:	6830      	ldr	r0, [r6, #0]
    ee5e:	f7f2 f91d 	bl	109c <__aeabi_f2iz>
    ee62:	f82a 001b 	strh.w	r0, [sl, fp, lsl #1]
  for (int i = 0; i < num - 1; i++) {
    ee66:	46cb      	mov	fp, r9
    ee68:	f5bb 7f00 	cmp.w	fp, #512	; 0x200
    ee6c:	da7c      	bge.n	ef68 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x488>
    float sample_val = TfLiteRound(func(min + i * step) * 32768.0f);
    ee6e:	4658      	mov	r0, fp
    ee70:	f7f1 fefa 	bl	c68 <__aeabi_i2f>
    ee74:	f04f 516c 	mov.w	r1, #989855744	; 0x3b000000
    ee78:	f7f1 ff4a 	bl	d10 <__aeabi_fmul>
    ee7c:	2100      	movs	r1, #0
    ee7e:	f7f1 fe3f 	bl	b00 <__addsf3>
    ee82:	4606      	mov	r6, r0
    ee84:	f006 fe8f 	bl	15ba6 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    ee88:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ee8c:	f7f1 ff40 	bl	d10 <__aeabi_fmul>
    ee90:	f7f1 fac6 	bl	420 <__aeabi_f2d>
    ee94:	f001 fb70 	bl	10578 <round>
    ee98:	f7f1 fddc 	bl	a54 <__aeabi_d2f>
    ee9c:	4607      	mov	r7, r0
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
    ee9e:	f10b 0901 	add.w	r9, fp, #1
    eea2:	4648      	mov	r0, r9
    eea4:	f7f1 fee0 	bl	c68 <__aeabi_i2f>
    eea8:	f04f 516c 	mov.w	r1, #989855744	; 0x3b000000
    eeac:	f7f1 ff30 	bl	d10 <__aeabi_fmul>
    eeb0:	2100      	movs	r1, #0
    eeb2:	f7f1 fe25 	bl	b00 <__addsf3>
    eeb6:	f006 fe76 	bl	15ba6 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    eeba:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    eebe:	f7f1 ff27 	bl	d10 <__aeabi_fmul>
    eec2:	4680      	mov	r8, r0
                     TfLiteRound(func(min + i * step) * 32768.0f)) /
    eec4:	4630      	mov	r0, r6
    eec6:	f006 fe6e 	bl	15ba6 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    eeca:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    eece:	f7f1 ff1f 	bl	d10 <__aeabi_fmul>
    eed2:	f7f1 faa5 	bl	420 <__aeabi_f2d>
    eed6:	f001 fb4f 	bl	10578 <round>
    eeda:	f7f1 fdbb 	bl	a54 <__aeabi_d2f>
    eede:	4601      	mov	r1, r0
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
    eee0:	4640      	mov	r0, r8
    eee2:	f7f1 fe0d 	bl	b00 <__addsf3>
    eee6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    eeea:	f7f1 ff11 	bl	d10 <__aeabi_fmul>
    eeee:	f7f1 fa97 	bl	420 <__aeabi_f2d>
    eef2:	f001 fb41 	bl	10578 <round>
    eef6:	f7f1 fdad 	bl	a54 <__aeabi_d2f>
    eefa:	4680      	mov	r8, r0
        TfLiteRound(func(min + i * step + half_step) * 32768.0f);
    eefc:	f04f 516a 	mov.w	r1, #981467136	; 0x3a800000
    ef00:	4630      	mov	r0, r6
    ef02:	f7f1 fdfd 	bl	b00 <__addsf3>
    ef06:	f006 fe4e 	bl	15ba6 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    ef0a:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ef0e:	f7f1 feff 	bl	d10 <__aeabi_fmul>
    ef12:	f7f1 fa85 	bl	420 <__aeabi_f2d>
    ef16:	f001 fb2f 	bl	10578 <round>
    ef1a:	f7f1 fd9b 	bl	a54 <__aeabi_d2f>
    ef1e:	4601      	mov	r1, r0
    float midpoint_err = midpoint_interp_val - midpoint_val;
    ef20:	4640      	mov	r0, r8
    ef22:	f7f1 fdeb 	bl	afc <__aeabi_fsub>
    float bias = TfLiteRound(midpoint_err / 2.0f);
    ef26:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    ef2a:	f7f1 fef1 	bl	d10 <__aeabi_fmul>
    ef2e:	f7f1 fa77 	bl	420 <__aeabi_f2d>
    ef32:	f001 fb21 	bl	10578 <round>
    ef36:	f7f1 fd8d 	bl	a54 <__aeabi_d2f>
    ef3a:	4601      	mov	r1, r0
    table[i] = std::min<float>(std::max<float>(sample_val - bias, -32768.0f),
    ef3c:	4638      	mov	r0, r7
    ef3e:	f7f1 fddd 	bl	afc <__aeabi_fsub>
    ef42:	900f      	str	r0, [sp, #60]	; 0x3c
    ef44:	f04f 4147 	mov.w	r1, #3338665984	; 0xc7000000
    ef48:	910e      	str	r1, [sp, #56]	; 0x38
      if (__a < __b)
    ef4a:	f7f2 f87f 	bl	104c <__aeabi_fcmplt>
    ef4e:	2800      	cmp	r0, #0
    ef50:	d182      	bne.n	ee58 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x378>
      return __a;
    ef52:	ae0f      	add	r6, sp, #60	; 0x3c
                               32767.0f);
    ef54:	4921      	ldr	r1, [pc, #132]	; (efdc <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4fc>)
    ef56:	910d      	str	r1, [sp, #52]	; 0x34
      if (__b < __a)
    ef58:	6830      	ldr	r0, [r6, #0]
    ef5a:	f7f2 f895 	bl	1088 <__aeabi_fcmpgt>
    ef5e:	2800      	cmp	r0, #0
    ef60:	f43f af7c 	beq.w	ee5c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x37c>
	return __b;
    ef64:	ae0d      	add	r6, sp, #52	; 0x34
    ef66:	e779      	b.n	ee5c <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x37c>
    ef68:	f8dd 901c 	ldr.w	r9, [sp, #28]
    ef6c:	9e08      	ldr	r6, [sp, #32]
      std::max<float>(TfLiteRound(func(max) * 32768.0f), -32768.0f), 32767.0f);
    ef6e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
    ef72:	f006 fe18 	bl	15ba6 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>
    ef76:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
    ef7a:	f7f1 fec9 	bl	d10 <__aeabi_fmul>
    ef7e:	f7f1 fa4f 	bl	420 <__aeabi_f2d>
    ef82:	f001 faf9 	bl	10578 <round>
    ef86:	f7f1 fd65 	bl	a54 <__aeabi_d2f>
    ef8a:	900c      	str	r0, [sp, #48]	; 0x30
    ef8c:	f04f 4147 	mov.w	r1, #3338665984	; 0xc7000000
    ef90:	910b      	str	r1, [sp, #44]	; 0x2c
      if (__a < __b)
    ef92:	f7f2 f85b 	bl	104c <__aeabi_fcmplt>
    ef96:	b9e0      	cbnz	r0, efd2 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4f2>
      return __a;
    ef98:	af0c      	add	r7, sp, #48	; 0x30
    ef9a:	4910      	ldr	r1, [pc, #64]	; (efdc <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4fc>)
    ef9c:	910a      	str	r1, [sp, #40]	; 0x28
      if (__b < __a)
    ef9e:	6838      	ldr	r0, [r7, #0]
    efa0:	f7f2 f872 	bl	1088 <__aeabi_fcmpgt>
    efa4:	b9b8      	cbnz	r0, efd6 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4f6>
  table[num - 1] = std::min<float>(
    efa6:	6838      	ldr	r0, [r7, #0]
    efa8:	f7f2 f878 	bl	109c <__aeabi_f2iz>
    efac:	9b06      	ldr	r3, [sp, #24]
    efae:	f8a3 0400 	strh.w	r0, [r3, #1024]	; 0x400
    op_data->zero_point = output->params.zero_point;
    efb2:	9a05      	ldr	r2, [sp, #20]
    efb4:	6913      	ldr	r3, [r2, #16]
    efb6:	f8c9 301c 	str.w	r3, [r9, #28]
    op_data->scale = output->params.scale;
    efba:	68d3      	ldr	r3, [r2, #12]
    efbc:	f8c9 3020 	str.w	r3, [r9, #32]
  return CalculateSoftmaxParams(context, input, output, params, op_data);
    efc0:	f8cd 9000 	str.w	r9, [sp]
    efc4:	696b      	ldr	r3, [r5, #20]
    efc6:	9a05      	ldr	r2, [sp, #20]
    efc8:	4631      	mov	r1, r6
    efca:	4620      	mov	r0, r4
    efcc:	f7f2 fb10 	bl	15f0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE>
    efd0:	e59b      	b.n	eb0a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a>
	return __b;
    efd2:	af0b      	add	r7, sp, #44	; 0x2c
    efd4:	e7e1      	b.n	ef9a <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4ba>
	return __b;
    efd6:	af0a      	add	r7, sp, #40	; 0x28
    efd8:	e7e5      	b.n	efa6 <_ZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4c6>
    efda:	bf00      	nop
    efdc:	46fffe00 	.word	0x46fffe00

0000efe0 <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    efe0:	4b03      	ldr	r3, [pc, #12]	; (eff0 <z_device_state_init+0x10>)

	while (dev < __device_end) {
    efe2:	4a04      	ldr	r2, [pc, #16]	; (eff4 <z_device_state_init+0x14>)
    efe4:	4293      	cmp	r3, r2
    efe6:	d201      	bcs.n	efec <z_device_state_init+0xc>
		z_object_init(dev);
		++dev;
    efe8:	3318      	adds	r3, #24
    efea:	e7fa      	b.n	efe2 <z_device_state_init+0x2>
	}
}
    efec:	4770      	bx	lr
    efee:	bf00      	nop
    eff0:	00016d2c 	.word	0x00016d2c
    eff4:	00016da4 	.word	0x00016da4

0000eff8 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    eff8:	b570      	push	{r4, r5, r6, lr}
    effa:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    effc:	4b11      	ldr	r3, [pc, #68]	; (f044 <z_sys_init_run_level+0x4c>)
    effe:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    f002:	e009      	b.n	f018 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    f004:	4240      	negs	r0, r0
    f006:	e017      	b.n	f038 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    f008:	68eb      	ldr	r3, [r5, #12]
    f00a:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    f00c:	68ea      	ldr	r2, [r5, #12]
    f00e:	7853      	ldrb	r3, [r2, #1]
    f010:	f043 0301 	orr.w	r3, r3, #1
    f014:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    f016:	3408      	adds	r4, #8
    f018:	1c73      	adds	r3, r6, #1
    f01a:	4a0a      	ldr	r2, [pc, #40]	; (f044 <z_sys_init_run_level+0x4c>)
    f01c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f020:	42a3      	cmp	r3, r4
    f022:	d90d      	bls.n	f040 <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    f024:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    f026:	6823      	ldr	r3, [r4, #0]
    f028:	4628      	mov	r0, r5
    f02a:	4798      	blx	r3
		if (dev != NULL) {
    f02c:	2d00      	cmp	r5, #0
    f02e:	d0f2      	beq.n	f016 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    f030:	2800      	cmp	r0, #0
    f032:	d0eb      	beq.n	f00c <z_sys_init_run_level+0x14>
				if (rc < 0) {
    f034:	2800      	cmp	r0, #0
    f036:	dbe5      	blt.n	f004 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    f038:	28ff      	cmp	r0, #255	; 0xff
    f03a:	dde5      	ble.n	f008 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    f03c:	20ff      	movs	r0, #255	; 0xff
    f03e:	e7e3      	b.n	f008 <z_sys_init_run_level+0x10>
		}
	}
}
    f040:	bd70      	pop	{r4, r5, r6, pc}
    f042:	bf00      	nop
    f044:	00027790 	.word	0x00027790

0000f048 <z_impl_z_errno>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
    f048:	4b01      	ldr	r3, [pc, #4]	; (f050 <z_impl_z_errno+0x8>)
    f04a:	6898      	ldr	r0, [r3, #8]
}
    f04c:	3094      	adds	r0, #148	; 0x94
    f04e:	4770      	bx	lr
    f050:	20006c04 	.word	0x20006c04

0000f054 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    f054:	b5f0      	push	{r4, r5, r6, r7, lr}
    f056:	b089      	sub	sp, #36	; 0x24
    f058:	4604      	mov	r4, r0
	struct k_thread *thread = &z_idle_threads[i];
    f05a:	4b15      	ldr	r3, [pc, #84]	; (f0b0 <init_idle_thread+0x5c>)
    f05c:	25b0      	movs	r5, #176	; 0xb0
    f05e:	fb05 3500 	mla	r5, r5, r0, r3
	k_thread_stack_t *stack = z_idle_stacks[i];
    f062:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    f066:	4e13      	ldr	r6, [pc, #76]	; (f0b4 <init_idle_thread+0x60>)
    f068:	eb06 1683 	add.w	r6, r6, r3, lsl #6

#ifdef CONFIG_THREAD_NAME
	char tname[8];

	snprintk(tname, 8, "idle %02d", i);
    f06c:	af06      	add	r7, sp, #24
    f06e:	4603      	mov	r3, r0
    f070:	4a11      	ldr	r2, [pc, #68]	; (f0b8 <init_idle_thread+0x64>)
    f072:	2108      	movs	r1, #8
    f074:	4638      	mov	r0, r7
    f076:	f002 fef7 	bl	11e68 <snprintk>
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    f07a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    f07e:	480f      	ldr	r0, [pc, #60]	; (f0bc <init_idle_thread+0x68>)
    f080:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
	z_setup_new_thread(thread, stack,
    f084:	9705      	str	r7, [sp, #20]
    f086:	2301      	movs	r3, #1
    f088:	9304      	str	r3, [sp, #16]
    f08a:	230f      	movs	r3, #15
    f08c:	9303      	str	r3, [sp, #12]
    f08e:	2300      	movs	r3, #0
    f090:	9302      	str	r3, [sp, #8]
    f092:	9301      	str	r3, [sp, #4]
    f094:	9400      	str	r4, [sp, #0]
    f096:	4b0a      	ldr	r3, [pc, #40]	; (f0c0 <init_idle_thread+0x6c>)
    f098:	f44f 72a0 	mov.w	r2, #320	; 0x140
    f09c:	4631      	mov	r1, r6
    f09e:	4628      	mov	r0, r5
    f0a0:	f000 f946 	bl	f330 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    f0a4:	7b6b      	ldrb	r3, [r5, #13]
    f0a6:	f023 0304 	bic.w	r3, r3, #4
    f0aa:	736b      	strb	r3, [r5, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    f0ac:	b009      	add	sp, #36	; 0x24
    f0ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f0b0:	20005f60 	.word	0x20005f60
    f0b4:	2000ee38 	.word	0x2000ee38
    f0b8:	000277a8 	.word	0x000277a8
    f0bc:	20006c04 	.word	0x20006c04
    f0c0:	00015d15 	.word	0x00015d15

0000f0c4 <prepare_multithreading>:
 *
 * @return initial stack pointer for the main thread
 */
__boot_func
static char *prepare_multithreading(void)
{
    f0c4:	b570      	push	{r4, r5, r6, lr}
    f0c6:	b086      	sub	sp, #24
	char *stack_ptr;

	/* _kernel.ready_q is all zeroes */
	z_sched_init();
    f0c8:	f000 fdfe 	bl	fcc8 <z_sched_init>
	 * - the main thread will be the one to run first
	 * - no other thread is initialized yet and thus their priority fields
	 *   contain garbage, which would prevent the cache loading algorithm
	 *   to work as intended
	 */
	_kernel.ready_q.cache = &z_main_thread;
    f0cc:	4d1a      	ldr	r5, [pc, #104]	; (f138 <prepare_multithreading+0x74>)
    f0ce:	4b1b      	ldr	r3, [pc, #108]	; (f13c <prepare_multithreading+0x78>)
    f0d0:	61dd      	str	r5, [r3, #28]
#endif
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    f0d2:	4b1b      	ldr	r3, [pc, #108]	; (f140 <prepare_multithreading+0x7c>)
    f0d4:	9305      	str	r3, [sp, #20]
    f0d6:	2301      	movs	r3, #1
    f0d8:	9304      	str	r3, [sp, #16]
    f0da:	2400      	movs	r4, #0
    f0dc:	9403      	str	r4, [sp, #12]
    f0de:	9402      	str	r4, [sp, #8]
    f0e0:	9401      	str	r4, [sp, #4]
    f0e2:	9400      	str	r4, [sp, #0]
    f0e4:	4b17      	ldr	r3, [pc, #92]	; (f144 <prepare_multithreading+0x80>)
    f0e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    f0ea:	4917      	ldr	r1, [pc, #92]	; (f148 <prepare_multithreading+0x84>)
    f0ec:	4628      	mov	r0, r5
    f0ee:	f000 f91f 	bl	f330 <z_setup_new_thread>
    f0f2:	4606      	mov	r6, r0
    f0f4:	7b6b      	ldrb	r3, [r5, #13]
    f0f6:	f023 0304 	bic.w	r3, r3, #4
    f0fa:	736b      	strb	r3, [r5, #13]
				       CONFIG_MAIN_STACK_SIZE, bg_thread_main,
				       NULL, NULL, NULL,
				       CONFIG_MAIN_THREAD_PRIORITY,
				       K_ESSENTIAL, "main");
	z_mark_thread_as_started(&z_main_thread);
	z_ready_thread(&z_main_thread);
    f0fc:	4628      	mov	r0, r5
    f0fe:	f006 fe73 	bl	15de8 <z_ready_thread>

	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    f102:	2c00      	cmp	r4, #0
    f104:	dd02      	ble.n	f10c <prepare_multithreading+0x48>
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
			 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[i]));
	}

	return stack_ptr;
}
    f106:	4630      	mov	r0, r6
    f108:	b006      	add	sp, #24
    f10a:	bd70      	pop	{r4, r5, r6, pc}
		init_idle_thread(i);
    f10c:	4620      	mov	r0, r4
    f10e:	f7ff ffa1 	bl	f054 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    f112:	4b0e      	ldr	r3, [pc, #56]	; (f14c <prepare_multithreading+0x88>)
    f114:	22b0      	movs	r2, #176	; 0xb0
    f116:	fb02 3204 	mla	r2, r2, r4, r3
    f11a:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    f11e:	4b07      	ldr	r3, [pc, #28]	; (f13c <prepare_multithreading+0x78>)
    f120:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    f124:	60da      	str	r2, [r3, #12]
		_kernel.cpus[i].id = i;
    f126:	751c      	strb	r4, [r3, #20]
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
    f128:	4a09      	ldr	r2, [pc, #36]	; (f150 <prepare_multithreading+0x8c>)
    f12a:	eb02 22c4 	add.w	r2, r2, r4, lsl #11
    f12e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
		_kernel.cpus[i].irq_stack =
    f132:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    f134:	3401      	adds	r4, #1
    f136:	e7e4      	b.n	f102 <prepare_multithreading+0x3e>
    f138:	20006010 	.word	0x20006010
    f13c:	20006c04 	.word	0x20006c04
    f140:	000277b4 	.word	0x000277b4
    f144:	0000f155 	.word	0x0000f155
    f148:	20006e38 	.word	0x20006e38
    f14c:	20005f60 	.word	0x20005f60
    f150:	2000ef78 	.word	0x2000ef78

0000f154 <bg_thread_main>:
{
    f154:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    f156:	4b0b      	ldr	r3, [pc, #44]	; (f184 <bg_thread_main+0x30>)
    f158:	2201      	movs	r2, #1
    f15a:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    f15c:	2002      	movs	r0, #2
    f15e:	f7ff ff4b 	bl	eff8 <z_sys_init_run_level>
	boot_banner();
    f162:	f001 f83b 	bl	101dc <boot_banner>
	z_cpp_init_static();
    f166:	f003 fa90 	bl	1268a <z_cpp_init_static>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    f16a:	2003      	movs	r0, #3
    f16c:	f7ff ff44 	bl	eff8 <z_sys_init_run_level>
	z_init_static_threads();
    f170:	f000 f942 	bl	f3f8 <z_init_static_threads>
	main();
    f174:	f7f3 fd40 	bl	2bf8 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    f178:	4a03      	ldr	r2, [pc, #12]	; (f188 <bg_thread_main+0x34>)
    f17a:	7b13      	ldrb	r3, [r2, #12]
    f17c:	f023 0301 	bic.w	r3, r3, #1
    f180:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    f182:	bd08      	pop	{r3, pc}
    f184:	20006c73 	.word	0x20006c73
    f188:	20006010 	.word	0x20006010

0000f18c <switch_to_main_thread>:

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    f18c:	b508      	push	{r3, lr}
    f18e:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    f190:	4a01      	ldr	r2, [pc, #4]	; (f198 <switch_to_main_thread+0xc>)
    f192:	4802      	ldr	r0, [pc, #8]	; (f19c <switch_to_main_thread+0x10>)
    f194:	f7f5 f900 	bl	4398 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    f198:	0000f155 	.word	0x0000f155
    f19c:	20006010 	.word	0x20006010

0000f1a0 <z_bss_zero>:
{
    f1a0:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    f1a2:	4803      	ldr	r0, [pc, #12]	; (f1b0 <z_bss_zero+0x10>)
    f1a4:	4a03      	ldr	r2, [pc, #12]	; (f1b4 <z_bss_zero+0x14>)
    f1a6:	1a12      	subs	r2, r2, r0
    f1a8:	2100      	movs	r1, #0
    f1aa:	f006 ffad 	bl	16108 <memset>
}
    f1ae:	bd08      	pop	{r3, pc}
    f1b0:	20000340 	.word	0x20000340
    f1b4:	20006e34 	.word	0x20006e34

0000f1b8 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    f1b8:	b500      	push	{lr}
    f1ba:	b0ad      	sub	sp, #180	; 0xb4
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
    f1bc:	4b1c      	ldr	r3, [pc, #112]	; (f230 <z_cstart+0x78>)
	uint32_t msp =
    f1be:	f503 6200 	add.w	r2, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    f1c2:	f382 8808 	msr	MSP, r2
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    f1c6:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    f1ca:	4c1a      	ldr	r4, [pc, #104]	; (f234 <z_cstart+0x7c>)
    f1cc:	23e0      	movs	r3, #224	; 0xe0
    f1ce:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    f1d2:	2500      	movs	r5, #0
    f1d4:	77e5      	strb	r5, [r4, #31]
    f1d6:	7625      	strb	r5, [r4, #24]
    f1d8:	7665      	strb	r5, [r4, #25]
    f1da:	76a5      	strb	r5, [r4, #26]
    f1dc:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    f1e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    f1e2:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    f1e6:	6263      	str	r3, [r4, #36]	; 0x24
    f1e8:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    f1ec:	f7f5 fa18 	bl	4620 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    f1f0:	f7f4 ffe6 	bl	41c0 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    f1f4:	f04f 33ff 	mov.w	r3, #4294967295
    f1f8:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    f1fa:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    f1fc:	f7f5 fc48 	bl	4a90 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    f200:	f7f5 fad0 	bl	47a4 <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    f204:	2401      	movs	r4, #1
    f206:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    f20a:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    f20e:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    f210:	9527      	str	r5, [sp, #156]	; 0x9c
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    f212:	4b09      	ldr	r3, [pc, #36]	; (f238 <z_cstart+0x80>)
    f214:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    f218:	f7ff fee2 	bl	efe0 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    f21c:	4628      	mov	r0, r5
    f21e:	f7ff feeb 	bl	eff8 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    f222:	4620      	mov	r0, r4
    f224:	f7ff fee8 	bl	eff8 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    f228:	f7ff ff4c 	bl	f0c4 <prepare_multithreading>
    f22c:	f7ff ffae 	bl	f18c <switch_to_main_thread>
    f230:	2000ef78 	.word	0x2000ef78
    f234:	e000ed00 	.word	0xe000ed00
    f238:	20006c04 	.word	0x20006c04

0000f23c <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    f23c:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    f23e:	4c06      	ldr	r4, [pc, #24]	; (f258 <init_mem_slab_module+0x1c>)
	int rc = 0;
    f240:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    f242:	4b06      	ldr	r3, [pc, #24]	; (f25c <init_mem_slab_module+0x20>)
    f244:	429c      	cmp	r4, r3
    f246:	d206      	bcs.n	f256 <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
    f248:	4620      	mov	r0, r4
    f24a:	f006 fcea 	bl	15c22 <create_free_list>
		if (rc < 0) {
    f24e:	2800      	cmp	r0, #0
    f250:	db01      	blt.n	f256 <init_mem_slab_module+0x1a>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    f252:	3420      	adds	r4, #32
    f254:	e7f5      	b.n	f242 <init_mem_slab_module+0x6>
		z_object_init(slab);
	}

out:
	return rc;
}
    f256:	bd10      	pop	{r4, pc}
    f258:	200002b4 	.word	0x200002b4
    f25c:	200002b4 	.word	0x200002b4

0000f260 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    f260:	b5f0      	push	{r4, r5, r6, r7, lr}
    f262:	b083      	sub	sp, #12
    f264:	460c      	mov	r4, r1
    f266:	461f      	mov	r7, r3
    f268:	f04f 0320 	mov.w	r3, #32
    f26c:	f3ef 8111 	mrs	r1, BASEPRI
    f270:	f383 8812 	msr	BASEPRI_MAX, r3
    f274:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    f278:	6983      	ldr	r3, [r0, #24]
    f27a:	b16b      	cbz	r3, f298 <k_mem_slab_alloc+0x38>
		/* take a free block */
		*mem = slab->free_list;
    f27c:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    f27e:	6983      	ldr	r3, [r0, #24]
    f280:	681b      	ldr	r3, [r3, #0]
    f282:	6183      	str	r3, [r0, #24]
		slab->num_used++;
    f284:	69c3      	ldr	r3, [r0, #28]
    f286:	3301      	adds	r3, #1
    f288:	61c3      	str	r3, [r0, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    f28a:	2000      	movs	r0, #0
	__asm__ volatile(
    f28c:	f381 8811 	msr	BASEPRI, r1
    f290:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
    f294:	b003      	add	sp, #12
    f296:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f298:	4616      	mov	r6, r2
    f29a:	f100 0508 	add.w	r5, r0, #8
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    f29e:	ea56 0307 	orrs.w	r3, r6, r7
    f2a2:	d104      	bne.n	f2ae <k_mem_slab_alloc+0x4e>
		*mem = NULL;
    f2a4:	2300      	movs	r3, #0
    f2a6:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    f2a8:	f06f 000b 	mvn.w	r0, #11
    f2ac:	e7ee      	b.n	f28c <k_mem_slab_alloc+0x2c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    f2ae:	e9cd 6700 	strd	r6, r7, [sp]
    f2b2:	4602      	mov	r2, r0
    f2b4:	4628      	mov	r0, r5
    f2b6:	f000 fbdd 	bl	fa74 <z_pend_curr>
		if (result == 0) {
    f2ba:	2800      	cmp	r0, #0
    f2bc:	d1ea      	bne.n	f294 <k_mem_slab_alloc+0x34>
			*mem = _current->base.swap_data;
    f2be:	4b02      	ldr	r3, [pc, #8]	; (f2c8 <k_mem_slab_alloc+0x68>)
    f2c0:	689b      	ldr	r3, [r3, #8]
    f2c2:	695b      	ldr	r3, [r3, #20]
    f2c4:	6023      	str	r3, [r4, #0]
		return result;
    f2c6:	e7e5      	b.n	f294 <k_mem_slab_alloc+0x34>
    f2c8:	20006c04 	.word	0x20006c04

0000f2cc <z_thread_monitor_exit>:
	__asm__ volatile(
    f2cc:	f04f 0320 	mov.w	r3, #32
    f2d0:	f3ef 8111 	mrs	r1, BASEPRI
    f2d4:	f383 8812 	msr	BASEPRI_MAX, r3
    f2d8:	f3bf 8f6f 	isb	sy
 */
void z_thread_monitor_exit(struct k_thread *thread)
{
	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	if (thread == _kernel.threads) {
    f2dc:	4b0a      	ldr	r3, [pc, #40]	; (f308 <z_thread_monitor_exit+0x3c>)
    f2de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    f2e0:	4283      	cmp	r3, r0
    f2e2:	d104      	bne.n	f2ee <z_thread_monitor_exit+0x22>
		_kernel.threads = _kernel.threads->next_thread;
    f2e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    f2e6:	4b08      	ldr	r3, [pc, #32]	; (f308 <z_thread_monitor_exit+0x3c>)
    f2e8:	629a      	str	r2, [r3, #40]	; 0x28
    f2ea:	e007      	b.n	f2fc <z_thread_monitor_exit+0x30>
		struct k_thread *prev_thread;

		prev_thread = _kernel.threads;
		while ((prev_thread != NULL) &&
			(thread != prev_thread->next_thread)) {
			prev_thread = prev_thread->next_thread;
    f2ec:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    f2ee:	b113      	cbz	r3, f2f6 <z_thread_monitor_exit+0x2a>
			(thread != prev_thread->next_thread)) {
    f2f0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    f2f2:	4282      	cmp	r2, r0
    f2f4:	d1fa      	bne.n	f2ec <z_thread_monitor_exit+0x20>
		}
		if (prev_thread != NULL) {
    f2f6:	b10b      	cbz	r3, f2fc <z_thread_monitor_exit+0x30>
			prev_thread->next_thread = thread->next_thread;
    f2f8:	6f02      	ldr	r2, [r0, #112]	; 0x70
    f2fa:	671a      	str	r2, [r3, #112]	; 0x70
	__asm__ volatile(
    f2fc:	f381 8811 	msr	BASEPRI, r1
    f300:	f3bf 8f6f 	isb	sy
		}
	}

	k_spin_unlock(&z_thread_monitor_lock, key);
}
    f304:	4770      	bx	lr
    f306:	bf00      	nop
    f308:	20006c04 	.word	0x20006c04

0000f30c <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    f30c:	b538      	push	{r3, r4, r5, lr}
    f30e:	4614      	mov	r4, r2
    f310:	461d      	mov	r5, r3
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    f312:	ea54 0305 	orrs.w	r3, r4, r5
    f316:	d102      	bne.n	f31e <schedule_new_thread+0x12>
	z_impl_k_thread_start(thread);
    f318:	f006 fce7 	bl	15cea <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    f31c:	bd38      	pop	{r3, r4, r5, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    f31e:	462b      	mov	r3, r5
    f320:	4902      	ldr	r1, [pc, #8]	; (f32c <schedule_new_thread+0x20>)
    f322:	3018      	adds	r0, #24
    f324:	f000 fe2e 	bl	ff84 <z_add_timeout>
    f328:	e7f8      	b.n	f31c <schedule_new_thread+0x10>
    f32a:	bf00      	nop
    f32c:	00015e21 	.word	0x00015e21

0000f330 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    f330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f334:	b085      	sub	sp, #20
    f336:	4604      	mov	r4, r0
    f338:	460f      	mov	r7, r1
    f33a:	4615      	mov	r5, r2
    f33c:	461e      	mov	r6, r3
    f33e:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    f342:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    f346:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
    f34a:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    f34e:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    f352:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    f354:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    f356:	9b12      	ldr	r3, [sp, #72]	; 0x48
    f358:	2204      	movs	r2, #4
    f35a:	9911      	ldr	r1, [sp, #68]	; 0x44
    f35c:	f006 fcc9 	bl	15cf2 <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    f360:	462a      	mov	r2, r5
    f362:	4639      	mov	r1, r7
    f364:	4620      	mov	r0, r4
    f366:	f006 fcae 	bl	15cc6 <setup_thread_stack>
    f36a:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    f36c:	f8cd 8008 	str.w	r8, [sp, #8]
    f370:	f8cd 9004 	str.w	r9, [sp, #4]
    f374:	f8cd a000 	str.w	sl, [sp]
    f378:	4633      	mov	r3, r6
    f37a:	4602      	mov	r2, r0
    f37c:	4639      	mov	r1, r7
    f37e:	4620      	mov	r0, r4
    f380:	f7f4 ffea 	bl	4358 <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
    f384:	2300      	movs	r3, #0
    f386:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_THREAD_CUSTOM_DATA
	/* Initialize custom data field (value is opaque to kernel) */
	new_thread->custom_data = NULL;
#endif
#ifdef CONFIG_THREAD_MONITOR
	new_thread->entry.pEntry = entry;
    f388:	6626      	str	r6, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    f38a:	f8c4 a064 	str.w	sl, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    f38e:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    f392:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
	__asm__ volatile(
    f396:	f04f 0320 	mov.w	r3, #32
    f39a:	f3ef 8211 	mrs	r2, BASEPRI
    f39e:	f383 8812 	msr	BASEPRI_MAX, r3
    f3a2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	new_thread->next_thread = _kernel.threads;
    f3a6:	4b13      	ldr	r3, [pc, #76]	; (f3f4 <z_setup_new_thread+0xc4>)
    f3a8:	6a99      	ldr	r1, [r3, #40]	; 0x28
    f3aa:	6721      	str	r1, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    f3ac:	629c      	str	r4, [r3, #40]	; 0x28
	__asm__ volatile(
    f3ae:	f382 8811 	msr	BASEPRI, r2
    f3b2:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&z_thread_monitor_lock, key);
#endif
#ifdef CONFIG_THREAD_NAME
	if (name != NULL) {
    f3b6:	f1bb 0f00 	cmp.w	fp, #0
    f3ba:	d013      	beq.n	f3e4 <z_setup_new_thread+0xb4>
#if __GNUC_PREREQ__(4,8) || defined(__clang__)
__ssp_bos_icheck3_restrict(stpncpy, char *, const char *)
#endif
__ssp_bos_icheck2_restrict(strcpy, char *, const char *)
__ssp_bos_icheck2_restrict(strcat, char *, const char *)
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
    f3bc:	221f      	movs	r2, #31
    f3be:	4659      	mov	r1, fp
    f3c0:	f104 0074 	add.w	r0, r4, #116	; 0x74
    f3c4:	f007 f819 	bl	163fa <strncpy>
		strncpy(new_thread->name, name,
			CONFIG_THREAD_MAX_NAME_LEN - 1);
		/* Ensure NULL termination, truncate if longer */
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    f3c8:	2300      	movs	r3, #0
    f3ca:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
#ifdef CONFIG_SCHED_CPU_MASK
	new_thread->base.cpu_mask = -1;
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    f3ce:	4b09      	ldr	r3, [pc, #36]	; (f3f4 <z_setup_new_thread+0xc4>)
    f3d0:	689b      	ldr	r3, [r3, #8]
    f3d2:	b15b      	cbz	r3, f3ec <z_setup_new_thread+0xbc>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    f3d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    f3d8:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
#ifdef CONFIG_THREAD_RUNTIME_STATS
	memset(&new_thread->rt_stats, 0, sizeof(new_thread->rt_stats));
#endif

	return stack_ptr;
}
    f3dc:	4628      	mov	r0, r5
    f3de:	b005      	add	sp, #20
    f3e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		new_thread->name[0] = '\0';
    f3e4:	2300      	movs	r3, #0
    f3e6:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    f3ea:	e7f0      	b.n	f3ce <z_setup_new_thread+0x9e>
		new_thread->resource_pool = NULL;
    f3ec:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    f3f0:	e7f4      	b.n	f3dc <z_setup_new_thread+0xac>
    f3f2:	bf00      	nop
    f3f4:	20006c04 	.word	0x20006c04

0000f3f8 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    f3f8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
    f3fc:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
    f3fe:	4c23      	ldr	r4, [pc, #140]	; (f48c <z_init_static_threads+0x94>)
    f400:	4b23      	ldr	r3, [pc, #140]	; (f490 <z_init_static_threads+0x98>)
    f402:	429c      	cmp	r4, r3
    f404:	d215      	bcs.n	f432 <z_init_static_threads+0x3a>
		z_setup_new_thread(
    f406:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    f408:	9305      	str	r3, [sp, #20]
    f40a:	6a23      	ldr	r3, [r4, #32]
    f40c:	9304      	str	r3, [sp, #16]
    f40e:	69e3      	ldr	r3, [r4, #28]
    f410:	9303      	str	r3, [sp, #12]
    f412:	69a3      	ldr	r3, [r4, #24]
    f414:	9302      	str	r3, [sp, #8]
    f416:	6963      	ldr	r3, [r4, #20]
    f418:	9301      	str	r3, [sp, #4]
    f41a:	6923      	ldr	r3, [r4, #16]
    f41c:	9300      	str	r3, [sp, #0]
    f41e:	68e3      	ldr	r3, [r4, #12]
    f420:	68a2      	ldr	r2, [r4, #8]
    f422:	6861      	ldr	r1, [r4, #4]
    f424:	6820      	ldr	r0, [r4, #0]
    f426:	f7ff ff83 	bl	f330 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
    f42a:	6823      	ldr	r3, [r4, #0]
    f42c:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    f42e:	3430      	adds	r4, #48	; 0x30
    f430:	e7e6      	b.n	f400 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    f432:	f000 f9d7 	bl	f7e4 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    f436:	4c15      	ldr	r4, [pc, #84]	; (f48c <z_init_static_threads+0x94>)
    f438:	e01b      	b.n	f472 <z_init_static_threads+0x7a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
			schedule_new_thread(thread_data->init_thread,
    f43a:	6826      	ldr	r6, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    f43c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    f440:	ea4f 79e3 	mov.w	r9, r3, asr #31
		} else {
			return (t * to_hz + off) / from_hz;
    f444:	ea4f 31c9 	mov.w	r1, r9, lsl #15
    f448:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
    f44c:	03d8      	lsls	r0, r3, #15
    f44e:	f240 35e7 	movw	r5, #999	; 0x3e7
    f452:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    f456:	2300      	movs	r3, #0
    f458:	1940      	adds	r0, r0, r5
    f45a:	f04f 0500 	mov.w	r5, #0
    f45e:	eb45 0101 	adc.w	r1, r5, r1
    f462:	f7f1 fe41 	bl	10e8 <__aeabi_uldivmod>
    f466:	4602      	mov	r2, r0
    f468:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    f46a:	4630      	mov	r0, r6
    f46c:	f7ff ff4e 	bl	f30c <schedule_new_thread>
	_FOREACH_STATIC_THREAD(thread_data) {
    f470:	3430      	adds	r4, #48	; 0x30
    f472:	4b07      	ldr	r3, [pc, #28]	; (f490 <z_init_static_threads+0x98>)
    f474:	429c      	cmp	r4, r3
    f476:	d204      	bcs.n	f482 <z_init_static_threads+0x8a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    f478:	6a63      	ldr	r3, [r4, #36]	; 0x24
    f47a:	f1b3 3fff 	cmp.w	r3, #4294967295
    f47e:	d0f7      	beq.n	f470 <z_init_static_threads+0x78>
    f480:	e7db      	b.n	f43a <z_init_static_threads+0x42>
		}
	}
	k_sched_unlock();
    f482:	f000 fbad 	bl	fbe0 <k_sched_unlock>
}
    f486:	b006      	add	sp, #24
    f488:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    f48c:	200002b4 	.word	0x200002b4
    f490:	200002b4 	.word	0x200002b4

0000f494 <pm_save_idle>:
 *
 * Sets the kernel data structure idle field to either a positive value or
 * K_FOREVER.
 */
static void pm_save_idle(void)
{
    f494:	b508      	push	{r3, lr}
#ifdef CONFIG_PM
	int32_t ticks = z_get_next_timeout_expiry();
    f496:	f006 fda2 	bl	15fde <z_get_next_timeout_expiry>
	_kernel.idle = ticks;
    f49a:	4b04      	ldr	r3, [pc, #16]	; (f4ac <pm_save_idle+0x18>)
    f49c:	6198      	str	r0, [r3, #24]
	 * before exiting. This is because the kernel does not do its own idle
	 * processing in those cases i.e. skips k_cpu_idle(). The kernel's
	 * idle processing re-enables interrupts which is essential for
	 * the kernel's scheduling logic.
	 */
	if (pm_system_suspend(ticks) == PM_STATE_ACTIVE) {
    f49e:	f7f4 fd41 	bl	3f24 <pm_system_suspend>
    f4a2:	b100      	cbz	r0, f4a6 <pm_save_idle+0x12>
		k_cpu_idle();
	}
#endif
}
    f4a4:	bd08      	pop	{r3, pc}
	arch_cpu_idle();
    f4a6:	f7f4 fe91 	bl	41cc <arch_cpu_idle>
    f4aa:	e7fb      	b.n	f4a4 <pm_save_idle+0x10>
    f4ac:	20006c04 	.word	0x20006c04

0000f4b0 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    f4b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    f4b4:	b083      	sub	sp, #12
    f4b6:	4604      	mov	r4, r0
    f4b8:	461d      	mov	r5, r3
	__asm__ volatile(
    f4ba:	f04f 0320 	mov.w	r3, #32
    f4be:	f3ef 8711 	mrs	r7, BASEPRI
    f4c2:	f383 8812 	msr	BASEPRI_MAX, r3
    f4c6:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    f4ca:	68c1      	ldr	r1, [r0, #12]
    f4cc:	b999      	cbnz	r1, f4f6 <z_impl_k_mutex_lock+0x46>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
    f4ce:	2900      	cmp	r1, #0
    f4d0:	d14f      	bne.n	f572 <z_impl_k_mutex_lock+0xc2>
    f4d2:	4b3a      	ldr	r3, [pc, #232]	; (f5bc <z_impl_k_mutex_lock+0x10c>)
    f4d4:	689b      	ldr	r3, [r3, #8]
    f4d6:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    f4da:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
    f4dc:	3101      	adds	r1, #1
    f4de:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
    f4e0:	4b36      	ldr	r3, [pc, #216]	; (f5bc <z_impl_k_mutex_lock+0x10c>)
    f4e2:	689b      	ldr	r3, [r3, #8]
    f4e4:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
    f4e6:	f387 8811 	msr	BASEPRI, r7
    f4ea:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
    f4ee:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    f4f0:	b003      	add	sp, #12
    f4f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    f4f6:	4616      	mov	r6, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    f4f8:	6882      	ldr	r2, [r0, #8]
    f4fa:	4b30      	ldr	r3, [pc, #192]	; (f5bc <z_impl_k_mutex_lock+0x10c>)
    f4fc:	689b      	ldr	r3, [r3, #8]
    f4fe:	429a      	cmp	r2, r3
    f500:	d0e5      	beq.n	f4ce <z_impl_k_mutex_lock+0x1e>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    f502:	ea55 0106 	orrs.w	r1, r5, r6
    f506:	bf0c      	ite	eq
    f508:	f04f 0801 	moveq.w	r8, #1
    f50c:	f04f 0800 	movne.w	r8, #0
    f510:	d031      	beq.n	f576 <z_impl_k_mutex_lock+0xc6>
					    mutex->owner->base.prio);
    f512:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
    f516:	4649      	mov	r1, r9
    f518:	f993 000e 	ldrsb.w	r0, [r3, #14]
    f51c:	f006 fc06 	bl	15d2c <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    f520:	4581      	cmp	r9, r0
    f522:	dc2f      	bgt.n	f584 <z_impl_k_mutex_lock+0xd4>
	bool resched = false;
    f524:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    f528:	9600      	str	r6, [sp, #0]
    f52a:	9501      	str	r5, [sp, #4]
    f52c:	4622      	mov	r2, r4
    f52e:	4639      	mov	r1, r7
    f530:	4823      	ldr	r0, [pc, #140]	; (f5c0 <z_impl_k_mutex_lock+0x110>)
    f532:	f000 fa9f 	bl	fa74 <z_pend_curr>
	if (got_mutex == 0) {
    f536:	2800      	cmp	r0, #0
    f538:	d0da      	beq.n	f4f0 <z_impl_k_mutex_lock+0x40>
	__asm__ volatile(
    f53a:	f04f 0320 	mov.w	r3, #32
    f53e:	f3ef 8511 	mrs	r5, BASEPRI
    f542:	f383 8812 	msr	BASEPRI_MAX, r3
    f546:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    f54a:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f54c:	429c      	cmp	r4, r3
    f54e:	d01f      	beq.n	f590 <z_impl_k_mutex_lock+0xe0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    f550:	b1f3      	cbz	r3, f590 <z_impl_k_mutex_lock+0xe0>
    f552:	6921      	ldr	r1, [r4, #16]
    f554:	f993 000e 	ldrsb.w	r0, [r3, #14]
    f558:	f006 fbe8 	bl	15d2c <new_prio_for_inheritance>
    f55c:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    f55e:	4620      	mov	r0, r4
    f560:	f006 fbef 	bl	15d42 <adjust_owner_prio>
    f564:	b9b0      	cbnz	r0, f594 <z_impl_k_mutex_lock+0xe4>
    f566:	f1b9 0f00 	cmp.w	r9, #0
    f56a:	d015      	beq.n	f598 <z_impl_k_mutex_lock+0xe8>
    f56c:	f04f 0801 	mov.w	r8, #1
    f570:	e012      	b.n	f598 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    f572:	6923      	ldr	r3, [r4, #16]
    f574:	e7b1      	b.n	f4da <z_impl_k_mutex_lock+0x2a>
	__asm__ volatile(
    f576:	f387 8811 	msr	BASEPRI, r7
    f57a:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    f57e:	f06f 000f 	mvn.w	r0, #15
    f582:	e7b5      	b.n	f4f0 <z_impl_k_mutex_lock+0x40>
		resched = adjust_owner_prio(mutex, new_prio);
    f584:	4601      	mov	r1, r0
    f586:	4620      	mov	r0, r4
    f588:	f006 fbdb 	bl	15d42 <adjust_owner_prio>
    f58c:	4681      	mov	r9, r0
    f58e:	e7cb      	b.n	f528 <z_impl_k_mutex_lock+0x78>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    f590:	6921      	ldr	r1, [r4, #16]
    f592:	e7e4      	b.n	f55e <z_impl_k_mutex_lock+0xae>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    f594:	f04f 0801 	mov.w	r8, #1
	if (resched) {
    f598:	f1b8 0f00 	cmp.w	r8, #0
    f59c:	d106      	bne.n	f5ac <z_impl_k_mutex_lock+0xfc>
    f59e:	f385 8811 	msr	BASEPRI, r5
    f5a2:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
    f5a6:	f06f 000a 	mvn.w	r0, #10
    f5aa:	e7a1      	b.n	f4f0 <z_impl_k_mutex_lock+0x40>
		z_reschedule(&lock, key);
    f5ac:	4629      	mov	r1, r5
    f5ae:	4804      	ldr	r0, [pc, #16]	; (f5c0 <z_impl_k_mutex_lock+0x110>)
    f5b0:	f000 f8fc 	bl	f7ac <z_reschedule>
	return -EAGAIN;
    f5b4:	f06f 000a 	mvn.w	r0, #10
    f5b8:	e79a      	b.n	f4f0 <z_impl_k_mutex_lock+0x40>
    f5ba:	bf00      	nop
    f5bc:	20006c04 	.word	0x20006c04
    f5c0:	20006c30 	.word	0x20006c30

0000f5c4 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    f5c4:	6882      	ldr	r2, [r0, #8]
    f5c6:	2a00      	cmp	r2, #0
    f5c8:	d035      	beq.n	f636 <z_impl_k_mutex_unlock+0x72>
{
    f5ca:	b538      	push	{r3, r4, r5, lr}
    f5cc:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    f5ce:	4b1d      	ldr	r3, [pc, #116]	; (f644 <z_impl_k_mutex_unlock+0x80>)
    f5d0:	689b      	ldr	r3, [r3, #8]
    f5d2:	429a      	cmp	r2, r3
    f5d4:	d132      	bne.n	f63c <z_impl_k_mutex_unlock+0x78>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    f5d6:	7bda      	ldrb	r2, [r3, #15]
    f5d8:	3a01      	subs	r2, #1
    f5da:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    f5dc:	68c3      	ldr	r3, [r0, #12]
    f5de:	2b01      	cmp	r3, #1
    f5e0:	d905      	bls.n	f5ee <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    f5e2:	3b01      	subs	r3, #1
    f5e4:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    f5e6:	f000 fafb 	bl	fbe0 <k_sched_unlock>

	return 0;
    f5ea:	2000      	movs	r0, #0
}
    f5ec:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    f5ee:	f04f 0320 	mov.w	r3, #32
    f5f2:	f3ef 8511 	mrs	r5, BASEPRI
    f5f6:	f383 8812 	msr	BASEPRI_MAX, r3
    f5fa:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    f5fe:	6901      	ldr	r1, [r0, #16]
    f600:	f006 fb9f 	bl	15d42 <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    f604:	4620      	mov	r0, r4
    f606:	f006 fc8a 	bl	15f1e <z_unpend_first_thread>
	mutex->owner = new_owner;
    f60a:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    f60c:	b160      	cbz	r0, f628 <z_impl_k_mutex_unlock+0x64>
		mutex->owner_orig_prio = new_owner->base.prio;
    f60e:	f990 300e 	ldrsb.w	r3, [r0, #14]
    f612:	6123      	str	r3, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    f614:	2300      	movs	r3, #0
    f616:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
		z_ready_thread(new_owner);
    f61a:	f006 fbe5 	bl	15de8 <z_ready_thread>
		z_reschedule(&lock, key);
    f61e:	4629      	mov	r1, r5
    f620:	4809      	ldr	r0, [pc, #36]	; (f648 <z_impl_k_mutex_unlock+0x84>)
    f622:	f000 f8c3 	bl	f7ac <z_reschedule>
    f626:	e7de      	b.n	f5e6 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    f628:	2300      	movs	r3, #0
    f62a:	60e3      	str	r3, [r4, #12]
	__asm__ volatile(
    f62c:	f385 8811 	msr	BASEPRI, r5
    f630:	f3bf 8f6f 	isb	sy
    f634:	e7d7      	b.n	f5e6 <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    f636:	f06f 0015 	mvn.w	r0, #21
}
    f63a:	4770      	bx	lr
		return -EPERM;
    f63c:	f04f 30ff 	mov.w	r0, #4294967295
    f640:	e7d4      	b.n	f5ec <z_impl_k_mutex_unlock+0x28>
    f642:	bf00      	nop
    f644:	20006c04 	.word	0x20006c04
    f648:	20006c30 	.word	0x20006c30

0000f64c <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    f64c:	b538      	push	{r3, r4, r5, lr}
    f64e:	4604      	mov	r4, r0
	__asm__ volatile(
    f650:	f04f 0320 	mov.w	r3, #32
    f654:	f3ef 8511 	mrs	r5, BASEPRI
    f658:	f383 8812 	msr	BASEPRI_MAX, r3
    f65c:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    f660:	f006 fc5d 	bl	15f1e <z_unpend_first_thread>

	if (thread != NULL) {
    f664:	b148      	cbz	r0, f67a <z_impl_k_sem_give+0x2e>
    f666:	2200      	movs	r2, #0
    f668:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    f66c:	f006 fbbc 	bl	15de8 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    f670:	4629      	mov	r1, r5
    f672:	4807      	ldr	r0, [pc, #28]	; (f690 <z_impl_k_sem_give+0x44>)
    f674:	f000 f89a 	bl	f7ac <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    f678:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    f67a:	68a3      	ldr	r3, [r4, #8]
    f67c:	68e2      	ldr	r2, [r4, #12]
    f67e:	4293      	cmp	r3, r2
    f680:	d003      	beq.n	f68a <z_impl_k_sem_give+0x3e>
    f682:	2201      	movs	r2, #1
    f684:	4413      	add	r3, r2
    f686:	60a3      	str	r3, [r4, #8]
}
    f688:	e7f2      	b.n	f670 <z_impl_k_sem_give+0x24>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    f68a:	2200      	movs	r2, #0
    f68c:	e7fa      	b.n	f684 <z_impl_k_sem_give+0x38>
    f68e:	bf00      	nop
    f690:	20006c34 	.word	0x20006c34

0000f694 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    f694:	b530      	push	{r4, r5, lr}
    f696:	b083      	sub	sp, #12
    f698:	461d      	mov	r5, r3
    f69a:	f04f 0320 	mov.w	r3, #32
    f69e:	f3ef 8111 	mrs	r1, BASEPRI
    f6a2:	f383 8812 	msr	BASEPRI_MAX, r3
    f6a6:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    f6aa:	6883      	ldr	r3, [r0, #8]
    f6ac:	b143      	cbz	r3, f6c0 <z_impl_k_sem_take+0x2c>
		sem->count--;
    f6ae:	3b01      	subs	r3, #1
    f6b0:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    f6b2:	f381 8811 	msr	BASEPRI, r1
    f6b6:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    f6ba:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    f6bc:	b003      	add	sp, #12
    f6be:	bd30      	pop	{r4, r5, pc}
    f6c0:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    f6c2:	ea54 0305 	orrs.w	r3, r4, r5
    f6c6:	d006      	beq.n	f6d6 <z_impl_k_sem_take+0x42>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    f6c8:	e9cd 4500 	strd	r4, r5, [sp]
    f6cc:	4602      	mov	r2, r0
    f6ce:	4805      	ldr	r0, [pc, #20]	; (f6e4 <z_impl_k_sem_take+0x50>)
    f6d0:	f000 f9d0 	bl	fa74 <z_pend_curr>
	return ret;
    f6d4:	e7f2      	b.n	f6bc <z_impl_k_sem_take+0x28>
    f6d6:	f381 8811 	msr	BASEPRI, r1
    f6da:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    f6de:	f06f 000f 	mvn.w	r0, #15
    f6e2:	e7eb      	b.n	f6bc <z_impl_k_sem_take+0x28>
    f6e4:	20006c34 	.word	0x20006c34

0000f6e8 <add_thread_timeout>:
		z_priq_wait_add(&wait_q->waitq, thread);
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
    f6e8:	b538      	push	{r3, r4, r5, lr}
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    f6ea:	f1b3 3fff 	cmp.w	r3, #4294967295
    f6ee:	bf08      	it	eq
    f6f0:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    f6f4:	d100      	bne.n	f6f8 <add_thread_timeout+0x10>
		z_add_thread_timeout(thread, timeout);
	}
}
    f6f6:	bd38      	pop	{r3, r4, r5, pc}
    f6f8:	4902      	ldr	r1, [pc, #8]	; (f704 <add_thread_timeout+0x1c>)
    f6fa:	3018      	adds	r0, #24
    f6fc:	f000 fc42 	bl	ff84 <z_add_timeout>
    f700:	e7f9      	b.n	f6f6 <add_thread_timeout+0xe>
    f702:	bf00      	nop
    f704:	00015e21 	.word	0x00015e21

0000f708 <z_reset_time_slice>:
{
    f708:	b508      	push	{r3, lr}
	if (slice_time != 0) {
    f70a:	4b08      	ldr	r3, [pc, #32]	; (f72c <z_reset_time_slice+0x24>)
    f70c:	681b      	ldr	r3, [r3, #0]
    f70e:	b903      	cbnz	r3, f712 <z_reset_time_slice+0xa>
}
    f710:	bd08      	pop	{r3, pc}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    f712:	f7f6 faeb 	bl	5cec <sys_clock_elapsed>
    f716:	4603      	mov	r3, r0
    f718:	4a04      	ldr	r2, [pc, #16]	; (f72c <z_reset_time_slice+0x24>)
    f71a:	6810      	ldr	r0, [r2, #0]
    f71c:	4403      	add	r3, r0
    f71e:	4a04      	ldr	r2, [pc, #16]	; (f730 <z_reset_time_slice+0x28>)
    f720:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    f722:	2100      	movs	r1, #0
    f724:	f006 fc71 	bl	1600a <z_set_timeout_expiry>
}
    f728:	e7f2      	b.n	f710 <z_reset_time_slice+0x8>
    f72a:	bf00      	nop
    f72c:	20006c44 	.word	0x20006c44
    f730:	20006c04 	.word	0x20006c04

0000f734 <k_sched_time_slice_set>:
{
    f734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f738:	4606      	mov	r6, r0
    f73a:	4688      	mov	r8, r1
	LOCKED(&sched_spinlock) {
    f73c:	2300      	movs	r3, #0
	__asm__ volatile(
    f73e:	f04f 0220 	mov.w	r2, #32
    f742:	f3ef 8711 	mrs	r7, BASEPRI
    f746:	f382 8812 	msr	BASEPRI_MAX, r2
    f74a:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    f74e:	e009      	b.n	f764 <k_sched_time_slice_set+0x30>
		slice_max_prio = prio;
    f750:	4b13      	ldr	r3, [pc, #76]	; (f7a0 <k_sched_time_slice_set+0x6c>)
    f752:	f8c3 8000 	str.w	r8, [r3]
		z_reset_time_slice();
    f756:	f7ff ffd7 	bl	f708 <z_reset_time_slice>
	__asm__ volatile(
    f75a:	f387 8811 	msr	BASEPRI, r7
    f75e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    f762:	2301      	movs	r3, #1
    f764:	b9cb      	cbnz	r3, f79a <k_sched_time_slice_set+0x66>
		_current_cpu->slice_ticks = 0;
    f766:	2300      	movs	r3, #0
    f768:	4a0e      	ldr	r2, [pc, #56]	; (f7a4 <k_sched_time_slice_set+0x70>)
    f76a:	6113      	str	r3, [r2, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    f76c:	0c75      	lsrs	r5, r6, #17
    f76e:	03f4      	lsls	r4, r6, #15
    f770:	f240 30e7 	movw	r0, #999	; 0x3e7
    f774:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    f778:	2300      	movs	r3, #0
    f77a:	1820      	adds	r0, r4, r0
    f77c:	f04f 0100 	mov.w	r1, #0
    f780:	eb45 0101 	adc.w	r1, r5, r1
    f784:	f7f1 fcb0 	bl	10e8 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    f788:	4b07      	ldr	r3, [pc, #28]	; (f7a8 <k_sched_time_slice_set+0x74>)
    f78a:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    f78c:	2e00      	cmp	r6, #0
    f78e:	dddf      	ble.n	f750 <k_sched_time_slice_set+0x1c>
			slice_time = MAX(2, slice_time);
    f790:	2802      	cmp	r0, #2
    f792:	bfb8      	it	lt
    f794:	2002      	movlt	r0, #2
    f796:	6018      	str	r0, [r3, #0]
    f798:	e7da      	b.n	f750 <k_sched_time_slice_set+0x1c>
}
    f79a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f79e:	bf00      	nop
    f7a0:	20006c40 	.word	0x20006c40
    f7a4:	20006c04 	.word	0x20006c04
    f7a8:	20006c44 	.word	0x20006c44

0000f7ac <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    f7ac:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
    f7ae:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    f7b0:	b921      	cbnz	r1, f7bc <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    f7b2:	f3ef 8305 	mrs	r3, IPSR
    f7b6:	b913      	cbnz	r3, f7be <z_reschedule+0x12>
    f7b8:	2101      	movs	r1, #1
    f7ba:	e000      	b.n	f7be <z_reschedule+0x12>
    f7bc:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
    f7be:	f011 0f01 	tst.w	r1, #1
    f7c2:	d007      	beq.n	f7d4 <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
    f7c4:	4b06      	ldr	r3, [pc, #24]	; (f7e0 <z_reschedule+0x34>)
    f7c6:	69da      	ldr	r2, [r3, #28]
	return new_thread != _current;
    f7c8:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
    f7ca:	429a      	cmp	r2, r3
    f7cc:	d002      	beq.n	f7d4 <z_reschedule+0x28>
	ret = arch_swap(key);
    f7ce:	f7f4 fd69 	bl	42a4 <arch_swap>
		z_swap(lock, key);
    f7d2:	e003      	b.n	f7dc <z_reschedule+0x30>
    f7d4:	f380 8811 	msr	BASEPRI, r0
    f7d8:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
    f7dc:	bd08      	pop	{r3, pc}
    f7de:	bf00      	nop
    f7e0:	20006c04 	.word	0x20006c04

0000f7e4 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
    f7e4:	2300      	movs	r3, #0
	__asm__ volatile(
    f7e6:	f04f 0220 	mov.w	r2, #32
    f7ea:	f3ef 8111 	mrs	r1, BASEPRI
    f7ee:	f382 8812 	msr	BASEPRI_MAX, r2
    f7f2:	f3bf 8f6f 	isb	sy
    f7f6:	b953      	cbnz	r3, f80e <k_sched_lock+0x2a>
    f7f8:	4b05      	ldr	r3, [pc, #20]	; (f810 <k_sched_lock+0x2c>)
    f7fa:	689a      	ldr	r2, [r3, #8]
    f7fc:	7bd3      	ldrb	r3, [r2, #15]
    f7fe:	3b01      	subs	r3, #1
    f800:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    f802:	f381 8811 	msr	BASEPRI, r1
    f806:	f3bf 8f6f 	isb	sy
    f80a:	2301      	movs	r3, #1
    f80c:	e7f3      	b.n	f7f6 <k_sched_lock+0x12>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    f80e:	4770      	bx	lr
    f810:	20006c04 	.word	0x20006c04

0000f814 <update_cache>:
{
    f814:	b538      	push	{r3, r4, r5, lr}
    f816:	4604      	mov	r4, r0
	thread = _priq_run_best(&_kernel.ready_q.runq);
    f818:	480f      	ldr	r0, [pc, #60]	; (f858 <update_cache+0x44>)
    f81a:	f006 fade 	bl	15dda <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    f81e:	4605      	mov	r5, r0
    f820:	b170      	cbz	r0, f840 <update_cache+0x2c>
	if (preempt_ok != 0) {
    f822:	b984      	cbnz	r4, f846 <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    f824:	4b0d      	ldr	r3, [pc, #52]	; (f85c <update_cache+0x48>)
    f826:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    f828:	7b5a      	ldrb	r2, [r3, #13]
    f82a:	f012 0f1f 	tst.w	r2, #31
    f82e:	d10a      	bne.n	f846 <update_cache+0x32>
	return node->next != NULL;
    f830:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    f832:	b942      	cbnz	r2, f846 <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    f834:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    f836:	2a7f      	cmp	r2, #127	; 0x7f
    f838:	d905      	bls.n	f846 <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    f83a:	4a08      	ldr	r2, [pc, #32]	; (f85c <update_cache+0x48>)
    f83c:	61d3      	str	r3, [r2, #28]
    f83e:	e00a      	b.n	f856 <update_cache+0x42>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    f840:	4b06      	ldr	r3, [pc, #24]	; (f85c <update_cache+0x48>)
    f842:	68dd      	ldr	r5, [r3, #12]
    f844:	e7ed      	b.n	f822 <update_cache+0xe>
		if (thread != _current) {
    f846:	4b05      	ldr	r3, [pc, #20]	; (f85c <update_cache+0x48>)
    f848:	689b      	ldr	r3, [r3, #8]
    f84a:	42ab      	cmp	r3, r5
    f84c:	d001      	beq.n	f852 <update_cache+0x3e>
			z_reset_time_slice();
    f84e:	f7ff ff5b 	bl	f708 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    f852:	4b02      	ldr	r3, [pc, #8]	; (f85c <update_cache+0x48>)
    f854:	61dd      	str	r5, [r3, #28]
}
    f856:	bd38      	pop	{r3, r4, r5, pc}
    f858:	20006c24 	.word	0x20006c24
    f85c:	20006c04 	.word	0x20006c04

0000f860 <move_thread_to_end_of_prio_q>:
{
    f860:	b538      	push	{r3, r4, r5, lr}
    f862:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    f864:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    f866:	f990 300d 	ldrsb.w	r3, [r0, #13]
    f86a:	2b00      	cmp	r3, #0
    f86c:	db28      	blt.n	f8c0 <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
    f86e:	7b6b      	ldrb	r3, [r5, #13]
    f870:	f063 037f 	orn	r3, r3, #127	; 0x7f
    f874:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    f876:	4b1a      	ldr	r3, [pc, #104]	; (f8e0 <move_thread_to_end_of_prio_q+0x80>)
    f878:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f87c:	429c      	cmp	r4, r3
    f87e:	d02d      	beq.n	f8dc <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f880:	b16c      	cbz	r4, f89e <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    f882:	4621      	mov	r1, r4
    f884:	4628      	mov	r0, r5
    f886:	f006 fa81 	bl	15d8c <z_sched_prio_cmp>
    f88a:	2800      	cmp	r0, #0
    f88c:	dc20      	bgt.n	f8d0 <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    f88e:	b134      	cbz	r4, f89e <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
    f890:	4b13      	ldr	r3, [pc, #76]	; (f8e0 <move_thread_to_end_of_prio_q+0x80>)
    f892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f894:	429c      	cmp	r4, r3
    f896:	d002      	beq.n	f89e <move_thread_to_end_of_prio_q+0x3e>
    f898:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f89a:	2c00      	cmp	r4, #0
    f89c:	d1f0      	bne.n	f880 <move_thread_to_end_of_prio_q+0x20>
 * @return N/A
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
    f89e:	4b10      	ldr	r3, [pc, #64]	; (f8e0 <move_thread_to_end_of_prio_q+0x80>)
    f8a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24

	node->next = list;
    f8a2:	f103 0120 	add.w	r1, r3, #32
    f8a6:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    f8a8:	606a      	str	r2, [r5, #4]

	tail->next = node;
    f8aa:	6015      	str	r5, [r2, #0]
	list->tail = node;
    f8ac:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    f8ae:	4b0c      	ldr	r3, [pc, #48]	; (f8e0 <move_thread_to_end_of_prio_q+0x80>)
    f8b0:	6898      	ldr	r0, [r3, #8]
    f8b2:	42a8      	cmp	r0, r5
    f8b4:	bf14      	ite	ne
    f8b6:	2000      	movne	r0, #0
    f8b8:	2001      	moveq	r0, #1
    f8ba:	f7ff ffab 	bl	f814 <update_cache>
}
    f8be:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    f8c0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    f8c4:	7342      	strb	r2, [r0, #13]
		_priq_run_remove(pq, thread);
    f8c6:	4601      	mov	r1, r0
    f8c8:	4806      	ldr	r0, [pc, #24]	; (f8e4 <move_thread_to_end_of_prio_q+0x84>)
    f8ca:	f006 fa7e 	bl	15dca <z_priq_dumb_remove>
}
    f8ce:	e7ce      	b.n	f86e <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    f8d0:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
    f8d2:	606b      	str	r3, [r5, #4]
	node->next = successor;
    f8d4:	602c      	str	r4, [r5, #0]
	prev->next = node;
    f8d6:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    f8d8:	6065      	str	r5, [r4, #4]
}
    f8da:	e7e8      	b.n	f8ae <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f8dc:	2400      	movs	r4, #0
    f8de:	e7cf      	b.n	f880 <move_thread_to_end_of_prio_q+0x20>
    f8e0:	20006c04 	.word	0x20006c04
    f8e4:	20006c24 	.word	0x20006c24

0000f8e8 <z_time_slice>:
{
    f8e8:	b510      	push	{r4, lr}
	__asm__ volatile(
    f8ea:	f04f 0320 	mov.w	r3, #32
    f8ee:	f3ef 8411 	mrs	r4, BASEPRI
    f8f2:	f383 8812 	msr	BASEPRI_MAX, r3
    f8f6:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    f8fa:	4b1c      	ldr	r3, [pc, #112]	; (f96c <z_time_slice+0x84>)
    f8fc:	689b      	ldr	r3, [r3, #8]
    f8fe:	4a1c      	ldr	r2, [pc, #112]	; (f970 <z_time_slice+0x88>)
    f900:	6812      	ldr	r2, [r2, #0]
    f902:	4293      	cmp	r3, r2
    f904:	d01d      	beq.n	f942 <z_time_slice+0x5a>
	pending_current = NULL;
    f906:	4a1a      	ldr	r2, [pc, #104]	; (f970 <z_time_slice+0x88>)
    f908:	2100      	movs	r1, #0
    f90a:	6011      	str	r1, [r2, #0]
	if (slice_time && sliceable(_current)) {
    f90c:	4a19      	ldr	r2, [pc, #100]	; (f974 <z_time_slice+0x8c>)
    f90e:	6812      	ldr	r2, [r2, #0]
    f910:	b322      	cbz	r2, f95c <z_time_slice+0x74>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    f912:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
    f914:	2a7f      	cmp	r2, #127	; 0x7f
    f916:	d821      	bhi.n	f95c <z_time_slice+0x74>
	uint8_t state = thread->base.thread_state;
    f918:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
    f91a:	f012 0f1f 	tst.w	r2, #31
    f91e:	d11d      	bne.n	f95c <z_time_slice+0x74>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    f920:	f993 100e 	ldrsb.w	r1, [r3, #14]
    f924:	4a14      	ldr	r2, [pc, #80]	; (f978 <z_time_slice+0x90>)
    f926:	6812      	ldr	r2, [r2, #0]
    f928:	4291      	cmp	r1, r2
    f92a:	db17      	blt.n	f95c <z_time_slice+0x74>
		&& !z_is_idle_thread_object(thread);
    f92c:	4a13      	ldr	r2, [pc, #76]	; (f97c <z_time_slice+0x94>)
    f92e:	4293      	cmp	r3, r2
    f930:	d014      	beq.n	f95c <z_time_slice+0x74>
		if (ticks >= _current_cpu->slice_ticks) {
    f932:	4a0e      	ldr	r2, [pc, #56]	; (f96c <z_time_slice+0x84>)
    f934:	6912      	ldr	r2, [r2, #16]
    f936:	4282      	cmp	r2, r0
    f938:	dd0a      	ble.n	f950 <z_time_slice+0x68>
			_current_cpu->slice_ticks -= ticks;
    f93a:	1a10      	subs	r0, r2, r0
    f93c:	4b0b      	ldr	r3, [pc, #44]	; (f96c <z_time_slice+0x84>)
    f93e:	6118      	str	r0, [r3, #16]
    f940:	e00f      	b.n	f962 <z_time_slice+0x7a>
		z_reset_time_slice();
    f942:	f7ff fee1 	bl	f708 <z_reset_time_slice>
	__asm__ volatile(
    f946:	f384 8811 	msr	BASEPRI, r4
    f94a:	f3bf 8f6f 	isb	sy
		return;
    f94e:	e00c      	b.n	f96a <z_time_slice+0x82>
			move_thread_to_end_of_prio_q(_current);
    f950:	4618      	mov	r0, r3
    f952:	f7ff ff85 	bl	f860 <move_thread_to_end_of_prio_q>
			z_reset_time_slice();
    f956:	f7ff fed7 	bl	f708 <z_reset_time_slice>
    f95a:	e002      	b.n	f962 <z_time_slice+0x7a>
		_current_cpu->slice_ticks = 0;
    f95c:	4b03      	ldr	r3, [pc, #12]	; (f96c <z_time_slice+0x84>)
    f95e:	2200      	movs	r2, #0
    f960:	611a      	str	r2, [r3, #16]
    f962:	f384 8811 	msr	BASEPRI, r4
    f966:	f3bf 8f6f 	isb	sy
}
    f96a:	bd10      	pop	{r4, pc}
    f96c:	20006c04 	.word	0x20006c04
    f970:	20006c38 	.word	0x20006c38
    f974:	20006c44 	.word	0x20006c44
    f978:	20006c40 	.word	0x20006c40
    f97c:	20005f60 	.word	0x20005f60

0000f980 <ready_thread>:
{
    f980:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
    f982:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    f984:	f990 200d 	ldrsb.w	r2, [r0, #13]
    f988:	2a00      	cmp	r2, #0
    f98a:	db2d      	blt.n	f9e8 <ready_thread+0x68>
    f98c:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    f98e:	f013 0f1f 	tst.w	r3, #31
    f992:	d105      	bne.n	f9a0 <ready_thread+0x20>
	return node->next != NULL;
    f994:	6982      	ldr	r2, [r0, #24]
    f996:	b10a      	cbz	r2, f99c <ready_thread+0x1c>
    f998:	2200      	movs	r2, #0
    f99a:	e002      	b.n	f9a2 <ready_thread+0x22>
    f99c:	2201      	movs	r2, #1
    f99e:	e000      	b.n	f9a2 <ready_thread+0x22>
    f9a0:	2200      	movs	r2, #0
    f9a2:	b30a      	cbz	r2, f9e8 <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
    f9a4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    f9a8:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    f9aa:	4b14      	ldr	r3, [pc, #80]	; (f9fc <ready_thread+0x7c>)
    f9ac:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f9b0:	429d      	cmp	r5, r3
    f9b2:	d020      	beq.n	f9f6 <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f9b4:	b16d      	cbz	r5, f9d2 <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
    f9b6:	4629      	mov	r1, r5
    f9b8:	4620      	mov	r0, r4
    f9ba:	f006 f9e7 	bl	15d8c <z_sched_prio_cmp>
    f9be:	2800      	cmp	r0, #0
    f9c0:	dc13      	bgt.n	f9ea <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    f9c2:	b135      	cbz	r5, f9d2 <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
    f9c4:	4b0d      	ldr	r3, [pc, #52]	; (f9fc <ready_thread+0x7c>)
    f9c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f9c8:	429d      	cmp	r5, r3
    f9ca:	d002      	beq.n	f9d2 <ready_thread+0x52>
    f9cc:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f9ce:	2d00      	cmp	r5, #0
    f9d0:	d1f0      	bne.n	f9b4 <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
    f9d2:	4b0a      	ldr	r3, [pc, #40]	; (f9fc <ready_thread+0x7c>)
    f9d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    f9d6:	f103 0120 	add.w	r1, r3, #32
    f9da:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    f9dc:	6062      	str	r2, [r4, #4]
	tail->next = node;
    f9de:	6014      	str	r4, [r2, #0]
	list->tail = node;
    f9e0:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    f9e2:	2000      	movs	r0, #0
    f9e4:	f7ff ff16 	bl	f814 <update_cache>
}
    f9e8:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
    f9ea:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    f9ec:	6063      	str	r3, [r4, #4]
	node->next = successor;
    f9ee:	6025      	str	r5, [r4, #0]
	prev->next = node;
    f9f0:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    f9f2:	606c      	str	r4, [r5, #4]
}
    f9f4:	e7f5      	b.n	f9e2 <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f9f6:	2500      	movs	r5, #0
    f9f8:	e7dc      	b.n	f9b4 <ready_thread+0x34>
    f9fa:	bf00      	nop
    f9fc:	20006c04 	.word	0x20006c04

0000fa00 <z_sched_start>:
{
    fa00:	b510      	push	{r4, lr}
	__asm__ volatile(
    fa02:	f04f 0320 	mov.w	r3, #32
    fa06:	f3ef 8411 	mrs	r4, BASEPRI
    fa0a:	f383 8812 	msr	BASEPRI_MAX, r3
    fa0e:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    fa12:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
    fa14:	f013 0f04 	tst.w	r3, #4
    fa18:	d104      	bne.n	fa24 <z_sched_start+0x24>
	__asm__ volatile(
    fa1a:	f384 8811 	msr	BASEPRI, r4
    fa1e:	f3bf 8f6f 	isb	sy
}
    fa22:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    fa24:	f023 0304 	bic.w	r3, r3, #4
    fa28:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    fa2a:	f7ff ffa9 	bl	f980 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    fa2e:	4621      	mov	r1, r4
    fa30:	4801      	ldr	r0, [pc, #4]	; (fa38 <z_sched_start+0x38>)
    fa32:	f7ff febb 	bl	f7ac <z_reschedule>
    fa36:	e7f4      	b.n	fa22 <z_sched_start+0x22>
    fa38:	20006c3c 	.word	0x20006c3c

0000fa3c <unready_thread>:
{
    fa3c:	b510      	push	{r4, lr}
    fa3e:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    fa40:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    fa42:	f990 300d 	ldrsb.w	r3, [r0, #13]
    fa46:	2b00      	cmp	r3, #0
    fa48:	db08      	blt.n	fa5c <unready_thread+0x20>
	update_cache(thread == _current);
    fa4a:	4b08      	ldr	r3, [pc, #32]	; (fa6c <unready_thread+0x30>)
    fa4c:	6898      	ldr	r0, [r3, #8]
    fa4e:	42a0      	cmp	r0, r4
    fa50:	bf14      	ite	ne
    fa52:	2000      	movne	r0, #0
    fa54:	2001      	moveq	r0, #1
    fa56:	f7ff fedd 	bl	f814 <update_cache>
}
    fa5a:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    fa5c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    fa60:	7342      	strb	r2, [r0, #13]
		_priq_run_remove(pq, thread);
    fa62:	4601      	mov	r1, r0
    fa64:	4802      	ldr	r0, [pc, #8]	; (fa70 <unready_thread+0x34>)
    fa66:	f006 f9b0 	bl	15dca <z_priq_dumb_remove>
}
    fa6a:	e7ee      	b.n	fa4a <unready_thread+0xe>
    fa6c:	20006c04 	.word	0x20006c04
    fa70:	20006c24 	.word	0x20006c24

0000fa74 <z_pend_curr>:
{
    fa74:	b510      	push	{r4, lr}
    fa76:	460c      	mov	r4, r1
    fa78:	4611      	mov	r1, r2
	pending_current = _current;
    fa7a:	4b06      	ldr	r3, [pc, #24]	; (fa94 <z_pend_curr+0x20>)
    fa7c:	6898      	ldr	r0, [r3, #8]
    fa7e:	4b06      	ldr	r3, [pc, #24]	; (fa98 <z_pend_curr+0x24>)
    fa80:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    fa82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    fa86:	f006 fa29 	bl	15edc <pend>
    fa8a:	4620      	mov	r0, r4
    fa8c:	f7f4 fc0a 	bl	42a4 <arch_swap>
}
    fa90:	bd10      	pop	{r4, pc}
    fa92:	bf00      	nop
    fa94:	20006c04 	.word	0x20006c04
    fa98:	20006c38 	.word	0x20006c38

0000fa9c <z_set_prio>:
{
    fa9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    faa0:	4604      	mov	r4, r0
    faa2:	460f      	mov	r7, r1
	LOCKED(&sched_spinlock) {
    faa4:	2300      	movs	r3, #0
	__asm__ volatile(
    faa6:	f04f 0220 	mov.w	r2, #32
    faaa:	f3ef 8611 	mrs	r6, BASEPRI
    faae:	f382 8812 	msr	BASEPRI_MAX, r2
    fab2:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
    fab6:	4698      	mov	r8, r3
    fab8:	e008      	b.n	facc <z_set_prio+0x30>
		if (need_sched) {
    faba:	f012 0801 	ands.w	r8, r2, #1
    fabe:	d111      	bne.n	fae4 <z_set_prio+0x48>
			thread->base.prio = prio;
    fac0:	73a7      	strb	r7, [r4, #14]
	__asm__ volatile(
    fac2:	f386 8811 	msr	BASEPRI, r6
    fac6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    faca:	2301      	movs	r3, #1
    facc:	461a      	mov	r2, r3
    face:	2b00      	cmp	r3, #0
    fad0:	d13d      	bne.n	fb4e <z_set_prio+0xb2>
	uint8_t state = thread->base.thread_state;
    fad2:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    fad4:	f013 0f1f 	tst.w	r3, #31
    fad8:	d1ef      	bne.n	faba <z_set_prio+0x1e>
	return node->next != NULL;
    fada:	69a1      	ldr	r1, [r4, #24]
    fadc:	2900      	cmp	r1, #0
    fade:	d1ec      	bne.n	faba <z_set_prio+0x1e>
    fae0:	2201      	movs	r2, #1
    fae2:	e7ea      	b.n	faba <z_set_prio+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    fae4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fae8:	7363      	strb	r3, [r4, #13]
		_priq_run_remove(pq, thread);
    faea:	f8df 906c 	ldr.w	r9, [pc, #108]	; fb58 <z_set_prio+0xbc>
    faee:	4621      	mov	r1, r4
    faf0:	4648      	mov	r0, r9
    faf2:	f006 f96a 	bl	15dca <z_priq_dumb_remove>
				thread->base.prio = prio;
    faf6:	73a7      	strb	r7, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    faf8:	7b63      	ldrb	r3, [r4, #13]
    fafa:	f063 037f 	orn	r3, r3, #127	; 0x7f
    fafe:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    fb00:	f8d9 5000 	ldr.w	r5, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fb04:	454d      	cmp	r5, r9
    fb06:	d020      	beq.n	fb4a <z_set_prio+0xae>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fb08:	b16d      	cbz	r5, fb26 <z_set_prio+0x8a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    fb0a:	4629      	mov	r1, r5
    fb0c:	4620      	mov	r0, r4
    fb0e:	f006 f93d 	bl	15d8c <z_sched_prio_cmp>
    fb12:	2800      	cmp	r0, #0
    fb14:	dc13      	bgt.n	fb3e <z_set_prio+0xa2>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    fb16:	b135      	cbz	r5, fb26 <z_set_prio+0x8a>
	return (node == list->tail) ? NULL : node->next;
    fb18:	4b0e      	ldr	r3, [pc, #56]	; (fb54 <z_set_prio+0xb8>)
    fb1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    fb1c:	429d      	cmp	r5, r3
    fb1e:	d002      	beq.n	fb26 <z_set_prio+0x8a>
    fb20:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fb22:	2d00      	cmp	r5, #0
    fb24:	d1f0      	bne.n	fb08 <z_set_prio+0x6c>
	sys_dnode_t *const tail = list->tail;
    fb26:	4b0b      	ldr	r3, [pc, #44]	; (fb54 <z_set_prio+0xb8>)
    fb28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    fb2a:	f103 0120 	add.w	r1, r3, #32
    fb2e:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    fb30:	6062      	str	r2, [r4, #4]
	tail->next = node;
    fb32:	6014      	str	r4, [r2, #0]
	list->tail = node;
    fb34:	625c      	str	r4, [r3, #36]	; 0x24
			update_cache(1);
    fb36:	2001      	movs	r0, #1
    fb38:	f7ff fe6c 	bl	f814 <update_cache>
    fb3c:	e7c1      	b.n	fac2 <z_set_prio+0x26>
	sys_dnode_t *const prev = successor->prev;
    fb3e:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    fb40:	6063      	str	r3, [r4, #4]
	node->next = successor;
    fb42:	6025      	str	r5, [r4, #0]
	prev->next = node;
    fb44:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    fb46:	606c      	str	r4, [r5, #4]
}
    fb48:	e7f5      	b.n	fb36 <z_set_prio+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fb4a:	2500      	movs	r5, #0
    fb4c:	e7dc      	b.n	fb08 <z_set_prio+0x6c>
}
    fb4e:	4640      	mov	r0, r8
    fb50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    fb54:	20006c04 	.word	0x20006c04
    fb58:	20006c24 	.word	0x20006c24

0000fb5c <z_impl_k_thread_suspend>:
{
    fb5c:	b538      	push	{r3, r4, r5, lr}
    fb5e:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    fb60:	3018      	adds	r0, #24
    fb62:	f006 fa1e 	bl	15fa2 <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    fb66:	2300      	movs	r3, #0
	__asm__ volatile(
    fb68:	f04f 0220 	mov.w	r2, #32
    fb6c:	f3ef 8511 	mrs	r5, BASEPRI
    fb70:	f382 8812 	msr	BASEPRI_MAX, r2
    fb74:	f3bf 8f6f 	isb	sy
    fb78:	e010      	b.n	fb9c <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    fb7a:	7b63      	ldrb	r3, [r4, #13]
    fb7c:	f043 0310 	orr.w	r3, r3, #16
    fb80:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    fb82:	4b15      	ldr	r3, [pc, #84]	; (fbd8 <z_impl_k_thread_suspend+0x7c>)
    fb84:	6898      	ldr	r0, [r3, #8]
    fb86:	42a0      	cmp	r0, r4
    fb88:	bf14      	ite	ne
    fb8a:	2000      	movne	r0, #0
    fb8c:	2001      	moveq	r0, #1
    fb8e:	f7ff fe41 	bl	f814 <update_cache>
	__asm__ volatile(
    fb92:	f385 8811 	msr	BASEPRI, r5
    fb96:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    fb9a:	2301      	movs	r3, #1
    fb9c:	b963      	cbnz	r3, fbb8 <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
    fb9e:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    fba0:	f994 300d 	ldrsb.w	r3, [r4, #13]
    fba4:	2b00      	cmp	r3, #0
    fba6:	dae8      	bge.n	fb7a <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    fba8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    fbac:	7362      	strb	r2, [r4, #13]
		_priq_run_remove(pq, thread);
    fbae:	4621      	mov	r1, r4
    fbb0:	480a      	ldr	r0, [pc, #40]	; (fbdc <z_impl_k_thread_suspend+0x80>)
    fbb2:	f006 f90a 	bl	15dca <z_priq_dumb_remove>
}
    fbb6:	e7e0      	b.n	fb7a <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    fbb8:	4b07      	ldr	r3, [pc, #28]	; (fbd8 <z_impl_k_thread_suspend+0x7c>)
    fbba:	689b      	ldr	r3, [r3, #8]
    fbbc:	42a3      	cmp	r3, r4
    fbbe:	d000      	beq.n	fbc2 <z_impl_k_thread_suspend+0x66>
}
    fbc0:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    fbc2:	f04f 0320 	mov.w	r3, #32
    fbc6:	f3ef 8011 	mrs	r0, BASEPRI
    fbca:	f383 8812 	msr	BASEPRI_MAX, r3
    fbce:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    fbd2:	f006 f8e5 	bl	15da0 <z_reschedule_irqlock>
    fbd6:	e7f3      	b.n	fbc0 <z_impl_k_thread_suspend+0x64>
    fbd8:	20006c04 	.word	0x20006c04
    fbdc:	20006c24 	.word	0x20006c24

0000fbe0 <k_sched_unlock>:

void k_sched_unlock(void)
{
    fbe0:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
    fbe2:	2300      	movs	r3, #0
    fbe4:	f04f 0220 	mov.w	r2, #32
    fbe8:	f3ef 8411 	mrs	r4, BASEPRI
    fbec:	f382 8812 	msr	BASEPRI_MAX, r2
    fbf0:	f3bf 8f6f 	isb	sy
    fbf4:	b96b      	cbnz	r3, fc12 <k_sched_unlock+0x32>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
    fbf6:	4b0c      	ldr	r3, [pc, #48]	; (fc28 <k_sched_unlock+0x48>)
    fbf8:	689a      	ldr	r2, [r3, #8]
    fbfa:	7bd3      	ldrb	r3, [r2, #15]
    fbfc:	3301      	adds	r3, #1
    fbfe:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    fc00:	2000      	movs	r0, #0
    fc02:	f7ff fe07 	bl	f814 <update_cache>
	__asm__ volatile(
    fc06:	f384 8811 	msr	BASEPRI, r4
    fc0a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    fc0e:	2301      	movs	r3, #1
    fc10:	e7f0      	b.n	fbf4 <k_sched_unlock+0x14>
	__asm__ volatile(
    fc12:	f04f 0320 	mov.w	r3, #32
    fc16:	f3ef 8011 	mrs	r0, BASEPRI
    fc1a:	f383 8812 	msr	BASEPRI_MAX, r3
    fc1e:	f3bf 8f6f 	isb	sy
    fc22:	f006 f8bd 	bl	15da0 <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
    fc26:	bd10      	pop	{r4, pc}
    fc28:	20006c04 	.word	0x20006c04

0000fc2c <end_thread>:
#ifdef CONFIG_CMSIS_RTOS_V1
extern void z_thread_cmsis_status_mask_clear(struct k_thread *thread);
#endif

static void end_thread(struct k_thread *thread)
{
    fc2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    fc2e:	7b43      	ldrb	r3, [r0, #13]
    fc30:	f013 0f08 	tst.w	r3, #8
    fc34:	d145      	bne.n	fcc2 <end_thread+0x96>
    fc36:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
    fc38:	f043 0308 	orr.w	r3, r3, #8
		thread->base.thread_state &= ~_THREAD_ABORTING;
    fc3c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    fc40:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
    fc42:	f013 0f80 	tst.w	r3, #128	; 0x80
    fc46:	d114      	bne.n	fc72 <end_thread+0x46>
			dequeue_thread(&_kernel.ready_q.runq, thread);
		}
		if (thread->base.pended_on != NULL) {
    fc48:	68ab      	ldr	r3, [r5, #8]
    fc4a:	b15b      	cbz	r3, fc64 <end_thread+0x38>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    fc4c:	4628      	mov	r0, r5
    fc4e:	f006 f89b 	bl	15d88 <pended_on_thread>
    fc52:	4629      	mov	r1, r5
    fc54:	f006 f8b9 	bl	15dca <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    fc58:	7b6b      	ldrb	r3, [r5, #13]
    fc5a:	f023 0302 	bic.w	r3, r3, #2
    fc5e:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    fc60:	2300      	movs	r3, #0
    fc62:	60ab      	str	r3, [r5, #8]
    fc64:	f105 0018 	add.w	r0, r5, #24
    fc68:	f006 f99b 	bl	15fa2 <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    fc6c:	f105 0758 	add.w	r7, r5, #88	; 0x58
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    fc70:	e01c      	b.n	fcac <end_thread+0x80>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    fc72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fc76:	7343      	strb	r3, [r0, #13]
		_priq_run_remove(pq, thread);
    fc78:	4601      	mov	r1, r0
    fc7a:	4812      	ldr	r0, [pc, #72]	; (fcc4 <end_thread+0x98>)
    fc7c:	f006 f8a5 	bl	15dca <z_priq_dumb_remove>
}
    fc80:	e7e2      	b.n	fc48 <end_thread+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    fc82:	4620      	mov	r0, r4
    fc84:	f006 f880 	bl	15d88 <pended_on_thread>
    fc88:	4621      	mov	r1, r4
    fc8a:	f006 f89e 	bl	15dca <z_priq_dumb_remove>
    fc8e:	7b63      	ldrb	r3, [r4, #13]
    fc90:	f023 0302 	bic.w	r3, r3, #2
    fc94:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    fc96:	2600      	movs	r6, #0
    fc98:	60a6      	str	r6, [r4, #8]
    fc9a:	f104 0018 	add.w	r0, r4, #24
    fc9e:	f006 f980 	bl	15fa2 <z_abort_timeout>
    fca2:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
		ready_thread(thread);
    fca6:	4620      	mov	r0, r4
    fca8:	f7ff fe6a 	bl	f980 <ready_thread>
	return list->head == list;
    fcac:	683c      	ldr	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fcae:	42bc      	cmp	r4, r7
    fcb0:	d001      	beq.n	fcb6 <end_thread+0x8a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    fcb2:	2c00      	cmp	r4, #0
    fcb4:	d1e5      	bne.n	fc82 <end_thread+0x56>
		update_cache(1);
    fcb6:	2001      	movs	r0, #1
    fcb8:	f7ff fdac 	bl	f814 <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    fcbc:	4628      	mov	r0, r5
    fcbe:	f7ff fb05 	bl	f2cc <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    fcc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fcc4:	20006c24 	.word	0x20006c24

0000fcc8 <z_sched_init>:
{
    fcc8:	b508      	push	{r3, lr}
	list->head = (sys_dnode_t *)list;
    fcca:	4b05      	ldr	r3, [pc, #20]	; (fce0 <z_sched_init+0x18>)
    fccc:	f103 0220 	add.w	r2, r3, #32
    fcd0:	621a      	str	r2, [r3, #32]
	list->tail = (sys_dnode_t *)list;
    fcd2:	625a      	str	r2, [r3, #36]	; 0x24
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    fcd4:	2100      	movs	r1, #0
    fcd6:	4608      	mov	r0, r1
    fcd8:	f7ff fd2c 	bl	f734 <k_sched_time_slice_set>
}
    fcdc:	bd08      	pop	{r3, pc}
    fcde:	bf00      	nop
    fce0:	20006c04 	.word	0x20006c04

0000fce4 <z_impl_k_yield>:
{
    fce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fce6:	f04f 0320 	mov.w	r3, #32
    fcea:	f3ef 8611 	mrs	r6, BASEPRI
    fcee:	f383 8812 	msr	BASEPRI_MAX, r3
    fcf2:	f3bf 8f6f 	isb	sy
		dequeue_thread(&_kernel.ready_q.runq,
    fcf6:	4c1c      	ldr	r4, [pc, #112]	; (fd68 <z_impl_k_yield+0x84>)
    fcf8:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    fcfa:	7b4b      	ldrb	r3, [r1, #13]
    fcfc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fd00:	734b      	strb	r3, [r1, #13]
		_priq_run_remove(pq, thread);
    fd02:	f104 0720 	add.w	r7, r4, #32
    fd06:	4638      	mov	r0, r7
    fd08:	f006 f85f 	bl	15dca <z_priq_dumb_remove>
	queue_thread(&_kernel.ready_q.runq, _current);
    fd0c:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    fd0e:	7b6b      	ldrb	r3, [r5, #13]
    fd10:	f063 037f 	orn	r3, r3, #127	; 0x7f
    fd14:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    fd16:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fd18:	42bc      	cmp	r4, r7
    fd1a:	d023      	beq.n	fd64 <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fd1c:	b16c      	cbz	r4, fd3a <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
    fd1e:	4621      	mov	r1, r4
    fd20:	4628      	mov	r0, r5
    fd22:	f006 f833 	bl	15d8c <z_sched_prio_cmp>
    fd26:	2800      	cmp	r0, #0
    fd28:	dc16      	bgt.n	fd58 <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    fd2a:	b134      	cbz	r4, fd3a <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
    fd2c:	4b0e      	ldr	r3, [pc, #56]	; (fd68 <z_impl_k_yield+0x84>)
    fd2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    fd30:	429c      	cmp	r4, r3
    fd32:	d002      	beq.n	fd3a <z_impl_k_yield+0x56>
    fd34:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fd36:	2c00      	cmp	r4, #0
    fd38:	d1f0      	bne.n	fd1c <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
    fd3a:	4b0b      	ldr	r3, [pc, #44]	; (fd68 <z_impl_k_yield+0x84>)
    fd3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    fd3e:	f103 0120 	add.w	r1, r3, #32
    fd42:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    fd44:	606a      	str	r2, [r5, #4]
	tail->next = node;
    fd46:	6015      	str	r5, [r2, #0]
	list->tail = node;
    fd48:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    fd4a:	2001      	movs	r0, #1
    fd4c:	f7ff fd62 	bl	f814 <update_cache>
    fd50:	4630      	mov	r0, r6
    fd52:	f7f4 faa7 	bl	42a4 <arch_swap>
}
    fd56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
    fd58:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    fd5a:	606b      	str	r3, [r5, #4]
	node->next = successor;
    fd5c:	602c      	str	r4, [r5, #0]
	prev->next = node;
    fd5e:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    fd60:	6065      	str	r5, [r4, #4]
}
    fd62:	e7f2      	b.n	fd4a <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fd64:	2400      	movs	r4, #0
    fd66:	e7d9      	b.n	fd1c <z_impl_k_yield+0x38>
    fd68:	20006c04 	.word	0x20006c04

0000fd6c <z_tick_sleep>:
{
    fd6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    fd70:	4604      	mov	r4, r0
    fd72:	460d      	mov	r5, r1
	if (ticks == 0) {
    fd74:	ea54 0105 	orrs.w	r1, r4, r5
    fd78:	d037      	beq.n	fdea <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    fd7a:	f06f 0101 	mvn.w	r1, #1
    fd7e:	1a0a      	subs	r2, r1, r0
    fd80:	f04f 31ff 	mov.w	r1, #4294967295
    fd84:	eb61 0305 	sbc.w	r3, r1, r5
    fd88:	2a01      	cmp	r2, #1
    fd8a:	f173 0300 	sbcs.w	r3, r3, #0
    fd8e:	db30      	blt.n	fdf2 <z_tick_sleep+0x86>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    fd90:	f06f 0601 	mvn.w	r6, #1
    fd94:	1a36      	subs	r6, r6, r0
    fd96:	f04f 0320 	mov.w	r3, #32
    fd9a:	f3ef 8811 	mrs	r8, BASEPRI
    fd9e:	f383 8812 	msr	BASEPRI_MAX, r3
    fda2:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    fda6:	4f16      	ldr	r7, [pc, #88]	; (fe00 <z_tick_sleep+0x94>)
    fda8:	68b8      	ldr	r0, [r7, #8]
    fdaa:	4b16      	ldr	r3, [pc, #88]	; (fe04 <z_tick_sleep+0x98>)
    fdac:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    fdae:	f7ff fe45 	bl	fa3c <unready_thread>
	z_add_thread_timeout(_current, timeout);
    fdb2:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    fdb4:	4622      	mov	r2, r4
    fdb6:	462b      	mov	r3, r5
    fdb8:	4913      	ldr	r1, [pc, #76]	; (fe08 <z_tick_sleep+0x9c>)
    fdba:	3018      	adds	r0, #24
    fdbc:	f000 f8e2 	bl	ff84 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    fdc0:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    fdc2:	7b53      	ldrb	r3, [r2, #13]
    fdc4:	f043 0310 	orr.w	r3, r3, #16
    fdc8:	7353      	strb	r3, [r2, #13]
    fdca:	4640      	mov	r0, r8
    fdcc:	f7f4 fa6a 	bl	42a4 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    fdd0:	2500      	movs	r5, #0
    fdd2:	f006 f945 	bl	16060 <sys_clock_tick_get_32>
    fdd6:	1a34      	subs	r4, r6, r0
    fdd8:	f165 0500 	sbc.w	r5, r5, #0
	if (ticks > 0) {
    fddc:	2c01      	cmp	r4, #1
    fdde:	f175 0300 	sbcs.w	r3, r5, #0
    fde2:	da0a      	bge.n	fdfa <z_tick_sleep+0x8e>
	return 0;
    fde4:	2000      	movs	r0, #0
}
    fde6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
    fdea:	f7ff ff7b 	bl	fce4 <z_impl_k_yield>
		return 0;
    fdee:	2000      	movs	r0, #0
    fdf0:	e7f9      	b.n	fde6 <z_tick_sleep+0x7a>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    fdf2:	f006 f935 	bl	16060 <sys_clock_tick_get_32>
    fdf6:	1906      	adds	r6, r0, r4
    fdf8:	e7cd      	b.n	fd96 <z_tick_sleep+0x2a>
		return ticks;
    fdfa:	4620      	mov	r0, r4
    fdfc:	e7f3      	b.n	fde6 <z_tick_sleep+0x7a>
    fdfe:	bf00      	nop
    fe00:	20006c04 	.word	0x20006c04
    fe04:	20006c38 	.word	0x20006c38
    fe08:	00015e21 	.word	0x00015e21

0000fe0c <z_impl_k_sleep>:
{
    fe0c:	b538      	push	{r3, r4, r5, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    fe0e:	f1b1 3fff 	cmp.w	r1, #4294967295
    fe12:	bf08      	it	eq
    fe14:	f1b0 3fff 	cmpeq.w	r0, #4294967295
    fe18:	d01a      	beq.n	fe50 <z_impl_k_sleep+0x44>
	ticks = z_tick_sleep(ticks);
    fe1a:	f7ff ffa7 	bl	fd6c <z_tick_sleep>
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    fe1e:	4604      	mov	r4, r0
    fe20:	17c5      	asrs	r5, r0, #31
			return (t * to_hz + off) / from_hz;
    fe22:	0169      	lsls	r1, r5, #5
    fe24:	0143      	lsls	r3, r0, #5
    fe26:	ea41 62d0 	orr.w	r2, r1, r0, lsr #27
    fe2a:	1a18      	subs	r0, r3, r0
    fe2c:	eb62 0305 	sbc.w	r3, r2, r5
    fe30:	009a      	lsls	r2, r3, #2
    fe32:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
    fe36:	0081      	lsls	r1, r0, #2
    fe38:	4613      	mov	r3, r2
    fe3a:	1908      	adds	r0, r1, r4
    fe3c:	eb45 0303 	adc.w	r3, r5, r3
    fe40:	00da      	lsls	r2, r3, #3
    fe42:	ea42 7250 	orr.w	r2, r2, r0, lsr #29
    fe46:	00c1      	lsls	r1, r0, #3
    fe48:	0bc8      	lsrs	r0, r1, #15
    fe4a:	ea40 4042 	orr.w	r0, r0, r2, lsl #17
}
    fe4e:	bd38      	pop	{r3, r4, r5, pc}
		k_thread_suspend(_current);
    fe50:	4b03      	ldr	r3, [pc, #12]	; (fe60 <z_impl_k_sleep+0x54>)
    fe52:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    fe54:	f7ff fe82 	bl	fb5c <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    fe58:	f04f 30ff 	mov.w	r0, #4294967295
    fe5c:	e7f7      	b.n	fe4e <z_impl_k_sleep+0x42>
    fe5e:	bf00      	nop
    fe60:	20006c04 	.word	0x20006c04

0000fe64 <z_impl_z_current_get>:
}
    fe64:	4b01      	ldr	r3, [pc, #4]	; (fe6c <z_impl_z_current_get+0x8>)
    fe66:	6898      	ldr	r0, [r3, #8]
    fe68:	4770      	bx	lr
    fe6a:	bf00      	nop
    fe6c:	20006c04 	.word	0x20006c04

0000fe70 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    fe70:	b538      	push	{r3, r4, r5, lr}
    fe72:	f04f 0320 	mov.w	r3, #32
    fe76:	f3ef 8511 	mrs	r5, BASEPRI
    fe7a:	f383 8812 	msr	BASEPRI_MAX, r3
    fe7e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    fe82:	7b43      	ldrb	r3, [r0, #13]
    fe84:	f013 0f08 	tst.w	r3, #8
    fe88:	d004      	beq.n	fe94 <z_thread_abort+0x24>
	__asm__ volatile(
    fe8a:	f385 8811 	msr	BASEPRI, r5
    fe8e:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    fe92:	bd38      	pop	{r3, r4, r5, pc}
    fe94:	4604      	mov	r4, r0
	end_thread(thread);
    fe96:	f7ff fec9 	bl	fc2c <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    fe9a:	4b08      	ldr	r3, [pc, #32]	; (febc <z_thread_abort+0x4c>)
    fe9c:	689b      	ldr	r3, [r3, #8]
    fe9e:	42a3      	cmp	r3, r4
    fea0:	d004      	beq.n	feac <z_thread_abort+0x3c>
    fea2:	f385 8811 	msr	BASEPRI, r5
    fea6:	f3bf 8f6f 	isb	sy
    feaa:	e7f2      	b.n	fe92 <z_thread_abort+0x22>
    feac:	f3ef 8305 	mrs	r3, IPSR
    feb0:	2b00      	cmp	r3, #0
    feb2:	d1f6      	bne.n	fea2 <z_thread_abort+0x32>
    feb4:	4628      	mov	r0, r5
    feb6:	f7f4 f9f5 	bl	42a4 <arch_swap>
	return ret;
    feba:	e7f2      	b.n	fea2 <z_thread_abort+0x32>
    febc:	20006c04 	.word	0x20006c04

0000fec0 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    fec0:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    fec2:	4806      	ldr	r0, [pc, #24]	; (fedc <z_data_copy+0x1c>)
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    fec4:	4a06      	ldr	r2, [pc, #24]	; (fee0 <z_data_copy+0x20>)
    fec6:	1a12      	subs	r2, r2, r0
    fec8:	4906      	ldr	r1, [pc, #24]	; (fee4 <z_data_copy+0x24>)
    feca:	f006 f910 	bl	160ee <memcpy>
    fece:	4a06      	ldr	r2, [pc, #24]	; (fee8 <z_data_copy+0x28>)
    fed0:	4906      	ldr	r1, [pc, #24]	; (feec <z_data_copy+0x2c>)
    fed2:	4807      	ldr	r0, [pc, #28]	; (fef0 <z_data_copy+0x30>)
    fed4:	f006 f90b 	bl	160ee <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    fed8:	bd08      	pop	{r3, pc}
    feda:	bf00      	nop
    fedc:	20000000 	.word	0x20000000
    fee0:	20000340 	.word	0x20000340
    fee4:	00027aa8 	.word	0x00027aa8
    fee8:	00000000 	.word	0x00000000
    feec:	00027aa8 	.word	0x00027aa8
    fef0:	20000000 	.word	0x20000000

0000fef4 <first>:
	return list->head == list;
    fef4:	4b03      	ldr	r3, [pc, #12]	; (ff04 <first+0x10>)
    fef6:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fef8:	4298      	cmp	r0, r3
    fefa:	d000      	beq.n	fefe <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    fefc:	4770      	bx	lr
    fefe:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    ff00:	e7fc      	b.n	fefc <first+0x8>
    ff02:	bf00      	nop
    ff04:	20000064 	.word	0x20000064

0000ff08 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    ff08:	b130      	cbz	r0, ff18 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    ff0a:	4a04      	ldr	r2, [pc, #16]	; (ff1c <next+0x14>)
    ff0c:	6852      	ldr	r2, [r2, #4]
    ff0e:	4290      	cmp	r0, r2
    ff10:	d001      	beq.n	ff16 <next+0xe>
    ff12:	6800      	ldr	r0, [r0, #0]
    ff14:	4770      	bx	lr
    ff16:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    ff18:	4770      	bx	lr
    ff1a:	bf00      	nop
    ff1c:	20000064 	.word	0x20000064

0000ff20 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    ff20:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    ff22:	4b04      	ldr	r3, [pc, #16]	; (ff34 <elapsed+0x14>)
    ff24:	681b      	ldr	r3, [r3, #0]
    ff26:	b10b      	cbz	r3, ff2c <elapsed+0xc>
    ff28:	2000      	movs	r0, #0
}
    ff2a:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    ff2c:	f7f5 fede 	bl	5cec <sys_clock_elapsed>
    ff30:	e7fb      	b.n	ff2a <elapsed+0xa>
    ff32:	bf00      	nop
    ff34:	20006c48 	.word	0x20006c48

0000ff38 <next_timeout>:

static int32_t next_timeout(void)
{
    ff38:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    ff3a:	f7ff ffdb 	bl	fef4 <first>
    ff3e:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    ff40:	f7ff ffee 	bl	ff20 <elapsed>
	int32_t ret = to == NULL ? MAX_WAIT
    ff44:	b18c      	cbz	r4, ff6a <next_timeout+0x32>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    ff46:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    ff4a:	1a12      	subs	r2, r2, r0
    ff4c:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    ff50:	2a01      	cmp	r2, #1
    ff52:	f173 0100 	sbcs.w	r1, r3, #0
    ff56:	db11      	blt.n	ff7c <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    ff58:	4610      	mov	r0, r2
    ff5a:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    ff5e:	f173 0300 	sbcs.w	r3, r3, #0
    ff62:	db04      	blt.n	ff6e <next_timeout+0x36>
    ff64:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    ff68:	e001      	b.n	ff6e <next_timeout+0x36>
	int32_t ret = to == NULL ? MAX_WAIT
    ff6a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    ff6e:	4b04      	ldr	r3, [pc, #16]	; (ff80 <next_timeout+0x48>)
    ff70:	691b      	ldr	r3, [r3, #16]
    ff72:	b113      	cbz	r3, ff7a <next_timeout+0x42>
    ff74:	4283      	cmp	r3, r0
    ff76:	da00      	bge.n	ff7a <next_timeout+0x42>
		ret = _current_cpu->slice_ticks;
    ff78:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    ff7a:	bd10      	pop	{r4, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    ff7c:	2000      	movs	r0, #0
    ff7e:	e7f6      	b.n	ff6e <next_timeout+0x36>
    ff80:	20006c04 	.word	0x20006c04

0000ff84 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    ff84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ff88:	b083      	sub	sp, #12
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    ff8a:	f1b3 3fff 	cmp.w	r3, #4294967295
    ff8e:	bf08      	it	eq
    ff90:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    ff94:	f000 8096 	beq.w	100c4 <z_add_timeout+0x140>
    ff98:	4682      	mov	sl, r0
    ff9a:	4614      	mov	r4, r2
    ff9c:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    ff9e:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
    ffa0:	2300      	movs	r3, #0
	__asm__ volatile(
    ffa2:	f04f 0220 	mov.w	r2, #32
    ffa6:	f3ef 8b11 	mrs	fp, BASEPRI
    ffaa:	f382 8812 	msr	BASEPRI_MAX, r2
    ffae:	f3bf 8f6f 	isb	sy
    ffb2:	e02e      	b.n	10012 <z_add_timeout+0x8e>

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
    ffb4:	2201      	movs	r2, #1
    ffb6:	2300      	movs	r3, #0
    ffb8:	e04b      	b.n	10052 <z_add_timeout+0xce>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    ffba:	f7ff ffb1 	bl	ff20 <elapsed>
    ffbe:	1822      	adds	r2, r4, r0
    ffc0:	eb45 73e0 	adc.w	r3, r5, r0, asr #31
    ffc4:	3201      	adds	r2, #1
    ffc6:	f143 0300 	adc.w	r3, r3, #0
    ffca:	f8ca 2010 	str.w	r2, [sl, #16]
    ffce:	f8ca 3014 	str.w	r3, [sl, #20]
    ffd2:	e042      	b.n	1005a <z_add_timeout+0xd6>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    ffd4:	9b00      	ldr	r3, [sp, #0]
    ffd6:	1ac2      	subs	r2, r0, r3
    ffd8:	9b01      	ldr	r3, [sp, #4]
    ffda:	eb61 0303 	sbc.w	r3, r1, r3
    ffde:	f8cc 2010 	str.w	r2, [ip, #16]
    ffe2:	f8cc 3014 	str.w	r3, [ip, #20]
	sys_dnode_t *const prev = successor->prev;
    ffe6:	f8dc 3004 	ldr.w	r3, [ip, #4]
	node->prev = prev;
    ffea:	f8ca 3004 	str.w	r3, [sl, #4]
	node->next = successor;
    ffee:	f8ca c000 	str.w	ip, [sl]
	prev->next = node;
    fff2:	f8c3 a000 	str.w	sl, [r3]
	successor->prev = node;
    fff6:	f8cc a004 	str.w	sl, [ip, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    fffa:	f1bc 0f00 	cmp.w	ip, #0
    fffe:	d049      	beq.n	10094 <z_add_timeout+0x110>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
   10000:	f7ff ff78 	bl	fef4 <first>
   10004:	4582      	cmp	sl, r0
   10006:	d050      	beq.n	100aa <z_add_timeout+0x126>
	__asm__ volatile(
   10008:	f38b 8811 	msr	BASEPRI, fp
   1000c:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   10010:	2301      	movs	r3, #1
   10012:	2b00      	cmp	r3, #0
   10014:	d156      	bne.n	100c4 <z_add_timeout+0x140>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
   10016:	f06f 0301 	mvn.w	r3, #1
   1001a:	ebb3 0804 	subs.w	r8, r3, r4
   1001e:	f04f 30ff 	mov.w	r0, #4294967295
   10022:	eb60 0905 	sbc.w	r9, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
   10026:	f1b8 0f00 	cmp.w	r8, #0
   1002a:	f179 0300 	sbcs.w	r3, r9, #0
   1002e:	dbc4      	blt.n	ffba <z_add_timeout+0x36>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
   10030:	4a26      	ldr	r2, [pc, #152]	; (100cc <z_add_timeout+0x148>)
   10032:	6813      	ldr	r3, [r2, #0]
   10034:	6852      	ldr	r2, [r2, #4]
   10036:	18e3      	adds	r3, r4, r3
   10038:	eb45 0202 	adc.w	r2, r5, r2
   1003c:	f06f 0101 	mvn.w	r1, #1
   10040:	1ace      	subs	r6, r1, r3
   10042:	eb60 0702 	sbc.w	r7, r0, r2
			to->dticks = MAX(1, ticks);
   10046:	4632      	mov	r2, r6
   10048:	463b      	mov	r3, r7
   1004a:	2e01      	cmp	r6, #1
   1004c:	f177 0100 	sbcs.w	r1, r7, #0
   10050:	dbb0      	blt.n	ffb4 <z_add_timeout+0x30>
   10052:	f8ca 2010 	str.w	r2, [sl, #16]
   10056:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
   1005a:	f7ff ff4b 	bl	fef4 <first>
   1005e:	4684      	mov	ip, r0
   10060:	f1bc 0f00 	cmp.w	ip, #0
   10064:	d0c9      	beq.n	fffa <z_add_timeout+0x76>
			if (t->dticks > to->dticks) {
   10066:	e9dc 0104 	ldrd	r0, r1, [ip, #16]
   1006a:	e9da 2304 	ldrd	r2, r3, [sl, #16]
   1006e:	e9cd 2300 	strd	r2, r3, [sp]
   10072:	4282      	cmp	r2, r0
   10074:	418b      	sbcs	r3, r1
   10076:	dbad      	blt.n	ffd4 <z_add_timeout+0x50>
			to->dticks -= t->dticks;
   10078:	9b00      	ldr	r3, [sp, #0]
   1007a:	1a1a      	subs	r2, r3, r0
   1007c:	9b01      	ldr	r3, [sp, #4]
   1007e:	eb63 0301 	sbc.w	r3, r3, r1
   10082:	f8ca 2010 	str.w	r2, [sl, #16]
   10086:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
   1008a:	4660      	mov	r0, ip
   1008c:	f7ff ff3c 	bl	ff08 <next>
   10090:	4684      	mov	ip, r0
   10092:	e7e5      	b.n	10060 <z_add_timeout+0xdc>
	sys_dnode_t *const tail = list->tail;
   10094:	4b0e      	ldr	r3, [pc, #56]	; (100d0 <z_add_timeout+0x14c>)
   10096:	685a      	ldr	r2, [r3, #4]
	node->next = list;
   10098:	f8ca 3000 	str.w	r3, [sl]
	node->prev = tail;
   1009c:	f8ca 2004 	str.w	r2, [sl, #4]
	tail->next = node;
   100a0:	f8c2 a000 	str.w	sl, [r2]
	list->tail = node;
   100a4:	f8c3 a004 	str.w	sl, [r3, #4]
}
   100a8:	e7aa      	b.n	10000 <z_add_timeout+0x7c>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
   100aa:	f7ff ff45 	bl	ff38 <next_timeout>

			if (next_time == 0 ||
   100ae:	4603      	mov	r3, r0
   100b0:	b118      	cbz	r0, 100ba <z_add_timeout+0x136>
			    _current_cpu->slice_ticks != next_time) {
   100b2:	4a08      	ldr	r2, [pc, #32]	; (100d4 <z_add_timeout+0x150>)
   100b4:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
   100b6:	4282      	cmp	r2, r0
   100b8:	d0a6      	beq.n	10008 <z_add_timeout+0x84>
				sys_clock_set_timeout(next_time, false);
   100ba:	2100      	movs	r1, #0
   100bc:	4618      	mov	r0, r3
   100be:	f7f5 fde1 	bl	5c84 <sys_clock_set_timeout>
   100c2:	e7a1      	b.n	10008 <z_add_timeout+0x84>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
   100c4:	b003      	add	sp, #12
   100c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   100ca:	bf00      	nop
   100cc:	200060c0 	.word	0x200060c0
   100d0:	20000064 	.word	0x20000064
   100d4:	20006c04 	.word	0x20006c04

000100d8 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
   100d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   100da:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
   100dc:	f7ff fc04 	bl	f8e8 <z_time_slice>
	__asm__ volatile(
   100e0:	f04f 0320 	mov.w	r3, #32
   100e4:	f3ef 8511 	mrs	r5, BASEPRI
   100e8:	f383 8812 	msr	BASEPRI_MAX, r3
   100ec:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
   100f0:	4b28      	ldr	r3, [pc, #160]	; (10194 <sys_clock_announce+0xbc>)
   100f2:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
   100f4:	f7ff fefe 	bl	fef4 <first>
   100f8:	4604      	mov	r4, r0
   100fa:	b350      	cbz	r0, 10152 <sys_clock_announce+0x7a>
   100fc:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
   10100:	4b24      	ldr	r3, [pc, #144]	; (10194 <sys_clock_announce+0xbc>)
   10102:	681b      	ldr	r3, [r3, #0]
   10104:	17d9      	asrs	r1, r3, #31
   10106:	42b3      	cmp	r3, r6
   10108:	eb71 0207 	sbcs.w	r2, r1, r7
   1010c:	db21      	blt.n	10152 <sys_clock_announce+0x7a>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
   1010e:	4a22      	ldr	r2, [pc, #136]	; (10198 <sys_clock_announce+0xc0>)
   10110:	e9d2 0100 	ldrd	r0, r1, [r2]
   10114:	1980      	adds	r0, r0, r6
   10116:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
   1011a:	e9c2 0100 	strd	r0, r1, [r2]
		announce_remaining -= dt;
   1011e:	1b9b      	subs	r3, r3, r6
   10120:	4a1c      	ldr	r2, [pc, #112]	; (10194 <sys_clock_announce+0xbc>)
   10122:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
   10124:	2200      	movs	r2, #0
   10126:	2300      	movs	r3, #0
   10128:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
   1012c:	4620      	mov	r0, r4
   1012e:	f005 ff21 	bl	15f74 <remove_timeout>
	__asm__ volatile(
   10132:	f385 8811 	msr	BASEPRI, r5
   10136:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
   1013a:	68a3      	ldr	r3, [r4, #8]
   1013c:	4620      	mov	r0, r4
   1013e:	4798      	blx	r3
	__asm__ volatile(
   10140:	f04f 0320 	mov.w	r3, #32
   10144:	f3ef 8511 	mrs	r5, BASEPRI
   10148:	f383 8812 	msr	BASEPRI_MAX, r3
   1014c:	f3bf 8f6f 	isb	sy
   10150:	e7d0      	b.n	100f4 <sys_clock_announce+0x1c>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
   10152:	b144      	cbz	r4, 10166 <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
   10154:	4b0f      	ldr	r3, [pc, #60]	; (10194 <sys_clock_announce+0xbc>)
   10156:	6819      	ldr	r1, [r3, #0]
   10158:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
   1015c:	1a52      	subs	r2, r2, r1
   1015e:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
   10162:	e9c4 2304 	strd	r2, r3, [r4, #16]
	}

	curr_tick += announce_remaining;
   10166:	480c      	ldr	r0, [pc, #48]	; (10198 <sys_clock_announce+0xc0>)
   10168:	490a      	ldr	r1, [pc, #40]	; (10194 <sys_clock_announce+0xbc>)
   1016a:	680c      	ldr	r4, [r1, #0]
   1016c:	e9d0 2300 	ldrd	r2, r3, [r0]
   10170:	1912      	adds	r2, r2, r4
   10172:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
   10176:	e9c0 2300 	strd	r2, r3, [r0]
	announce_remaining = 0;
   1017a:	2400      	movs	r4, #0
   1017c:	600c      	str	r4, [r1, #0]

	sys_clock_set_timeout(next_timeout(), false);
   1017e:	f7ff fedb 	bl	ff38 <next_timeout>
   10182:	4621      	mov	r1, r4
   10184:	f7f5 fd7e 	bl	5c84 <sys_clock_set_timeout>
	__asm__ volatile(
   10188:	f385 8811 	msr	BASEPRI, r5
   1018c:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
   10190:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10192:	bf00      	nop
   10194:	20006c48 	.word	0x20006c48
   10198:	200060c0 	.word	0x200060c0

0001019c <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
   1019c:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
   1019e:	2100      	movs	r1, #0
	__asm__ volatile(
   101a0:	f04f 0320 	mov.w	r3, #32
   101a4:	f3ef 8411 	mrs	r4, BASEPRI
   101a8:	f383 8812 	msr	BASEPRI_MAX, r3
   101ac:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
   101b0:	2200      	movs	r2, #0
   101b2:	2300      	movs	r3, #0
	LOCKED(&timeout_lock) {
   101b4:	b969      	cbnz	r1, 101d2 <sys_clock_tick_get+0x36>
		t = curr_tick + sys_clock_elapsed();
   101b6:	f7f5 fd99 	bl	5cec <sys_clock_elapsed>
   101ba:	4b07      	ldr	r3, [pc, #28]	; (101d8 <sys_clock_tick_get+0x3c>)
   101bc:	e9d3 2300 	ldrd	r2, r3, [r3]
   101c0:	1812      	adds	r2, r2, r0
   101c2:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
   101c6:	f384 8811 	msr	BASEPRI, r4
   101ca:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   101ce:	2101      	movs	r1, #1
   101d0:	e7f0      	b.n	101b4 <sys_clock_tick_get+0x18>
	}
	return t;
}
   101d2:	4610      	mov	r0, r2
   101d4:	4619      	mov	r1, r3
   101d6:	bd10      	pop	{r4, pc}
   101d8:	200060c0 	.word	0x200060c0

000101dc <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
   101dc:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
   101de:	4a03      	ldr	r2, [pc, #12]	; (101ec <boot_banner+0x10>)
   101e0:	4903      	ldr	r1, [pc, #12]	; (101f0 <boot_banner+0x14>)
   101e2:	4804      	ldr	r0, [pc, #16]	; (101f4 <boot_banner+0x18>)
   101e4:	f001 fe32 	bl	11e4c <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
   101e8:	bd08      	pop	{r3, pc}
   101ea:	bf00      	nop
   101ec:	000173b0 	.word	0x000173b0
   101f0:	000277bc 	.word	0x000277bc
   101f4:	000277c8 	.word	0x000277c8

000101f8 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
   101f8:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
   101fa:	4c06      	ldr	r4, [pc, #24]	; (10214 <statics_init+0x1c>)
   101fc:	4b06      	ldr	r3, [pc, #24]	; (10218 <statics_init+0x20>)
   101fe:	429c      	cmp	r4, r3
   10200:	d206      	bcs.n	10210 <statics_init+0x18>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
   10202:	68a2      	ldr	r2, [r4, #8]
   10204:	6861      	ldr	r1, [r4, #4]
   10206:	4620      	mov	r0, r4
   10208:	f005 ff38 	bl	1607c <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
   1020c:	3418      	adds	r4, #24
   1020e:	e7f5      	b.n	101fc <statics_init+0x4>
		}
	}
	return 0;
}
   10210:	2000      	movs	r0, #0
   10212:	bd10      	pop	{r4, pc}
   10214:	200002b4 	.word	0x200002b4
   10218:	200002b4 	.word	0x200002b4

0001021c <nrf_cc3xx_platform_init_no_rng>:
   1021c:	b510      	push	{r4, lr}
   1021e:	4c0a      	ldr	r4, [pc, #40]	; (10248 <nrf_cc3xx_platform_init_no_rng+0x2c>)
   10220:	6823      	ldr	r3, [r4, #0]
   10222:	b11b      	cbz	r3, 1022c <nrf_cc3xx_platform_init_no_rng+0x10>
   10224:	2301      	movs	r3, #1
   10226:	2000      	movs	r0, #0
   10228:	6023      	str	r3, [r4, #0]
   1022a:	bd10      	pop	{r4, pc}
   1022c:	f000 f8d4 	bl	103d8 <CC_LibInitNoRng>
   10230:	2800      	cmp	r0, #0
   10232:	d0f7      	beq.n	10224 <nrf_cc3xx_platform_init_no_rng+0x8>
   10234:	3801      	subs	r0, #1
   10236:	2807      	cmp	r0, #7
   10238:	d803      	bhi.n	10242 <nrf_cc3xx_platform_init_no_rng+0x26>
   1023a:	4b04      	ldr	r3, [pc, #16]	; (1024c <nrf_cc3xx_platform_init_no_rng+0x30>)
   1023c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
   10240:	bd10      	pop	{r4, pc}
   10242:	4803      	ldr	r0, [pc, #12]	; (10250 <nrf_cc3xx_platform_init_no_rng+0x34>)
   10244:	bd10      	pop	{r4, pc}
   10246:	bf00      	nop
   10248:	20006c4c 	.word	0x20006c4c
   1024c:	000277f0 	.word	0x000277f0
   10250:	ffff8ffe 	.word	0xffff8ffe

00010254 <nrf_cc3xx_platform_abort>:
   10254:	f3bf 8f4f 	dsb	sy
   10258:	4905      	ldr	r1, [pc, #20]	; (10270 <nrf_cc3xx_platform_abort+0x1c>)
   1025a:	4b06      	ldr	r3, [pc, #24]	; (10274 <nrf_cc3xx_platform_abort+0x20>)
   1025c:	68ca      	ldr	r2, [r1, #12]
   1025e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
   10262:	4313      	orrs	r3, r2
   10264:	60cb      	str	r3, [r1, #12]
   10266:	f3bf 8f4f 	dsb	sy
   1026a:	bf00      	nop
   1026c:	e7fd      	b.n	1026a <nrf_cc3xx_platform_abort+0x16>
   1026e:	bf00      	nop
   10270:	e000ed00 	.word	0xe000ed00
   10274:	05fa0004 	.word	0x05fa0004

00010278 <CC_PalAbort>:
   10278:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
   1027c:	2100      	movs	r1, #0
   1027e:	b430      	push	{r4, r5}
   10280:	4a08      	ldr	r2, [pc, #32]	; (102a4 <CC_PalAbort+0x2c>)
   10282:	4c09      	ldr	r4, [pc, #36]	; (102a8 <CC_PalAbort+0x30>)
   10284:	4d09      	ldr	r5, [pc, #36]	; (102ac <CC_PalAbort+0x34>)
   10286:	6023      	str	r3, [r4, #0]
   10288:	602b      	str	r3, [r5, #0]
   1028a:	6013      	str	r3, [r2, #0]
   1028c:	60e3      	str	r3, [r4, #12]
   1028e:	60eb      	str	r3, [r5, #12]
   10290:	60d3      	str	r3, [r2, #12]
   10292:	61a3      	str	r3, [r4, #24]
   10294:	4a06      	ldr	r2, [pc, #24]	; (102b0 <CC_PalAbort+0x38>)
   10296:	4c07      	ldr	r4, [pc, #28]	; (102b4 <CC_PalAbort+0x3c>)
   10298:	61ab      	str	r3, [r5, #24]
   1029a:	6863      	ldr	r3, [r4, #4]
   1029c:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
   102a0:	bc30      	pop	{r4, r5}
   102a2:	4718      	bx	r3
   102a4:	50845408 	.word	0x50845408
   102a8:	50845400 	.word	0x50845400
   102ac:	50845404 	.word	0x50845404
   102b0:	50844000 	.word	0x50844000
   102b4:	2000006c 	.word	0x2000006c

000102b8 <nrf_cc3xx_platform_set_abort>:
   102b8:	4b02      	ldr	r3, [pc, #8]	; (102c4 <nrf_cc3xx_platform_set_abort+0xc>)
   102ba:	e9d0 1200 	ldrd	r1, r2, [r0]
   102be:	e9c3 1200 	strd	r1, r2, [r3]
   102c2:	4770      	bx	lr
   102c4:	2000006c 	.word	0x2000006c

000102c8 <mutex_free>:
   102c8:	b510      	push	{r4, lr}
   102ca:	4604      	mov	r4, r0
   102cc:	b130      	cbz	r0, 102dc <mutex_free+0x14>
   102ce:	6863      	ldr	r3, [r4, #4]
   102d0:	06db      	lsls	r3, r3, #27
   102d2:	d502      	bpl.n	102da <mutex_free+0x12>
   102d4:	2300      	movs	r3, #0
   102d6:	6023      	str	r3, [r4, #0]
   102d8:	6063      	str	r3, [r4, #4]
   102da:	bd10      	pop	{r4, pc}
   102dc:	4b02      	ldr	r3, [pc, #8]	; (102e8 <mutex_free+0x20>)
   102de:	4803      	ldr	r0, [pc, #12]	; (102ec <mutex_free+0x24>)
   102e0:	685b      	ldr	r3, [r3, #4]
   102e2:	4798      	blx	r3
   102e4:	e7f3      	b.n	102ce <mutex_free+0x6>
   102e6:	bf00      	nop
   102e8:	2000006c 	.word	0x2000006c
   102ec:	00027810 	.word	0x00027810

000102f0 <mutex_unlock>:
   102f0:	b168      	cbz	r0, 1030e <mutex_unlock+0x1e>
   102f2:	6843      	ldr	r3, [r0, #4]
   102f4:	b13b      	cbz	r3, 10306 <mutex_unlock+0x16>
   102f6:	06db      	lsls	r3, r3, #27
   102f8:	d507      	bpl.n	1030a <mutex_unlock+0x1a>
   102fa:	f3bf 8f5f 	dmb	sy
   102fe:	2300      	movs	r3, #0
   10300:	6003      	str	r3, [r0, #0]
   10302:	4618      	mov	r0, r3
   10304:	4770      	bx	lr
   10306:	4803      	ldr	r0, [pc, #12]	; (10314 <mutex_unlock+0x24>)
   10308:	4770      	bx	lr
   1030a:	4803      	ldr	r0, [pc, #12]	; (10318 <mutex_unlock+0x28>)
   1030c:	4770      	bx	lr
   1030e:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
   10312:	4770      	bx	lr
   10314:	ffff8fea 	.word	0xffff8fea
   10318:	ffff8fe9 	.word	0xffff8fe9

0001031c <mutex_init>:
   1031c:	b510      	push	{r4, lr}
   1031e:	4604      	mov	r4, r0
   10320:	b120      	cbz	r0, 1032c <mutex_init+0x10>
   10322:	2200      	movs	r2, #0
   10324:	2311      	movs	r3, #17
   10326:	6022      	str	r2, [r4, #0]
   10328:	6063      	str	r3, [r4, #4]
   1032a:	bd10      	pop	{r4, pc}
   1032c:	4801      	ldr	r0, [pc, #4]	; (10334 <mutex_init+0x18>)
   1032e:	f7ff ffa3 	bl	10278 <CC_PalAbort>
   10332:	e7f6      	b.n	10322 <mutex_init+0x6>
   10334:	00027838 	.word	0x00027838

00010338 <mutex_lock>:
   10338:	b1a0      	cbz	r0, 10364 <mutex_lock+0x2c>
   1033a:	6843      	ldr	r3, [r0, #4]
   1033c:	b183      	cbz	r3, 10360 <mutex_lock+0x28>
   1033e:	06db      	lsls	r3, r3, #27
   10340:	d50c      	bpl.n	1035c <mutex_lock+0x24>
   10342:	2201      	movs	r2, #1
   10344:	e8d0 3fef 	ldaex	r3, [r0]
   10348:	e8c0 2fe1 	stlex	r1, r2, [r0]
   1034c:	2900      	cmp	r1, #0
   1034e:	d1f9      	bne.n	10344 <mutex_lock+0xc>
   10350:	2b01      	cmp	r3, #1
   10352:	d0f7      	beq.n	10344 <mutex_lock+0xc>
   10354:	f3bf 8f5f 	dmb	sy
   10358:	2000      	movs	r0, #0
   1035a:	4770      	bx	lr
   1035c:	4803      	ldr	r0, [pc, #12]	; (1036c <mutex_lock+0x34>)
   1035e:	4770      	bx	lr
   10360:	4803      	ldr	r0, [pc, #12]	; (10370 <mutex_lock+0x38>)
   10362:	4770      	bx	lr
   10364:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
   10368:	4770      	bx	lr
   1036a:	bf00      	nop
   1036c:	ffff8fe9 	.word	0xffff8fe9
   10370:	ffff8fea 	.word	0xffff8fea

00010374 <nrf_cc3xx_platform_set_mutexes>:
   10374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   10378:	4c14      	ldr	r4, [pc, #80]	; (103cc <nrf_cc3xx_platform_set_mutexes+0x58>)
   1037a:	6802      	ldr	r2, [r0, #0]
   1037c:	68c3      	ldr	r3, [r0, #12]
   1037e:	e9d0 5601 	ldrd	r5, r6, [r0, #4]
   10382:	e9c4 6302 	strd	r6, r3, [r4, #8]
   10386:	e9c4 2500 	strd	r2, r5, [r4]
   1038a:	4b11      	ldr	r3, [pc, #68]	; (103d0 <nrf_cc3xx_platform_set_mutexes+0x5c>)
   1038c:	680e      	ldr	r6, [r1, #0]
   1038e:	6848      	ldr	r0, [r1, #4]
   10390:	4d10      	ldr	r5, [pc, #64]	; (103d4 <nrf_cc3xx_platform_set_mutexes+0x60>)
   10392:	e9c3 6000 	strd	r6, r0, [r3]
   10396:	e9d1 7602 	ldrd	r7, r6, [r1, #8]
   1039a:	6908      	ldr	r0, [r1, #16]
   1039c:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
   103a0:	e9c3 7602 	strd	r7, r6, [r3, #8]
   103a4:	6118      	str	r0, [r3, #16]
   103a6:	06cb      	lsls	r3, r1, #27
   103a8:	d50d      	bpl.n	103c6 <nrf_cc3xx_platform_set_mutexes+0x52>
   103aa:	2300      	movs	r3, #0
   103ac:	f505 7088 	add.w	r0, r5, #272	; 0x110
   103b0:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
   103b4:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
   103b8:	4790      	blx	r2
   103ba:	6823      	ldr	r3, [r4, #0]
   103bc:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
   103c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   103c4:	4718      	bx	r3
   103c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   103ca:	bf00      	nop
   103cc:	2000007c 	.word	0x2000007c
   103d0:	2000008c 	.word	0x2000008c
   103d4:	20006c74 	.word	0x20006c74

000103d8 <CC_LibInitNoRng>:
   103d8:	b508      	push	{r3, lr}
   103da:	f000 f80f 	bl	103fc <CC_HalInit>
   103de:	b928      	cbnz	r0, 103ec <CC_LibInitNoRng+0x14>
   103e0:	f000 f80e 	bl	10400 <CC_PalInit>
   103e4:	b930      	cbnz	r0, 103f4 <CC_LibInitNoRng+0x1c>
   103e6:	4a04      	ldr	r2, [pc, #16]	; (103f8 <CC_LibInitNoRng+0x20>)
   103e8:	6010      	str	r0, [r2, #0]
   103ea:	bd08      	pop	{r3, pc}
   103ec:	f000 f836 	bl	1045c <CC_PalTerminate>
   103f0:	2003      	movs	r0, #3
   103f2:	bd08      	pop	{r3, pc}
   103f4:	2004      	movs	r0, #4
   103f6:	bd08      	pop	{r3, pc}
   103f8:	50845a0c 	.word	0x50845a0c

000103fc <CC_HalInit>:
   103fc:	2000      	movs	r0, #0
   103fe:	4770      	bx	lr

00010400 <CC_PalInit>:
   10400:	b510      	push	{r4, lr}
   10402:	4811      	ldr	r0, [pc, #68]	; (10448 <CC_PalInit+0x48>)
   10404:	f000 f848 	bl	10498 <CC_PalMutexCreate>
   10408:	b100      	cbz	r0, 1040c <CC_PalInit+0xc>
   1040a:	bd10      	pop	{r4, pc}
   1040c:	480f      	ldr	r0, [pc, #60]	; (1044c <CC_PalInit+0x4c>)
   1040e:	f000 f843 	bl	10498 <CC_PalMutexCreate>
   10412:	2800      	cmp	r0, #0
   10414:	d1f9      	bne.n	1040a <CC_PalInit+0xa>
   10416:	4c0e      	ldr	r4, [pc, #56]	; (10450 <CC_PalInit+0x50>)
   10418:	4620      	mov	r0, r4
   1041a:	f000 f83d 	bl	10498 <CC_PalMutexCreate>
   1041e:	2800      	cmp	r0, #0
   10420:	d1f3      	bne.n	1040a <CC_PalInit+0xa>
   10422:	4b0c      	ldr	r3, [pc, #48]	; (10454 <CC_PalInit+0x54>)
   10424:	480c      	ldr	r0, [pc, #48]	; (10458 <CC_PalInit+0x58>)
   10426:	601c      	str	r4, [r3, #0]
   10428:	f000 f836 	bl	10498 <CC_PalMutexCreate>
   1042c:	4601      	mov	r1, r0
   1042e:	2800      	cmp	r0, #0
   10430:	d1eb      	bne.n	1040a <CC_PalInit+0xa>
   10432:	f000 f82d 	bl	10490 <CC_PalDmaInit>
   10436:	4604      	mov	r4, r0
   10438:	b108      	cbz	r0, 1043e <CC_PalInit+0x3e>
   1043a:	4620      	mov	r0, r4
   1043c:	bd10      	pop	{r4, pc}
   1043e:	f000 f83f 	bl	104c0 <CC_PalPowerSaveModeInit>
   10442:	4620      	mov	r0, r4
   10444:	e7fa      	b.n	1043c <CC_PalInit+0x3c>
   10446:	bf00      	nop
   10448:	200000c4 	.word	0x200000c4
   1044c:	200000b8 	.word	0x200000b8
   10450:	200000c0 	.word	0x200000c0
   10454:	200000c8 	.word	0x200000c8
   10458:	200000bc 	.word	0x200000bc

0001045c <CC_PalTerminate>:
   1045c:	b508      	push	{r3, lr}
   1045e:	4808      	ldr	r0, [pc, #32]	; (10480 <CC_PalTerminate+0x24>)
   10460:	f000 f824 	bl	104ac <CC_PalMutexDestroy>
   10464:	4807      	ldr	r0, [pc, #28]	; (10484 <CC_PalTerminate+0x28>)
   10466:	f000 f821 	bl	104ac <CC_PalMutexDestroy>
   1046a:	4807      	ldr	r0, [pc, #28]	; (10488 <CC_PalTerminate+0x2c>)
   1046c:	f000 f81e 	bl	104ac <CC_PalMutexDestroy>
   10470:	4806      	ldr	r0, [pc, #24]	; (1048c <CC_PalTerminate+0x30>)
   10472:	f000 f81b 	bl	104ac <CC_PalMutexDestroy>
   10476:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   1047a:	f000 b80b 	b.w	10494 <CC_PalDmaTerminate>
   1047e:	bf00      	nop
   10480:	200000c4 	.word	0x200000c4
   10484:	200000b8 	.word	0x200000b8
   10488:	200000c0 	.word	0x200000c0
   1048c:	200000bc 	.word	0x200000bc

00010490 <CC_PalDmaInit>:
   10490:	2000      	movs	r0, #0
   10492:	4770      	bx	lr

00010494 <CC_PalDmaTerminate>:
   10494:	4770      	bx	lr
   10496:	bf00      	nop

00010498 <CC_PalMutexCreate>:
   10498:	b508      	push	{r3, lr}
   1049a:	4b03      	ldr	r3, [pc, #12]	; (104a8 <CC_PalMutexCreate+0x10>)
   1049c:	6802      	ldr	r2, [r0, #0]
   1049e:	681b      	ldr	r3, [r3, #0]
   104a0:	6810      	ldr	r0, [r2, #0]
   104a2:	4798      	blx	r3
   104a4:	2000      	movs	r0, #0
   104a6:	bd08      	pop	{r3, pc}
   104a8:	2000007c 	.word	0x2000007c

000104ac <CC_PalMutexDestroy>:
   104ac:	b508      	push	{r3, lr}
   104ae:	4b03      	ldr	r3, [pc, #12]	; (104bc <CC_PalMutexDestroy+0x10>)
   104b0:	6802      	ldr	r2, [r0, #0]
   104b2:	685b      	ldr	r3, [r3, #4]
   104b4:	6810      	ldr	r0, [r2, #0]
   104b6:	4798      	blx	r3
   104b8:	2000      	movs	r0, #0
   104ba:	bd08      	pop	{r3, pc}
   104bc:	2000007c 	.word	0x2000007c

000104c0 <CC_PalPowerSaveModeInit>:
   104c0:	b570      	push	{r4, r5, r6, lr}
   104c2:	4c09      	ldr	r4, [pc, #36]	; (104e8 <CC_PalPowerSaveModeInit+0x28>)
   104c4:	4d09      	ldr	r5, [pc, #36]	; (104ec <CC_PalPowerSaveModeInit+0x2c>)
   104c6:	6920      	ldr	r0, [r4, #16]
   104c8:	68ab      	ldr	r3, [r5, #8]
   104ca:	4798      	blx	r3
   104cc:	b118      	cbz	r0, 104d6 <CC_PalPowerSaveModeInit+0x16>
   104ce:	4b08      	ldr	r3, [pc, #32]	; (104f0 <CC_PalPowerSaveModeInit+0x30>)
   104d0:	4808      	ldr	r0, [pc, #32]	; (104f4 <CC_PalPowerSaveModeInit+0x34>)
   104d2:	685b      	ldr	r3, [r3, #4]
   104d4:	4798      	blx	r3
   104d6:	2100      	movs	r1, #0
   104d8:	4a07      	ldr	r2, [pc, #28]	; (104f8 <CC_PalPowerSaveModeInit+0x38>)
   104da:	68eb      	ldr	r3, [r5, #12]
   104dc:	6011      	str	r1, [r2, #0]
   104de:	6920      	ldr	r0, [r4, #16]
   104e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   104e4:	4718      	bx	r3
   104e6:	bf00      	nop
   104e8:	2000008c 	.word	0x2000008c
   104ec:	2000007c 	.word	0x2000007c
   104f0:	2000006c 	.word	0x2000006c
   104f4:	0002785c 	.word	0x0002785c
   104f8:	20006c60 	.word	0x20006c60

000104fc <_ZSt15get_new_handlerv>:
   104fc:	4b01      	ldr	r3, [pc, #4]	; (10504 <_ZSt15get_new_handlerv+0x8>)
   104fe:	e8d3 0faf 	lda	r0, [r3]
   10502:	4770      	bx	lr
   10504:	20006c64 	.word	0x20006c64

00010508 <frexp>:
   10508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1050a:	f8df c064 	ldr.w	ip, [pc, #100]	; 10570 <frexp+0x68>
   1050e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   10512:	2700      	movs	r7, #0
   10514:	4604      	mov	r4, r0
   10516:	4563      	cmp	r3, ip
   10518:	460d      	mov	r5, r1
   1051a:	4616      	mov	r6, r2
   1051c:	6017      	str	r7, [r2, #0]
   1051e:	dc20      	bgt.n	10562 <frexp+0x5a>
   10520:	4684      	mov	ip, r0
   10522:	ea53 0c0c 	orrs.w	ip, r3, ip
   10526:	d01c      	beq.n	10562 <frexp+0x5a>
   10528:	f8df c048 	ldr.w	ip, [pc, #72]	; 10574 <frexp+0x6c>
   1052c:	460a      	mov	r2, r1
   1052e:	ea01 0c0c 	and.w	ip, r1, ip
   10532:	f1bc 0f00 	cmp.w	ip, #0
   10536:	d109      	bne.n	1054c <frexp+0x44>
   10538:	2200      	movs	r2, #0
   1053a:	4b0b      	ldr	r3, [pc, #44]	; (10568 <frexp+0x60>)
   1053c:	f7ef ffc8 	bl	4d0 <__aeabi_dmul>
   10540:	f06f 0735 	mvn.w	r7, #53	; 0x35
   10544:	4604      	mov	r4, r0
   10546:	460a      	mov	r2, r1
   10548:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   1054c:	4907      	ldr	r1, [pc, #28]	; (1056c <frexp+0x64>)
   1054e:	151b      	asrs	r3, r3, #20
   10550:	4011      	ands	r1, r2
   10552:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
   10556:	f041 557f 	orr.w	r5, r1, #1069547520	; 0x3fc00000
   1055a:	443b      	add	r3, r7
   1055c:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
   10560:	6033      	str	r3, [r6, #0]
   10562:	4620      	mov	r0, r4
   10564:	4629      	mov	r1, r5
   10566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10568:	43500000 	.word	0x43500000
   1056c:	800fffff 	.word	0x800fffff
   10570:	7fefffff 	.word	0x7fefffff
   10574:	7ff00000 	.word	0x7ff00000

00010578 <round>:
   10578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1057a:	f3c1 570a 	ubfx	r7, r1, #20, #11
   1057e:	460d      	mov	r5, r1
   10580:	460b      	mov	r3, r1
   10582:	4602      	mov	r2, r0
   10584:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
   10588:	2c13      	cmp	r4, #19
   1058a:	dc12      	bgt.n	105b2 <round+0x3a>
   1058c:	2c00      	cmp	r4, #0
   1058e:	db2c      	blt.n	105ea <round+0x72>
   10590:	491b      	ldr	r1, [pc, #108]	; (10600 <round+0x88>)
   10592:	4121      	asrs	r1, r4
   10594:	ea05 0001 	and.w	r0, r5, r1
   10598:	4310      	orrs	r0, r2
   1059a:	d007      	beq.n	105ac <round+0x34>
   1059c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   105a0:	2200      	movs	r2, #0
   105a2:	4123      	asrs	r3, r4
   105a4:	441d      	add	r5, r3
   105a6:	ea25 0501 	bic.w	r5, r5, r1
   105aa:	462b      	mov	r3, r5
   105ac:	4610      	mov	r0, r2
   105ae:	4619      	mov	r1, r3
   105b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   105b2:	2c33      	cmp	r4, #51	; 0x33
   105b4:	dd07      	ble.n	105c6 <round+0x4e>
   105b6:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   105ba:	d1f7      	bne.n	105ac <round+0x34>
   105bc:	f7ef fdd2 	bl	164 <__adddf3>
   105c0:	4602      	mov	r2, r0
   105c2:	460b      	mov	r3, r1
   105c4:	e7f2      	b.n	105ac <round+0x34>
   105c6:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
   105ca:	f04f 31ff 	mov.w	r1, #4294967295
   105ce:	fa21 f707 	lsr.w	r7, r1, r7
   105d2:	4238      	tst	r0, r7
   105d4:	d0ea      	beq.n	105ac <round+0x34>
   105d6:	f1c4 0333 	rsb	r3, r4, #51	; 0x33
   105da:	2201      	movs	r2, #1
   105dc:	409a      	lsls	r2, r3
   105de:	1882      	adds	r2, r0, r2
   105e0:	bf28      	it	cs
   105e2:	3501      	addcs	r5, #1
   105e4:	ea22 0207 	bic.w	r2, r2, r7
   105e8:	e7df      	b.n	105aa <round+0x32>
   105ea:	3401      	adds	r4, #1
   105ec:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
   105f0:	d002      	beq.n	105f8 <round+0x80>
   105f2:	461d      	mov	r5, r3
   105f4:	2200      	movs	r2, #0
   105f6:	e7d8      	b.n	105aa <round+0x32>
   105f8:	4d02      	ldr	r5, [pc, #8]	; (10604 <round+0x8c>)
   105fa:	2200      	movs	r2, #0
   105fc:	431d      	orrs	r5, r3
   105fe:	e7d4      	b.n	105aa <round+0x32>
   10600:	000fffff 	.word	0x000fffff
   10604:	3ff00000 	.word	0x3ff00000

00010608 <expf>:
   10608:	b5f0      	push	{r4, r5, r6, r7, lr}
   1060a:	4e33      	ldr	r6, [pc, #204]	; (106d8 <expf+0xd0>)
   1060c:	b08b      	sub	sp, #44	; 0x2c
   1060e:	4605      	mov	r5, r0
   10610:	f000 f86e 	bl	106f0 <__ieee754_expf>
   10614:	f996 3000 	ldrsb.w	r3, [r6]
   10618:	4604      	mov	r4, r0
   1061a:	3301      	adds	r3, #1
   1061c:	d00f      	beq.n	1063e <expf+0x36>
   1061e:	4628      	mov	r0, r5
   10620:	f000 f982 	bl	10928 <finitef>
   10624:	b158      	cbz	r0, 1063e <expf+0x36>
   10626:	492d      	ldr	r1, [pc, #180]	; (106dc <expf+0xd4>)
   10628:	4628      	mov	r0, r5
   1062a:	f7f0 fd2d 	bl	1088 <__aeabi_fcmpgt>
   1062e:	4607      	mov	r7, r0
   10630:	2800      	cmp	r0, #0
   10632:	d134      	bne.n	1069e <expf+0x96>
   10634:	492a      	ldr	r1, [pc, #168]	; (106e0 <expf+0xd8>)
   10636:	4628      	mov	r0, r5
   10638:	f7f0 fd08 	bl	104c <__aeabi_fcmplt>
   1063c:	b910      	cbnz	r0, 10644 <expf+0x3c>
   1063e:	4620      	mov	r0, r4
   10640:	b00b      	add	sp, #44	; 0x2c
   10642:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10644:	4b27      	ldr	r3, [pc, #156]	; (106e4 <expf+0xdc>)
   10646:	2204      	movs	r2, #4
   10648:	4628      	mov	r0, r5
   1064a:	9708      	str	r7, [sp, #32]
   1064c:	2400      	movs	r4, #0
   1064e:	2500      	movs	r5, #0
   10650:	e9cd 2300 	strd	r2, r3, [sp]
   10654:	f7ef fee4 	bl	420 <__aeabi_f2d>
   10658:	f996 3000 	ldrsb.w	r3, [r6]
   1065c:	2b02      	cmp	r3, #2
   1065e:	e9cd 4506 	strd	r4, r5, [sp, #24]
   10662:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10666:	e9cd 0102 	strd	r0, r1, [sp, #8]
   1066a:	d013      	beq.n	10694 <expf+0x8c>
   1066c:	4668      	mov	r0, sp
   1066e:	f000 f959 	bl	10924 <matherr>
   10672:	b178      	cbz	r0, 10694 <expf+0x8c>
   10674:	9b08      	ldr	r3, [sp, #32]
   10676:	bb4b      	cbnz	r3, 106cc <expf+0xc4>
   10678:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   1067c:	f7f0 f9ea 	bl	a54 <__aeabi_d2f>
   10680:	4604      	mov	r4, r0
   10682:	4620      	mov	r0, r4
   10684:	b00b      	add	sp, #44	; 0x2c
   10686:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10688:	2000      	movs	r0, #0
   1068a:	4917      	ldr	r1, [pc, #92]	; (106e8 <expf+0xe0>)
   1068c:	2b02      	cmp	r3, #2
   1068e:	e9cd 0106 	strd	r0, r1, [sp, #24]
   10692:	d1eb      	bne.n	1066c <expf+0x64>
   10694:	f002 f8d9 	bl	1284a <__errno>
   10698:	2322      	movs	r3, #34	; 0x22
   1069a:	6003      	str	r3, [r0, #0]
   1069c:	e7ea      	b.n	10674 <expf+0x6c>
   1069e:	2300      	movs	r3, #0
   106a0:	2103      	movs	r1, #3
   106a2:	4a10      	ldr	r2, [pc, #64]	; (106e4 <expf+0xdc>)
   106a4:	4628      	mov	r0, r5
   106a6:	9308      	str	r3, [sp, #32]
   106a8:	e9cd 1200 	strd	r1, r2, [sp]
   106ac:	f7ef feb8 	bl	420 <__aeabi_f2d>
   106b0:	f996 3000 	ldrsb.w	r3, [r6]
   106b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
   106b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
   106bc:	2b00      	cmp	r3, #0
   106be:	d1e3      	bne.n	10688 <expf+0x80>
   106c0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
   106c4:	4b09      	ldr	r3, [pc, #36]	; (106ec <expf+0xe4>)
   106c6:	e9cd 2306 	strd	r2, r3, [sp, #24]
   106ca:	e7cf      	b.n	1066c <expf+0x64>
   106cc:	f002 f8bd 	bl	1284a <__errno>
   106d0:	9b08      	ldr	r3, [sp, #32]
   106d2:	6003      	str	r3, [r0, #0]
   106d4:	e7d0      	b.n	10678 <expf+0x70>
   106d6:	bf00      	nop
   106d8:	2000029c 	.word	0x2000029c
   106dc:	42b17180 	.word	0x42b17180
   106e0:	c2cff1b5 	.word	0xc2cff1b5
   106e4:	0002787c 	.word	0x0002787c
   106e8:	7ff00000 	.word	0x7ff00000
   106ec:	47efffff 	.word	0x47efffff

000106f0 <__ieee754_expf>:
   106f0:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
   106f4:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
   106f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   106fc:	4604      	mov	r4, r0
   106fe:	d86e      	bhi.n	107de <__ieee754_expf+0xee>
   10700:	ea4f 75d0 	mov.w	r5, r0, lsr #31
   10704:	f000 80bf 	beq.w	10886 <__ieee754_expf+0x196>
   10708:	4976      	ldr	r1, [pc, #472]	; (108e4 <__ieee754_expf+0x1f4>)
   1070a:	4288      	cmp	r0, r1
   1070c:	dc6c      	bgt.n	107e8 <__ieee754_expf+0xf8>
   1070e:	b12d      	cbz	r5, 1071c <__ieee754_expf+0x2c>
   10710:	4b75      	ldr	r3, [pc, #468]	; (108e8 <__ieee754_expf+0x1f8>)
   10712:	429a      	cmp	r2, r3
   10714:	d902      	bls.n	1071c <__ieee754_expf+0x2c>
   10716:	2000      	movs	r0, #0
   10718:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1071c:	4b73      	ldr	r3, [pc, #460]	; (108ec <__ieee754_expf+0x1fc>)
   1071e:	429a      	cmp	r2, r3
   10720:	d968      	bls.n	107f4 <__ieee754_expf+0x104>
   10722:	4b73      	ldr	r3, [pc, #460]	; (108f0 <__ieee754_expf+0x200>)
   10724:	429a      	cmp	r2, r3
   10726:	f200 80ba 	bhi.w	1089e <__ieee754_expf+0x1ae>
   1072a:	4b72      	ldr	r3, [pc, #456]	; (108f4 <__ieee754_expf+0x204>)
   1072c:	4620      	mov	r0, r4
   1072e:	f1c5 0401 	rsb	r4, r5, #1
   10732:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
   10736:	f7f0 f9e1 	bl	afc <__aeabi_fsub>
   1073a:	4b6f      	ldr	r3, [pc, #444]	; (108f8 <__ieee754_expf+0x208>)
   1073c:	4680      	mov	r8, r0
   1073e:	f853 9025 	ldr.w	r9, [r3, r5, lsl #2]
   10742:	1b65      	subs	r5, r4, r5
   10744:	4649      	mov	r1, r9
   10746:	4640      	mov	r0, r8
   10748:	f7f0 f9d8 	bl	afc <__aeabi_fsub>
   1074c:	4601      	mov	r1, r0
   1074e:	4606      	mov	r6, r0
   10750:	4604      	mov	r4, r0
   10752:	f7f0 fadd 	bl	d10 <__aeabi_fmul>
   10756:	4969      	ldr	r1, [pc, #420]	; (108fc <__ieee754_expf+0x20c>)
   10758:	4607      	mov	r7, r0
   1075a:	f7f0 fad9 	bl	d10 <__aeabi_fmul>
   1075e:	4968      	ldr	r1, [pc, #416]	; (10900 <__ieee754_expf+0x210>)
   10760:	f7f0 f9cc 	bl	afc <__aeabi_fsub>
   10764:	4639      	mov	r1, r7
   10766:	f7f0 fad3 	bl	d10 <__aeabi_fmul>
   1076a:	4966      	ldr	r1, [pc, #408]	; (10904 <__ieee754_expf+0x214>)
   1076c:	f7f0 f9c8 	bl	b00 <__addsf3>
   10770:	4639      	mov	r1, r7
   10772:	f7f0 facd 	bl	d10 <__aeabi_fmul>
   10776:	4964      	ldr	r1, [pc, #400]	; (10908 <__ieee754_expf+0x218>)
   10778:	f7f0 f9c0 	bl	afc <__aeabi_fsub>
   1077c:	4639      	mov	r1, r7
   1077e:	f7f0 fac7 	bl	d10 <__aeabi_fmul>
   10782:	4962      	ldr	r1, [pc, #392]	; (1090c <__ieee754_expf+0x21c>)
   10784:	f7f0 f9bc 	bl	b00 <__addsf3>
   10788:	4639      	mov	r1, r7
   1078a:	f7f0 fac1 	bl	d10 <__aeabi_fmul>
   1078e:	4601      	mov	r1, r0
   10790:	4630      	mov	r0, r6
   10792:	f7f0 f9b3 	bl	afc <__aeabi_fsub>
   10796:	4607      	mov	r7, r0
   10798:	4682      	mov	sl, r0
   1079a:	2d00      	cmp	r5, #0
   1079c:	d05c      	beq.n	10858 <__ieee754_expf+0x168>
   1079e:	4639      	mov	r1, r7
   107a0:	4630      	mov	r0, r6
   107a2:	f7f0 fab5 	bl	d10 <__aeabi_fmul>
   107a6:	4604      	mov	r4, r0
   107a8:	4639      	mov	r1, r7
   107aa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
   107ae:	f7f0 f9a5 	bl	afc <__aeabi_fsub>
   107b2:	4601      	mov	r1, r0
   107b4:	4620      	mov	r0, r4
   107b6:	f7f0 fb5f 	bl	e78 <__aeabi_fdiv>
   107ba:	4601      	mov	r1, r0
   107bc:	4648      	mov	r0, r9
   107be:	f7f0 f99d 	bl	afc <__aeabi_fsub>
   107c2:	4641      	mov	r1, r8
   107c4:	f7f0 f99a 	bl	afc <__aeabi_fsub>
   107c8:	4601      	mov	r1, r0
   107ca:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
   107ce:	f7f0 f995 	bl	afc <__aeabi_fsub>
   107d2:	f115 0f7d 	cmn.w	r5, #125	; 0x7d
   107d6:	db5a      	blt.n	1088e <__ieee754_expf+0x19e>
   107d8:	eb00 50c5 	add.w	r0, r0, r5, lsl #23
   107dc:	e002      	b.n	107e4 <__ieee754_expf+0xf4>
   107de:	4601      	mov	r1, r0
   107e0:	f7f0 f98e 	bl	b00 <__addsf3>
   107e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   107e8:	4949      	ldr	r1, [pc, #292]	; (10910 <__ieee754_expf+0x220>)
   107ea:	4608      	mov	r0, r1
   107ec:	f7f0 fa90 	bl	d10 <__aeabi_fmul>
   107f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   107f4:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
   107f8:	d209      	bcs.n	1080e <__ieee754_expf+0x11e>
   107fa:	4945      	ldr	r1, [pc, #276]	; (10910 <__ieee754_expf+0x220>)
   107fc:	4620      	mov	r0, r4
   107fe:	f7f0 f97f 	bl	b00 <__addsf3>
   10802:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
   10806:	f7f0 fc3f 	bl	1088 <__aeabi_fcmpgt>
   1080a:	2800      	cmp	r0, #0
   1080c:	d164      	bne.n	108d8 <__ieee754_expf+0x1e8>
   1080e:	4621      	mov	r1, r4
   10810:	4620      	mov	r0, r4
   10812:	f7f0 fa7d 	bl	d10 <__aeabi_fmul>
   10816:	4939      	ldr	r1, [pc, #228]	; (108fc <__ieee754_expf+0x20c>)
   10818:	4605      	mov	r5, r0
   1081a:	f7f0 fa79 	bl	d10 <__aeabi_fmul>
   1081e:	4938      	ldr	r1, [pc, #224]	; (10900 <__ieee754_expf+0x210>)
   10820:	f7f0 f96c 	bl	afc <__aeabi_fsub>
   10824:	4629      	mov	r1, r5
   10826:	f7f0 fa73 	bl	d10 <__aeabi_fmul>
   1082a:	4936      	ldr	r1, [pc, #216]	; (10904 <__ieee754_expf+0x214>)
   1082c:	f7f0 f968 	bl	b00 <__addsf3>
   10830:	4629      	mov	r1, r5
   10832:	f7f0 fa6d 	bl	d10 <__aeabi_fmul>
   10836:	4934      	ldr	r1, [pc, #208]	; (10908 <__ieee754_expf+0x218>)
   10838:	f7f0 f960 	bl	afc <__aeabi_fsub>
   1083c:	4629      	mov	r1, r5
   1083e:	f7f0 fa67 	bl	d10 <__aeabi_fmul>
   10842:	4932      	ldr	r1, [pc, #200]	; (1090c <__ieee754_expf+0x21c>)
   10844:	f7f0 f95c 	bl	b00 <__addsf3>
   10848:	4629      	mov	r1, r5
   1084a:	f7f0 fa61 	bl	d10 <__aeabi_fmul>
   1084e:	4601      	mov	r1, r0
   10850:	4620      	mov	r0, r4
   10852:	f7f0 f953 	bl	afc <__aeabi_fsub>
   10856:	4682      	mov	sl, r0
   10858:	4651      	mov	r1, sl
   1085a:	4620      	mov	r0, r4
   1085c:	f7f0 fa58 	bl	d10 <__aeabi_fmul>
   10860:	4605      	mov	r5, r0
   10862:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   10866:	4650      	mov	r0, sl
   10868:	f7f0 f948 	bl	afc <__aeabi_fsub>
   1086c:	4601      	mov	r1, r0
   1086e:	4628      	mov	r0, r5
   10870:	f7f0 fb02 	bl	e78 <__aeabi_fdiv>
   10874:	4621      	mov	r1, r4
   10876:	f7f0 f941 	bl	afc <__aeabi_fsub>
   1087a:	4601      	mov	r1, r0
   1087c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
   10880:	f7f0 f93c 	bl	afc <__aeabi_fsub>
   10884:	e7ae      	b.n	107e4 <__ieee754_expf+0xf4>
   10886:	2d00      	cmp	r5, #0
   10888:	f47f af45 	bne.w	10716 <__ieee754_expf+0x26>
   1088c:	e7aa      	b.n	107e4 <__ieee754_expf+0xf4>
   1088e:	3564      	adds	r5, #100	; 0x64
   10890:	f04f 6158 	mov.w	r1, #226492416	; 0xd800000
   10894:	eb00 50c5 	add.w	r0, r0, r5, lsl #23
   10898:	f7f0 fa3a 	bl	d10 <__aeabi_fmul>
   1089c:	e7a2      	b.n	107e4 <__ieee754_expf+0xf4>
   1089e:	491d      	ldr	r1, [pc, #116]	; (10914 <__ieee754_expf+0x224>)
   108a0:	4620      	mov	r0, r4
   108a2:	f7f0 fa35 	bl	d10 <__aeabi_fmul>
   108a6:	4b1c      	ldr	r3, [pc, #112]	; (10918 <__ieee754_expf+0x228>)
   108a8:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
   108ac:	f7f0 f928 	bl	b00 <__addsf3>
   108b0:	f7f0 fbf4 	bl	109c <__aeabi_f2iz>
   108b4:	4605      	mov	r5, r0
   108b6:	f7f0 f9d7 	bl	c68 <__aeabi_i2f>
   108ba:	4918      	ldr	r1, [pc, #96]	; (1091c <__ieee754_expf+0x22c>)
   108bc:	4606      	mov	r6, r0
   108be:	f7f0 fa27 	bl	d10 <__aeabi_fmul>
   108c2:	4601      	mov	r1, r0
   108c4:	4620      	mov	r0, r4
   108c6:	f7f0 f919 	bl	afc <__aeabi_fsub>
   108ca:	4915      	ldr	r1, [pc, #84]	; (10920 <__ieee754_expf+0x230>)
   108cc:	4680      	mov	r8, r0
   108ce:	4630      	mov	r0, r6
   108d0:	f7f0 fa1e 	bl	d10 <__aeabi_fmul>
   108d4:	4681      	mov	r9, r0
   108d6:	e735      	b.n	10744 <__ieee754_expf+0x54>
   108d8:	4620      	mov	r0, r4
   108da:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
   108de:	f7f0 f90f 	bl	b00 <__addsf3>
   108e2:	e77f      	b.n	107e4 <__ieee754_expf+0xf4>
   108e4:	42b17217 	.word	0x42b17217
   108e8:	42cff1b5 	.word	0x42cff1b5
   108ec:	3eb17218 	.word	0x3eb17218
   108f0:	3f851591 	.word	0x3f851591
   108f4:	0002788c 	.word	0x0002788c
   108f8:	00027894 	.word	0x00027894
   108fc:	3331bb4c 	.word	0x3331bb4c
   10900:	35ddea0e 	.word	0x35ddea0e
   10904:	388ab355 	.word	0x388ab355
   10908:	3b360b61 	.word	0x3b360b61
   1090c:	3e2aaaab 	.word	0x3e2aaaab
   10910:	7149f2ca 	.word	0x7149f2ca
   10914:	3fb8aa3b 	.word	0x3fb8aa3b
   10918:	00027884 	.word	0x00027884
   1091c:	3f317180 	.word	0x3f317180
   10920:	3717f7d1 	.word	0x3717f7d1

00010924 <matherr>:
   10924:	2000      	movs	r0, #0
   10926:	4770      	bx	lr

00010928 <finitef>:
   10928:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
   1092c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
   10930:	bfac      	ite	ge
   10932:	2000      	movge	r0, #0
   10934:	2001      	movlt	r0, #1
   10936:	4770      	bx	lr

00010938 <__assert_func>:
   10938:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   1093a:	4614      	mov	r4, r2
   1093c:	461a      	mov	r2, r3
   1093e:	4b09      	ldr	r3, [pc, #36]	; (10964 <__assert_func+0x2c>)
   10940:	4605      	mov	r5, r0
   10942:	681b      	ldr	r3, [r3, #0]
   10944:	68d8      	ldr	r0, [r3, #12]
   10946:	b14c      	cbz	r4, 1095c <__assert_func+0x24>
   10948:	4b07      	ldr	r3, [pc, #28]	; (10968 <__assert_func+0x30>)
   1094a:	9100      	str	r1, [sp, #0]
   1094c:	4907      	ldr	r1, [pc, #28]	; (1096c <__assert_func+0x34>)
   1094e:	e9cd 3401 	strd	r3, r4, [sp, #4]
   10952:	462b      	mov	r3, r5
   10954:	f000 f80e 	bl	10974 <fiprintf>
   10958:	f005 fbb0 	bl	160bc <abort>
   1095c:	4b04      	ldr	r3, [pc, #16]	; (10970 <__assert_func+0x38>)
   1095e:	461c      	mov	r4, r3
   10960:	e7f3      	b.n	1094a <__assert_func+0x12>
   10962:	bf00      	nop
   10964:	200000cc 	.word	0x200000cc
   10968:	0002790c 	.word	0x0002790c
   1096c:	00027919 	.word	0x00027919
   10970:	00027947 	.word	0x00027947

00010974 <fiprintf>:
   10974:	b40e      	push	{r1, r2, r3}
   10976:	b503      	push	{r0, r1, lr}
   10978:	ab03      	add	r3, sp, #12
   1097a:	4601      	mov	r1, r0
   1097c:	4805      	ldr	r0, [pc, #20]	; (10994 <fiprintf+0x20>)
   1097e:	f853 2b04 	ldr.w	r2, [r3], #4
   10982:	6800      	ldr	r0, [r0, #0]
   10984:	9301      	str	r3, [sp, #4]
   10986:	f000 f8bf 	bl	10b08 <_vfiprintf_r>
   1098a:	b002      	add	sp, #8
   1098c:	f85d eb04 	ldr.w	lr, [sp], #4
   10990:	b003      	add	sp, #12
   10992:	4770      	bx	lr
   10994:	200000cc 	.word	0x200000cc

00010998 <malloc>:
   10998:	4b02      	ldr	r3, [pc, #8]	; (109a4 <malloc+0xc>)
   1099a:	4601      	mov	r1, r0
   1099c:	6818      	ldr	r0, [r3, #0]
   1099e:	f000 b859 	b.w	10a54 <_malloc_r>
   109a2:	bf00      	nop
   109a4:	200000cc 	.word	0x200000cc

000109a8 <free>:
   109a8:	4b02      	ldr	r3, [pc, #8]	; (109b4 <free+0xc>)
   109aa:	4601      	mov	r1, r0
   109ac:	6818      	ldr	r0, [r3, #0]
   109ae:	f000 b803 	b.w	109b8 <_free_r>
   109b2:	bf00      	nop
   109b4:	200000cc 	.word	0x200000cc

000109b8 <_free_r>:
   109b8:	b538      	push	{r3, r4, r5, lr}
   109ba:	4605      	mov	r5, r0
   109bc:	2900      	cmp	r1, #0
   109be:	d045      	beq.n	10a4c <_free_r+0x94>
   109c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
   109c4:	1f0c      	subs	r4, r1, #4
   109c6:	2b00      	cmp	r3, #0
   109c8:	bfb8      	it	lt
   109ca:	18e4      	addlt	r4, r4, r3
   109cc:	f001 f88c 	bl	11ae8 <__malloc_lock>
   109d0:	4a1f      	ldr	r2, [pc, #124]	; (10a50 <_free_r+0x98>)
   109d2:	6813      	ldr	r3, [r2, #0]
   109d4:	4610      	mov	r0, r2
   109d6:	b933      	cbnz	r3, 109e6 <_free_r+0x2e>
   109d8:	6063      	str	r3, [r4, #4]
   109da:	6014      	str	r4, [r2, #0]
   109dc:	4628      	mov	r0, r5
   109de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   109e2:	f001 b887 	b.w	11af4 <__malloc_unlock>
   109e6:	42a3      	cmp	r3, r4
   109e8:	d90b      	bls.n	10a02 <_free_r+0x4a>
   109ea:	6821      	ldr	r1, [r4, #0]
   109ec:	1862      	adds	r2, r4, r1
   109ee:	4293      	cmp	r3, r2
   109f0:	bf02      	ittt	eq
   109f2:	681a      	ldreq	r2, [r3, #0]
   109f4:	685b      	ldreq	r3, [r3, #4]
   109f6:	1852      	addeq	r2, r2, r1
   109f8:	6063      	str	r3, [r4, #4]
   109fa:	bf08      	it	eq
   109fc:	6022      	streq	r2, [r4, #0]
   109fe:	6004      	str	r4, [r0, #0]
   10a00:	e7ec      	b.n	109dc <_free_r+0x24>
   10a02:	461a      	mov	r2, r3
   10a04:	685b      	ldr	r3, [r3, #4]
   10a06:	b10b      	cbz	r3, 10a0c <_free_r+0x54>
   10a08:	42a3      	cmp	r3, r4
   10a0a:	d9fa      	bls.n	10a02 <_free_r+0x4a>
   10a0c:	6811      	ldr	r1, [r2, #0]
   10a0e:	1850      	adds	r0, r2, r1
   10a10:	42a0      	cmp	r0, r4
   10a12:	d10b      	bne.n	10a2c <_free_r+0x74>
   10a14:	6820      	ldr	r0, [r4, #0]
   10a16:	4401      	add	r1, r0
   10a18:	1850      	adds	r0, r2, r1
   10a1a:	6011      	str	r1, [r2, #0]
   10a1c:	4283      	cmp	r3, r0
   10a1e:	d1dd      	bne.n	109dc <_free_r+0x24>
   10a20:	6818      	ldr	r0, [r3, #0]
   10a22:	685b      	ldr	r3, [r3, #4]
   10a24:	4401      	add	r1, r0
   10a26:	6053      	str	r3, [r2, #4]
   10a28:	6011      	str	r1, [r2, #0]
   10a2a:	e7d7      	b.n	109dc <_free_r+0x24>
   10a2c:	d902      	bls.n	10a34 <_free_r+0x7c>
   10a2e:	230c      	movs	r3, #12
   10a30:	602b      	str	r3, [r5, #0]
   10a32:	e7d3      	b.n	109dc <_free_r+0x24>
   10a34:	6820      	ldr	r0, [r4, #0]
   10a36:	1821      	adds	r1, r4, r0
   10a38:	428b      	cmp	r3, r1
   10a3a:	bf02      	ittt	eq
   10a3c:	6819      	ldreq	r1, [r3, #0]
   10a3e:	685b      	ldreq	r3, [r3, #4]
   10a40:	1809      	addeq	r1, r1, r0
   10a42:	6063      	str	r3, [r4, #4]
   10a44:	bf08      	it	eq
   10a46:	6021      	streq	r1, [r4, #0]
   10a48:	6054      	str	r4, [r2, #4]
   10a4a:	e7c7      	b.n	109dc <_free_r+0x24>
   10a4c:	bd38      	pop	{r3, r4, r5, pc}
   10a4e:	bf00      	nop
   10a50:	20006c68 	.word	0x20006c68

00010a54 <_malloc_r>:
   10a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10a56:	1ccd      	adds	r5, r1, #3
   10a58:	4606      	mov	r6, r0
   10a5a:	f025 0503 	bic.w	r5, r5, #3
   10a5e:	3508      	adds	r5, #8
   10a60:	2d0c      	cmp	r5, #12
   10a62:	bf38      	it	cc
   10a64:	250c      	movcc	r5, #12
   10a66:	2d00      	cmp	r5, #0
   10a68:	db01      	blt.n	10a6e <_malloc_r+0x1a>
   10a6a:	42a9      	cmp	r1, r5
   10a6c:	d903      	bls.n	10a76 <_malloc_r+0x22>
   10a6e:	230c      	movs	r3, #12
   10a70:	6033      	str	r3, [r6, #0]
   10a72:	2000      	movs	r0, #0
   10a74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10a76:	f001 f837 	bl	11ae8 <__malloc_lock>
   10a7a:	4921      	ldr	r1, [pc, #132]	; (10b00 <_malloc_r+0xac>)
   10a7c:	680a      	ldr	r2, [r1, #0]
   10a7e:	4614      	mov	r4, r2
   10a80:	b99c      	cbnz	r4, 10aaa <_malloc_r+0x56>
   10a82:	4f20      	ldr	r7, [pc, #128]	; (10b04 <_malloc_r+0xb0>)
   10a84:	683b      	ldr	r3, [r7, #0]
   10a86:	b923      	cbnz	r3, 10a92 <_malloc_r+0x3e>
   10a88:	4621      	mov	r1, r4
   10a8a:	4630      	mov	r0, r6
   10a8c:	f000 fcbc 	bl	11408 <_sbrk_r>
   10a90:	6038      	str	r0, [r7, #0]
   10a92:	4629      	mov	r1, r5
   10a94:	4630      	mov	r0, r6
   10a96:	f000 fcb7 	bl	11408 <_sbrk_r>
   10a9a:	1c43      	adds	r3, r0, #1
   10a9c:	d123      	bne.n	10ae6 <_malloc_r+0x92>
   10a9e:	230c      	movs	r3, #12
   10aa0:	4630      	mov	r0, r6
   10aa2:	6033      	str	r3, [r6, #0]
   10aa4:	f001 f826 	bl	11af4 <__malloc_unlock>
   10aa8:	e7e3      	b.n	10a72 <_malloc_r+0x1e>
   10aaa:	6823      	ldr	r3, [r4, #0]
   10aac:	1b5b      	subs	r3, r3, r5
   10aae:	d417      	bmi.n	10ae0 <_malloc_r+0x8c>
   10ab0:	2b0b      	cmp	r3, #11
   10ab2:	d903      	bls.n	10abc <_malloc_r+0x68>
   10ab4:	6023      	str	r3, [r4, #0]
   10ab6:	441c      	add	r4, r3
   10ab8:	6025      	str	r5, [r4, #0]
   10aba:	e004      	b.n	10ac6 <_malloc_r+0x72>
   10abc:	6863      	ldr	r3, [r4, #4]
   10abe:	42a2      	cmp	r2, r4
   10ac0:	bf0c      	ite	eq
   10ac2:	600b      	streq	r3, [r1, #0]
   10ac4:	6053      	strne	r3, [r2, #4]
   10ac6:	4630      	mov	r0, r6
   10ac8:	f001 f814 	bl	11af4 <__malloc_unlock>
   10acc:	f104 000b 	add.w	r0, r4, #11
   10ad0:	1d23      	adds	r3, r4, #4
   10ad2:	f020 0007 	bic.w	r0, r0, #7
   10ad6:	1ac2      	subs	r2, r0, r3
   10ad8:	d0cc      	beq.n	10a74 <_malloc_r+0x20>
   10ada:	1a1b      	subs	r3, r3, r0
   10adc:	50a3      	str	r3, [r4, r2]
   10ade:	e7c9      	b.n	10a74 <_malloc_r+0x20>
   10ae0:	4622      	mov	r2, r4
   10ae2:	6864      	ldr	r4, [r4, #4]
   10ae4:	e7cc      	b.n	10a80 <_malloc_r+0x2c>
   10ae6:	1cc4      	adds	r4, r0, #3
   10ae8:	f024 0403 	bic.w	r4, r4, #3
   10aec:	42a0      	cmp	r0, r4
   10aee:	d0e3      	beq.n	10ab8 <_malloc_r+0x64>
   10af0:	1a21      	subs	r1, r4, r0
   10af2:	4630      	mov	r0, r6
   10af4:	f000 fc88 	bl	11408 <_sbrk_r>
   10af8:	3001      	adds	r0, #1
   10afa:	d1dd      	bne.n	10ab8 <_malloc_r+0x64>
   10afc:	e7cf      	b.n	10a9e <_malloc_r+0x4a>
   10afe:	bf00      	nop
   10b00:	20006c68 	.word	0x20006c68
   10b04:	20006c6c 	.word	0x20006c6c

00010b08 <_vfiprintf_r>:
   10b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10b0c:	460d      	mov	r5, r1
   10b0e:	b09d      	sub	sp, #116	; 0x74
   10b10:	4614      	mov	r4, r2
   10b12:	4698      	mov	r8, r3
   10b14:	4606      	mov	r6, r0
   10b16:	b118      	cbz	r0, 10b20 <_vfiprintf_r+0x18>
   10b18:	6983      	ldr	r3, [r0, #24]
   10b1a:	b90b      	cbnz	r3, 10b20 <_vfiprintf_r+0x18>
   10b1c:	f000 ff22 	bl	11964 <__sinit>
   10b20:	4b89      	ldr	r3, [pc, #548]	; (10d48 <_vfiprintf_r+0x240>)
   10b22:	429d      	cmp	r5, r3
   10b24:	d11b      	bne.n	10b5e <_vfiprintf_r+0x56>
   10b26:	6875      	ldr	r5, [r6, #4]
   10b28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   10b2a:	07d9      	lsls	r1, r3, #31
   10b2c:	d405      	bmi.n	10b3a <_vfiprintf_r+0x32>
   10b2e:	89ab      	ldrh	r3, [r5, #12]
   10b30:	059a      	lsls	r2, r3, #22
   10b32:	d402      	bmi.n	10b3a <_vfiprintf_r+0x32>
   10b34:	6da8      	ldr	r0, [r5, #88]	; 0x58
   10b36:	f001 fe7c 	bl	12832 <__retarget_lock_acquire_recursive>
   10b3a:	89ab      	ldrh	r3, [r5, #12]
   10b3c:	071b      	lsls	r3, r3, #28
   10b3e:	d501      	bpl.n	10b44 <_vfiprintf_r+0x3c>
   10b40:	692b      	ldr	r3, [r5, #16]
   10b42:	b9eb      	cbnz	r3, 10b80 <_vfiprintf_r+0x78>
   10b44:	4629      	mov	r1, r5
   10b46:	4630      	mov	r0, r6
   10b48:	f000 fd9c 	bl	11684 <__swsetup_r>
   10b4c:	b1c0      	cbz	r0, 10b80 <_vfiprintf_r+0x78>
   10b4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   10b50:	07dc      	lsls	r4, r3, #31
   10b52:	d50e      	bpl.n	10b72 <_vfiprintf_r+0x6a>
   10b54:	f04f 30ff 	mov.w	r0, #4294967295
   10b58:	b01d      	add	sp, #116	; 0x74
   10b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10b5e:	4b7b      	ldr	r3, [pc, #492]	; (10d4c <_vfiprintf_r+0x244>)
   10b60:	429d      	cmp	r5, r3
   10b62:	d101      	bne.n	10b68 <_vfiprintf_r+0x60>
   10b64:	68b5      	ldr	r5, [r6, #8]
   10b66:	e7df      	b.n	10b28 <_vfiprintf_r+0x20>
   10b68:	4b79      	ldr	r3, [pc, #484]	; (10d50 <_vfiprintf_r+0x248>)
   10b6a:	429d      	cmp	r5, r3
   10b6c:	bf08      	it	eq
   10b6e:	68f5      	ldreq	r5, [r6, #12]
   10b70:	e7da      	b.n	10b28 <_vfiprintf_r+0x20>
   10b72:	89ab      	ldrh	r3, [r5, #12]
   10b74:	0598      	lsls	r0, r3, #22
   10b76:	d4ed      	bmi.n	10b54 <_vfiprintf_r+0x4c>
   10b78:	6da8      	ldr	r0, [r5, #88]	; 0x58
   10b7a:	f001 fe62 	bl	12842 <__retarget_lock_release_recursive>
   10b7e:	e7e9      	b.n	10b54 <_vfiprintf_r+0x4c>
   10b80:	2300      	movs	r3, #0
   10b82:	f8cd 800c 	str.w	r8, [sp, #12]
   10b86:	f04f 0901 	mov.w	r9, #1
   10b8a:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 10d54 <_vfiprintf_r+0x24c>
   10b8e:	9309      	str	r3, [sp, #36]	; 0x24
   10b90:	2320      	movs	r3, #32
   10b92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   10b96:	2330      	movs	r3, #48	; 0x30
   10b98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   10b9c:	4623      	mov	r3, r4
   10b9e:	469a      	mov	sl, r3
   10ba0:	f813 2b01 	ldrb.w	r2, [r3], #1
   10ba4:	b10a      	cbz	r2, 10baa <_vfiprintf_r+0xa2>
   10ba6:	2a25      	cmp	r2, #37	; 0x25
   10ba8:	d1f9      	bne.n	10b9e <_vfiprintf_r+0x96>
   10baa:	ebba 0b04 	subs.w	fp, sl, r4
   10bae:	d00b      	beq.n	10bc8 <_vfiprintf_r+0xc0>
   10bb0:	465b      	mov	r3, fp
   10bb2:	4622      	mov	r2, r4
   10bb4:	4629      	mov	r1, r5
   10bb6:	4630      	mov	r0, r6
   10bb8:	f005 fac3 	bl	16142 <__sfputs_r>
   10bbc:	3001      	adds	r0, #1
   10bbe:	f000 80aa 	beq.w	10d16 <_vfiprintf_r+0x20e>
   10bc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
   10bc4:	445a      	add	r2, fp
   10bc6:	9209      	str	r2, [sp, #36]	; 0x24
   10bc8:	f89a 3000 	ldrb.w	r3, [sl]
   10bcc:	2b00      	cmp	r3, #0
   10bce:	f000 80a2 	beq.w	10d16 <_vfiprintf_r+0x20e>
   10bd2:	2300      	movs	r3, #0
   10bd4:	f04f 32ff 	mov.w	r2, #4294967295
   10bd8:	f10a 0a01 	add.w	sl, sl, #1
   10bdc:	9304      	str	r3, [sp, #16]
   10bde:	9307      	str	r3, [sp, #28]
   10be0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   10be4:	931a      	str	r3, [sp, #104]	; 0x68
   10be6:	e9cd 2305 	strd	r2, r3, [sp, #20]
   10bea:	4654      	mov	r4, sl
   10bec:	2205      	movs	r2, #5
   10bee:	4859      	ldr	r0, [pc, #356]	; (10d54 <_vfiprintf_r+0x24c>)
   10bf0:	f814 1b01 	ldrb.w	r1, [r4], #1
   10bf4:	f005 fa6d 	bl	160d2 <memchr>
   10bf8:	9a04      	ldr	r2, [sp, #16]
   10bfa:	b9d8      	cbnz	r0, 10c34 <_vfiprintf_r+0x12c>
   10bfc:	06d1      	lsls	r1, r2, #27
   10bfe:	bf44      	itt	mi
   10c00:	2320      	movmi	r3, #32
   10c02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
   10c06:	0713      	lsls	r3, r2, #28
   10c08:	bf44      	itt	mi
   10c0a:	232b      	movmi	r3, #43	; 0x2b
   10c0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
   10c10:	f89a 3000 	ldrb.w	r3, [sl]
   10c14:	2b2a      	cmp	r3, #42	; 0x2a
   10c16:	d015      	beq.n	10c44 <_vfiprintf_r+0x13c>
   10c18:	9a07      	ldr	r2, [sp, #28]
   10c1a:	4654      	mov	r4, sl
   10c1c:	2000      	movs	r0, #0
   10c1e:	f04f 0c0a 	mov.w	ip, #10
   10c22:	4621      	mov	r1, r4
   10c24:	f811 3b01 	ldrb.w	r3, [r1], #1
   10c28:	3b30      	subs	r3, #48	; 0x30
   10c2a:	2b09      	cmp	r3, #9
   10c2c:	d94e      	bls.n	10ccc <_vfiprintf_r+0x1c4>
   10c2e:	b1b0      	cbz	r0, 10c5e <_vfiprintf_r+0x156>
   10c30:	9207      	str	r2, [sp, #28]
   10c32:	e014      	b.n	10c5e <_vfiprintf_r+0x156>
   10c34:	eba0 0308 	sub.w	r3, r0, r8
   10c38:	46a2      	mov	sl, r4
   10c3a:	fa09 f303 	lsl.w	r3, r9, r3
   10c3e:	4313      	orrs	r3, r2
   10c40:	9304      	str	r3, [sp, #16]
   10c42:	e7d2      	b.n	10bea <_vfiprintf_r+0xe2>
   10c44:	9b03      	ldr	r3, [sp, #12]
   10c46:	1d19      	adds	r1, r3, #4
   10c48:	681b      	ldr	r3, [r3, #0]
   10c4a:	2b00      	cmp	r3, #0
   10c4c:	9103      	str	r1, [sp, #12]
   10c4e:	bfbb      	ittet	lt
   10c50:	425b      	neglt	r3, r3
   10c52:	f042 0202 	orrlt.w	r2, r2, #2
   10c56:	9307      	strge	r3, [sp, #28]
   10c58:	9307      	strlt	r3, [sp, #28]
   10c5a:	bfb8      	it	lt
   10c5c:	9204      	strlt	r2, [sp, #16]
   10c5e:	7823      	ldrb	r3, [r4, #0]
   10c60:	2b2e      	cmp	r3, #46	; 0x2e
   10c62:	d10c      	bne.n	10c7e <_vfiprintf_r+0x176>
   10c64:	7863      	ldrb	r3, [r4, #1]
   10c66:	2b2a      	cmp	r3, #42	; 0x2a
   10c68:	d135      	bne.n	10cd6 <_vfiprintf_r+0x1ce>
   10c6a:	9b03      	ldr	r3, [sp, #12]
   10c6c:	3402      	adds	r4, #2
   10c6e:	1d1a      	adds	r2, r3, #4
   10c70:	681b      	ldr	r3, [r3, #0]
   10c72:	2b00      	cmp	r3, #0
   10c74:	9203      	str	r2, [sp, #12]
   10c76:	bfb8      	it	lt
   10c78:	f04f 33ff 	movlt.w	r3, #4294967295
   10c7c:	9305      	str	r3, [sp, #20]
   10c7e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 10d64 <_vfiprintf_r+0x25c>
   10c82:	2203      	movs	r2, #3
   10c84:	7821      	ldrb	r1, [r4, #0]
   10c86:	4650      	mov	r0, sl
   10c88:	f005 fa23 	bl	160d2 <memchr>
   10c8c:	b140      	cbz	r0, 10ca0 <_vfiprintf_r+0x198>
   10c8e:	2340      	movs	r3, #64	; 0x40
   10c90:	eba0 000a 	sub.w	r0, r0, sl
   10c94:	3401      	adds	r4, #1
   10c96:	fa03 f000 	lsl.w	r0, r3, r0
   10c9a:	9b04      	ldr	r3, [sp, #16]
   10c9c:	4303      	orrs	r3, r0
   10c9e:	9304      	str	r3, [sp, #16]
   10ca0:	f814 1b01 	ldrb.w	r1, [r4], #1
   10ca4:	2206      	movs	r2, #6
   10ca6:	482c      	ldr	r0, [pc, #176]	; (10d58 <_vfiprintf_r+0x250>)
   10ca8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   10cac:	f005 fa11 	bl	160d2 <memchr>
   10cb0:	2800      	cmp	r0, #0
   10cb2:	d03f      	beq.n	10d34 <_vfiprintf_r+0x22c>
   10cb4:	4b29      	ldr	r3, [pc, #164]	; (10d5c <_vfiprintf_r+0x254>)
   10cb6:	bb1b      	cbnz	r3, 10d00 <_vfiprintf_r+0x1f8>
   10cb8:	9b03      	ldr	r3, [sp, #12]
   10cba:	3307      	adds	r3, #7
   10cbc:	f023 0307 	bic.w	r3, r3, #7
   10cc0:	3308      	adds	r3, #8
   10cc2:	9303      	str	r3, [sp, #12]
   10cc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   10cc6:	443b      	add	r3, r7
   10cc8:	9309      	str	r3, [sp, #36]	; 0x24
   10cca:	e767      	b.n	10b9c <_vfiprintf_r+0x94>
   10ccc:	fb0c 3202 	mla	r2, ip, r2, r3
   10cd0:	460c      	mov	r4, r1
   10cd2:	2001      	movs	r0, #1
   10cd4:	e7a5      	b.n	10c22 <_vfiprintf_r+0x11a>
   10cd6:	2300      	movs	r3, #0
   10cd8:	3401      	adds	r4, #1
   10cda:	f04f 0c0a 	mov.w	ip, #10
   10cde:	4619      	mov	r1, r3
   10ce0:	9305      	str	r3, [sp, #20]
   10ce2:	4620      	mov	r0, r4
   10ce4:	f810 2b01 	ldrb.w	r2, [r0], #1
   10ce8:	3a30      	subs	r2, #48	; 0x30
   10cea:	2a09      	cmp	r2, #9
   10cec:	d903      	bls.n	10cf6 <_vfiprintf_r+0x1ee>
   10cee:	2b00      	cmp	r3, #0
   10cf0:	d0c5      	beq.n	10c7e <_vfiprintf_r+0x176>
   10cf2:	9105      	str	r1, [sp, #20]
   10cf4:	e7c3      	b.n	10c7e <_vfiprintf_r+0x176>
   10cf6:	fb0c 2101 	mla	r1, ip, r1, r2
   10cfa:	4604      	mov	r4, r0
   10cfc:	2301      	movs	r3, #1
   10cfe:	e7f0      	b.n	10ce2 <_vfiprintf_r+0x1da>
   10d00:	ab03      	add	r3, sp, #12
   10d02:	462a      	mov	r2, r5
   10d04:	a904      	add	r1, sp, #16
   10d06:	4630      	mov	r0, r6
   10d08:	9300      	str	r3, [sp, #0]
   10d0a:	4b15      	ldr	r3, [pc, #84]	; (10d60 <_vfiprintf_r+0x258>)
   10d0c:	f000 f82c 	bl	10d68 <_printf_float>
   10d10:	4607      	mov	r7, r0
   10d12:	1c78      	adds	r0, r7, #1
   10d14:	d1d6      	bne.n	10cc4 <_vfiprintf_r+0x1bc>
   10d16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   10d18:	07d9      	lsls	r1, r3, #31
   10d1a:	d405      	bmi.n	10d28 <_vfiprintf_r+0x220>
   10d1c:	89ab      	ldrh	r3, [r5, #12]
   10d1e:	059a      	lsls	r2, r3, #22
   10d20:	d402      	bmi.n	10d28 <_vfiprintf_r+0x220>
   10d22:	6da8      	ldr	r0, [r5, #88]	; 0x58
   10d24:	f001 fd8d 	bl	12842 <__retarget_lock_release_recursive>
   10d28:	89ab      	ldrh	r3, [r5, #12]
   10d2a:	065b      	lsls	r3, r3, #25
   10d2c:	f53f af12 	bmi.w	10b54 <_vfiprintf_r+0x4c>
   10d30:	9809      	ldr	r0, [sp, #36]	; 0x24
   10d32:	e711      	b.n	10b58 <_vfiprintf_r+0x50>
   10d34:	ab03      	add	r3, sp, #12
   10d36:	462a      	mov	r2, r5
   10d38:	a904      	add	r1, sp, #16
   10d3a:	4630      	mov	r0, r6
   10d3c:	9300      	str	r3, [sp, #0]
   10d3e:	4b08      	ldr	r3, [pc, #32]	; (10d60 <_vfiprintf_r+0x258>)
   10d40:	f000 fa3c 	bl	111bc <_printf_i>
   10d44:	e7e4      	b.n	10d10 <_vfiprintf_r+0x208>
   10d46:	bf00      	nop
   10d48:	000278c0 	.word	0x000278c0
   10d4c:	000278e0 	.word	0x000278e0
   10d50:	000278a0 	.word	0x000278a0
   10d54:	00027a49 	.word	0x00027a49
   10d58:	00027a53 	.word	0x00027a53
   10d5c:	00010d69 	.word	0x00010d69
   10d60:	00016143 	.word	0x00016143
   10d64:	00027a4f 	.word	0x00027a4f

00010d68 <_printf_float>:
   10d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10d6c:	b091      	sub	sp, #68	; 0x44
   10d6e:	460c      	mov	r4, r1
   10d70:	4616      	mov	r6, r2
   10d72:	461f      	mov	r7, r3
   10d74:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
   10d78:	4605      	mov	r5, r0
   10d7a:	f000 fe71 	bl	11a60 <_localeconv_r>
   10d7e:	6803      	ldr	r3, [r0, #0]
   10d80:	4618      	mov	r0, r3
   10d82:	9309      	str	r3, [sp, #36]	; 0x24
   10d84:	f7f0 fba6 	bl	14d4 <strlen>
   10d88:	2300      	movs	r3, #0
   10d8a:	900a      	str	r0, [sp, #40]	; 0x28
   10d8c:	930e      	str	r3, [sp, #56]	; 0x38
   10d8e:	f8d8 3000 	ldr.w	r3, [r8]
   10d92:	f894 9018 	ldrb.w	r9, [r4, #24]
   10d96:	3307      	adds	r3, #7
   10d98:	f8d4 b000 	ldr.w	fp, [r4]
   10d9c:	f023 0307 	bic.w	r3, r3, #7
   10da0:	f103 0208 	add.w	r2, r3, #8
   10da4:	f8c8 2000 	str.w	r2, [r8]
   10da8:	e9d3 2300 	ldrd	r2, r3, [r3]
   10dac:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
   10db0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
   10db4:	f04f 32ff 	mov.w	r2, #4294967295
   10db8:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
   10dbc:	4640      	mov	r0, r8
   10dbe:	930b      	str	r3, [sp, #44]	; 0x2c
   10dc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
   10dc2:	4b9b      	ldr	r3, [pc, #620]	; (11030 <_printf_float+0x2c8>)
   10dc4:	f7f0 fb66 	bl	1494 <__aeabi_dcmpun>
   10dc8:	bb70      	cbnz	r0, 10e28 <_printf_float+0xc0>
   10dca:	f04f 32ff 	mov.w	r2, #4294967295
   10dce:	4b98      	ldr	r3, [pc, #608]	; (11030 <_printf_float+0x2c8>)
   10dd0:	4640      	mov	r0, r8
   10dd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
   10dd4:	f7ef fdf8 	bl	9c8 <__aeabi_dcmple>
   10dd8:	bb30      	cbnz	r0, 10e28 <_printf_float+0xc0>
   10dda:	2200      	movs	r2, #0
   10ddc:	2300      	movs	r3, #0
   10dde:	4640      	mov	r0, r8
   10de0:	4651      	mov	r1, sl
   10de2:	f7ef fde7 	bl	9b4 <__aeabi_dcmplt>
   10de6:	b110      	cbz	r0, 10dee <_printf_float+0x86>
   10de8:	232d      	movs	r3, #45	; 0x2d
   10dea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   10dee:	4b91      	ldr	r3, [pc, #580]	; (11034 <_printf_float+0x2cc>)
   10df0:	4891      	ldr	r0, [pc, #580]	; (11038 <_printf_float+0x2d0>)
   10df2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
   10df6:	bf94      	ite	ls
   10df8:	4698      	movls	r8, r3
   10dfa:	4680      	movhi	r8, r0
   10dfc:	2303      	movs	r3, #3
   10dfe:	f04f 0a00 	mov.w	sl, #0
   10e02:	6123      	str	r3, [r4, #16]
   10e04:	f02b 0304 	bic.w	r3, fp, #4
   10e08:	6023      	str	r3, [r4, #0]
   10e0a:	4633      	mov	r3, r6
   10e0c:	aa0f      	add	r2, sp, #60	; 0x3c
   10e0e:	4621      	mov	r1, r4
   10e10:	4628      	mov	r0, r5
   10e12:	9700      	str	r7, [sp, #0]
   10e14:	f005 fa45 	bl	162a2 <_printf_common>
   10e18:	3001      	adds	r0, #1
   10e1a:	f040 808f 	bne.w	10f3c <_printf_float+0x1d4>
   10e1e:	f04f 30ff 	mov.w	r0, #4294967295
   10e22:	b011      	add	sp, #68	; 0x44
   10e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10e28:	4642      	mov	r2, r8
   10e2a:	4653      	mov	r3, sl
   10e2c:	4640      	mov	r0, r8
   10e2e:	4651      	mov	r1, sl
   10e30:	f7f0 fb30 	bl	1494 <__aeabi_dcmpun>
   10e34:	b140      	cbz	r0, 10e48 <_printf_float+0xe0>
   10e36:	f1ba 0f00 	cmp.w	sl, #0
   10e3a:	4880      	ldr	r0, [pc, #512]	; (1103c <_printf_float+0x2d4>)
   10e3c:	bfbc      	itt	lt
   10e3e:	232d      	movlt	r3, #45	; 0x2d
   10e40:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
   10e44:	4b7e      	ldr	r3, [pc, #504]	; (11040 <_printf_float+0x2d8>)
   10e46:	e7d4      	b.n	10df2 <_printf_float+0x8a>
   10e48:	6863      	ldr	r3, [r4, #4]
   10e4a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
   10e4e:	1c5a      	adds	r2, r3, #1
   10e50:	d142      	bne.n	10ed8 <_printf_float+0x170>
   10e52:	2306      	movs	r3, #6
   10e54:	6063      	str	r3, [r4, #4]
   10e56:	2200      	movs	r2, #0
   10e58:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
   10e5c:	4628      	mov	r0, r5
   10e5e:	910b      	str	r1, [sp, #44]	; 0x2c
   10e60:	9206      	str	r2, [sp, #24]
   10e62:	aa0e      	add	r2, sp, #56	; 0x38
   10e64:	6023      	str	r3, [r4, #0]
   10e66:	e9cd 9204 	strd	r9, r2, [sp, #16]
   10e6a:	aa0d      	add	r2, sp, #52	; 0x34
   10e6c:	9203      	str	r2, [sp, #12]
   10e6e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
   10e72:	e9cd 3201 	strd	r3, r2, [sp, #4]
   10e76:	6863      	ldr	r3, [r4, #4]
   10e78:	4642      	mov	r2, r8
   10e7a:	9300      	str	r3, [sp, #0]
   10e7c:	4653      	mov	r3, sl
   10e7e:	f005 f972 	bl	16166 <__cvt>
   10e82:	990b      	ldr	r1, [sp, #44]	; 0x2c
   10e84:	4680      	mov	r8, r0
   10e86:	2947      	cmp	r1, #71	; 0x47
   10e88:	990d      	ldr	r1, [sp, #52]	; 0x34
   10e8a:	d108      	bne.n	10e9e <_printf_float+0x136>
   10e8c:	1cc8      	adds	r0, r1, #3
   10e8e:	db02      	blt.n	10e96 <_printf_float+0x12e>
   10e90:	6863      	ldr	r3, [r4, #4]
   10e92:	4299      	cmp	r1, r3
   10e94:	dd40      	ble.n	10f18 <_printf_float+0x1b0>
   10e96:	f1a9 0902 	sub.w	r9, r9, #2
   10e9a:	fa5f f989 	uxtb.w	r9, r9
   10e9e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
   10ea2:	d81f      	bhi.n	10ee4 <_printf_float+0x17c>
   10ea4:	3901      	subs	r1, #1
   10ea6:	464a      	mov	r2, r9
   10ea8:	f104 0050 	add.w	r0, r4, #80	; 0x50
   10eac:	910d      	str	r1, [sp, #52]	; 0x34
   10eae:	f005 f9ba 	bl	16226 <__exponent>
   10eb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10eb4:	4682      	mov	sl, r0
   10eb6:	1813      	adds	r3, r2, r0
   10eb8:	2a01      	cmp	r2, #1
   10eba:	6123      	str	r3, [r4, #16]
   10ebc:	dc02      	bgt.n	10ec4 <_printf_float+0x15c>
   10ebe:	6822      	ldr	r2, [r4, #0]
   10ec0:	07d2      	lsls	r2, r2, #31
   10ec2:	d501      	bpl.n	10ec8 <_printf_float+0x160>
   10ec4:	3301      	adds	r3, #1
   10ec6:	6123      	str	r3, [r4, #16]
   10ec8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
   10ecc:	2b00      	cmp	r3, #0
   10ece:	d09c      	beq.n	10e0a <_printf_float+0xa2>
   10ed0:	232d      	movs	r3, #45	; 0x2d
   10ed2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   10ed6:	e798      	b.n	10e0a <_printf_float+0xa2>
   10ed8:	2947      	cmp	r1, #71	; 0x47
   10eda:	d1bc      	bne.n	10e56 <_printf_float+0xee>
   10edc:	2b00      	cmp	r3, #0
   10ede:	d1ba      	bne.n	10e56 <_printf_float+0xee>
   10ee0:	2301      	movs	r3, #1
   10ee2:	e7b7      	b.n	10e54 <_printf_float+0xec>
   10ee4:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
   10ee8:	d118      	bne.n	10f1c <_printf_float+0x1b4>
   10eea:	2900      	cmp	r1, #0
   10eec:	6863      	ldr	r3, [r4, #4]
   10eee:	dd0b      	ble.n	10f08 <_printf_float+0x1a0>
   10ef0:	6121      	str	r1, [r4, #16]
   10ef2:	b913      	cbnz	r3, 10efa <_printf_float+0x192>
   10ef4:	6822      	ldr	r2, [r4, #0]
   10ef6:	07d0      	lsls	r0, r2, #31
   10ef8:	d502      	bpl.n	10f00 <_printf_float+0x198>
   10efa:	3301      	adds	r3, #1
   10efc:	440b      	add	r3, r1
   10efe:	6123      	str	r3, [r4, #16]
   10f00:	f04f 0a00 	mov.w	sl, #0
   10f04:	65a1      	str	r1, [r4, #88]	; 0x58
   10f06:	e7df      	b.n	10ec8 <_printf_float+0x160>
   10f08:	b913      	cbnz	r3, 10f10 <_printf_float+0x1a8>
   10f0a:	6822      	ldr	r2, [r4, #0]
   10f0c:	07d2      	lsls	r2, r2, #31
   10f0e:	d501      	bpl.n	10f14 <_printf_float+0x1ac>
   10f10:	3302      	adds	r3, #2
   10f12:	e7f4      	b.n	10efe <_printf_float+0x196>
   10f14:	2301      	movs	r3, #1
   10f16:	e7f2      	b.n	10efe <_printf_float+0x196>
   10f18:	f04f 0967 	mov.w	r9, #103	; 0x67
   10f1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   10f1e:	4299      	cmp	r1, r3
   10f20:	db05      	blt.n	10f2e <_printf_float+0x1c6>
   10f22:	6823      	ldr	r3, [r4, #0]
   10f24:	6121      	str	r1, [r4, #16]
   10f26:	07d8      	lsls	r0, r3, #31
   10f28:	d5ea      	bpl.n	10f00 <_printf_float+0x198>
   10f2a:	1c4b      	adds	r3, r1, #1
   10f2c:	e7e7      	b.n	10efe <_printf_float+0x196>
   10f2e:	2900      	cmp	r1, #0
   10f30:	bfd4      	ite	le
   10f32:	f1c1 0202 	rsble	r2, r1, #2
   10f36:	2201      	movgt	r2, #1
   10f38:	4413      	add	r3, r2
   10f3a:	e7e0      	b.n	10efe <_printf_float+0x196>
   10f3c:	6823      	ldr	r3, [r4, #0]
   10f3e:	055a      	lsls	r2, r3, #21
   10f40:	d407      	bmi.n	10f52 <_printf_float+0x1ea>
   10f42:	6923      	ldr	r3, [r4, #16]
   10f44:	4642      	mov	r2, r8
   10f46:	4631      	mov	r1, r6
   10f48:	4628      	mov	r0, r5
   10f4a:	47b8      	blx	r7
   10f4c:	3001      	adds	r0, #1
   10f4e:	d12b      	bne.n	10fa8 <_printf_float+0x240>
   10f50:	e765      	b.n	10e1e <_printf_float+0xb6>
   10f52:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
   10f56:	f240 80dc 	bls.w	11112 <_printf_float+0x3aa>
   10f5a:	2200      	movs	r2, #0
   10f5c:	2300      	movs	r3, #0
   10f5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   10f62:	f7ef fd1d 	bl	9a0 <__aeabi_dcmpeq>
   10f66:	2800      	cmp	r0, #0
   10f68:	d033      	beq.n	10fd2 <_printf_float+0x26a>
   10f6a:	2301      	movs	r3, #1
   10f6c:	4a35      	ldr	r2, [pc, #212]	; (11044 <_printf_float+0x2dc>)
   10f6e:	4631      	mov	r1, r6
   10f70:	4628      	mov	r0, r5
   10f72:	47b8      	blx	r7
   10f74:	3001      	adds	r0, #1
   10f76:	f43f af52 	beq.w	10e1e <_printf_float+0xb6>
   10f7a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
   10f7e:	429a      	cmp	r2, r3
   10f80:	db02      	blt.n	10f88 <_printf_float+0x220>
   10f82:	6823      	ldr	r3, [r4, #0]
   10f84:	07d8      	lsls	r0, r3, #31
   10f86:	d50f      	bpl.n	10fa8 <_printf_float+0x240>
   10f88:	4631      	mov	r1, r6
   10f8a:	4628      	mov	r0, r5
   10f8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
   10f90:	47b8      	blx	r7
   10f92:	3001      	adds	r0, #1
   10f94:	f43f af43 	beq.w	10e1e <_printf_float+0xb6>
   10f98:	f04f 0800 	mov.w	r8, #0
   10f9c:	f104 091a 	add.w	r9, r4, #26
   10fa0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   10fa2:	3b01      	subs	r3, #1
   10fa4:	4543      	cmp	r3, r8
   10fa6:	dc09      	bgt.n	10fbc <_printf_float+0x254>
   10fa8:	6823      	ldr	r3, [r4, #0]
   10faa:	079b      	lsls	r3, r3, #30
   10fac:	f100 8101 	bmi.w	111b2 <_printf_float+0x44a>
   10fb0:	68e0      	ldr	r0, [r4, #12]
   10fb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   10fb4:	4298      	cmp	r0, r3
   10fb6:	bfb8      	it	lt
   10fb8:	4618      	movlt	r0, r3
   10fba:	e732      	b.n	10e22 <_printf_float+0xba>
   10fbc:	2301      	movs	r3, #1
   10fbe:	464a      	mov	r2, r9
   10fc0:	4631      	mov	r1, r6
   10fc2:	4628      	mov	r0, r5
   10fc4:	47b8      	blx	r7
   10fc6:	3001      	adds	r0, #1
   10fc8:	f43f af29 	beq.w	10e1e <_printf_float+0xb6>
   10fcc:	f108 0801 	add.w	r8, r8, #1
   10fd0:	e7e6      	b.n	10fa0 <_printf_float+0x238>
   10fd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   10fd4:	2b00      	cmp	r3, #0
   10fd6:	dc37      	bgt.n	11048 <_printf_float+0x2e0>
   10fd8:	2301      	movs	r3, #1
   10fda:	4a1a      	ldr	r2, [pc, #104]	; (11044 <_printf_float+0x2dc>)
   10fdc:	4631      	mov	r1, r6
   10fde:	4628      	mov	r0, r5
   10fe0:	47b8      	blx	r7
   10fe2:	3001      	adds	r0, #1
   10fe4:	f43f af1b 	beq.w	10e1e <_printf_float+0xb6>
   10fe8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
   10fec:	4313      	orrs	r3, r2
   10fee:	d102      	bne.n	10ff6 <_printf_float+0x28e>
   10ff0:	6823      	ldr	r3, [r4, #0]
   10ff2:	07d9      	lsls	r1, r3, #31
   10ff4:	d5d8      	bpl.n	10fa8 <_printf_float+0x240>
   10ff6:	4631      	mov	r1, r6
   10ff8:	4628      	mov	r0, r5
   10ffa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
   10ffe:	47b8      	blx	r7
   11000:	3001      	adds	r0, #1
   11002:	f43f af0c 	beq.w	10e1e <_printf_float+0xb6>
   11006:	f04f 0900 	mov.w	r9, #0
   1100a:	f104 0a1a 	add.w	sl, r4, #26
   1100e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   11010:	425b      	negs	r3, r3
   11012:	454b      	cmp	r3, r9
   11014:	dc01      	bgt.n	1101a <_printf_float+0x2b2>
   11016:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   11018:	e794      	b.n	10f44 <_printf_float+0x1dc>
   1101a:	2301      	movs	r3, #1
   1101c:	4652      	mov	r2, sl
   1101e:	4631      	mov	r1, r6
   11020:	4628      	mov	r0, r5
   11022:	47b8      	blx	r7
   11024:	3001      	adds	r0, #1
   11026:	f43f aefa 	beq.w	10e1e <_printf_float+0xb6>
   1102a:	f109 0901 	add.w	r9, r9, #1
   1102e:	e7ee      	b.n	1100e <_printf_float+0x2a6>
   11030:	7fefffff 	.word	0x7fefffff
   11034:	00027a5a 	.word	0x00027a5a
   11038:	00027a5e 	.word	0x00027a5e
   1103c:	00027a66 	.word	0x00027a66
   11040:	00027a62 	.word	0x00027a62
   11044:	00027a6a 	.word	0x00027a6a
   11048:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   1104a:	6da3      	ldr	r3, [r4, #88]	; 0x58
   1104c:	429a      	cmp	r2, r3
   1104e:	bfa8      	it	ge
   11050:	461a      	movge	r2, r3
   11052:	2a00      	cmp	r2, #0
   11054:	4691      	mov	r9, r2
   11056:	dc37      	bgt.n	110c8 <_printf_float+0x360>
   11058:	f04f 0b00 	mov.w	fp, #0
   1105c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
   11060:	f104 021a 	add.w	r2, r4, #26
   11064:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
   11068:	ebaa 0309 	sub.w	r3, sl, r9
   1106c:	455b      	cmp	r3, fp
   1106e:	dc33      	bgt.n	110d8 <_printf_float+0x370>
   11070:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
   11074:	429a      	cmp	r2, r3
   11076:	db3b      	blt.n	110f0 <_printf_float+0x388>
   11078:	6823      	ldr	r3, [r4, #0]
   1107a:	07da      	lsls	r2, r3, #31
   1107c:	d438      	bmi.n	110f0 <_printf_float+0x388>
   1107e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   11080:	990d      	ldr	r1, [sp, #52]	; 0x34
   11082:	eba2 030a 	sub.w	r3, r2, sl
   11086:	eba2 0901 	sub.w	r9, r2, r1
   1108a:	4599      	cmp	r9, r3
   1108c:	bfa8      	it	ge
   1108e:	4699      	movge	r9, r3
   11090:	f1b9 0f00 	cmp.w	r9, #0
   11094:	dc34      	bgt.n	11100 <_printf_float+0x398>
   11096:	f04f 0800 	mov.w	r8, #0
   1109a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
   1109e:	f104 0a1a 	add.w	sl, r4, #26
   110a2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
   110a6:	1a9b      	subs	r3, r3, r2
   110a8:	eba3 0309 	sub.w	r3, r3, r9
   110ac:	4543      	cmp	r3, r8
   110ae:	f77f af7b 	ble.w	10fa8 <_printf_float+0x240>
   110b2:	2301      	movs	r3, #1
   110b4:	4652      	mov	r2, sl
   110b6:	4631      	mov	r1, r6
   110b8:	4628      	mov	r0, r5
   110ba:	47b8      	blx	r7
   110bc:	3001      	adds	r0, #1
   110be:	f43f aeae 	beq.w	10e1e <_printf_float+0xb6>
   110c2:	f108 0801 	add.w	r8, r8, #1
   110c6:	e7ec      	b.n	110a2 <_printf_float+0x33a>
   110c8:	4613      	mov	r3, r2
   110ca:	4631      	mov	r1, r6
   110cc:	4642      	mov	r2, r8
   110ce:	4628      	mov	r0, r5
   110d0:	47b8      	blx	r7
   110d2:	3001      	adds	r0, #1
   110d4:	d1c0      	bne.n	11058 <_printf_float+0x2f0>
   110d6:	e6a2      	b.n	10e1e <_printf_float+0xb6>
   110d8:	2301      	movs	r3, #1
   110da:	4631      	mov	r1, r6
   110dc:	4628      	mov	r0, r5
   110de:	920b      	str	r2, [sp, #44]	; 0x2c
   110e0:	47b8      	blx	r7
   110e2:	3001      	adds	r0, #1
   110e4:	f43f ae9b 	beq.w	10e1e <_printf_float+0xb6>
   110e8:	f10b 0b01 	add.w	fp, fp, #1
   110ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   110ee:	e7b9      	b.n	11064 <_printf_float+0x2fc>
   110f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
   110f4:	4631      	mov	r1, r6
   110f6:	4628      	mov	r0, r5
   110f8:	47b8      	blx	r7
   110fa:	3001      	adds	r0, #1
   110fc:	d1bf      	bne.n	1107e <_printf_float+0x316>
   110fe:	e68e      	b.n	10e1e <_printf_float+0xb6>
   11100:	464b      	mov	r3, r9
   11102:	eb08 020a 	add.w	r2, r8, sl
   11106:	4631      	mov	r1, r6
   11108:	4628      	mov	r0, r5
   1110a:	47b8      	blx	r7
   1110c:	3001      	adds	r0, #1
   1110e:	d1c2      	bne.n	11096 <_printf_float+0x32e>
   11110:	e685      	b.n	10e1e <_printf_float+0xb6>
   11112:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   11114:	2a01      	cmp	r2, #1
   11116:	dc01      	bgt.n	1111c <_printf_float+0x3b4>
   11118:	07db      	lsls	r3, r3, #31
   1111a:	d537      	bpl.n	1118c <_printf_float+0x424>
   1111c:	2301      	movs	r3, #1
   1111e:	4642      	mov	r2, r8
   11120:	4631      	mov	r1, r6
   11122:	4628      	mov	r0, r5
   11124:	47b8      	blx	r7
   11126:	3001      	adds	r0, #1
   11128:	f43f ae79 	beq.w	10e1e <_printf_float+0xb6>
   1112c:	4631      	mov	r1, r6
   1112e:	4628      	mov	r0, r5
   11130:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
   11134:	47b8      	blx	r7
   11136:	3001      	adds	r0, #1
   11138:	f43f ae71 	beq.w	10e1e <_printf_float+0xb6>
   1113c:	2200      	movs	r2, #0
   1113e:	2300      	movs	r3, #0
   11140:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   11144:	f7ef fc2c 	bl	9a0 <__aeabi_dcmpeq>
   11148:	b9d8      	cbnz	r0, 11182 <_printf_float+0x41a>
   1114a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1114c:	f108 0201 	add.w	r2, r8, #1
   11150:	3b01      	subs	r3, #1
   11152:	4631      	mov	r1, r6
   11154:	4628      	mov	r0, r5
   11156:	47b8      	blx	r7
   11158:	3001      	adds	r0, #1
   1115a:	d10e      	bne.n	1117a <_printf_float+0x412>
   1115c:	e65f      	b.n	10e1e <_printf_float+0xb6>
   1115e:	2301      	movs	r3, #1
   11160:	464a      	mov	r2, r9
   11162:	4631      	mov	r1, r6
   11164:	4628      	mov	r0, r5
   11166:	47b8      	blx	r7
   11168:	3001      	adds	r0, #1
   1116a:	f43f ae58 	beq.w	10e1e <_printf_float+0xb6>
   1116e:	f108 0801 	add.w	r8, r8, #1
   11172:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   11174:	3b01      	subs	r3, #1
   11176:	4543      	cmp	r3, r8
   11178:	dcf1      	bgt.n	1115e <_printf_float+0x3f6>
   1117a:	4653      	mov	r3, sl
   1117c:	f104 0250 	add.w	r2, r4, #80	; 0x50
   11180:	e6e1      	b.n	10f46 <_printf_float+0x1de>
   11182:	f04f 0800 	mov.w	r8, #0
   11186:	f104 091a 	add.w	r9, r4, #26
   1118a:	e7f2      	b.n	11172 <_printf_float+0x40a>
   1118c:	2301      	movs	r3, #1
   1118e:	4642      	mov	r2, r8
   11190:	e7df      	b.n	11152 <_printf_float+0x3ea>
   11192:	2301      	movs	r3, #1
   11194:	464a      	mov	r2, r9
   11196:	4631      	mov	r1, r6
   11198:	4628      	mov	r0, r5
   1119a:	47b8      	blx	r7
   1119c:	3001      	adds	r0, #1
   1119e:	f43f ae3e 	beq.w	10e1e <_printf_float+0xb6>
   111a2:	f108 0801 	add.w	r8, r8, #1
   111a6:	68e3      	ldr	r3, [r4, #12]
   111a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
   111aa:	1a5b      	subs	r3, r3, r1
   111ac:	4543      	cmp	r3, r8
   111ae:	dcf0      	bgt.n	11192 <_printf_float+0x42a>
   111b0:	e6fe      	b.n	10fb0 <_printf_float+0x248>
   111b2:	f04f 0800 	mov.w	r8, #0
   111b6:	f104 0919 	add.w	r9, r4, #25
   111ba:	e7f4      	b.n	111a6 <_printf_float+0x43e>

000111bc <_printf_i>:
   111bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   111c0:	460c      	mov	r4, r1
   111c2:	4691      	mov	r9, r2
   111c4:	4680      	mov	r8, r0
   111c6:	469a      	mov	sl, r3
   111c8:	7e27      	ldrb	r7, [r4, #24]
   111ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
   111ce:	990c      	ldr	r1, [sp, #48]	; 0x30
   111d0:	2f78      	cmp	r7, #120	; 0x78
   111d2:	d807      	bhi.n	111e4 <_printf_i+0x28>
   111d4:	2f62      	cmp	r7, #98	; 0x62
   111d6:	d80a      	bhi.n	111ee <_printf_i+0x32>
   111d8:	2f00      	cmp	r7, #0
   111da:	f000 80d8 	beq.w	1138e <_printf_i+0x1d2>
   111de:	2f58      	cmp	r7, #88	; 0x58
   111e0:	f000 80a3 	beq.w	1132a <_printf_i+0x16e>
   111e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
   111e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
   111ec:	e03a      	b.n	11264 <_printf_i+0xa8>
   111ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
   111f2:	2b15      	cmp	r3, #21
   111f4:	d8f6      	bhi.n	111e4 <_printf_i+0x28>
   111f6:	a001      	add	r0, pc, #4	; (adr r0, 111fc <_printf_i+0x40>)
   111f8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
   111fc:	00011255 	.word	0x00011255
   11200:	00011269 	.word	0x00011269
   11204:	000111e5 	.word	0x000111e5
   11208:	000111e5 	.word	0x000111e5
   1120c:	000111e5 	.word	0x000111e5
   11210:	000111e5 	.word	0x000111e5
   11214:	00011269 	.word	0x00011269
   11218:	000111e5 	.word	0x000111e5
   1121c:	000111e5 	.word	0x000111e5
   11220:	000111e5 	.word	0x000111e5
   11224:	000111e5 	.word	0x000111e5
   11228:	00011375 	.word	0x00011375
   1122c:	00011299 	.word	0x00011299
   11230:	00011357 	.word	0x00011357
   11234:	000111e5 	.word	0x000111e5
   11238:	000111e5 	.word	0x000111e5
   1123c:	00011397 	.word	0x00011397
   11240:	000111e5 	.word	0x000111e5
   11244:	00011299 	.word	0x00011299
   11248:	000111e5 	.word	0x000111e5
   1124c:	000111e5 	.word	0x000111e5
   11250:	0001135f 	.word	0x0001135f
   11254:	680b      	ldr	r3, [r1, #0]
   11256:	f104 0642 	add.w	r6, r4, #66	; 0x42
   1125a:	1d1a      	adds	r2, r3, #4
   1125c:	681b      	ldr	r3, [r3, #0]
   1125e:	600a      	str	r2, [r1, #0]
   11260:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   11264:	2301      	movs	r3, #1
   11266:	e0a3      	b.n	113b0 <_printf_i+0x1f4>
   11268:	6825      	ldr	r5, [r4, #0]
   1126a:	6808      	ldr	r0, [r1, #0]
   1126c:	062e      	lsls	r6, r5, #24
   1126e:	f100 0304 	add.w	r3, r0, #4
   11272:	d50a      	bpl.n	1128a <_printf_i+0xce>
   11274:	6805      	ldr	r5, [r0, #0]
   11276:	600b      	str	r3, [r1, #0]
   11278:	2d00      	cmp	r5, #0
   1127a:	da03      	bge.n	11284 <_printf_i+0xc8>
   1127c:	232d      	movs	r3, #45	; 0x2d
   1127e:	426d      	negs	r5, r5
   11280:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   11284:	485e      	ldr	r0, [pc, #376]	; (11400 <_printf_i+0x244>)
   11286:	230a      	movs	r3, #10
   11288:	e019      	b.n	112be <_printf_i+0x102>
   1128a:	f015 0f40 	tst.w	r5, #64	; 0x40
   1128e:	6805      	ldr	r5, [r0, #0]
   11290:	600b      	str	r3, [r1, #0]
   11292:	bf18      	it	ne
   11294:	b22d      	sxthne	r5, r5
   11296:	e7ef      	b.n	11278 <_printf_i+0xbc>
   11298:	680b      	ldr	r3, [r1, #0]
   1129a:	6825      	ldr	r5, [r4, #0]
   1129c:	1d18      	adds	r0, r3, #4
   1129e:	6008      	str	r0, [r1, #0]
   112a0:	0628      	lsls	r0, r5, #24
   112a2:	d501      	bpl.n	112a8 <_printf_i+0xec>
   112a4:	681d      	ldr	r5, [r3, #0]
   112a6:	e002      	b.n	112ae <_printf_i+0xf2>
   112a8:	0669      	lsls	r1, r5, #25
   112aa:	d5fb      	bpl.n	112a4 <_printf_i+0xe8>
   112ac:	881d      	ldrh	r5, [r3, #0]
   112ae:	2f6f      	cmp	r7, #111	; 0x6f
   112b0:	4853      	ldr	r0, [pc, #332]	; (11400 <_printf_i+0x244>)
   112b2:	bf0c      	ite	eq
   112b4:	2308      	moveq	r3, #8
   112b6:	230a      	movne	r3, #10
   112b8:	2100      	movs	r1, #0
   112ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
   112be:	6866      	ldr	r6, [r4, #4]
   112c0:	2e00      	cmp	r6, #0
   112c2:	60a6      	str	r6, [r4, #8]
   112c4:	bfa2      	ittt	ge
   112c6:	6821      	ldrge	r1, [r4, #0]
   112c8:	f021 0104 	bicge.w	r1, r1, #4
   112cc:	6021      	strge	r1, [r4, #0]
   112ce:	b90d      	cbnz	r5, 112d4 <_printf_i+0x118>
   112d0:	2e00      	cmp	r6, #0
   112d2:	d04d      	beq.n	11370 <_printf_i+0x1b4>
   112d4:	4616      	mov	r6, r2
   112d6:	fbb5 f1f3 	udiv	r1, r5, r3
   112da:	fb03 5711 	mls	r7, r3, r1, r5
   112de:	5dc7      	ldrb	r7, [r0, r7]
   112e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
   112e4:	462f      	mov	r7, r5
   112e6:	460d      	mov	r5, r1
   112e8:	42bb      	cmp	r3, r7
   112ea:	d9f4      	bls.n	112d6 <_printf_i+0x11a>
   112ec:	2b08      	cmp	r3, #8
   112ee:	d10b      	bne.n	11308 <_printf_i+0x14c>
   112f0:	6823      	ldr	r3, [r4, #0]
   112f2:	07df      	lsls	r7, r3, #31
   112f4:	d508      	bpl.n	11308 <_printf_i+0x14c>
   112f6:	6923      	ldr	r3, [r4, #16]
   112f8:	6861      	ldr	r1, [r4, #4]
   112fa:	4299      	cmp	r1, r3
   112fc:	bfde      	ittt	le
   112fe:	2330      	movle	r3, #48	; 0x30
   11300:	f806 3c01 	strble.w	r3, [r6, #-1]
   11304:	f106 36ff 	addle.w	r6, r6, #4294967295
   11308:	1b92      	subs	r2, r2, r6
   1130a:	6122      	str	r2, [r4, #16]
   1130c:	464b      	mov	r3, r9
   1130e:	aa03      	add	r2, sp, #12
   11310:	4621      	mov	r1, r4
   11312:	4640      	mov	r0, r8
   11314:	f8cd a000 	str.w	sl, [sp]
   11318:	f004 ffc3 	bl	162a2 <_printf_common>
   1131c:	3001      	adds	r0, #1
   1131e:	d14c      	bne.n	113ba <_printf_i+0x1fe>
   11320:	f04f 30ff 	mov.w	r0, #4294967295
   11324:	b004      	add	sp, #16
   11326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1132a:	4835      	ldr	r0, [pc, #212]	; (11400 <_printf_i+0x244>)
   1132c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
   11330:	6823      	ldr	r3, [r4, #0]
   11332:	680e      	ldr	r6, [r1, #0]
   11334:	061f      	lsls	r7, r3, #24
   11336:	f856 5b04 	ldr.w	r5, [r6], #4
   1133a:	600e      	str	r6, [r1, #0]
   1133c:	d514      	bpl.n	11368 <_printf_i+0x1ac>
   1133e:	07d9      	lsls	r1, r3, #31
   11340:	bf44      	itt	mi
   11342:	f043 0320 	orrmi.w	r3, r3, #32
   11346:	6023      	strmi	r3, [r4, #0]
   11348:	b91d      	cbnz	r5, 11352 <_printf_i+0x196>
   1134a:	6823      	ldr	r3, [r4, #0]
   1134c:	f023 0320 	bic.w	r3, r3, #32
   11350:	6023      	str	r3, [r4, #0]
   11352:	2310      	movs	r3, #16
   11354:	e7b0      	b.n	112b8 <_printf_i+0xfc>
   11356:	6823      	ldr	r3, [r4, #0]
   11358:	f043 0320 	orr.w	r3, r3, #32
   1135c:	6023      	str	r3, [r4, #0]
   1135e:	2378      	movs	r3, #120	; 0x78
   11360:	4828      	ldr	r0, [pc, #160]	; (11404 <_printf_i+0x248>)
   11362:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
   11366:	e7e3      	b.n	11330 <_printf_i+0x174>
   11368:	065e      	lsls	r6, r3, #25
   1136a:	bf48      	it	mi
   1136c:	b2ad      	uxthmi	r5, r5
   1136e:	e7e6      	b.n	1133e <_printf_i+0x182>
   11370:	4616      	mov	r6, r2
   11372:	e7bb      	b.n	112ec <_printf_i+0x130>
   11374:	680b      	ldr	r3, [r1, #0]
   11376:	6826      	ldr	r6, [r4, #0]
   11378:	1d1d      	adds	r5, r3, #4
   1137a:	6960      	ldr	r0, [r4, #20]
   1137c:	600d      	str	r5, [r1, #0]
   1137e:	0635      	lsls	r5, r6, #24
   11380:	681b      	ldr	r3, [r3, #0]
   11382:	d501      	bpl.n	11388 <_printf_i+0x1cc>
   11384:	6018      	str	r0, [r3, #0]
   11386:	e002      	b.n	1138e <_printf_i+0x1d2>
   11388:	0671      	lsls	r1, r6, #25
   1138a:	d5fb      	bpl.n	11384 <_printf_i+0x1c8>
   1138c:	8018      	strh	r0, [r3, #0]
   1138e:	2300      	movs	r3, #0
   11390:	4616      	mov	r6, r2
   11392:	6123      	str	r3, [r4, #16]
   11394:	e7ba      	b.n	1130c <_printf_i+0x150>
   11396:	680b      	ldr	r3, [r1, #0]
   11398:	1d1a      	adds	r2, r3, #4
   1139a:	600a      	str	r2, [r1, #0]
   1139c:	2100      	movs	r1, #0
   1139e:	681e      	ldr	r6, [r3, #0]
   113a0:	6862      	ldr	r2, [r4, #4]
   113a2:	4630      	mov	r0, r6
   113a4:	f004 fe95 	bl	160d2 <memchr>
   113a8:	b108      	cbz	r0, 113ae <_printf_i+0x1f2>
   113aa:	1b80      	subs	r0, r0, r6
   113ac:	6060      	str	r0, [r4, #4]
   113ae:	6863      	ldr	r3, [r4, #4]
   113b0:	6123      	str	r3, [r4, #16]
   113b2:	2300      	movs	r3, #0
   113b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   113b8:	e7a8      	b.n	1130c <_printf_i+0x150>
   113ba:	6923      	ldr	r3, [r4, #16]
   113bc:	4632      	mov	r2, r6
   113be:	4649      	mov	r1, r9
   113c0:	4640      	mov	r0, r8
   113c2:	47d0      	blx	sl
   113c4:	3001      	adds	r0, #1
   113c6:	d0ab      	beq.n	11320 <_printf_i+0x164>
   113c8:	6823      	ldr	r3, [r4, #0]
   113ca:	079b      	lsls	r3, r3, #30
   113cc:	d413      	bmi.n	113f6 <_printf_i+0x23a>
   113ce:	68e0      	ldr	r0, [r4, #12]
   113d0:	9b03      	ldr	r3, [sp, #12]
   113d2:	4298      	cmp	r0, r3
   113d4:	bfb8      	it	lt
   113d6:	4618      	movlt	r0, r3
   113d8:	e7a4      	b.n	11324 <_printf_i+0x168>
   113da:	2301      	movs	r3, #1
   113dc:	4632      	mov	r2, r6
   113de:	4649      	mov	r1, r9
   113e0:	4640      	mov	r0, r8
   113e2:	47d0      	blx	sl
   113e4:	3001      	adds	r0, #1
   113e6:	d09b      	beq.n	11320 <_printf_i+0x164>
   113e8:	3501      	adds	r5, #1
   113ea:	68e3      	ldr	r3, [r4, #12]
   113ec:	9903      	ldr	r1, [sp, #12]
   113ee:	1a5b      	subs	r3, r3, r1
   113f0:	42ab      	cmp	r3, r5
   113f2:	dcf2      	bgt.n	113da <_printf_i+0x21e>
   113f4:	e7eb      	b.n	113ce <_printf_i+0x212>
   113f6:	2500      	movs	r5, #0
   113f8:	f104 0619 	add.w	r6, r4, #25
   113fc:	e7f5      	b.n	113ea <_printf_i+0x22e>
   113fe:	bf00      	nop
   11400:	00027a6c 	.word	0x00027a6c
   11404:	00027a7d 	.word	0x00027a7d

00011408 <_sbrk_r>:
   11408:	b538      	push	{r3, r4, r5, lr}
   1140a:	2300      	movs	r3, #0
   1140c:	4d05      	ldr	r5, [pc, #20]	; (11424 <_sbrk_r+0x1c>)
   1140e:	4604      	mov	r4, r0
   11410:	4608      	mov	r0, r1
   11412:	602b      	str	r3, [r5, #0]
   11414:	f7f3 fb9e 	bl	4b54 <_sbrk>
   11418:	1c43      	adds	r3, r0, #1
   1141a:	d102      	bne.n	11422 <_sbrk_r+0x1a>
   1141c:	682b      	ldr	r3, [r5, #0]
   1141e:	b103      	cbz	r3, 11422 <_sbrk_r+0x1a>
   11420:	6023      	str	r3, [r4, #0]
   11422:	bd38      	pop	{r3, r4, r5, pc}
   11424:	20006e30 	.word	0x20006e30

00011428 <raise>:
   11428:	4b02      	ldr	r3, [pc, #8]	; (11434 <raise+0xc>)
   1142a:	4601      	mov	r1, r0
   1142c:	6818      	ldr	r0, [r3, #0]
   1142e:	f004 bfa8 	b.w	16382 <_raise_r>
   11432:	bf00      	nop
   11434:	200000cc 	.word	0x200000cc

00011438 <_kill_r>:
   11438:	b538      	push	{r3, r4, r5, lr}
   1143a:	2300      	movs	r3, #0
   1143c:	4d06      	ldr	r5, [pc, #24]	; (11458 <_kill_r+0x20>)
   1143e:	4604      	mov	r4, r0
   11440:	4608      	mov	r0, r1
   11442:	4611      	mov	r1, r2
   11444:	602b      	str	r3, [r5, #0]
   11446:	f001 f9e2 	bl	1280e <_kill>
   1144a:	1c43      	adds	r3, r0, #1
   1144c:	d102      	bne.n	11454 <_kill_r+0x1c>
   1144e:	682b      	ldr	r3, [r5, #0]
   11450:	b103      	cbz	r3, 11454 <_kill_r+0x1c>
   11452:	6023      	str	r3, [r4, #0]
   11454:	bd38      	pop	{r3, r4, r5, pc}
   11456:	bf00      	nop
   11458:	20006e30 	.word	0x20006e30

0001145c <strtok>:
   1145c:	4b13      	ldr	r3, [pc, #76]	; (114ac <strtok+0x50>)
   1145e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11462:	681f      	ldr	r7, [r3, #0]
   11464:	4605      	mov	r5, r0
   11466:	460e      	mov	r6, r1
   11468:	6dbc      	ldr	r4, [r7, #88]	; 0x58
   1146a:	b9b4      	cbnz	r4, 1149a <strtok+0x3e>
   1146c:	2050      	movs	r0, #80	; 0x50
   1146e:	f7ff fa93 	bl	10998 <malloc>
   11472:	65b8      	str	r0, [r7, #88]	; 0x58
   11474:	6184      	str	r4, [r0, #24]
   11476:	7704      	strb	r4, [r0, #28]
   11478:	6244      	str	r4, [r0, #36]	; 0x24
   1147a:	e9c0 4400 	strd	r4, r4, [r0]
   1147e:	e9c0 4402 	strd	r4, r4, [r0, #8]
   11482:	e9c0 4404 	strd	r4, r4, [r0, #16]
   11486:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
   1148a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
   1148e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
   11492:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
   11496:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
   1149a:	6dba      	ldr	r2, [r7, #88]	; 0x58
   1149c:	4631      	mov	r1, r6
   1149e:	4628      	mov	r0, r5
   114a0:	2301      	movs	r3, #1
   114a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   114a6:	f004 bfc8 	b.w	1643a <__strtok_r>
   114aa:	bf00      	nop
   114ac:	200000cc 	.word	0x200000cc

000114b0 <_strtol_l.isra.0>:
   114b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   114b4:	468c      	mov	ip, r1
   114b6:	4686      	mov	lr, r0
   114b8:	4e38      	ldr	r6, [pc, #224]	; (1159c <_strtol_l.isra.0+0xec>)
   114ba:	4660      	mov	r0, ip
   114bc:	f81c 4b01 	ldrb.w	r4, [ip], #1
   114c0:	5da5      	ldrb	r5, [r4, r6]
   114c2:	f015 0508 	ands.w	r5, r5, #8
   114c6:	d1f8      	bne.n	114ba <_strtol_l.isra.0+0xa>
   114c8:	2c2d      	cmp	r4, #45	; 0x2d
   114ca:	d133      	bne.n	11534 <_strtol_l.isra.0+0x84>
   114cc:	f89c 4000 	ldrb.w	r4, [ip]
   114d0:	f04f 0801 	mov.w	r8, #1
   114d4:	f100 0c02 	add.w	ip, r0, #2
   114d8:	2b00      	cmp	r3, #0
   114da:	d05b      	beq.n	11594 <_strtol_l.isra.0+0xe4>
   114dc:	2b10      	cmp	r3, #16
   114de:	d10c      	bne.n	114fa <_strtol_l.isra.0+0x4a>
   114e0:	2c30      	cmp	r4, #48	; 0x30
   114e2:	d10a      	bne.n	114fa <_strtol_l.isra.0+0x4a>
   114e4:	f89c 0000 	ldrb.w	r0, [ip]
   114e8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
   114ec:	2858      	cmp	r0, #88	; 0x58
   114ee:	d14c      	bne.n	1158a <_strtol_l.isra.0+0xda>
   114f0:	f89c 4001 	ldrb.w	r4, [ip, #1]
   114f4:	2310      	movs	r3, #16
   114f6:	f10c 0c02 	add.w	ip, ip, #2
   114fa:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
   114fe:	2600      	movs	r6, #0
   11500:	3f01      	subs	r7, #1
   11502:	4630      	mov	r0, r6
   11504:	fbb7 f9f3 	udiv	r9, r7, r3
   11508:	fb03 7a19 	mls	sl, r3, r9, r7
   1150c:	f1a4 0530 	sub.w	r5, r4, #48	; 0x30
   11510:	2d09      	cmp	r5, #9
   11512:	d817      	bhi.n	11544 <_strtol_l.isra.0+0x94>
   11514:	462c      	mov	r4, r5
   11516:	42a3      	cmp	r3, r4
   11518:	dd23      	ble.n	11562 <_strtol_l.isra.0+0xb2>
   1151a:	1c75      	adds	r5, r6, #1
   1151c:	d007      	beq.n	1152e <_strtol_l.isra.0+0x7e>
   1151e:	4581      	cmp	r9, r0
   11520:	d31c      	bcc.n	1155c <_strtol_l.isra.0+0xac>
   11522:	d101      	bne.n	11528 <_strtol_l.isra.0+0x78>
   11524:	45a2      	cmp	sl, r4
   11526:	db19      	blt.n	1155c <_strtol_l.isra.0+0xac>
   11528:	fb00 4003 	mla	r0, r0, r3, r4
   1152c:	2601      	movs	r6, #1
   1152e:	f81c 4b01 	ldrb.w	r4, [ip], #1
   11532:	e7eb      	b.n	1150c <_strtol_l.isra.0+0x5c>
   11534:	2c2b      	cmp	r4, #43	; 0x2b
   11536:	46a8      	mov	r8, r5
   11538:	bf04      	itt	eq
   1153a:	f89c 4000 	ldrbeq.w	r4, [ip]
   1153e:	f100 0c02 	addeq.w	ip, r0, #2
   11542:	e7c9      	b.n	114d8 <_strtol_l.isra.0+0x28>
   11544:	f1a4 0541 	sub.w	r5, r4, #65	; 0x41
   11548:	2d19      	cmp	r5, #25
   1154a:	d801      	bhi.n	11550 <_strtol_l.isra.0+0xa0>
   1154c:	3c37      	subs	r4, #55	; 0x37
   1154e:	e7e2      	b.n	11516 <_strtol_l.isra.0+0x66>
   11550:	f1a4 0561 	sub.w	r5, r4, #97	; 0x61
   11554:	2d19      	cmp	r5, #25
   11556:	d804      	bhi.n	11562 <_strtol_l.isra.0+0xb2>
   11558:	3c57      	subs	r4, #87	; 0x57
   1155a:	e7dc      	b.n	11516 <_strtol_l.isra.0+0x66>
   1155c:	f04f 36ff 	mov.w	r6, #4294967295
   11560:	e7e5      	b.n	1152e <_strtol_l.isra.0+0x7e>
   11562:	1c73      	adds	r3, r6, #1
   11564:	d106      	bne.n	11574 <_strtol_l.isra.0+0xc4>
   11566:	2322      	movs	r3, #34	; 0x22
   11568:	4638      	mov	r0, r7
   1156a:	f8ce 3000 	str.w	r3, [lr]
   1156e:	b942      	cbnz	r2, 11582 <_strtol_l.isra.0+0xd2>
   11570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   11574:	f1b8 0f00 	cmp.w	r8, #0
   11578:	d000      	beq.n	1157c <_strtol_l.isra.0+0xcc>
   1157a:	4240      	negs	r0, r0
   1157c:	2a00      	cmp	r2, #0
   1157e:	d0f7      	beq.n	11570 <_strtol_l.isra.0+0xc0>
   11580:	b10e      	cbz	r6, 11586 <_strtol_l.isra.0+0xd6>
   11582:	f10c 31ff 	add.w	r1, ip, #4294967295
   11586:	6011      	str	r1, [r2, #0]
   11588:	e7f2      	b.n	11570 <_strtol_l.isra.0+0xc0>
   1158a:	2430      	movs	r4, #48	; 0x30
   1158c:	2b00      	cmp	r3, #0
   1158e:	d1b4      	bne.n	114fa <_strtol_l.isra.0+0x4a>
   11590:	2308      	movs	r3, #8
   11592:	e7b2      	b.n	114fa <_strtol_l.isra.0+0x4a>
   11594:	2c30      	cmp	r4, #48	; 0x30
   11596:	d0a5      	beq.n	114e4 <_strtol_l.isra.0+0x34>
   11598:	230a      	movs	r3, #10
   1159a:	e7ae      	b.n	114fa <_strtol_l.isra.0+0x4a>
   1159c:	00027949 	.word	0x00027949

000115a0 <strtol>:
   115a0:	4613      	mov	r3, r2
   115a2:	460a      	mov	r2, r1
   115a4:	4601      	mov	r1, r0
   115a6:	4802      	ldr	r0, [pc, #8]	; (115b0 <strtol+0x10>)
   115a8:	6800      	ldr	r0, [r0, #0]
   115aa:	f7ff bf81 	b.w	114b0 <_strtol_l.isra.0>
   115ae:	bf00      	nop
   115b0:	200000cc 	.word	0x200000cc

000115b4 <viprintf>:
   115b4:	4b09      	ldr	r3, [pc, #36]	; (115dc <viprintf+0x28>)
   115b6:	b570      	push	{r4, r5, r6, lr}
   115b8:	681c      	ldr	r4, [r3, #0]
   115ba:	4605      	mov	r5, r0
   115bc:	460e      	mov	r6, r1
   115be:	b124      	cbz	r4, 115ca <viprintf+0x16>
   115c0:	69a3      	ldr	r3, [r4, #24]
   115c2:	b913      	cbnz	r3, 115ca <viprintf+0x16>
   115c4:	4620      	mov	r0, r4
   115c6:	f000 f9cd 	bl	11964 <__sinit>
   115ca:	4633      	mov	r3, r6
   115cc:	462a      	mov	r2, r5
   115ce:	68a1      	ldr	r1, [r4, #8]
   115d0:	4620      	mov	r0, r4
   115d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   115d6:	f7ff ba97 	b.w	10b08 <_vfiprintf_r>
   115da:	bf00      	nop
   115dc:	200000cc 	.word	0x200000cc

000115e0 <__swbuf_r>:
   115e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   115e2:	460e      	mov	r6, r1
   115e4:	4614      	mov	r4, r2
   115e6:	4605      	mov	r5, r0
   115e8:	b118      	cbz	r0, 115f2 <__swbuf_r+0x12>
   115ea:	6983      	ldr	r3, [r0, #24]
   115ec:	b90b      	cbnz	r3, 115f2 <__swbuf_r+0x12>
   115ee:	f000 f9b9 	bl	11964 <__sinit>
   115f2:	4b21      	ldr	r3, [pc, #132]	; (11678 <__swbuf_r+0x98>)
   115f4:	429c      	cmp	r4, r3
   115f6:	d12b      	bne.n	11650 <__swbuf_r+0x70>
   115f8:	686c      	ldr	r4, [r5, #4]
   115fa:	69a3      	ldr	r3, [r4, #24]
   115fc:	60a3      	str	r3, [r4, #8]
   115fe:	89a3      	ldrh	r3, [r4, #12]
   11600:	071a      	lsls	r2, r3, #28
   11602:	d52f      	bpl.n	11664 <__swbuf_r+0x84>
   11604:	6923      	ldr	r3, [r4, #16]
   11606:	b36b      	cbz	r3, 11664 <__swbuf_r+0x84>
   11608:	6923      	ldr	r3, [r4, #16]
   1160a:	b2f6      	uxtb	r6, r6
   1160c:	6820      	ldr	r0, [r4, #0]
   1160e:	4637      	mov	r7, r6
   11610:	1ac0      	subs	r0, r0, r3
   11612:	6963      	ldr	r3, [r4, #20]
   11614:	4283      	cmp	r3, r0
   11616:	dc04      	bgt.n	11622 <__swbuf_r+0x42>
   11618:	4621      	mov	r1, r4
   1161a:	4628      	mov	r0, r5
   1161c:	f000 f924 	bl	11868 <_fflush_r>
   11620:	bb30      	cbnz	r0, 11670 <__swbuf_r+0x90>
   11622:	68a3      	ldr	r3, [r4, #8]
   11624:	3001      	adds	r0, #1
   11626:	3b01      	subs	r3, #1
   11628:	60a3      	str	r3, [r4, #8]
   1162a:	6823      	ldr	r3, [r4, #0]
   1162c:	1c5a      	adds	r2, r3, #1
   1162e:	6022      	str	r2, [r4, #0]
   11630:	701e      	strb	r6, [r3, #0]
   11632:	6963      	ldr	r3, [r4, #20]
   11634:	4283      	cmp	r3, r0
   11636:	d004      	beq.n	11642 <__swbuf_r+0x62>
   11638:	89a3      	ldrh	r3, [r4, #12]
   1163a:	07db      	lsls	r3, r3, #31
   1163c:	d506      	bpl.n	1164c <__swbuf_r+0x6c>
   1163e:	2e0a      	cmp	r6, #10
   11640:	d104      	bne.n	1164c <__swbuf_r+0x6c>
   11642:	4621      	mov	r1, r4
   11644:	4628      	mov	r0, r5
   11646:	f000 f90f 	bl	11868 <_fflush_r>
   1164a:	b988      	cbnz	r0, 11670 <__swbuf_r+0x90>
   1164c:	4638      	mov	r0, r7
   1164e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11650:	4b0a      	ldr	r3, [pc, #40]	; (1167c <__swbuf_r+0x9c>)
   11652:	429c      	cmp	r4, r3
   11654:	d101      	bne.n	1165a <__swbuf_r+0x7a>
   11656:	68ac      	ldr	r4, [r5, #8]
   11658:	e7cf      	b.n	115fa <__swbuf_r+0x1a>
   1165a:	4b09      	ldr	r3, [pc, #36]	; (11680 <__swbuf_r+0xa0>)
   1165c:	429c      	cmp	r4, r3
   1165e:	bf08      	it	eq
   11660:	68ec      	ldreq	r4, [r5, #12]
   11662:	e7ca      	b.n	115fa <__swbuf_r+0x1a>
   11664:	4621      	mov	r1, r4
   11666:	4628      	mov	r0, r5
   11668:	f000 f80c 	bl	11684 <__swsetup_r>
   1166c:	2800      	cmp	r0, #0
   1166e:	d0cb      	beq.n	11608 <__swbuf_r+0x28>
   11670:	f04f 37ff 	mov.w	r7, #4294967295
   11674:	e7ea      	b.n	1164c <__swbuf_r+0x6c>
   11676:	bf00      	nop
   11678:	000278c0 	.word	0x000278c0
   1167c:	000278e0 	.word	0x000278e0
   11680:	000278a0 	.word	0x000278a0

00011684 <__swsetup_r>:
   11684:	4b32      	ldr	r3, [pc, #200]	; (11750 <__swsetup_r+0xcc>)
   11686:	b570      	push	{r4, r5, r6, lr}
   11688:	681d      	ldr	r5, [r3, #0]
   1168a:	4606      	mov	r6, r0
   1168c:	460c      	mov	r4, r1
   1168e:	b125      	cbz	r5, 1169a <__swsetup_r+0x16>
   11690:	69ab      	ldr	r3, [r5, #24]
   11692:	b913      	cbnz	r3, 1169a <__swsetup_r+0x16>
   11694:	4628      	mov	r0, r5
   11696:	f000 f965 	bl	11964 <__sinit>
   1169a:	4b2e      	ldr	r3, [pc, #184]	; (11754 <__swsetup_r+0xd0>)
   1169c:	429c      	cmp	r4, r3
   1169e:	d10f      	bne.n	116c0 <__swsetup_r+0x3c>
   116a0:	686c      	ldr	r4, [r5, #4]
   116a2:	89a3      	ldrh	r3, [r4, #12]
   116a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   116a8:	0719      	lsls	r1, r3, #28
   116aa:	d42c      	bmi.n	11706 <__swsetup_r+0x82>
   116ac:	06dd      	lsls	r5, r3, #27
   116ae:	d411      	bmi.n	116d4 <__swsetup_r+0x50>
   116b0:	2309      	movs	r3, #9
   116b2:	6033      	str	r3, [r6, #0]
   116b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
   116b8:	f04f 30ff 	mov.w	r0, #4294967295
   116bc:	81a3      	strh	r3, [r4, #12]
   116be:	e03e      	b.n	1173e <__swsetup_r+0xba>
   116c0:	4b25      	ldr	r3, [pc, #148]	; (11758 <__swsetup_r+0xd4>)
   116c2:	429c      	cmp	r4, r3
   116c4:	d101      	bne.n	116ca <__swsetup_r+0x46>
   116c6:	68ac      	ldr	r4, [r5, #8]
   116c8:	e7eb      	b.n	116a2 <__swsetup_r+0x1e>
   116ca:	4b24      	ldr	r3, [pc, #144]	; (1175c <__swsetup_r+0xd8>)
   116cc:	429c      	cmp	r4, r3
   116ce:	bf08      	it	eq
   116d0:	68ec      	ldreq	r4, [r5, #12]
   116d2:	e7e6      	b.n	116a2 <__swsetup_r+0x1e>
   116d4:	0758      	lsls	r0, r3, #29
   116d6:	d512      	bpl.n	116fe <__swsetup_r+0x7a>
   116d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
   116da:	b141      	cbz	r1, 116ee <__swsetup_r+0x6a>
   116dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
   116e0:	4299      	cmp	r1, r3
   116e2:	d002      	beq.n	116ea <__swsetup_r+0x66>
   116e4:	4630      	mov	r0, r6
   116e6:	f7ff f967 	bl	109b8 <_free_r>
   116ea:	2300      	movs	r3, #0
   116ec:	6363      	str	r3, [r4, #52]	; 0x34
   116ee:	89a3      	ldrh	r3, [r4, #12]
   116f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
   116f4:	81a3      	strh	r3, [r4, #12]
   116f6:	2300      	movs	r3, #0
   116f8:	6063      	str	r3, [r4, #4]
   116fa:	6923      	ldr	r3, [r4, #16]
   116fc:	6023      	str	r3, [r4, #0]
   116fe:	89a3      	ldrh	r3, [r4, #12]
   11700:	f043 0308 	orr.w	r3, r3, #8
   11704:	81a3      	strh	r3, [r4, #12]
   11706:	6923      	ldr	r3, [r4, #16]
   11708:	b94b      	cbnz	r3, 1171e <__swsetup_r+0x9a>
   1170a:	89a3      	ldrh	r3, [r4, #12]
   1170c:	f403 7320 	and.w	r3, r3, #640	; 0x280
   11710:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   11714:	d003      	beq.n	1171e <__swsetup_r+0x9a>
   11716:	4621      	mov	r1, r4
   11718:	4630      	mov	r0, r6
   1171a:	f000 f9a5 	bl	11a68 <__smakebuf_r>
   1171e:	89a0      	ldrh	r0, [r4, #12]
   11720:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   11724:	f010 0301 	ands.w	r3, r0, #1
   11728:	d00a      	beq.n	11740 <__swsetup_r+0xbc>
   1172a:	2300      	movs	r3, #0
   1172c:	60a3      	str	r3, [r4, #8]
   1172e:	6963      	ldr	r3, [r4, #20]
   11730:	425b      	negs	r3, r3
   11732:	61a3      	str	r3, [r4, #24]
   11734:	6923      	ldr	r3, [r4, #16]
   11736:	b943      	cbnz	r3, 1174a <__swsetup_r+0xc6>
   11738:	f010 0080 	ands.w	r0, r0, #128	; 0x80
   1173c:	d1ba      	bne.n	116b4 <__swsetup_r+0x30>
   1173e:	bd70      	pop	{r4, r5, r6, pc}
   11740:	0781      	lsls	r1, r0, #30
   11742:	bf58      	it	pl
   11744:	6963      	ldrpl	r3, [r4, #20]
   11746:	60a3      	str	r3, [r4, #8]
   11748:	e7f4      	b.n	11734 <__swsetup_r+0xb0>
   1174a:	2000      	movs	r0, #0
   1174c:	e7f7      	b.n	1173e <__swsetup_r+0xba>
   1174e:	bf00      	nop
   11750:	200000cc 	.word	0x200000cc
   11754:	000278c0 	.word	0x000278c0
   11758:	000278e0 	.word	0x000278e0
   1175c:	000278a0 	.word	0x000278a0

00011760 <__sflush_r>:
   11760:	898a      	ldrh	r2, [r1, #12]
   11762:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11766:	4605      	mov	r5, r0
   11768:	0710      	lsls	r0, r2, #28
   1176a:	460c      	mov	r4, r1
   1176c:	d458      	bmi.n	11820 <__sflush_r+0xc0>
   1176e:	684b      	ldr	r3, [r1, #4]
   11770:	2b00      	cmp	r3, #0
   11772:	dc05      	bgt.n	11780 <__sflush_r+0x20>
   11774:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   11776:	2b00      	cmp	r3, #0
   11778:	dc02      	bgt.n	11780 <__sflush_r+0x20>
   1177a:	2000      	movs	r0, #0
   1177c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   11780:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   11782:	2e00      	cmp	r6, #0
   11784:	d0f9      	beq.n	1177a <__sflush_r+0x1a>
   11786:	2300      	movs	r3, #0
   11788:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
   1178c:	682f      	ldr	r7, [r5, #0]
   1178e:	602b      	str	r3, [r5, #0]
   11790:	d032      	beq.n	117f8 <__sflush_r+0x98>
   11792:	6d60      	ldr	r0, [r4, #84]	; 0x54
   11794:	89a3      	ldrh	r3, [r4, #12]
   11796:	075a      	lsls	r2, r3, #29
   11798:	d505      	bpl.n	117a6 <__sflush_r+0x46>
   1179a:	6863      	ldr	r3, [r4, #4]
   1179c:	1ac0      	subs	r0, r0, r3
   1179e:	6b63      	ldr	r3, [r4, #52]	; 0x34
   117a0:	b10b      	cbz	r3, 117a6 <__sflush_r+0x46>
   117a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
   117a4:	1ac0      	subs	r0, r0, r3
   117a6:	2300      	movs	r3, #0
   117a8:	4602      	mov	r2, r0
   117aa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   117ac:	4628      	mov	r0, r5
   117ae:	6a21      	ldr	r1, [r4, #32]
   117b0:	47b0      	blx	r6
   117b2:	1c43      	adds	r3, r0, #1
   117b4:	89a3      	ldrh	r3, [r4, #12]
   117b6:	d106      	bne.n	117c6 <__sflush_r+0x66>
   117b8:	6829      	ldr	r1, [r5, #0]
   117ba:	291d      	cmp	r1, #29
   117bc:	d82c      	bhi.n	11818 <__sflush_r+0xb8>
   117be:	4a29      	ldr	r2, [pc, #164]	; (11864 <__sflush_r+0x104>)
   117c0:	40ca      	lsrs	r2, r1
   117c2:	07d6      	lsls	r6, r2, #31
   117c4:	d528      	bpl.n	11818 <__sflush_r+0xb8>
   117c6:	2200      	movs	r2, #0
   117c8:	04d9      	lsls	r1, r3, #19
   117ca:	6062      	str	r2, [r4, #4]
   117cc:	6922      	ldr	r2, [r4, #16]
   117ce:	6022      	str	r2, [r4, #0]
   117d0:	d504      	bpl.n	117dc <__sflush_r+0x7c>
   117d2:	1c42      	adds	r2, r0, #1
   117d4:	d101      	bne.n	117da <__sflush_r+0x7a>
   117d6:	682b      	ldr	r3, [r5, #0]
   117d8:	b903      	cbnz	r3, 117dc <__sflush_r+0x7c>
   117da:	6560      	str	r0, [r4, #84]	; 0x54
   117dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
   117de:	602f      	str	r7, [r5, #0]
   117e0:	2900      	cmp	r1, #0
   117e2:	d0ca      	beq.n	1177a <__sflush_r+0x1a>
   117e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
   117e8:	4299      	cmp	r1, r3
   117ea:	d002      	beq.n	117f2 <__sflush_r+0x92>
   117ec:	4628      	mov	r0, r5
   117ee:	f7ff f8e3 	bl	109b8 <_free_r>
   117f2:	2000      	movs	r0, #0
   117f4:	6360      	str	r0, [r4, #52]	; 0x34
   117f6:	e7c1      	b.n	1177c <__sflush_r+0x1c>
   117f8:	6a21      	ldr	r1, [r4, #32]
   117fa:	2301      	movs	r3, #1
   117fc:	4628      	mov	r0, r5
   117fe:	47b0      	blx	r6
   11800:	1c41      	adds	r1, r0, #1
   11802:	d1c7      	bne.n	11794 <__sflush_r+0x34>
   11804:	682b      	ldr	r3, [r5, #0]
   11806:	2b00      	cmp	r3, #0
   11808:	d0c4      	beq.n	11794 <__sflush_r+0x34>
   1180a:	2b1d      	cmp	r3, #29
   1180c:	d001      	beq.n	11812 <__sflush_r+0xb2>
   1180e:	2b16      	cmp	r3, #22
   11810:	d101      	bne.n	11816 <__sflush_r+0xb6>
   11812:	602f      	str	r7, [r5, #0]
   11814:	e7b1      	b.n	1177a <__sflush_r+0x1a>
   11816:	89a3      	ldrh	r3, [r4, #12]
   11818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1181c:	81a3      	strh	r3, [r4, #12]
   1181e:	e7ad      	b.n	1177c <__sflush_r+0x1c>
   11820:	690f      	ldr	r7, [r1, #16]
   11822:	2f00      	cmp	r7, #0
   11824:	d0a9      	beq.n	1177a <__sflush_r+0x1a>
   11826:	0793      	lsls	r3, r2, #30
   11828:	680e      	ldr	r6, [r1, #0]
   1182a:	600f      	str	r7, [r1, #0]
   1182c:	bf0c      	ite	eq
   1182e:	694b      	ldreq	r3, [r1, #20]
   11830:	2300      	movne	r3, #0
   11832:	eba6 0807 	sub.w	r8, r6, r7
   11836:	608b      	str	r3, [r1, #8]
   11838:	f1b8 0f00 	cmp.w	r8, #0
   1183c:	dd9d      	ble.n	1177a <__sflush_r+0x1a>
   1183e:	4643      	mov	r3, r8
   11840:	463a      	mov	r2, r7
   11842:	6a21      	ldr	r1, [r4, #32]
   11844:	4628      	mov	r0, r5
   11846:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   11848:	47b0      	blx	r6
   1184a:	2800      	cmp	r0, #0
   1184c:	dc06      	bgt.n	1185c <__sflush_r+0xfc>
   1184e:	89a3      	ldrh	r3, [r4, #12]
   11850:	f04f 30ff 	mov.w	r0, #4294967295
   11854:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   11858:	81a3      	strh	r3, [r4, #12]
   1185a:	e78f      	b.n	1177c <__sflush_r+0x1c>
   1185c:	4407      	add	r7, r0
   1185e:	eba8 0800 	sub.w	r8, r8, r0
   11862:	e7e9      	b.n	11838 <__sflush_r+0xd8>
   11864:	20400001 	.word	0x20400001

00011868 <_fflush_r>:
   11868:	b538      	push	{r3, r4, r5, lr}
   1186a:	690b      	ldr	r3, [r1, #16]
   1186c:	4605      	mov	r5, r0
   1186e:	460c      	mov	r4, r1
   11870:	b913      	cbnz	r3, 11878 <_fflush_r+0x10>
   11872:	2500      	movs	r5, #0
   11874:	4628      	mov	r0, r5
   11876:	bd38      	pop	{r3, r4, r5, pc}
   11878:	b118      	cbz	r0, 11882 <_fflush_r+0x1a>
   1187a:	6983      	ldr	r3, [r0, #24]
   1187c:	b90b      	cbnz	r3, 11882 <_fflush_r+0x1a>
   1187e:	f000 f871 	bl	11964 <__sinit>
   11882:	4b14      	ldr	r3, [pc, #80]	; (118d4 <_fflush_r+0x6c>)
   11884:	429c      	cmp	r4, r3
   11886:	d11b      	bne.n	118c0 <_fflush_r+0x58>
   11888:	686c      	ldr	r4, [r5, #4]
   1188a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   1188e:	2b00      	cmp	r3, #0
   11890:	d0ef      	beq.n	11872 <_fflush_r+0xa>
   11892:	6e62      	ldr	r2, [r4, #100]	; 0x64
   11894:	07d0      	lsls	r0, r2, #31
   11896:	d404      	bmi.n	118a2 <_fflush_r+0x3a>
   11898:	0599      	lsls	r1, r3, #22
   1189a:	d402      	bmi.n	118a2 <_fflush_r+0x3a>
   1189c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1189e:	f000 ffc8 	bl	12832 <__retarget_lock_acquire_recursive>
   118a2:	4628      	mov	r0, r5
   118a4:	4621      	mov	r1, r4
   118a6:	f7ff ff5b 	bl	11760 <__sflush_r>
   118aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
   118ac:	4605      	mov	r5, r0
   118ae:	07da      	lsls	r2, r3, #31
   118b0:	d4e0      	bmi.n	11874 <_fflush_r+0xc>
   118b2:	89a3      	ldrh	r3, [r4, #12]
   118b4:	059b      	lsls	r3, r3, #22
   118b6:	d4dd      	bmi.n	11874 <_fflush_r+0xc>
   118b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   118ba:	f000 ffc2 	bl	12842 <__retarget_lock_release_recursive>
   118be:	e7d9      	b.n	11874 <_fflush_r+0xc>
   118c0:	4b05      	ldr	r3, [pc, #20]	; (118d8 <_fflush_r+0x70>)
   118c2:	429c      	cmp	r4, r3
   118c4:	d101      	bne.n	118ca <_fflush_r+0x62>
   118c6:	68ac      	ldr	r4, [r5, #8]
   118c8:	e7df      	b.n	1188a <_fflush_r+0x22>
   118ca:	4b04      	ldr	r3, [pc, #16]	; (118dc <_fflush_r+0x74>)
   118cc:	429c      	cmp	r4, r3
   118ce:	bf08      	it	eq
   118d0:	68ec      	ldreq	r4, [r5, #12]
   118d2:	e7da      	b.n	1188a <_fflush_r+0x22>
   118d4:	000278c0 	.word	0x000278c0
   118d8:	000278e0 	.word	0x000278e0
   118dc:	000278a0 	.word	0x000278a0

000118e0 <std>:
   118e0:	2300      	movs	r3, #0
   118e2:	b510      	push	{r4, lr}
   118e4:	4604      	mov	r4, r0
   118e6:	6083      	str	r3, [r0, #8]
   118e8:	8181      	strh	r1, [r0, #12]
   118ea:	4619      	mov	r1, r3
   118ec:	6643      	str	r3, [r0, #100]	; 0x64
   118ee:	81c2      	strh	r2, [r0, #14]
   118f0:	2208      	movs	r2, #8
   118f2:	6183      	str	r3, [r0, #24]
   118f4:	e9c0 3300 	strd	r3, r3, [r0]
   118f8:	e9c0 3304 	strd	r3, r3, [r0, #16]
   118fc:	305c      	adds	r0, #92	; 0x5c
   118fe:	f004 fc03 	bl	16108 <memset>
   11902:	4b05      	ldr	r3, [pc, #20]	; (11918 <std+0x38>)
   11904:	6224      	str	r4, [r4, #32]
   11906:	6263      	str	r3, [r4, #36]	; 0x24
   11908:	4b04      	ldr	r3, [pc, #16]	; (1191c <std+0x3c>)
   1190a:	62a3      	str	r3, [r4, #40]	; 0x28
   1190c:	4b04      	ldr	r3, [pc, #16]	; (11920 <std+0x40>)
   1190e:	62e3      	str	r3, [r4, #44]	; 0x2c
   11910:	4b04      	ldr	r3, [pc, #16]	; (11924 <std+0x44>)
   11912:	6323      	str	r3, [r4, #48]	; 0x30
   11914:	bd10      	pop	{r4, pc}
   11916:	bf00      	nop
   11918:	00016bfb 	.word	0x00016bfb
   1191c:	00016c1d 	.word	0x00016c1d
   11920:	00016c55 	.word	0x00016c55
   11924:	00016c79 	.word	0x00016c79

00011928 <_cleanup_r>:
   11928:	4901      	ldr	r1, [pc, #4]	; (11930 <_cleanup_r+0x8>)
   1192a:	f004 be53 	b.w	165d4 <_fwalk_reent>
   1192e:	bf00      	nop
   11930:	00011869 	.word	0x00011869

00011934 <__sfp_lock_acquire>:
   11934:	4801      	ldr	r0, [pc, #4]	; (1193c <__sfp_lock_acquire+0x8>)
   11936:	f000 bf7c 	b.w	12832 <__retarget_lock_acquire_recursive>
   1193a:	bf00      	nop
   1193c:	200002c8 	.word	0x200002c8

00011940 <__sfp_lock_release>:
   11940:	4801      	ldr	r0, [pc, #4]	; (11948 <__sfp_lock_release+0x8>)
   11942:	f000 bf7e 	b.w	12842 <__retarget_lock_release_recursive>
   11946:	bf00      	nop
   11948:	200002c8 	.word	0x200002c8

0001194c <__sinit_lock_acquire>:
   1194c:	4801      	ldr	r0, [pc, #4]	; (11954 <__sinit_lock_acquire+0x8>)
   1194e:	f000 bf70 	b.w	12832 <__retarget_lock_acquire_recursive>
   11952:	bf00      	nop
   11954:	200002dc 	.word	0x200002dc

00011958 <__sinit_lock_release>:
   11958:	4801      	ldr	r0, [pc, #4]	; (11960 <__sinit_lock_release+0x8>)
   1195a:	f000 bf72 	b.w	12842 <__retarget_lock_release_recursive>
   1195e:	bf00      	nop
   11960:	200002dc 	.word	0x200002dc

00011964 <__sinit>:
   11964:	b510      	push	{r4, lr}
   11966:	4604      	mov	r4, r0
   11968:	f7ff fff0 	bl	1194c <__sinit_lock_acquire>
   1196c:	69a3      	ldr	r3, [r4, #24]
   1196e:	b11b      	cbz	r3, 11978 <__sinit+0x14>
   11970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   11974:	f7ff bff0 	b.w	11958 <__sinit_lock_release>
   11978:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
   1197c:	6523      	str	r3, [r4, #80]	; 0x50
   1197e:	4620      	mov	r0, r4
   11980:	4b12      	ldr	r3, [pc, #72]	; (119cc <__sinit+0x68>)
   11982:	4a13      	ldr	r2, [pc, #76]	; (119d0 <__sinit+0x6c>)
   11984:	681b      	ldr	r3, [r3, #0]
   11986:	62a2      	str	r2, [r4, #40]	; 0x28
   11988:	42a3      	cmp	r3, r4
   1198a:	bf04      	itt	eq
   1198c:	2301      	moveq	r3, #1
   1198e:	61a3      	streq	r3, [r4, #24]
   11990:	f000 f820 	bl	119d4 <__sfp>
   11994:	6060      	str	r0, [r4, #4]
   11996:	4620      	mov	r0, r4
   11998:	f000 f81c 	bl	119d4 <__sfp>
   1199c:	60a0      	str	r0, [r4, #8]
   1199e:	4620      	mov	r0, r4
   119a0:	f000 f818 	bl	119d4 <__sfp>
   119a4:	2200      	movs	r2, #0
   119a6:	2104      	movs	r1, #4
   119a8:	60e0      	str	r0, [r4, #12]
   119aa:	6860      	ldr	r0, [r4, #4]
   119ac:	f7ff ff98 	bl	118e0 <std>
   119b0:	2201      	movs	r2, #1
   119b2:	2109      	movs	r1, #9
   119b4:	68a0      	ldr	r0, [r4, #8]
   119b6:	f7ff ff93 	bl	118e0 <std>
   119ba:	2202      	movs	r2, #2
   119bc:	2112      	movs	r1, #18
   119be:	68e0      	ldr	r0, [r4, #12]
   119c0:	f7ff ff8e 	bl	118e0 <std>
   119c4:	2301      	movs	r3, #1
   119c6:	61a3      	str	r3, [r4, #24]
   119c8:	e7d2      	b.n	11970 <__sinit+0xc>
   119ca:	bf00      	nop
   119cc:	0002789c 	.word	0x0002789c
   119d0:	00011929 	.word	0x00011929

000119d4 <__sfp>:
   119d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   119d6:	4607      	mov	r7, r0
   119d8:	f7ff ffac 	bl	11934 <__sfp_lock_acquire>
   119dc:	4b1e      	ldr	r3, [pc, #120]	; (11a58 <__sfp+0x84>)
   119de:	681e      	ldr	r6, [r3, #0]
   119e0:	69b3      	ldr	r3, [r6, #24]
   119e2:	b913      	cbnz	r3, 119ea <__sfp+0x16>
   119e4:	4630      	mov	r0, r6
   119e6:	f7ff ffbd 	bl	11964 <__sinit>
   119ea:	3648      	adds	r6, #72	; 0x48
   119ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
   119f0:	3b01      	subs	r3, #1
   119f2:	d503      	bpl.n	119fc <__sfp+0x28>
   119f4:	6833      	ldr	r3, [r6, #0]
   119f6:	b30b      	cbz	r3, 11a3c <__sfp+0x68>
   119f8:	6836      	ldr	r6, [r6, #0]
   119fa:	e7f7      	b.n	119ec <__sfp+0x18>
   119fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   11a00:	b9d5      	cbnz	r5, 11a38 <__sfp+0x64>
   11a02:	4b16      	ldr	r3, [pc, #88]	; (11a5c <__sfp+0x88>)
   11a04:	f104 0058 	add.w	r0, r4, #88	; 0x58
   11a08:	6665      	str	r5, [r4, #100]	; 0x64
   11a0a:	60e3      	str	r3, [r4, #12]
   11a0c:	f000 ff08 	bl	12820 <__retarget_lock_init_recursive>
   11a10:	f7ff ff96 	bl	11940 <__sfp_lock_release>
   11a14:	2208      	movs	r2, #8
   11a16:	4629      	mov	r1, r5
   11a18:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   11a1c:	6025      	str	r5, [r4, #0]
   11a1e:	61a5      	str	r5, [r4, #24]
   11a20:	e9c4 5501 	strd	r5, r5, [r4, #4]
   11a24:	e9c4 5504 	strd	r5, r5, [r4, #16]
   11a28:	f004 fb6e 	bl	16108 <memset>
   11a2c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
   11a30:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
   11a34:	4620      	mov	r0, r4
   11a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11a38:	3468      	adds	r4, #104	; 0x68
   11a3a:	e7d9      	b.n	119f0 <__sfp+0x1c>
   11a3c:	2104      	movs	r1, #4
   11a3e:	4638      	mov	r0, r7
   11a40:	f004 fdb2 	bl	165a8 <__sfmoreglue>
   11a44:	4604      	mov	r4, r0
   11a46:	6030      	str	r0, [r6, #0]
   11a48:	2800      	cmp	r0, #0
   11a4a:	d1d5      	bne.n	119f8 <__sfp+0x24>
   11a4c:	f7ff ff78 	bl	11940 <__sfp_lock_release>
   11a50:	230c      	movs	r3, #12
   11a52:	603b      	str	r3, [r7, #0]
   11a54:	e7ee      	b.n	11a34 <__sfp+0x60>
   11a56:	bf00      	nop
   11a58:	0002789c 	.word	0x0002789c
   11a5c:	ffff0001 	.word	0xffff0001

00011a60 <_localeconv_r>:
   11a60:	4800      	ldr	r0, [pc, #0]	; (11a64 <_localeconv_r+0x4>)
   11a62:	4770      	bx	lr
   11a64:	20000220 	.word	0x20000220

00011a68 <__smakebuf_r>:
   11a68:	898b      	ldrh	r3, [r1, #12]
   11a6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
   11a6c:	079d      	lsls	r5, r3, #30
   11a6e:	4606      	mov	r6, r0
   11a70:	460c      	mov	r4, r1
   11a72:	d507      	bpl.n	11a84 <__smakebuf_r+0x1c>
   11a74:	f104 0347 	add.w	r3, r4, #71	; 0x47
   11a78:	6023      	str	r3, [r4, #0]
   11a7a:	6123      	str	r3, [r4, #16]
   11a7c:	2301      	movs	r3, #1
   11a7e:	6163      	str	r3, [r4, #20]
   11a80:	b002      	add	sp, #8
   11a82:	bd70      	pop	{r4, r5, r6, pc}
   11a84:	ab01      	add	r3, sp, #4
   11a86:	466a      	mov	r2, sp
   11a88:	f004 fdc3 	bl	16612 <__swhatbuf_r>
   11a8c:	9900      	ldr	r1, [sp, #0]
   11a8e:	4605      	mov	r5, r0
   11a90:	4630      	mov	r0, r6
   11a92:	f7fe ffdf 	bl	10a54 <_malloc_r>
   11a96:	b948      	cbnz	r0, 11aac <__smakebuf_r+0x44>
   11a98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   11a9c:	059a      	lsls	r2, r3, #22
   11a9e:	d4ef      	bmi.n	11a80 <__smakebuf_r+0x18>
   11aa0:	f023 0303 	bic.w	r3, r3, #3
   11aa4:	f043 0302 	orr.w	r3, r3, #2
   11aa8:	81a3      	strh	r3, [r4, #12]
   11aaa:	e7e3      	b.n	11a74 <__smakebuf_r+0xc>
   11aac:	4b0d      	ldr	r3, [pc, #52]	; (11ae4 <__smakebuf_r+0x7c>)
   11aae:	62b3      	str	r3, [r6, #40]	; 0x28
   11ab0:	89a3      	ldrh	r3, [r4, #12]
   11ab2:	6020      	str	r0, [r4, #0]
   11ab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   11ab8:	6120      	str	r0, [r4, #16]
   11aba:	81a3      	strh	r3, [r4, #12]
   11abc:	9b00      	ldr	r3, [sp, #0]
   11abe:	6163      	str	r3, [r4, #20]
   11ac0:	9b01      	ldr	r3, [sp, #4]
   11ac2:	b15b      	cbz	r3, 11adc <__smakebuf_r+0x74>
   11ac4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   11ac8:	4630      	mov	r0, r6
   11aca:	f000 f89b 	bl	11c04 <_isatty_r>
   11ace:	b128      	cbz	r0, 11adc <__smakebuf_r+0x74>
   11ad0:	89a3      	ldrh	r3, [r4, #12]
   11ad2:	f023 0303 	bic.w	r3, r3, #3
   11ad6:	f043 0301 	orr.w	r3, r3, #1
   11ada:	81a3      	strh	r3, [r4, #12]
   11adc:	89a0      	ldrh	r0, [r4, #12]
   11ade:	4305      	orrs	r5, r0
   11ae0:	81a5      	strh	r5, [r4, #12]
   11ae2:	e7cd      	b.n	11a80 <__smakebuf_r+0x18>
   11ae4:	00011929 	.word	0x00011929

00011ae8 <__malloc_lock>:
   11ae8:	4801      	ldr	r0, [pc, #4]	; (11af0 <__malloc_lock+0x8>)
   11aea:	f000 bea2 	b.w	12832 <__retarget_lock_acquire_recursive>
   11aee:	bf00      	nop
   11af0:	200002b4 	.word	0x200002b4

00011af4 <__malloc_unlock>:
   11af4:	4801      	ldr	r0, [pc, #4]	; (11afc <__malloc_unlock+0x8>)
   11af6:	f000 bea4 	b.w	12842 <__retarget_lock_release_recursive>
   11afa:	bf00      	nop
   11afc:	200002b4 	.word	0x200002b4

00011b00 <__pow5mult>:
   11b00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   11b04:	4615      	mov	r5, r2
   11b06:	f012 0203 	ands.w	r2, r2, #3
   11b0a:	4606      	mov	r6, r0
   11b0c:	460f      	mov	r7, r1
   11b0e:	d007      	beq.n	11b20 <__pow5mult+0x20>
   11b10:	3a01      	subs	r2, #1
   11b12:	4c21      	ldr	r4, [pc, #132]	; (11b98 <__pow5mult+0x98>)
   11b14:	2300      	movs	r3, #0
   11b16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
   11b1a:	f004 fde9 	bl	166f0 <__multadd>
   11b1e:	4607      	mov	r7, r0
   11b20:	10ad      	asrs	r5, r5, #2
   11b22:	d035      	beq.n	11b90 <__pow5mult+0x90>
   11b24:	6a74      	ldr	r4, [r6, #36]	; 0x24
   11b26:	b93c      	cbnz	r4, 11b38 <__pow5mult+0x38>
   11b28:	2010      	movs	r0, #16
   11b2a:	f7fe ff35 	bl	10998 <malloc>
   11b2e:	6270      	str	r0, [r6, #36]	; 0x24
   11b30:	6004      	str	r4, [r0, #0]
   11b32:	60c4      	str	r4, [r0, #12]
   11b34:	e9c0 4401 	strd	r4, r4, [r0, #4]
   11b38:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
   11b3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
   11b40:	b94c      	cbnz	r4, 11b56 <__pow5mult+0x56>
   11b42:	f240 2171 	movw	r1, #625	; 0x271
   11b46:	4630      	mov	r0, r6
   11b48:	f004 fe5f 	bl	1680a <__i2b>
   11b4c:	2300      	movs	r3, #0
   11b4e:	4604      	mov	r4, r0
   11b50:	f8c8 0008 	str.w	r0, [r8, #8]
   11b54:	6003      	str	r3, [r0, #0]
   11b56:	f04f 0900 	mov.w	r9, #0
   11b5a:	07eb      	lsls	r3, r5, #31
   11b5c:	d50a      	bpl.n	11b74 <__pow5mult+0x74>
   11b5e:	4639      	mov	r1, r7
   11b60:	4622      	mov	r2, r4
   11b62:	4630      	mov	r0, r6
   11b64:	f004 fe5a 	bl	1681c <__multiply>
   11b68:	4680      	mov	r8, r0
   11b6a:	4639      	mov	r1, r7
   11b6c:	4630      	mov	r0, r6
   11b6e:	4647      	mov	r7, r8
   11b70:	f004 fda7 	bl	166c2 <_Bfree>
   11b74:	106d      	asrs	r5, r5, #1
   11b76:	d00b      	beq.n	11b90 <__pow5mult+0x90>
   11b78:	6820      	ldr	r0, [r4, #0]
   11b7a:	b938      	cbnz	r0, 11b8c <__pow5mult+0x8c>
   11b7c:	4622      	mov	r2, r4
   11b7e:	4621      	mov	r1, r4
   11b80:	4630      	mov	r0, r6
   11b82:	f004 fe4b 	bl	1681c <__multiply>
   11b86:	6020      	str	r0, [r4, #0]
   11b88:	f8c0 9000 	str.w	r9, [r0]
   11b8c:	4604      	mov	r4, r0
   11b8e:	e7e4      	b.n	11b5a <__pow5mult+0x5a>
   11b90:	4638      	mov	r0, r7
   11b92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   11b96:	bf00      	nop
   11b98:	00027900 	.word	0x00027900

00011b9c <_write_r>:
   11b9c:	b538      	push	{r3, r4, r5, lr}
   11b9e:	4604      	mov	r4, r0
   11ba0:	4d06      	ldr	r5, [pc, #24]	; (11bbc <_write_r+0x20>)
   11ba2:	4608      	mov	r0, r1
   11ba4:	4611      	mov	r1, r2
   11ba6:	2200      	movs	r2, #0
   11ba8:	602a      	str	r2, [r5, #0]
   11baa:	461a      	mov	r2, r3
   11bac:	f000 fe1f 	bl	127ee <_write>
   11bb0:	1c43      	adds	r3, r0, #1
   11bb2:	d102      	bne.n	11bba <_write_r+0x1e>
   11bb4:	682b      	ldr	r3, [r5, #0]
   11bb6:	b103      	cbz	r3, 11bba <_write_r+0x1e>
   11bb8:	6023      	str	r3, [r4, #0]
   11bba:	bd38      	pop	{r3, r4, r5, pc}
   11bbc:	20006e30 	.word	0x20006e30

00011bc0 <_close_r>:
   11bc0:	b538      	push	{r3, r4, r5, lr}
   11bc2:	2300      	movs	r3, #0
   11bc4:	4d05      	ldr	r5, [pc, #20]	; (11bdc <_close_r+0x1c>)
   11bc6:	4604      	mov	r4, r0
   11bc8:	4608      	mov	r0, r1
   11bca:	602b      	str	r3, [r5, #0]
   11bcc:	f000 fe15 	bl	127fa <_close>
   11bd0:	1c43      	adds	r3, r0, #1
   11bd2:	d102      	bne.n	11bda <_close_r+0x1a>
   11bd4:	682b      	ldr	r3, [r5, #0]
   11bd6:	b103      	cbz	r3, 11bda <_close_r+0x1a>
   11bd8:	6023      	str	r3, [r4, #0]
   11bda:	bd38      	pop	{r3, r4, r5, pc}
   11bdc:	20006e30 	.word	0x20006e30

00011be0 <_fstat_r>:
   11be0:	b538      	push	{r3, r4, r5, lr}
   11be2:	2300      	movs	r3, #0
   11be4:	4d06      	ldr	r5, [pc, #24]	; (11c00 <_fstat_r+0x20>)
   11be6:	4604      	mov	r4, r0
   11be8:	4608      	mov	r0, r1
   11bea:	4611      	mov	r1, r2
   11bec:	602b      	str	r3, [r5, #0]
   11bee:	f000 fe12 	bl	12816 <_fstat>
   11bf2:	1c43      	adds	r3, r0, #1
   11bf4:	d102      	bne.n	11bfc <_fstat_r+0x1c>
   11bf6:	682b      	ldr	r3, [r5, #0]
   11bf8:	b103      	cbz	r3, 11bfc <_fstat_r+0x1c>
   11bfa:	6023      	str	r3, [r4, #0]
   11bfc:	bd38      	pop	{r3, r4, r5, pc}
   11bfe:	bf00      	nop
   11c00:	20006e30 	.word	0x20006e30

00011c04 <_isatty_r>:
   11c04:	b538      	push	{r3, r4, r5, lr}
   11c06:	2300      	movs	r3, #0
   11c08:	4d05      	ldr	r5, [pc, #20]	; (11c20 <_isatty_r+0x1c>)
   11c0a:	4604      	mov	r4, r0
   11c0c:	4608      	mov	r0, r1
   11c0e:	602b      	str	r3, [r5, #0]
   11c10:	f000 fdf8 	bl	12804 <_isatty>
   11c14:	1c43      	adds	r3, r0, #1
   11c16:	d102      	bne.n	11c1e <_isatty_r+0x1a>
   11c18:	682b      	ldr	r3, [r5, #0]
   11c1a:	b103      	cbz	r3, 11c1e <_isatty_r+0x1a>
   11c1c:	6023      	str	r3, [r4, #0]
   11c1e:	bd38      	pop	{r3, r4, r5, pc}
   11c20:	20006e30 	.word	0x20006e30

00011c24 <_lseek_r>:
   11c24:	b538      	push	{r3, r4, r5, lr}
   11c26:	4604      	mov	r4, r0
   11c28:	4d06      	ldr	r5, [pc, #24]	; (11c44 <_lseek_r+0x20>)
   11c2a:	4608      	mov	r0, r1
   11c2c:	4611      	mov	r1, r2
   11c2e:	2200      	movs	r2, #0
   11c30:	602a      	str	r2, [r5, #0]
   11c32:	461a      	mov	r2, r3
   11c34:	f000 fde4 	bl	12800 <_lseek>
   11c38:	1c43      	adds	r3, r0, #1
   11c3a:	d102      	bne.n	11c42 <_lseek_r+0x1e>
   11c3c:	682b      	ldr	r3, [r5, #0]
   11c3e:	b103      	cbz	r3, 11c42 <_lseek_r+0x1e>
   11c40:	6023      	str	r3, [r4, #0]
   11c42:	bd38      	pop	{r3, r4, r5, pc}
   11c44:	20006e30 	.word	0x20006e30

00011c48 <_read_r>:
   11c48:	b538      	push	{r3, r4, r5, lr}
   11c4a:	4604      	mov	r4, r0
   11c4c:	4d06      	ldr	r5, [pc, #24]	; (11c68 <_read_r+0x20>)
   11c4e:	4608      	mov	r0, r1
   11c50:	4611      	mov	r1, r2
   11c52:	2200      	movs	r2, #0
   11c54:	602a      	str	r2, [r5, #0]
   11c56:	461a      	mov	r2, r3
   11c58:	f000 fdc3 	bl	127e2 <_read>
   11c5c:	1c43      	adds	r3, r0, #1
   11c5e:	d102      	bne.n	11c66 <_read_r+0x1e>
   11c60:	682b      	ldr	r3, [r5, #0]
   11c62:	b103      	cbz	r3, 11c66 <_read_r+0x1e>
   11c64:	6023      	str	r3, [r4, #0]
   11c66:	bd38      	pop	{r3, r4, r5, pc}
   11c68:	20006e30 	.word	0x20006e30

00011c6c <_Z9ee_hexdecPc>:
long ee_hexdec(char *hex) {
   11c6c:	4601      	mov	r1, r0
  long ret = 0;
   11c6e:	2000      	movs	r0, #0
   11c70:	e007      	b.n	11c82 <_Z9ee_hexdecPc+0x16>
    } else if (c >= 'a' && c <= 'f') {
   11c72:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
   11c76:	b2d2      	uxtb	r2, r2
   11c78:	2a05      	cmp	r2, #5
   11c7a:	d80e      	bhi.n	11c9a <_Z9ee_hexdecPc+0x2e>
      dec = c - 'a' + 10;
   11c7c:	3b57      	subs	r3, #87	; 0x57
    ret = (ret << 4) + dec;
   11c7e:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  while (*hex && ret >= 0) {
   11c82:	780b      	ldrb	r3, [r1, #0]
   11c84:	b193      	cbz	r3, 11cac <_Z9ee_hexdecPc+0x40>
   11c86:	2800      	cmp	r0, #0
   11c88:	db10      	blt.n	11cac <_Z9ee_hexdecPc+0x40>
    c = *hex++;
   11c8a:	3101      	adds	r1, #1
    if (c >= '0' && c <= '9') {
   11c8c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   11c90:	b2d2      	uxtb	r2, r2
   11c92:	2a09      	cmp	r2, #9
   11c94:	d8ed      	bhi.n	11c72 <_Z9ee_hexdecPc+0x6>
      dec = c - '0';
   11c96:	3b30      	subs	r3, #48	; 0x30
   11c98:	e7f1      	b.n	11c7e <_Z9ee_hexdecPc+0x12>
    } else if (c >= 'A' && c <= 'F') {
   11c9a:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
   11c9e:	b2d2      	uxtb	r2, r2
   11ca0:	2a05      	cmp	r2, #5
   11ca2:	d801      	bhi.n	11ca8 <_Z9ee_hexdecPc+0x3c>
      dec = c - 'A' + 10;
   11ca4:	3b37      	subs	r3, #55	; 0x37
   11ca6:	e7ea      	b.n	11c7e <_Z9ee_hexdecPc+0x12>
      return -1;
   11ca8:	f04f 30ff 	mov.w	r0, #4294967295
}
   11cac:	4770      	bx	lr

00011cae <_ZNK6tflite10OpResolver12GetDelegatesEi>:
  // model. This may be used in addition to the standard TfLiteRegistration
  // lookup for graph resolution.
  using TfLiteDelegatePtrVector =
      std::vector<std::unique_ptr<TfLiteDelegate, void (*)(TfLiteDelegate*)>>;
  virtual TfLiteDelegatePtrVector GetDelegates(int num_threads) const {
    return TfLiteDelegatePtrVector();
   11cae:	2200      	movs	r2, #0
   11cb0:	6002      	str	r2, [r0, #0]
   11cb2:	6042      	str	r2, [r0, #4]
   11cb4:	6082      	str	r2, [r0, #8]
  }
   11cb6:	4770      	bx	lr

00011cb8 <_ZNK6tflite10OpResolver24MayContainUserDefinedOpsEv>:
  /// user-defined ops can't be guaranteed.
  ///
  /// Note that "user-defined" ops are not the same as "custom" ops;
  /// BuiltinOpResolver may support certain "custom" ops, in addition to
  /// "builtin" ops, and may not support all of the "builtin" op enum values.
  virtual bool MayContainUserDefinedOps() const { return true; }
   11cb8:	2001      	movs	r0, #1
   11cba:	4770      	bx	lr

00011cbc <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi>:
  // name.
  virtual const TfLiteRegistration* FindOp(const char* op) const = 0;

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(BuiltinOperator op,
   11cbc:	b508      	push	{r3, lr}
                                   int version) const final {
    return FindOp(op);
   11cbe:	6803      	ldr	r3, [r0, #0]
   11cc0:	699b      	ldr	r3, [r3, #24]
   11cc2:	4798      	blx	r3
  }
   11cc4:	bd08      	pop	{r3, pc}

00011cc6 <_ZNK6tflite15MicroOpResolver6FindOpEPKci>:

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(const char* op, int version) const final {
   11cc6:	b508      	push	{r3, lr}
    return FindOp(op);
   11cc8:	6803      	ldr	r3, [r0, #0]
   11cca:	69db      	ldr	r3, [r3, #28]
   11ccc:	4798      	blx	r3
  }
   11cce:	bd08      	pop	{r3, pc}

00011cd0 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE>:
    if (op == BuiltinOperator_CUSTOM) return nullptr;
   11cd0:	2920      	cmp	r1, #32
   11cd2:	d00e      	beq.n	11cf2 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x22>
  const TfLiteRegistration* FindOp(tflite::BuiltinOperator op) const override {
   11cd4:	b410      	push	{r4}
   11cd6:	4604      	mov	r4, r0
    for (unsigned int i = 0; i < registrations_len_; ++i) {
   11cd8:	2300      	movs	r3, #0
   11cda:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
   11cde:	429a      	cmp	r2, r3
   11ce0:	d909      	bls.n	11cf6 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x26>
      const TfLiteRegistration& registration = registrations_[i];
   11ce2:	eb04 1243 	add.w	r2, r4, r3, lsl #5
   11ce6:	1d10      	adds	r0, r2, #4
      if (registration.builtin_code == op) {
   11ce8:	6992      	ldr	r2, [r2, #24]
   11cea:	428a      	cmp	r2, r1
   11cec:	d004      	beq.n	11cf8 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x28>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
   11cee:	3301      	adds	r3, #1
   11cf0:	e7f3      	b.n	11cda <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0xa>
    if (op == BuiltinOperator_CUSTOM) return nullptr;
   11cf2:	2000      	movs	r0, #0
  }
   11cf4:	4770      	bx	lr
    return nullptr;
   11cf6:	2000      	movs	r0, #0
  }
   11cf8:	bc10      	pop	{r4}
   11cfa:	4770      	bx	lr

00011cfc <_ZN6tflite22MicroMutableOpResolverILj6EED1Ev>:
class MicroMutableOpResolver : public MicroOpResolver {
   11cfc:	4770      	bx	lr

00011cfe <_ZN6tflite16MicroModelRunnerIaaLi6EED1Ev>:
class MicroModelRunner {
   11cfe:	b510      	push	{r4, lr}
   11d00:	4604      	mov	r4, r0
   11d02:	300c      	adds	r0, #12
   11d04:	f001 fc57 	bl	135b6 <_ZN6tflite16MicroInterpreterD1Ev>
   11d08:	4620      	mov	r0, r4
   11d0a:	bd10      	pop	{r4, pc}

00011d0c <_ZN6tflite22MicroMutableOpResolverILj6EED0Ev>:
   11d0c:	b510      	push	{r4, lr}
   11d0e:	4604      	mov	r4, r0
   11d10:	f004 f9bd 	bl	1608e <_ZdlPv>
   11d14:	4620      	mov	r0, r4
   11d16:	bd10      	pop	{r4, pc}

00011d18 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE>:
  MicroOpResolver::BuiltinParseFunction GetOpDataParser(
   11d18:	b510      	push	{r4, lr}
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
   11d1a:	f8d0 40e8 	ldr.w	r4, [r0, #232]	; 0xe8
   11d1e:	2c06      	cmp	r4, #6
   11d20:	d801      	bhi.n	11d26 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0xe>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
   11d22:	2300      	movs	r3, #0
   11d24:	e002      	b.n	11d2c <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x14>
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
   11d26:	f004 f9c9 	bl	160bc <abort>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
   11d2a:	3301      	adds	r3, #1
   11d2c:	429c      	cmp	r4, r3
   11d2e:	d908      	bls.n	11d42 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x2a>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
   11d30:	18c2      	adds	r2, r0, r3
   11d32:	f892 20c8 	ldrb.w	r2, [r2, #200]	; 0xc8
   11d36:	428a      	cmp	r2, r1
   11d38:	d1f7      	bne.n	11d2a <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x12>
   11d3a:	3334      	adds	r3, #52	; 0x34
   11d3c:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
   11d40:	e000      	b.n	11d44 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x2c>
    return nullptr;
   11d42:	2000      	movs	r0, #0
  }
   11d44:	bd10      	pop	{r4, pc}

00011d46 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc>:
  const TfLiteRegistration* FindOp(const char* op) const override {
   11d46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11d48:	4605      	mov	r5, r0
   11d4a:	460f      	mov	r7, r1
    for (unsigned int i = 0; i < registrations_len_; ++i) {
   11d4c:	2400      	movs	r4, #0
   11d4e:	e000      	b.n	11d52 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0xc>
   11d50:	3401      	adds	r4, #1
   11d52:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
   11d56:	42a3      	cmp	r3, r4
   11d58:	d90e      	bls.n	11d78 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x32>
      const TfLiteRegistration& registration = registrations_[i];
   11d5a:	eb05 1344 	add.w	r3, r5, r4, lsl #5
   11d5e:	1d1e      	adds	r6, r3, #4
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
   11d60:	699b      	ldr	r3, [r3, #24]
   11d62:	2b20      	cmp	r3, #32
   11d64:	d1f4      	bne.n	11d50 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0xa>
          (strcmp(registration.custom_name, op) == 0)) {
   11d66:	eb05 1344 	add.w	r3, r5, r4, lsl #5
   11d6a:	4639      	mov	r1, r7
   11d6c:	69d8      	ldr	r0, [r3, #28]
   11d6e:	f7ef fba7 	bl	14c0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
   11d72:	2800      	cmp	r0, #0
   11d74:	d1ec      	bne.n	11d50 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0xa>
   11d76:	e000      	b.n	11d7a <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x34>
    return nullptr;
   11d78:	2600      	movs	r6, #0
  }
   11d7a:	4630      	mov	r0, r6
   11d7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00011d7e <_Z6th_prev>:
void th_pre() {}
   11d7e:	4770      	bx	lr

00011d80 <_Z7th_postv>:
void th_post() {}
   11d80:	4770      	bx	lr

00011d82 <_Z16th_command_readyPVc>:
void th_command_ready(char volatile *p_command) {
   11d82:	b508      	push	{r3, lr}
  ee_serial_command_parser_callback((char *)p_command);
   11d84:	f7f0 fdfa 	bl	297c <_Z33ee_serial_command_parser_callbackPc>
}
   11d88:	bd08      	pop	{r3, pc}

00011d8a <_Z10th_strnlenPKcj>:
size_t th_strnlen(const char *str, size_t maxlen) {
   11d8a:	b508      	push	{r3, lr}
  return strnlen(str, maxlen);
   11d8c:	f004 fb48 	bl	16420 <strnlen>
}
   11d90:	bd08      	pop	{r3, pc}

00011d92 <_Z10th_vprintfPKcSt9__va_list>:
int th_vprintf(const char *format, va_list ap) { return vprintf(format, ap); }
   11d92:	b508      	push	{r3, lr}
   11d94:	f7ff fc0e 	bl	115b4 <viprintf>
   11d98:	bd08      	pop	{r3, pc}

00011d9a <_Z9th_printfPKcz>:
void th_printf(const char *p_fmt, ...) {
   11d9a:	b40f      	push	{r0, r1, r2, r3}
   11d9c:	b500      	push	{lr}
   11d9e:	b083      	sub	sp, #12
   11da0:	a904      	add	r1, sp, #16
   11da2:	f851 0b04 	ldr.w	r0, [r1], #4
  va_start(args, p_fmt);
   11da6:	9101      	str	r1, [sp, #4]
  (void)th_vprintf(p_fmt, args); /* ignore return */
   11da8:	f7ff fff3 	bl	11d92 <_Z10th_vprintfPKcSt9__va_list>
}
   11dac:	b003      	add	sp, #12
   11dae:	f85d eb04 	ldr.w	lr, [sp], #4
   11db2:	b004      	add	sp, #16
   11db4:	4770      	bx	lr

00011db6 <_Z24th_serialport_initializev>:
}
   11db6:	4770      	bx	lr

00011db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>:
  #if FLATBUFFERS_LITTLEENDIAN
    return t;
  #else
    return EndianSwap(t);
  #endif
}
   11db8:	4770      	bx	lr

00011dba <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>:
template<typename T> T *GetMutableRoot(void *buf) {
   11dba:	b510      	push	{r4, lr}
   11dbc:	4604      	mov	r4, r0
      EndianScalar(*reinterpret_cast<uoffset_t *>(buf)));
   11dbe:	6800      	ldr	r0, [r0, #0]
   11dc0:	f7ff fffa 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
   11dc4:	4420      	add	r0, r4
   11dc6:	bd10      	pop	{r4, pc}

00011dc8 <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>:
template<typename T> const T *GetRoot(const void *buf) {
   11dc8:	b508      	push	{r3, lr}
  return GetMutableRoot<T>(const_cast<void *>(buf));
   11dca:	f7ff fff6 	bl	11dba <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>
}
   11dce:	bd08      	pop	{r3, pc}

00011dd0 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
   11dd0:	4602      	mov	r2, r0
   11dd2:	b158      	cbz	r0, 11dec <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   11dd4:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
   11dd6:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
   11dda:	2b01      	cmp	r3, #1
   11ddc:	d003      	beq.n	11de6 <sys_notify_validate+0x16>
   11dde:	2b03      	cmp	r3, #3
   11de0:	d107      	bne.n	11df2 <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
   11de2:	6803      	ldr	r3, [r0, #0]
   11de4:	b143      	cbz	r3, 11df8 <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
   11de6:	2000      	movs	r0, #0
   11de8:	6090      	str	r0, [r2, #8]
   11dea:	4770      	bx	lr
		return -EINVAL;
   11dec:	f06f 0015 	mvn.w	r0, #21
   11df0:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
   11df2:	f06f 0015 	mvn.w	r0, #21
   11df6:	4770      	bx	lr
			rv = -EINVAL;
   11df8:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
   11dfc:	4770      	bx	lr

00011dfe <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
   11dfe:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   11e00:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
   11e02:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
   11e06:	6081      	str	r1, [r0, #8]
	switch (method) {
   11e08:	2a03      	cmp	r2, #3
   11e0a:	d103      	bne.n	11e14 <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
   11e0c:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
   11e0e:	2200      	movs	r2, #0
   11e10:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
   11e12:	4770      	bx	lr
	sys_notify_generic_callback rv = NULL;
   11e14:	2000      	movs	r0, #0
   11e16:	e7fa      	b.n	11e0e <sys_notify_finalize+0x10>

00011e18 <arch_printk_char_out>:
}
   11e18:	2000      	movs	r0, #0
   11e1a:	4770      	bx	lr

00011e1c <str_out>:
{
   11e1c:	b410      	push	{r4}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
   11e1e:	680c      	ldr	r4, [r1, #0]
   11e20:	b154      	cbz	r4, 11e38 <str_out+0x1c>
   11e22:	688a      	ldr	r2, [r1, #8]
   11e24:	684b      	ldr	r3, [r1, #4]
   11e26:	429a      	cmp	r2, r3
   11e28:	da06      	bge.n	11e38 <str_out+0x1c>
	if (ctx->count == ctx->max - 1) {
   11e2a:	3b01      	subs	r3, #1
   11e2c:	429a      	cmp	r2, r3
   11e2e:	d008      	beq.n	11e42 <str_out+0x26>
		ctx->str[ctx->count++] = c;
   11e30:	1c53      	adds	r3, r2, #1
   11e32:	608b      	str	r3, [r1, #8]
   11e34:	54a0      	strb	r0, [r4, r2]
   11e36:	e002      	b.n	11e3e <str_out+0x22>
		ctx->count++;
   11e38:	688b      	ldr	r3, [r1, #8]
   11e3a:	3301      	adds	r3, #1
   11e3c:	608b      	str	r3, [r1, #8]
}
   11e3e:	bc10      	pop	{r4}
   11e40:	4770      	bx	lr
		ctx->str[ctx->count++] = '\0';
   11e42:	1c53      	adds	r3, r2, #1
   11e44:	608b      	str	r3, [r1, #8]
   11e46:	2300      	movs	r3, #0
   11e48:	54a3      	strb	r3, [r4, r2]
   11e4a:	e7f8      	b.n	11e3e <str_out+0x22>

00011e4c <printk>:
{
   11e4c:	b40f      	push	{r0, r1, r2, r3}
   11e4e:	b500      	push	{lr}
   11e50:	b083      	sub	sp, #12
   11e52:	a904      	add	r1, sp, #16
   11e54:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
   11e58:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
   11e5a:	f7f1 f8e9 	bl	3030 <vprintk>
}
   11e5e:	b003      	add	sp, #12
   11e60:	f85d eb04 	ldr.w	lr, [sp], #4
   11e64:	b004      	add	sp, #16
   11e66:	4770      	bx	lr

00011e68 <snprintk>:
{
   11e68:	b40c      	push	{r2, r3}
   11e6a:	b500      	push	{lr}
   11e6c:	b083      	sub	sp, #12
   11e6e:	ab04      	add	r3, sp, #16
   11e70:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
   11e74:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
   11e76:	f7f1 f8eb 	bl	3050 <vsnprintk>
}
   11e7a:	b003      	add	sp, #12
   11e7c:	f85d eb04 	ldr.w	lr, [sp], #4
   11e80:	b002      	add	sp, #8
   11e82:	4770      	bx	lr

00011e84 <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
   11e84:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   11e88:	8b81      	ldrh	r1, [r0, #28]
   11e8a:	f021 0107 	bic.w	r1, r1, #7
   11e8e:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
   11e90:	8381      	strh	r1, [r0, #28]
}
   11e92:	4770      	bx	lr

00011e94 <notify_monitors>:
{
   11e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11e98:	4606      	mov	r6, r0
   11e9a:	460f      	mov	r7, r1
   11e9c:	4690      	mov	r8, r2
	return list->head;
   11e9e:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
   11ea0:	b119      	cbz	r1, 11eaa <notify_monitors+0x16>
   11ea2:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
   11ea4:	b131      	cbz	r1, 11eb4 <notify_monitors+0x20>
	return node->next;
   11ea6:	680c      	ldr	r4, [r1, #0]
   11ea8:	e004      	b.n	11eb4 <notify_monitors+0x20>
   11eaa:	460c      	mov	r4, r1
   11eac:	e002      	b.n	11eb4 <notify_monitors+0x20>
   11eae:	4623      	mov	r3, r4
   11eb0:	4621      	mov	r1, r4
   11eb2:	461c      	mov	r4, r3
   11eb4:	b159      	cbz	r1, 11ece <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
   11eb6:	684d      	ldr	r5, [r1, #4]
   11eb8:	4643      	mov	r3, r8
   11eba:	463a      	mov	r2, r7
   11ebc:	4630      	mov	r0, r6
   11ebe:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
   11ec0:	2c00      	cmp	r4, #0
   11ec2:	d0f4      	beq.n	11eae <notify_monitors+0x1a>
   11ec4:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
   11ec6:	2c00      	cmp	r4, #0
   11ec8:	d0f2      	beq.n	11eb0 <notify_monitors+0x1c>
	return node->next;
   11eca:	6823      	ldr	r3, [r4, #0]
   11ecc:	e7f0      	b.n	11eb0 <notify_monitors+0x1c>
}
   11ece:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00011ed2 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   11ed2:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
   11ed4:	f013 0307 	ands.w	r3, r3, #7
   11ed8:	d103      	bne.n	11ee2 <process_recheck+0x10>
	return list->head;
   11eda:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
   11edc:	b10a      	cbz	r2, 11ee2 <process_recheck+0x10>
		evt = EVT_START;
   11ede:	2003      	movs	r0, #3
   11ee0:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
   11ee2:	2b02      	cmp	r3, #2
   11ee4:	d003      	beq.n	11eee <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
   11ee6:	2b01      	cmp	r3, #1
   11ee8:	d006      	beq.n	11ef8 <process_recheck+0x26>
	int evt = EVT_NOP;
   11eea:	2000      	movs	r0, #0
   11eec:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
   11eee:	8bc2      	ldrh	r2, [r0, #30]
   11ef0:	2a00      	cmp	r2, #0
   11ef2:	d1f8      	bne.n	11ee6 <process_recheck+0x14>
		evt = EVT_STOP;
   11ef4:	2004      	movs	r0, #4
   11ef6:	4770      	bx	lr
   11ef8:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
   11efa:	b10b      	cbz	r3, 11f00 <process_recheck+0x2e>
		evt = EVT_RESET;
   11efc:	2005      	movs	r0, #5
}
   11efe:	4770      	bx	lr
	int evt = EVT_NOP;
   11f00:	2000      	movs	r0, #0
   11f02:	4770      	bx	lr

00011f04 <process_complete>:
{
   11f04:	b538      	push	{r3, r4, r5, lr}
   11f06:	4604      	mov	r4, r0
   11f08:	460d      	mov	r5, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   11f0a:	8b83      	ldrh	r3, [r0, #28]
	if (res < 0) {
   11f0c:	2a00      	cmp	r2, #0
   11f0e:	db07      	blt.n	11f20 <process_complete+0x1c>
   11f10:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
   11f14:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
   11f16:	2a01      	cmp	r2, #1
   11f18:	d90e      	bls.n	11f38 <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
   11f1a:	2b04      	cmp	r3, #4
   11f1c:	d032      	beq.n	11f84 <process_complete+0x80>
}
   11f1e:	bd38      	pop	{r3, r4, r5, pc}
		*clients = mgr->clients;
   11f20:	e9d0 0100 	ldrd	r0, r1, [r0]
   11f24:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
   11f28:	2300      	movs	r3, #0
   11f2a:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
   11f2c:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
   11f2e:	2101      	movs	r1, #1
   11f30:	4620      	mov	r0, r4
   11f32:	f7ff ffa7 	bl	11e84 <set_state>
   11f36:	e7f2      	b.n	11f1e <process_complete+0x1a>
		*clients = mgr->clients;
   11f38:	e9d0 0100 	ldrd	r0, r1, [r0]
   11f3c:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
   11f40:	2200      	movs	r2, #0
   11f42:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
   11f44:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
   11f46:	2b06      	cmp	r3, #6
   11f48:	d117      	bne.n	11f7a <process_complete+0x76>
	return list->head;
   11f4a:	682b      	ldr	r3, [r5, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
   11f4c:	b13b      	cbz	r3, 11f5e <process_complete+0x5a>
				mgr->refs += 1U;
   11f4e:	8be2      	ldrh	r2, [r4, #30]
   11f50:	3201      	adds	r2, #1
   11f52:	83e2      	strh	r2, [r4, #30]
Z_GENLIST_PEEK_NEXT(slist, snode)
   11f54:	2b00      	cmp	r3, #0
   11f56:	d0f9      	beq.n	11f4c <process_complete+0x48>
	return node->next;
   11f58:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
   11f5a:	2b00      	cmp	r3, #0
   11f5c:	d1f6      	bne.n	11f4c <process_complete+0x48>
			set_state(mgr, ONOFF_STATE_ON);
   11f5e:	2102      	movs	r1, #2
   11f60:	4620      	mov	r0, r4
   11f62:	f7ff ff8f 	bl	11e84 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
   11f66:	4620      	mov	r0, r4
   11f68:	f7ff ffb3 	bl	11ed2 <process_recheck>
   11f6c:	2800      	cmp	r0, #0
   11f6e:	d0d6      	beq.n	11f1e <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
   11f70:	8ba3      	ldrh	r3, [r4, #28]
   11f72:	f043 0320 	orr.w	r3, r3, #32
   11f76:	83a3      	strh	r3, [r4, #28]
   11f78:	e7d1      	b.n	11f1e <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
   11f7a:	2100      	movs	r1, #0
   11f7c:	4620      	mov	r0, r4
   11f7e:	f7ff ff81 	bl	11e84 <set_state>
   11f82:	e7f0      	b.n	11f66 <process_complete+0x62>
		set_state(mgr, ONOFF_STATE_OFF);
   11f84:	2100      	movs	r1, #0
   11f86:	f7ff ff7d 	bl	11e84 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
   11f8a:	4620      	mov	r0, r4
   11f8c:	f7ff ffa1 	bl	11ed2 <process_recheck>
   11f90:	2800      	cmp	r0, #0
   11f92:	d0c4      	beq.n	11f1e <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
   11f94:	8ba3      	ldrh	r3, [r4, #28]
   11f96:	f043 0320 	orr.w	r3, r3, #32
   11f9a:	83a3      	strh	r3, [r4, #28]
}
   11f9c:	e7bf      	b.n	11f1e <process_complete+0x1a>

00011f9e <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
   11f9e:	b158      	cbz	r0, 11fb8 <validate_args+0x1a>
{
   11fa0:	b510      	push	{r4, lr}
   11fa2:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
   11fa4:	b159      	cbz	r1, 11fbe <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
   11fa6:	1d08      	adds	r0, r1, #4
   11fa8:	f7ff ff12 	bl	11dd0 <sys_notify_validate>
	if ((rv == 0)
   11fac:	b918      	cbnz	r0, 11fb6 <validate_args+0x18>
	    && ((cli->notify.flags
   11fae:	68a3      	ldr	r3, [r4, #8]
   11fb0:	f033 0303 	bics.w	r3, r3, #3
   11fb4:	d106      	bne.n	11fc4 <validate_args+0x26>
}
   11fb6:	bd10      	pop	{r4, pc}
		return -EINVAL;
   11fb8:	f06f 0015 	mvn.w	r0, #21
}
   11fbc:	4770      	bx	lr
		return -EINVAL;
   11fbe:	f06f 0015 	mvn.w	r0, #21
   11fc2:	e7f8      	b.n	11fb6 <validate_args+0x18>
		rv = -EINVAL;
   11fc4:	f06f 0015 	mvn.w	r0, #21
   11fc8:	e7f5      	b.n	11fb6 <validate_args+0x18>

00011fca <notify_one>:
{
   11fca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11fce:	4607      	mov	r7, r0
   11fd0:	460c      	mov	r4, r1
   11fd2:	4616      	mov	r6, r2
   11fd4:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   11fd6:	4619      	mov	r1, r3
   11fd8:	1d20      	adds	r0, r4, #4
   11fda:	f7ff ff10 	bl	11dfe <sys_notify_finalize>
	if (cb) {
   11fde:	b128      	cbz	r0, 11fec <notify_one+0x22>
   11fe0:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
   11fe2:	462b      	mov	r3, r5
   11fe4:	4632      	mov	r2, r6
   11fe6:	4621      	mov	r1, r4
   11fe8:	4638      	mov	r0, r7
   11fea:	47c0      	blx	r8
}
   11fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00011ff0 <notify_all>:
{
   11ff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   11ff4:	4681      	mov	r9, r0
   11ff6:	460c      	mov	r4, r1
   11ff8:	4690      	mov	r8, r2
   11ffa:	461f      	mov	r7, r3
	while (!sys_slist_is_empty(list)) {
   11ffc:	e005      	b.n	1200a <notify_all+0x1a>
	list->tail = node;
   11ffe:	6065      	str	r5, [r4, #4]
		notify_one(mgr, cli, state, res);
   12000:	463b      	mov	r3, r7
   12002:	4642      	mov	r2, r8
   12004:	4648      	mov	r0, r9
   12006:	f7ff ffe0 	bl	11fca <notify_one>
	return list->head;
   1200a:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
   1200c:	b129      	cbz	r1, 1201a <notify_all+0x2a>
	return node->next;
   1200e:	680d      	ldr	r5, [r1, #0]
	list->head = node;
   12010:	6025      	str	r5, [r4, #0]
	return list->tail;
   12012:	6866      	ldr	r6, [r4, #4]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   12014:	428e      	cmp	r6, r1
   12016:	d1f3      	bne.n	12000 <notify_all+0x10>
   12018:	e7f1      	b.n	11ffe <notify_all+0xe>
}
   1201a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0001201e <transition_complete>:
{
   1201e:	b510      	push	{r4, lr}
	__asm__ volatile(
   12020:	f04f 0420 	mov.w	r4, #32
   12024:	f3ef 8211 	mrs	r2, BASEPRI
   12028:	f384 8812 	msr	BASEPRI_MAX, r4
   1202c:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
   12030:	6181      	str	r1, [r0, #24]
	process_event(mgr, EVT_COMPLETE, key);
   12032:	2101      	movs	r1, #1
   12034:	f7f1 f822 	bl	307c <process_event>
}
   12038:	bd10      	pop	{r4, pc}

0001203a <onoff_manager_init>:
	if ((mgr == NULL)
   1203a:	b170      	cbz	r0, 1205a <onoff_manager_init+0x20>
{
   1203c:	b538      	push	{r3, r4, r5, lr}
   1203e:	460c      	mov	r4, r1
   12040:	4605      	mov	r5, r0
	    || (transitions == NULL)
   12042:	b169      	cbz	r1, 12060 <onoff_manager_init+0x26>
	    || (transitions->start == NULL)
   12044:	680b      	ldr	r3, [r1, #0]
   12046:	b173      	cbz	r3, 12066 <onoff_manager_init+0x2c>
	    || (transitions->stop == NULL)) {
   12048:	684b      	ldr	r3, [r1, #4]
   1204a:	b17b      	cbz	r3, 1206c <onoff_manager_init+0x32>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   1204c:	2220      	movs	r2, #32
   1204e:	2100      	movs	r1, #0
   12050:	f004 f85a 	bl	16108 <memset>
   12054:	612c      	str	r4, [r5, #16]
	return 0;
   12056:	2000      	movs	r0, #0
}
   12058:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   1205a:	f06f 0015 	mvn.w	r0, #21
}
   1205e:	4770      	bx	lr
		return -EINVAL;
   12060:	f06f 0015 	mvn.w	r0, #21
   12064:	e7f8      	b.n	12058 <onoff_manager_init+0x1e>
   12066:	f06f 0015 	mvn.w	r0, #21
   1206a:	e7f5      	b.n	12058 <onoff_manager_init+0x1e>
   1206c:	f06f 0015 	mvn.w	r0, #21
   12070:	e7f2      	b.n	12058 <onoff_manager_init+0x1e>

00012072 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
   12072:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12074:	4604      	mov	r4, r0
   12076:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
   12078:	f7ff ff91 	bl	11f9e <validate_args>

	if (rv < 0) {
   1207c:	1e06      	subs	r6, r0, #0
   1207e:	db37      	blt.n	120f0 <onoff_request+0x7e>
   12080:	f04f 0320 	mov.w	r3, #32
   12084:	f3ef 8211 	mrs	r2, BASEPRI
   12088:	f383 8812 	msr	BASEPRI_MAX, r3
   1208c:	f3bf 8f6f 	isb	sy
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   12090:	8ba5      	ldrh	r5, [r4, #28]
   12092:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
   12096:	8be3      	ldrh	r3, [r4, #30]
   12098:	f64f 71ff 	movw	r1, #65535	; 0xffff
   1209c:	428b      	cmp	r3, r1
   1209e:	d02f      	beq.n	12100 <onoff_request+0x8e>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
   120a0:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
   120a2:	2d02      	cmp	r5, #2
   120a4:	d00c      	beq.n	120c0 <onoff_request+0x4e>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
   120a6:	b18d      	cbz	r5, 120cc <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_OFF)
   120a8:	2d04      	cmp	r5, #4
   120aa:	d00f      	beq.n	120cc <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_ON)) {
   120ac:	2d06      	cmp	r5, #6
   120ae:	d00d      	beq.n	120cc <onoff_request+0x5a>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
   120b0:	2d05      	cmp	r5, #5
   120b2:	d01f      	beq.n	120f4 <onoff_request+0x82>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
   120b4:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
   120b8:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
   120ba:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
   120bc:	4608      	mov	r0, r1
   120be:	e00a      	b.n	120d6 <onoff_request+0x64>
		mgr->refs += 1U;
   120c0:	3301      	adds	r3, #1
   120c2:	83e3      	strh	r3, [r4, #30]
		notify = true;
   120c4:	2101      	movs	r1, #1
	bool start = false;             /* trigger a start transition */
   120c6:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
   120c8:	4618      	mov	r0, r3
   120ca:	e004      	b.n	120d6 <onoff_request+0x64>
		start = (state == ONOFF_STATE_OFF);
   120cc:	fab5 f385 	clz	r3, r5
   120d0:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
   120d2:	2100      	movs	r1, #0
		add_client = true;
   120d4:	2001      	movs	r0, #1
	}

out:
	if (add_client) {
   120d6:	b128      	cbz	r0, 120e4 <onoff_request+0x72>
	parent->next = child;
   120d8:	2000      	movs	r0, #0
   120da:	6038      	str	r0, [r7, #0]
	return list->tail;
   120dc:	6860      	ldr	r0, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
   120de:	b1a8      	cbz	r0, 1210c <onoff_request+0x9a>
	parent->next = child;
   120e0:	6007      	str	r7, [r0, #0]
	list->tail = node;
   120e2:	6067      	str	r7, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
   120e4:	b9ab      	cbnz	r3, 12112 <onoff_request+0xa0>
	__asm__ volatile(
   120e6:	f382 8811 	msr	BASEPRI, r2
   120ea:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
   120ee:	b9a9      	cbnz	r1, 1211c <onoff_request+0xaa>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
   120f0:	4630      	mov	r0, r6
   120f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rv = -ENOTSUP;
   120f4:	f06f 0685 	mvn.w	r6, #133	; 0x85
	bool notify = false;            /* do client notification */
   120f8:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
   120fa:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
   120fc:	4608      	mov	r0, r1
   120fe:	e7ea      	b.n	120d6 <onoff_request+0x64>
		rv = -EAGAIN;
   12100:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
   12104:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
   12106:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
   12108:	4608      	mov	r0, r1
   1210a:	e7e4      	b.n	120d6 <onoff_request+0x64>
   1210c:	6067      	str	r7, [r4, #4]
	list->head = node;
   1210e:	6027      	str	r7, [r4, #0]
}
   12110:	e7e8      	b.n	120e4 <onoff_request+0x72>
		process_event(mgr, EVT_RECHECK, key);
   12112:	2102      	movs	r1, #2
   12114:	4620      	mov	r0, r4
   12116:	f7f0 ffb1 	bl	307c <process_event>
   1211a:	e7e9      	b.n	120f0 <onoff_request+0x7e>
			notify_one(mgr, cli, state, 0);
   1211c:	2300      	movs	r3, #0
   1211e:	462a      	mov	r2, r5
   12120:	4639      	mov	r1, r7
   12122:	4620      	mov	r0, r4
   12124:	f7ff ff51 	bl	11fca <notify_one>
   12128:	e7e2      	b.n	120f0 <onoff_request+0x7e>

0001212a <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
   1212a:	b508      	push	{r3, lr}
   1212c:	4604      	mov	r4, r0
   1212e:	4608      	mov	r0, r1
   12130:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
   12132:	461a      	mov	r2, r3
   12134:	47a0      	blx	r4
	return z_impl_z_current_get();
   12136:	f7fd fe95 	bl	fe64 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
   1213a:	f7f2 fb1d 	bl	4778 <z_impl_k_thread_abort>

0001213e <free_list_add_bidx>:
		free_list_remove_bidx(h, c, bidx);
	}
}

static void free_list_add_bidx(struct z_heap *h, chunkid_t c, int bidx)
{
   1213e:	b470      	push	{r4, r5, r6}
	struct z_heap_bucket *b = &h->buckets[bidx];

	if (b->next == 0U) {
   12140:	1d13      	adds	r3, r2, #4
   12142:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   12146:	b9d3      	cbnz	r3, 1217e <free_list_add_bidx+0x40>
		CHECK((h->avail_buckets & (1 << bidx)) == 0);

		/* Empty list, first item */
		h->avail_buckets |= (1 << bidx);
   12148:	2301      	movs	r3, #1
   1214a:	fa03 f402 	lsl.w	r4, r3, r2
   1214e:	68c3      	ldr	r3, [r0, #12]
   12150:	4323      	orrs	r3, r4
   12152:	60c3      	str	r3, [r0, #12]
		b->next = c;
   12154:	3204      	adds	r2, #4
   12156:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->end_chunk);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
   1215a:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
	return big_heap_chunks(h->end_chunk);
   1215e:	6882      	ldr	r2, [r0, #8]

	if (big_heap(h)) {
   12160:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
   12164:	d307      	bcc.n	12176 <free_list_add_bidx+0x38>
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
   12166:	6099      	str	r1, [r3, #8]
	return big_heap_chunks(h->end_chunk);
   12168:	6882      	ldr	r2, [r0, #8]
	if (big_heap(h)) {
   1216a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
   1216e:	d304      	bcc.n	1217a <free_list_add_bidx+0x3c>
		((uint32_t *)cmem)[f] = val;
   12170:	60d9      	str	r1, [r3, #12]
		set_prev_free_chunk(h, c, first);
		set_next_free_chunk(h, c, second);
		set_next_free_chunk(h, first, c);
		set_prev_free_chunk(h, second, c);
	}
}
   12172:	bc70      	pop	{r4, r5, r6}
   12174:	4770      	bx	lr
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
   12176:	8099      	strh	r1, [r3, #4]
   12178:	e7f6      	b.n	12168 <free_list_add_bidx+0x2a>
   1217a:	80d9      	strh	r1, [r3, #6]
   1217c:	e7f9      	b.n	12172 <free_list_add_bidx+0x34>
	void *cmem = &buf[c];
   1217e:	eb00 04c3 	add.w	r4, r0, r3, lsl #3
	return big_heap_chunks(h->end_chunk);
   12182:	6886      	ldr	r6, [r0, #8]
	if (big_heap(h)) {
   12184:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
   12188:	d318      	bcc.n	121bc <free_list_add_bidx+0x7e>
		return ((uint32_t *)cmem)[f];
   1218a:	68a2      	ldr	r2, [r4, #8]
	void *cmem = &buf[c];
   1218c:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
	if (big_heap(h)) {
   12190:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
   12194:	d314      	bcc.n	121c0 <free_list_add_bidx+0x82>
		((uint32_t *)cmem)[f] = val;
   12196:	60aa      	str	r2, [r5, #8]
	return big_heap_chunks(h->end_chunk);
   12198:	6886      	ldr	r6, [r0, #8]
	if (big_heap(h)) {
   1219a:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
   1219e:	d311      	bcc.n	121c4 <free_list_add_bidx+0x86>
		((uint32_t *)cmem)[f] = val;
   121a0:	60eb      	str	r3, [r5, #12]
	void *cmem = &buf[c];
   121a2:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
	return big_heap_chunks(h->end_chunk);
   121a6:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
   121a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   121ac:	d30c      	bcc.n	121c8 <free_list_add_bidx+0x8a>
		((uint32_t *)cmem)[f] = val;
   121ae:	60d1      	str	r1, [r2, #12]
	return big_heap_chunks(h->end_chunk);
   121b0:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
   121b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   121b6:	d309      	bcc.n	121cc <free_list_add_bidx+0x8e>
		((uint32_t *)cmem)[f] = val;
   121b8:	60a1      	str	r1, [r4, #8]
   121ba:	e7da      	b.n	12172 <free_list_add_bidx+0x34>
		return ((uint16_t *)cmem)[f];
   121bc:	88a2      	ldrh	r2, [r4, #4]
   121be:	e7e5      	b.n	1218c <free_list_add_bidx+0x4e>
		((uint16_t *)cmem)[f] = val;
   121c0:	80aa      	strh	r2, [r5, #4]
   121c2:	e7e9      	b.n	12198 <free_list_add_bidx+0x5a>
   121c4:	80eb      	strh	r3, [r5, #6]
   121c6:	e7ec      	b.n	121a2 <free_list_add_bidx+0x64>
   121c8:	80d1      	strh	r1, [r2, #6]
   121ca:	e7f1      	b.n	121b0 <free_list_add_bidx+0x72>
   121cc:	80a1      	strh	r1, [r4, #4]
   121ce:	e7d0      	b.n	12172 <free_list_add_bidx+0x34>

000121d0 <free_list_add>:

static void free_list_add(struct z_heap *h, chunkid_t c)
{
   121d0:	b508      	push	{r3, lr}
	return big_heap_chunks(h->end_chunk);
   121d2:	6883      	ldr	r3, [r0, #8]
	chunk_set(h, c, LEFT_SIZE, size);
}

static inline bool solo_free_header(struct z_heap *h, chunkid_t c)
{
	return big_heap(h) && chunk_size(h, c) == 1U;
   121d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   121d8:	d307      	bcc.n	121ea <free_list_add+0x1a>
	void *cmem = &buf[c];
   121da:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
		return ((uint32_t *)cmem)[f];
   121de:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
   121e0:	0852      	lsrs	r2, r2, #1
	return big_heap(h) && chunk_size(h, c) == 1U;
   121e2:	2a01      	cmp	r2, #1
   121e4:	d002      	beq.n	121ec <free_list_add+0x1c>
   121e6:	2200      	movs	r2, #0
   121e8:	e000      	b.n	121ec <free_list_add+0x1c>
   121ea:	2200      	movs	r2, #0
	if (!solo_free_header(h, c)) {
   121ec:	b9a2      	cbnz	r2, 12218 <free_list_add+0x48>
	void *cmem = &buf[c];
   121ee:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
	if (big_heap(h)) {
   121f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   121f6:	d310      	bcc.n	1221a <free_list_add+0x4a>
		return ((uint32_t *)cmem)[f];
   121f8:	6852      	ldr	r2, [r2, #4]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
   121fa:	0852      	lsrs	r2, r2, #1
}

static inline size_t chunk_header_bytes(struct z_heap *h)
{
	return big_heap(h) ? 8 : 4;
   121fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   12200:	d30d      	bcc.n	1221e <free_list_add+0x4e>
   12202:	2308      	movs	r3, #8
	return big_heap_bytes(size) ? 8 : 4;
}

static inline chunksz_t chunksz(size_t bytes)
{
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   12204:	3308      	adds	r3, #8
	return chunksz_in * CHUNK_UNIT - chunk_header_bytes(h);
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
   12206:	eba2 02d3 	sub.w	r2, r2, r3, lsr #3
   1220a:	3201      	adds	r2, #1
	return 31 - __builtin_clz(usable_sz);
   1220c:	fab2 f282 	clz	r2, r2
		int bidx = bucket_idx(h, chunk_size(h, c));
		free_list_add_bidx(h, c, bidx);
   12210:	f1c2 021f 	rsb	r2, r2, #31
   12214:	f7ff ff93 	bl	1213e <free_list_add_bidx>
	}
}
   12218:	bd08      	pop	{r3, pc}
		return ((uint16_t *)cmem)[f];
   1221a:	8852      	ldrh	r2, [r2, #2]
   1221c:	e7ed      	b.n	121fa <free_list_add+0x2a>
	return big_heap(h) ? 8 : 4;
   1221e:	2304      	movs	r3, #4
   12220:	e7f0      	b.n	12204 <free_list_add+0x34>

00012222 <sys_heap_init>:
	}
	return ptr2;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
   12222:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12224:	4603      	mov	r3, r0
	return big_heap_bytes(size) ? 8 : 4;
   12226:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
   1222a:	d32a      	bcc.n	12282 <sys_heap_init+0x60>
   1222c:	2508      	movs	r5, #8
	/* Must fit in a 31 bit count of HUNK_UNIT */
	__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
   1222e:	1b55      	subs	r5, r2, r5

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
   12230:	1dc8      	adds	r0, r1, #7
   12232:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
   12236:	440d      	add	r5, r1
   12238:	f025 0507 	bic.w	r5, r5, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
   1223c:	1a2d      	subs	r5, r5, r0
   1223e:	08ef      	lsrs	r7, r5, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
   12240:	4606      	mov	r6, r0
	heap->heap = h;
   12242:	6018      	str	r0, [r3, #0]
	h->end_chunk = heap_sz;
   12244:	6087      	str	r7, [r0, #8]
	h->avail_buckets = 0;
   12246:	2300      	movs	r3, #0
   12248:	60c3      	str	r3, [r0, #12]
	return big_heap(h) ? 8 : 4;
   1224a:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   1224e:	d31a      	bcc.n	12286 <sys_heap_init+0x64>
   12250:	2308      	movs	r3, #8
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   12252:	3308      	adds	r3, #8
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
   12254:	eba7 03d3 	sub.w	r3, r7, r3, lsr #3
   12258:	3301      	adds	r3, #1
	return 31 - __builtin_clz(usable_sz);
   1225a:	fab3 f383 	clz	r3, r3

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
   1225e:	f1c3 0c20 	rsb	ip, r3, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
   12262:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
   12266:	009b      	lsls	r3, r3, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   12268:	f103 0e07 	add.w	lr, r3, #7
   1226c:	ea4f 01de 	mov.w	r1, lr, lsr #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
   12270:	2300      	movs	r3, #0
   12272:	4563      	cmp	r3, ip
   12274:	da09      	bge.n	1228a <sys_heap_init+0x68>
		h->buckets[i].next = 0;
   12276:	1d1a      	adds	r2, r3, #4
   12278:	2400      	movs	r4, #0
   1227a:	f846 4022 	str.w	r4, [r6, r2, lsl #2]
	for (int i = 0; i < nb_buckets; i++) {
   1227e:	3301      	adds	r3, #1
   12280:	e7f7      	b.n	12272 <sys_heap_init+0x50>
	return big_heap_bytes(size) ? 8 : 4;
   12282:	2504      	movs	r5, #4
   12284:	e7d3      	b.n	1222e <sys_heap_init+0xc>
	return big_heap(h) ? 8 : 4;
   12286:	2304      	movs	r3, #4
   12288:	e7e3      	b.n	12252 <sys_heap_init+0x30>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   1228a:	004b      	lsls	r3, r1, #1
	if (big_heap(h)) {
   1228c:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   12290:	d333      	bcc.n	122fa <sys_heap_init+0xd8>
		((uint32_t *)cmem)[f] = val;
   12292:	6043      	str	r3, [r0, #4]
	if (big_heap(h)) {
   12294:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   12298:	d331      	bcc.n	122fe <sys_heap_init+0xdc>
		((uint32_t *)cmem)[f] = val;
   1229a:	2300      	movs	r3, #0
   1229c:	6003      	str	r3, [r0, #0]
	if (big_heap(h)) {
   1229e:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   122a2:	d32f      	bcc.n	12304 <sys_heap_init+0xe2>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
   122a4:	6843      	ldr	r3, [r0, #4]
   122a6:	f043 0301 	orr.w	r3, r3, #1
   122aa:	6043      	str	r3, [r0, #4]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
   122ac:	1a7a      	subs	r2, r7, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   122ae:	0056      	lsls	r6, r2, #1
	void *cmem = &buf[c];
   122b0:	f02e 0307 	bic.w	r3, lr, #7
   122b4:	18c4      	adds	r4, r0, r3
	if (big_heap(h)) {
   122b6:	f5b7 4f00 	cmp.w	r7, #32768	; 0x8000
   122ba:	d328      	bcc.n	1230e <sys_heap_init+0xec>
		((uint32_t *)cmem)[f] = val;
   122bc:	6066      	str	r6, [r4, #4]
	return big_heap_chunks(h->end_chunk);
   122be:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
   122c0:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
   122c4:	d325      	bcc.n	12312 <sys_heap_init+0xf0>
		((uint32_t *)cmem)[f] = val;
   122c6:	50c1      	str	r1, [r0, r3]
	void *cmem = &buf[c];
   122c8:	f025 0307 	bic.w	r3, r5, #7
   122cc:	4405      	add	r5, r0
	return big_heap_chunks(h->end_chunk);
   122ce:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
   122d0:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
   122d4:	d31f      	bcc.n	12316 <sys_heap_init+0xf4>
		((uint32_t *)cmem)[f] = val;
   122d6:	2400      	movs	r4, #0
   122d8:	606c      	str	r4, [r5, #4]
	return big_heap_chunks(h->end_chunk);
   122da:	6884      	ldr	r4, [r0, #8]
	if (big_heap(h)) {
   122dc:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
   122e0:	d31c      	bcc.n	1231c <sys_heap_init+0xfa>
		((uint32_t *)cmem)[f] = val;
   122e2:	50c2      	str	r2, [r0, r3]
	return big_heap_chunks(h->end_chunk);
   122e4:	6883      	ldr	r3, [r0, #8]
	if (big_heap(h)) {
   122e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   122ea:	d319      	bcc.n	12320 <sys_heap_init+0xfe>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
   122ec:	686b      	ldr	r3, [r5, #4]
   122ee:	f043 0301 	orr.w	r3, r3, #1
   122f2:	606b      	str	r3, [r5, #4]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
   122f4:	f7ff ff6c 	bl	121d0 <free_list_add>
}
   122f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		((uint16_t *)cmem)[f] = val;
   122fa:	8043      	strh	r3, [r0, #2]
   122fc:	e7ca      	b.n	12294 <sys_heap_init+0x72>
   122fe:	2300      	movs	r3, #0
   12300:	8003      	strh	r3, [r0, #0]
   12302:	e7cc      	b.n	1229e <sys_heap_init+0x7c>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   12304:	8843      	ldrh	r3, [r0, #2]
   12306:	f043 0301 	orr.w	r3, r3, #1
   1230a:	8043      	strh	r3, [r0, #2]
   1230c:	e7ce      	b.n	122ac <sys_heap_init+0x8a>
		((uint16_t *)cmem)[f] = val;
   1230e:	8066      	strh	r6, [r4, #2]
   12310:	e7d5      	b.n	122be <sys_heap_init+0x9c>
   12312:	52c1      	strh	r1, [r0, r3]
   12314:	e7d8      	b.n	122c8 <sys_heap_init+0xa6>
   12316:	2400      	movs	r4, #0
   12318:	806c      	strh	r4, [r5, #2]
   1231a:	e7de      	b.n	122da <sys_heap_init+0xb8>
   1231c:	52c2      	strh	r2, [r0, r3]
   1231e:	e7e1      	b.n	122e4 <sys_heap_init+0xc2>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   12320:	886b      	ldrh	r3, [r5, #2]
   12322:	f043 0301 	orr.w	r3, r3, #1
   12326:	806b      	strh	r3, [r5, #2]
   12328:	e7e4      	b.n	122f4 <sys_heap_init+0xd2>

0001232a <outs>:
{
   1232a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1232e:	4607      	mov	r7, r0
   12330:	460e      	mov	r6, r1
   12332:	4614      	mov	r4, r2
   12334:	4698      	mov	r8, r3
	size_t count = 0;
   12336:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   12338:	e006      	b.n	12348 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
   1233a:	4631      	mov	r1, r6
   1233c:	f814 0b01 	ldrb.w	r0, [r4], #1
   12340:	47b8      	blx	r7
		if (rc < 0) {
   12342:	2800      	cmp	r0, #0
   12344:	db09      	blt.n	1235a <outs+0x30>
		++count;
   12346:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   12348:	4544      	cmp	r4, r8
   1234a:	d3f6      	bcc.n	1233a <outs+0x10>
   1234c:	f1b8 0f00 	cmp.w	r8, #0
   12350:	d102      	bne.n	12358 <outs+0x2e>
   12352:	7823      	ldrb	r3, [r4, #0]
   12354:	2b00      	cmp	r3, #0
   12356:	d1f0      	bne.n	1233a <outs+0x10>
	return (int)count;
   12358:	4628      	mov	r0, r5
}
   1235a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0001235e <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
   1235e:	4770      	bx	lr

00012360 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
   12360:	b084      	sub	sp, #16
   12362:	ab04      	add	r3, sp, #16
   12364:	e903 0007 	stmdb	r3, {r0, r1, r2}
   12368:	2300      	movs	r3, #0
   1236a:	f383 8811 	msr	BASEPRI, r3
   1236e:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
   12372:	b004      	add	sp, #16
   12374:	4770      	bx	lr

00012376 <tty_putchar>:
{
   12376:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1237a:	4604      	mov	r4, r0
   1237c:	460d      	mov	r5, r1
	res = k_sem_take(&tty->tx_sem,
   1237e:	f100 0624 	add.w	r6, r0, #36	; 0x24
			 k_is_in_isr() ? K_NO_WAIT :
   12382:	f003 fcac 	bl	15cde <k_is_in_isr>
	res = k_sem_take(&tty->tx_sem,
   12386:	b330      	cbz	r0, 123d6 <tty_putchar+0x60>
   12388:	2200      	movs	r2, #0
   1238a:	4613      	mov	r3, r2
	return z_impl_k_sem_take(sem, timeout);
   1238c:	4630      	mov	r0, r6
   1238e:	f7fd f981 	bl	f694 <z_impl_k_sem_take>
	if (res < 0) {
   12392:	2800      	cmp	r0, #0
   12394:	db1d      	blt.n	123d2 <tty_putchar+0x5c>
	__asm__ volatile(
   12396:	f04f 0320 	mov.w	r3, #32
   1239a:	f3ef 8111 	mrs	r1, BASEPRI
   1239e:	f383 8812 	msr	BASEPRI_MAX, r3
   123a2:	f3bf 8f6f 	isb	sy
	tx_next = tty->tx_put + 1;
   123a6:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
   123a8:	1c53      	adds	r3, r2, #1
	if (tx_next >= tty->tx_ringbuf_sz) {
   123aa:	6ba0      	ldr	r0, [r4, #56]	; 0x38
   123ac:	4298      	cmp	r0, r3
   123ae:	d800      	bhi.n	123b2 <tty_putchar+0x3c>
		tx_next = 0;
   123b0:	2300      	movs	r3, #0
	if (tx_next == tty->tx_get) {
   123b2:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
   123b4:	4298      	cmp	r0, r3
   123b6:	d02e      	beq.n	12416 <tty_putchar+0xa0>
	tty->tx_ringbuf[tty->tx_put] = c;
   123b8:	6b60      	ldr	r0, [r4, #52]	; 0x34
   123ba:	5485      	strb	r5, [r0, r2]
	tty->tx_put = tx_next;
   123bc:	87e3      	strh	r3, [r4, #62]	; 0x3e
	__asm__ volatile(
   123be:	f381 8811 	msr	BASEPRI, r1
   123c2:	f3bf 8f6f 	isb	sy
	uart_irq_tx_enable(tty->uart_dev);
   123c6:	6820      	ldr	r0, [r4, #0]
	const struct uart_driver_api *api =
   123c8:	6883      	ldr	r3, [r0, #8]
	if (api->irq_tx_enable != NULL) {
   123ca:	69db      	ldr	r3, [r3, #28]
   123cc:	b353      	cbz	r3, 12424 <tty_putchar+0xae>
		api->irq_tx_enable(dev);
   123ce:	4798      	blx	r3
	return 0;
   123d0:	2000      	movs	r0, #0
}
   123d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					 SYS_TIMEOUT_MS(tty->tx_timeout));
   123d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
	res = k_sem_take(&tty->tx_sem,
   123d8:	f1b3 3fff 	cmp.w	r3, #4294967295
   123dc:	d017      	beq.n	1240e <tty_putchar+0x98>
					 SYS_TIMEOUT_MS(tty->tx_timeout));
   123de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   123e2:	ea4f 79e3 	mov.w	r9, r3, asr #31
   123e6:	ea4f 31c9 	mov.w	r1, r9, lsl #15
   123ea:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
   123ee:	03d8      	lsls	r0, r3, #15
   123f0:	f240 37e7 	movw	r7, #999	; 0x3e7
   123f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   123f8:	2300      	movs	r3, #0
   123fa:	19c0      	adds	r0, r0, r7
   123fc:	f04f 0700 	mov.w	r7, #0
   12400:	eb47 0101 	adc.w	r1, r7, r1
   12404:	f7ee fe70 	bl	10e8 <__aeabi_uldivmod>
	res = k_sem_take(&tty->tx_sem,
   12408:	4602      	mov	r2, r0
   1240a:	460b      	mov	r3, r1
   1240c:	e7be      	b.n	1238c <tty_putchar+0x16>
   1240e:	f04f 32ff 	mov.w	r2, #4294967295
   12412:	4613      	mov	r3, r2
   12414:	e7ba      	b.n	1238c <tty_putchar+0x16>
   12416:	f381 8811 	msr	BASEPRI, r1
   1241a:	f3bf 8f6f 	isb	sy
		return -ENOSPC;
   1241e:	f06f 001b 	mvn.w	r0, #27
   12422:	e7d6      	b.n	123d2 <tty_putchar+0x5c>
	return 0;
   12424:	2000      	movs	r0, #0
   12426:	e7d4      	b.n	123d2 <tty_putchar+0x5c>

00012428 <tty_getchar>:
{
   12428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1242a:	4604      	mov	r4, r0
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
   1242c:	1d05      	adds	r5, r0, #4
   1242e:	6a03      	ldr	r3, [r0, #32]
   12430:	f1b3 3fff 	cmp.w	r3, #4294967295
   12434:	d031      	beq.n	1249a <tty_getchar+0x72>
   12436:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   1243a:	17df      	asrs	r7, r3, #31
   1243c:	03f9      	lsls	r1, r7, #15
   1243e:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
   12442:	03d8      	lsls	r0, r3, #15
   12444:	f240 36e7 	movw	r6, #999	; 0x3e7
   12448:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   1244c:	2300      	movs	r3, #0
   1244e:	1980      	adds	r0, r0, r6
   12450:	f04f 0600 	mov.w	r6, #0
   12454:	eb46 0101 	adc.w	r1, r6, r1
   12458:	f7ee fe46 	bl	10e8 <__aeabi_uldivmod>
   1245c:	4602      	mov	r2, r0
   1245e:	460b      	mov	r3, r1
   12460:	4628      	mov	r0, r5
   12462:	f7fd f917 	bl	f694 <z_impl_k_sem_take>
	if (res < 0) {
   12466:	2800      	cmp	r0, #0
   12468:	db16      	blt.n	12498 <tty_getchar+0x70>
	__asm__ volatile(
   1246a:	f04f 0320 	mov.w	r3, #32
   1246e:	f3ef 8111 	mrs	r1, BASEPRI
   12472:	f383 8812 	msr	BASEPRI_MAX, r3
   12476:	f3bf 8f6f 	isb	sy
	c = tty->rx_ringbuf[tty->rx_get++];
   1247a:	6960      	ldr	r0, [r4, #20]
   1247c:	8ba2      	ldrh	r2, [r4, #28]
   1247e:	1c53      	adds	r3, r2, #1
   12480:	b29b      	uxth	r3, r3
   12482:	83a3      	strh	r3, [r4, #28]
   12484:	5c80      	ldrb	r0, [r0, r2]
	if (tty->rx_get >= tty->rx_ringbuf_sz) {
   12486:	69a2      	ldr	r2, [r4, #24]
   12488:	4293      	cmp	r3, r2
   1248a:	d301      	bcc.n	12490 <tty_getchar+0x68>
		tty->rx_get = 0U;
   1248c:	2300      	movs	r3, #0
   1248e:	83a3      	strh	r3, [r4, #28]
	__asm__ volatile(
   12490:	f381 8811 	msr	BASEPRI, r1
   12494:	f3bf 8f6f 	isb	sy
}
   12498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
   1249a:	f04f 32ff 	mov.w	r2, #4294967295
   1249e:	4613      	mov	r3, r2
   124a0:	e7de      	b.n	12460 <tty_getchar+0x38>

000124a2 <tty_read_unbuf>:
{
   124a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   124a6:	b083      	sub	sp, #12
   124a8:	4681      	mov	r9, r0
   124aa:	460e      	mov	r6, r1
   124ac:	4615      	mov	r5, r2
	uint32_t timeout = tty->rx_timeout;
   124ae:	6a07      	ldr	r7, [r0, #32]
	size_t out_size = 0;
   124b0:	f04f 0800 	mov.w	r8, #0
	while (size) {
   124b4:	e01a      	b.n	124ec <tty_read_unbuf+0x4a>
		return -ENOSYS;
   124b6:	f06f 0457 	mvn.w	r4, #87	; 0x57
			if (out_size == 0) {
   124ba:	f1b8 0f00 	cmp.w	r8, #0
   124be:	d003      	beq.n	124c8 <tty_read_unbuf+0x26>
	return out_size;
   124c0:	4640      	mov	r0, r8
}
   124c2:	b003      	add	sp, #12
   124c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				errno = res;
   124c8:	f000 f9bf 	bl	1284a <__errno>
   124cc:	6004      	str	r4, [r0, #0]
				return -1;
   124ce:	f04f 30ff 	mov.w	r0, #4294967295
   124d2:	e7f6      	b.n	124c2 <tty_read_unbuf+0x20>
		if (size == 0 ||
   124d4:	2d00      	cmp	r5, #0
   124d6:	d0f3      	beq.n	124c0 <tty_read_unbuf+0x1e>
   124d8:	f1b7 3fff 	cmp.w	r7, #4294967295
   124dc:	d003      	beq.n	124e6 <tty_read_unbuf+0x44>
		    ((timeout != SYS_FOREVER_MS) && timeout-- == 0U)) {
   124de:	1e7b      	subs	r3, r7, #1
   124e0:	2f00      	cmp	r7, #0
   124e2:	d0ed      	beq.n	124c0 <tty_read_unbuf+0x1e>
   124e4:	461f      	mov	r7, r3
		if (res == -1) {
   124e6:	f1b4 3fff 	cmp.w	r4, #4294967295
   124ea:	d018      	beq.n	1251e <tty_read_unbuf+0x7c>
	while (size) {
   124ec:	2d00      	cmp	r5, #0
   124ee:	d0e7      	beq.n	124c0 <tty_read_unbuf+0x1e>
		res = uart_poll_in(tty->uart_dev, &c);
   124f0:	f8d9 0000 	ldr.w	r0, [r9]
	const struct uart_driver_api *api =
   124f4:	6883      	ldr	r3, [r0, #8]
	if (api->poll_in == NULL) {
   124f6:	681b      	ldr	r3, [r3, #0]
   124f8:	2b00      	cmp	r3, #0
   124fa:	d0dc      	beq.n	124b6 <tty_read_unbuf+0x14>
	return api->poll_in(dev, p_char);
   124fc:	f10d 0107 	add.w	r1, sp, #7
   12500:	4798      	blx	r3
   12502:	4604      	mov	r4, r0
		if (res <= -2) {
   12504:	f1b0 3fff 	cmp.w	r0, #4294967295
   12508:	dbd7      	blt.n	124ba <tty_read_unbuf+0x18>
		if (res == 0) {
   1250a:	2800      	cmp	r0, #0
   1250c:	d1e2      	bne.n	124d4 <tty_read_unbuf+0x32>
			*p++ = c;
   1250e:	f89d 3007 	ldrb.w	r3, [sp, #7]
   12512:	f806 3b01 	strb.w	r3, [r6], #1
			out_size++;
   12516:	f108 0801 	add.w	r8, r8, #1
			size--;
   1251a:	3d01      	subs	r5, #1
   1251c:	e7da      	b.n	124d4 <tty_read_unbuf+0x32>
	return z_impl_k_sleep(timeout);
   1251e:	2021      	movs	r0, #33	; 0x21
   12520:	2100      	movs	r1, #0
   12522:	f7fd fc73 	bl	fe0c <z_impl_k_sleep>
   12526:	e7e1      	b.n	124ec <tty_read_unbuf+0x4a>

00012528 <tty_irq_input_hook>:
{
   12528:	b510      	push	{r4, lr}
	int rx_next = tty->rx_put + 1;
   1252a:	8bc2      	ldrh	r2, [r0, #30]
   1252c:	1c53      	adds	r3, r2, #1
	if (rx_next >= tty->rx_ringbuf_sz) {
   1252e:	6984      	ldr	r4, [r0, #24]
   12530:	429c      	cmp	r4, r3
   12532:	d800      	bhi.n	12536 <tty_irq_input_hook+0xe>
		rx_next = 0;
   12534:	2300      	movs	r3, #0
	if (rx_next == tty->rx_get) {
   12536:	8b84      	ldrh	r4, [r0, #28]
   12538:	429c      	cmp	r4, r3
   1253a:	d007      	beq.n	1254c <tty_irq_input_hook+0x24>
	tty->rx_ringbuf[tty->rx_put] = c;
   1253c:	6944      	ldr	r4, [r0, #20]
   1253e:	54a1      	strb	r1, [r4, r2]
	tty->rx_put = rx_next;
   12540:	83c3      	strh	r3, [r0, #30]
	k_sem_give(&tty->rx_sem);
   12542:	3004      	adds	r0, #4
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
   12544:	f7fd f882 	bl	f64c <z_impl_k_sem_give>
}
   12548:	2001      	movs	r0, #1
   1254a:	bd10      	pop	{r4, pc}
		tty_putchar(tty, '~');
   1254c:	217e      	movs	r1, #126	; 0x7e
   1254e:	f7ff ff12 	bl	12376 <tty_putchar>
		return 1;
   12552:	e7f9      	b.n	12548 <tty_irq_input_hook+0x20>

00012554 <tty_uart_isr>:
{
   12554:	b530      	push	{r4, r5, lr}
   12556:	b083      	sub	sp, #12
   12558:	4604      	mov	r4, r0
   1255a:	460d      	mov	r5, r1
	const struct uart_driver_api *api =
   1255c:	6883      	ldr	r3, [r0, #8]
	if (api->irq_update == NULL) {
   1255e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   12560:	b103      	cbz	r3, 12564 <tty_uart_isr+0x10>
	return api->irq_update(dev);
   12562:	4798      	blx	r3
	const struct uart_driver_api *api =
   12564:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_rx_ready == NULL) {
   12566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   12568:	b143      	cbz	r3, 1257c <tty_uart_isr+0x28>
	return api->irq_rx_ready(dev);
   1256a:	4620      	mov	r0, r4
   1256c:	4798      	blx	r3
	if (uart_irq_rx_ready(dev)) {
   1256e:	b180      	cbz	r0, 12592 <tty_uart_isr+0x3e>
   12570:	e004      	b.n	1257c <tty_uart_isr+0x28>
			tty_irq_input_hook(tty, c);
   12572:	f89d 1007 	ldrb.w	r1, [sp, #7]
   12576:	4628      	mov	r0, r5
   12578:	f7ff ffd6 	bl	12528 <tty_irq_input_hook>
	const struct uart_driver_api *api =
   1257c:	68a3      	ldr	r3, [r4, #8]
	if (api->fifo_read == NULL) {
   1257e:	699b      	ldr	r3, [r3, #24]
   12580:	2b00      	cmp	r3, #0
   12582:	d0f6      	beq.n	12572 <tty_uart_isr+0x1e>
	return api->fifo_read(dev, rx_data, size);
   12584:	2201      	movs	r2, #1
   12586:	f10d 0107 	add.w	r1, sp, #7
   1258a:	4620      	mov	r0, r4
   1258c:	4798      	blx	r3
			if (uart_fifo_read(dev, &c, 1) == 0) {
   1258e:	2800      	cmp	r0, #0
   12590:	d1ef      	bne.n	12572 <tty_uart_isr+0x1e>
	const struct uart_driver_api *api =
   12592:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_tx_ready == NULL) {
   12594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   12596:	b113      	cbz	r3, 1259e <tty_uart_isr+0x4a>
	return api->irq_tx_ready(dev);
   12598:	4620      	mov	r0, r4
   1259a:	4798      	blx	r3
	if (uart_irq_tx_ready(dev)) {
   1259c:	b1b8      	cbz	r0, 125ce <tty_uart_isr+0x7a>
		if (tty->tx_get == tty->tx_put) {
   1259e:	8fa9      	ldrh	r1, [r5, #60]	; 0x3c
   125a0:	8feb      	ldrh	r3, [r5, #62]	; 0x3e
   125a2:	4299      	cmp	r1, r3
   125a4:	d015      	beq.n	125d2 <tty_uart_isr+0x7e>
			uart_fifo_fill(dev, &tty->tx_ringbuf[tty->tx_get++], 1);
   125a6:	6b6b      	ldr	r3, [r5, #52]	; 0x34
   125a8:	1c4a      	adds	r2, r1, #1
   125aa:	87aa      	strh	r2, [r5, #60]	; 0x3c
   125ac:	4419      	add	r1, r3
	const struct uart_driver_api *api =
   125ae:	68a3      	ldr	r3, [r4, #8]
	if (api->fifo_fill == NULL) {
   125b0:	695b      	ldr	r3, [r3, #20]
   125b2:	b113      	cbz	r3, 125ba <tty_uart_isr+0x66>
	return api->fifo_fill(dev, tx_data, size);
   125b4:	2201      	movs	r2, #1
   125b6:	4620      	mov	r0, r4
   125b8:	4798      	blx	r3
			if (tty->tx_get >= tty->tx_ringbuf_sz) {
   125ba:	8faa      	ldrh	r2, [r5, #60]	; 0x3c
   125bc:	6bab      	ldr	r3, [r5, #56]	; 0x38
   125be:	429a      	cmp	r2, r3
   125c0:	d301      	bcc.n	125c6 <tty_uart_isr+0x72>
				tty->tx_get = 0U;
   125c2:	2300      	movs	r3, #0
   125c4:	87ab      	strh	r3, [r5, #60]	; 0x3c
			k_sem_give(&tty->tx_sem);
   125c6:	f105 0024 	add.w	r0, r5, #36	; 0x24
   125ca:	f7fd f83f 	bl	f64c <z_impl_k_sem_give>
}
   125ce:	b003      	add	sp, #12
   125d0:	bd30      	pop	{r4, r5, pc}
	const struct uart_driver_api *api =
   125d2:	68a3      	ldr	r3, [r4, #8]
	if (api->irq_tx_disable != NULL) {
   125d4:	6a1b      	ldr	r3, [r3, #32]
   125d6:	2b00      	cmp	r3, #0
   125d8:	d0f9      	beq.n	125ce <tty_uart_isr+0x7a>
		api->irq_tx_disable(dev);
   125da:	4620      	mov	r0, r4
   125dc:	4798      	blx	r3
   125de:	e7f6      	b.n	125ce <tty_uart_isr+0x7a>

000125e0 <tty_read>:
{
   125e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   125e4:	4607      	mov	r7, r0
   125e6:	460d      	mov	r5, r1
	if (tty->rx_ringbuf_sz == 0U) {
   125e8:	6983      	ldr	r3, [r0, #24]
   125ea:	b17b      	cbz	r3, 1260c <tty_read+0x2c>
	size_t out_size = 0;
   125ec:	2600      	movs	r6, #0
	while (size--) {
   125ee:	f102 38ff 	add.w	r8, r2, #4294967295
   125f2:	b1ba      	cbz	r2, 12624 <tty_read+0x44>
		res = tty_getchar(tty);
   125f4:	4638      	mov	r0, r7
   125f6:	f7ff ff17 	bl	12428 <tty_getchar>
		if (res < 0) {
   125fa:	1e04      	subs	r4, r0, #0
   125fc:	db0a      	blt.n	12614 <tty_read+0x34>
		*p++ = (uint8_t)res;
   125fe:	4629      	mov	r1, r5
   12600:	f801 4b01 	strb.w	r4, [r1], #1
		out_size++;
   12604:	3601      	adds	r6, #1
		*p++ = (uint8_t)res;
   12606:	460d      	mov	r5, r1
	while (size--) {
   12608:	4642      	mov	r2, r8
   1260a:	e7f0      	b.n	125ee <tty_read+0xe>
		return tty_read_unbuf(tty, buf, size);
   1260c:	f7ff ff49 	bl	124a2 <tty_read_unbuf>
   12610:	4604      	mov	r4, r0
   12612:	e008      	b.n	12626 <tty_read+0x46>
			if (out_size == 0) {
   12614:	b10e      	cbz	r6, 1261a <tty_read+0x3a>
			return out_size;
   12616:	4634      	mov	r4, r6
   12618:	e005      	b.n	12626 <tty_read+0x46>
				errno = -res;
   1261a:	f000 f916 	bl	1284a <__errno>
   1261e:	4263      	negs	r3, r4
   12620:	6003      	str	r3, [r0, #0]
				return res;
   12622:	e000      	b.n	12626 <tty_read+0x46>
	return out_size;
   12624:	4634      	mov	r4, r6
}
   12626:	4620      	mov	r0, r4
   12628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0001262c <tty_set_rx_buf>:

int tty_set_rx_buf(struct tty_serial *tty, void *buf, size_t size)
{
   1262c:	b570      	push	{r4, r5, r6, lr}
   1262e:	4604      	mov	r4, r0
   12630:	460e      	mov	r6, r1
   12632:	4615      	mov	r5, r2
	uart_irq_rx_disable(tty->uart_dev);
   12634:	6800      	ldr	r0, [r0, #0]
	const struct uart_driver_api *api =
   12636:	6883      	ldr	r3, [r0, #8]
	if (api->irq_rx_disable != NULL) {
   12638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1263a:	b103      	cbz	r3, 1263e <tty_set_rx_buf+0x12>
		api->irq_rx_disable(dev);
   1263c:	4798      	blx	r3

	tty->rx_ringbuf = buf;
   1263e:	6166      	str	r6, [r4, #20]
	tty->rx_ringbuf_sz = size;
   12640:	61a5      	str	r5, [r4, #24]

	if (size > 0) {
   12642:	b90d      	cbnz	r5, 12648 <tty_set_rx_buf+0x1c>
		k_sem_init(&tty->rx_sem, 0, K_SEM_MAX_LIMIT);
		uart_irq_rx_enable(tty->uart_dev);
	}

	return 0;
}
   12644:	2000      	movs	r0, #0
   12646:	bd70      	pop	{r4, r5, r6, pc}
		k_sem_init(&tty->rx_sem, 0, K_SEM_MAX_LIMIT);
   12648:	1d20      	adds	r0, r4, #4
	return z_impl_k_sem_init(sem, initial_count, limit);
   1264a:	f04f 32ff 	mov.w	r2, #4294967295
   1264e:	2100      	movs	r1, #0
   12650:	f003 fb89 	bl	15d66 <z_impl_k_sem_init>
		uart_irq_rx_enable(tty->uart_dev);
   12654:	6820      	ldr	r0, [r4, #0]
	const struct uart_driver_api *api =
   12656:	6883      	ldr	r3, [r0, #8]
	if (api->irq_rx_enable != NULL) {
   12658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1265a:	2b00      	cmp	r3, #0
   1265c:	d0f2      	beq.n	12644 <tty_set_rx_buf+0x18>
		api->irq_rx_enable(dev);
   1265e:	4798      	blx	r3
   12660:	e7f0      	b.n	12644 <tty_set_rx_buf+0x18>

00012662 <tty_set_tx_buf>:

int tty_set_tx_buf(struct tty_serial *tty, void *buf, size_t size)
{
   12662:	b570      	push	{r4, r5, r6, lr}
   12664:	4604      	mov	r4, r0
   12666:	460e      	mov	r6, r1
   12668:	4615      	mov	r5, r2
	uart_irq_tx_disable(tty->uart_dev);
   1266a:	6800      	ldr	r0, [r0, #0]
	const struct uart_driver_api *api =
   1266c:	6883      	ldr	r3, [r0, #8]
	if (api->irq_tx_disable != NULL) {
   1266e:	6a1b      	ldr	r3, [r3, #32]
   12670:	b103      	cbz	r3, 12674 <tty_set_tx_buf+0x12>
		api->irq_tx_disable(dev);
   12672:	4798      	blx	r3

	tty->tx_ringbuf = buf;
   12674:	6366      	str	r6, [r4, #52]	; 0x34
	tty->tx_ringbuf_sz = size;
   12676:	63a5      	str	r5, [r4, #56]	; 0x38

	k_sem_init(&tty->tx_sem, size - 1, K_SEM_MAX_LIMIT);
   12678:	f104 0024 	add.w	r0, r4, #36	; 0x24
   1267c:	1e69      	subs	r1, r5, #1
   1267e:	f04f 32ff 	mov.w	r2, #4294967295
   12682:	f003 fb70 	bl	15d66 <z_impl_k_sem_init>
	/* New buffer is initially empty, no need to re-enable interrupts,
	 * it will be done when needed (on first output char).
	 */

	return 0;
}
   12686:	2000      	movs	r0, #0
   12688:	bd70      	pop	{r4, r5, r6, pc}

0001268a <z_cpp_init_static>:

void __do_global_ctors_aux(void);
void __do_init_array_aux(void);

void z_cpp_init_static(void)
{
   1268a:	b508      	push	{r3, lr}
	__do_global_ctors_aux();
   1268c:	f7f1 fbfa 	bl	3e84 <__do_global_ctors_aux>
	__do_init_array_aux();
   12690:	f7f1 fbea 	bl	3e68 <__do_init_array_aux>
}
   12694:	bd08      	pop	{r3, pc}

00012696 <__cxa_atexit>:
{
	ARG_UNUSED(destructor);
	ARG_UNUSED(objptr);
	ARG_UNUSED(dso);
	return 0;
}
   12696:	2000      	movs	r0, #0
   12698:	4770      	bx	lr

0001269a <pm_policy_next_state>:
			return pm_min_residency[i];
		}
	}

	LOG_DBG("No suitable power state found!");
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
   1269a:	2200      	movs	r2, #0
   1269c:	6002      	str	r2, [r0, #0]
   1269e:	6042      	str	r2, [r0, #4]
   126a0:	6082      	str	r2, [r0, #8]
}
   126a2:	4770      	bx	lr

000126a4 <abort_function>:
{
   126a4:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
   126a6:	2000      	movs	r0, #0
   126a8:	f7f1 fb04 	bl	3cb4 <sys_reboot>

000126ac <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   126ac:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
   126ae:	f003 fa9e 	bl	15bee <z_fatal_error>
}
   126b2:	bd08      	pop	{r3, pc}

000126b4 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
   126b4:	b508      	push	{r3, lr}
   126b6:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
   126b8:	6800      	ldr	r0, [r0, #0]
   126ba:	f7ff fff7 	bl	126ac <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
   126be:	bd08      	pop	{r3, pc}

000126c0 <z_irq_spurious>:
 * called.
 *
 * @return N/A
 */
void z_irq_spurious(const void *unused)
{
   126c0:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
   126c2:	2100      	movs	r1, #0
   126c4:	2001      	movs	r0, #1
   126c6:	f7ff fff1 	bl	126ac <z_arm_fatal_error>
}
   126ca:	bd08      	pop	{r3, pc}

000126cc <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
   126cc:	b508      	push	{r3, lr}
	handler();
   126ce:	f7f1 fdc9 	bl	4264 <z_SysNmiOnReset>
	z_arm_int_exit();
   126d2:	f7f1 fe97 	bl	4404 <z_arm_exc_exit>
}
   126d6:	bd08      	pop	{r3, pc}

000126d8 <configure_builtin_stack_guard>:
	uint32_t guard_start = thread->stack_info.start;
   126d8:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
   126dc:	f383 880b 	msr	PSPLIM, r3
}
   126e0:	4770      	bx	lr

000126e2 <__aeabi_atexit>:
 * @param dso Dynamic Shared Object handle for shared libraries
 *
 * Wrapper for __cxa_atexit()
 */
int __aeabi_atexit(void *objptr, void (*destructor)(void *), void *dso)
{
   126e2:	b508      	push	{r3, lr}
   126e4:	460b      	mov	r3, r1
	return __cxa_atexit(destructor, objptr, dso);
   126e6:	4601      	mov	r1, r0
   126e8:	4618      	mov	r0, r3
   126ea:	f7ff ffd4 	bl	12696 <__cxa_atexit>
}
   126ee:	bd08      	pop	{r3, pc}

000126f0 <memory_fault_recoverable>:
}
   126f0:	2000      	movs	r0, #0
   126f2:	4770      	bx	lr

000126f4 <debug_monitor>:
	*recoverable = false;
   126f4:	2300      	movs	r3, #0
   126f6:	700b      	strb	r3, [r1, #0]
}
   126f8:	4770      	bx	lr

000126fa <fault_handle>:
{
   126fa:	b508      	push	{r3, lr}
	*recoverable = false;
   126fc:	2300      	movs	r3, #0
   126fe:	7013      	strb	r3, [r2, #0]
	switch (fault) {
   12700:	1ecb      	subs	r3, r1, #3
   12702:	2b09      	cmp	r3, #9
   12704:	d81a      	bhi.n	1273c <fault_handle+0x42>
   12706:	e8df f003 	tbb	[pc, r3]
   1270a:	0905      	.short	0x0905
   1270c:	1919110d 	.word	0x1919110d
   12710:	14191919 	.word	0x14191919
		reason = hard_fault(esf, recoverable);
   12714:	4611      	mov	r1, r2
   12716:	f7f1 fef1 	bl	44fc <hard_fault>
		break;
   1271a:	e010      	b.n	1273e <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
   1271c:	2100      	movs	r1, #0
   1271e:	f7f1 fe7f 	bl	4420 <mem_manage_fault>
		break;
   12722:	e00c      	b.n	1273e <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
   12724:	2100      	movs	r1, #0
   12726:	f7f1 fea7 	bl	4478 <bus_fault>
		break;
   1272a:	e008      	b.n	1273e <fault_handle+0x44>
		reason = usage_fault(esf);
   1272c:	f7f1 fece 	bl	44cc <usage_fault>
		break;
   12730:	e005      	b.n	1273e <fault_handle+0x44>
		debug_monitor(esf, recoverable);
   12732:	4611      	mov	r1, r2
   12734:	f7ff ffde 	bl	126f4 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
   12738:	2000      	movs	r0, #0
		break;
   1273a:	e000      	b.n	1273e <fault_handle+0x44>
	*recoverable = false;
   1273c:	2000      	movs	r0, #0
}
   1273e:	bd08      	pop	{r3, pc}

00012740 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
   12740:	e840 f000 	tt	r0, r0

int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
   12744:	f410 3f80 	tst.w	r0, #65536	; 0x10000
   12748:	d001      	beq.n	1274e <arm_cmse_mpu_region_get+0xe>
		return addr_info.flags.mpu_region;
   1274a:	b2c0      	uxtb	r0, r0
   1274c:	4770      	bx	lr
	}

	return -EINVAL;
   1274e:	f06f 0015 	mvn.w	r0, #21
}
   12752:	4770      	bx	lr

00012754 <mpu_partition_is_valid>:
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
   12754:	6843      	ldr	r3, [r0, #4]
		&&
   12756:	2b1f      	cmp	r3, #31
   12758:	d90a      	bls.n	12770 <mpu_partition_is_valid+0x1c>
		&&
   1275a:	f013 0f1f 	tst.w	r3, #31
   1275e:	d001      	beq.n	12764 <mpu_partition_is_valid+0x10>
		&&
   12760:	2000      	movs	r0, #0
   12762:	4770      	bx	lr
		((part->start &
   12764:	6803      	ldr	r3, [r0, #0]
		&&
   12766:	f013 0f1f 	tst.w	r3, #31
   1276a:	d003      	beq.n	12774 <mpu_partition_is_valid+0x20>
   1276c:	2000      	movs	r0, #0
   1276e:	4770      	bx	lr
   12770:	2000      	movs	r0, #0
   12772:	4770      	bx	lr
   12774:	2001      	movs	r0, #1
}
   12776:	4770      	bx	lr

00012778 <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
   12778:	2807      	cmp	r0, #7
   1277a:	d805      	bhi.n	12788 <region_allocate_and_init+0x10>
{
   1277c:	b510      	push	{r4, lr}
   1277e:	4604      	mov	r4, r0
	region_init(index, region_conf);
   12780:	f7f2 f836 	bl	47f0 <region_init>
	return index;
   12784:	4620      	mov	r0, r4
}
   12786:	bd10      	pop	{r4, pc}
		return -EINVAL;
   12788:	f06f 0015 	mvn.w	r0, #21
}
   1278c:	4770      	bx	lr

0001278e <mpu_configure_region>:
{
   1278e:	b530      	push	{r4, r5, lr}
   12790:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
   12792:	680b      	ldr	r3, [r1, #0]
   12794:	9300      	str	r3, [sp, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
   12796:	684c      	ldr	r4, [r1, #4]
	p_attr->rbar = attr->rbar &
   12798:	890d      	ldrh	r5, [r1, #8]
   1279a:	f89d 2008 	ldrb.w	r2, [sp, #8]
   1279e:	f365 0204 	bfi	r2, r5, #0, #5
	p_attr->mair_idx = attr->mair_idx;
   127a2:	7a89      	ldrb	r1, [r1, #10]
   127a4:	f361 1247 	bfi	r2, r1, #5, #3
   127a8:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
   127ac:	f023 031f 	bic.w	r3, r3, #31
   127b0:	4423      	add	r3, r4
   127b2:	3b01      	subs	r3, #1
   127b4:	f023 031f 	bic.w	r3, r3, #31
   127b8:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
   127ba:	4669      	mov	r1, sp
   127bc:	f7ff ffdc 	bl	12778 <region_allocate_and_init>
}
   127c0:	b005      	add	sp, #20
   127c2:	bd30      	pop	{r4, r5, pc}

000127c4 <arm_core_mpu_configure_static_mpu_regions>:
{
   127c4:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
   127c6:	f7f2 f8f1 	bl	49ac <mpu_configure_static_mpu_regions>
}
   127ca:	bd08      	pop	{r3, pc}

000127cc <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
   127cc:	b508      	push	{r3, lr}
	if (mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
   127ce:	f7f2 f8f7 	bl	49c0 <mpu_mark_areas_for_dynamic_regions>
}
   127d2:	bd08      	pop	{r3, pc}

000127d4 <malloc_prepare>:
}
   127d4:	2000      	movs	r0, #0
   127d6:	4770      	bx	lr

000127d8 <_stdout_hook_default>:
}
   127d8:	f04f 30ff 	mov.w	r0, #4294967295
   127dc:	4770      	bx	lr

000127de <_stdin_hook_default>:
}
   127de:	2000      	movs	r0, #0
   127e0:	4770      	bx	lr

000127e2 <_read>:
{
   127e2:	b508      	push	{r3, lr}
   127e4:	4608      	mov	r0, r1
   127e6:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_READ_STDIN);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_read_stdin(buf, nbytes);
   127e8:	f7f2 f97a 	bl	4ae0 <z_impl_zephyr_read_stdin>
}
   127ec:	bd08      	pop	{r3, pc}

000127ee <_write>:
{
   127ee:	b508      	push	{r3, lr}
   127f0:	4608      	mov	r0, r1
   127f2:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
   127f4:	f7f2 f98a 	bl	4b0c <z_impl_zephyr_write_stdout>
}
   127f8:	bd08      	pop	{r3, pc}

000127fa <_close>:
}
   127fa:	f04f 30ff 	mov.w	r0, #4294967295
   127fe:	4770      	bx	lr

00012800 <_lseek>:
}
   12800:	2000      	movs	r0, #0
   12802:	4770      	bx	lr

00012804 <_isatty>:
}
   12804:	2802      	cmp	r0, #2
   12806:	bfcc      	ite	gt
   12808:	2000      	movgt	r0, #0
   1280a:	2001      	movle	r0, #1
   1280c:	4770      	bx	lr

0001280e <_kill>:
}
   1280e:	2000      	movs	r0, #0
   12810:	4770      	bx	lr

00012812 <_getpid>:
}
   12812:	2000      	movs	r0, #0
   12814:	4770      	bx	lr

00012816 <_fstat>:
	st->st_mode = S_IFCHR;
   12816:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   1281a:	604b      	str	r3, [r1, #4]
}
   1281c:	2000      	movs	r0, #0
   1281e:	4770      	bx	lr

00012820 <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
   12820:	b510      	push	{r4, lr}
   12822:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(lock != NULL);

	/* Allocate mutex object */
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
   12824:	2014      	movs	r0, #20
   12826:	f7fe f8b7 	bl	10998 <malloc>
   1282a:	6020      	str	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
   1282c:	f003 fa94 	bl	15d58 <z_impl_k_mutex_init>
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");

	k_mutex_init((struct k_mutex *)*lock);
}
   12830:	bd10      	pop	{r4, pc}

00012832 <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
   12832:	b508      	push	{r3, lr}
	return z_impl_k_mutex_lock(mutex, timeout);
   12834:	f04f 32ff 	mov.w	r2, #4294967295
   12838:	f04f 33ff 	mov.w	r3, #4294967295
   1283c:	f7fc fe38 	bl	f4b0 <z_impl_k_mutex_lock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
   12840:	bd08      	pop	{r3, pc}

00012842 <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
   12842:	b508      	push	{r3, lr}
	return z_impl_k_mutex_unlock(mutex);
   12844:	f7fc febe 	bl	f5c4 <z_impl_k_mutex_unlock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_unlock((struct k_mutex *)lock);
}
   12848:	bd08      	pop	{r3, pc}

0001284a <__errno>:
#endif /* CONFIG_MULTITHREADING */

__weak int *__errno(void)
{
   1284a:	b508      	push	{r3, lr}
		/* coverity[OVERRUN] */
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
   1284c:	f7fc fbfc 	bl	f048 <z_impl_z_errno>
	return z_errno();
}
   12850:	bd08      	pop	{r3, pc}

00012852 <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
   12852:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
   12854:	eb01 0141 	add.w	r1, r1, r1, lsl #1
   12858:	0089      	lsls	r1, r1, #2
   1285a:	3180      	adds	r1, #128	; 0x80
}
   1285c:	4408      	add	r0, r1
   1285e:	4770      	bx	lr

00012860 <get_sub_config>:
	const struct nrf_clock_control_config *config =
   12860:	6840      	ldr	r0, [r0, #4]
}
   12862:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   12866:	4770      	bx	lr

00012868 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
   12868:	6900      	ldr	r0, [r0, #16]
}
   1286a:	eb00 1041 	add.w	r0, r0, r1, lsl #5
   1286e:	4770      	bx	lr

00012870 <get_status>:
{
   12870:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
   12872:	b2c9      	uxtb	r1, r1
   12874:	f7ff ffed 	bl	12852 <get_sub_data>
   12878:	6880      	ldr	r0, [r0, #8]
}
   1287a:	f000 0007 	and.w	r0, r0, #7
   1287e:	bd08      	pop	{r3, pc}

00012880 <set_off_state>:
	__asm__ volatile(
   12880:	f04f 0320 	mov.w	r3, #32
   12884:	f3ef 8211 	mrs	r2, BASEPRI
   12888:	f383 8812 	msr	BASEPRI_MAX, r3
   1288c:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   12890:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
   12892:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
   12896:	d001      	beq.n	1289c <set_off_state+0x1c>
   12898:	428b      	cmp	r3, r1
   1289a:	d107      	bne.n	128ac <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
   1289c:	2301      	movs	r3, #1
   1289e:	6003      	str	r3, [r0, #0]
	int err = 0;
   128a0:	2000      	movs	r0, #0
	__asm__ volatile(
   128a2:	f382 8811 	msr	BASEPRI, r2
   128a6:	f3bf 8f6f 	isb	sy
}
   128aa:	4770      	bx	lr
		err = -EPERM;
   128ac:	f04f 30ff 	mov.w	r0, #4294967295
   128b0:	e7f7      	b.n	128a2 <set_off_state+0x22>

000128b2 <set_starting_state>:
{
   128b2:	b410      	push	{r4}
	__asm__ volatile(
   128b4:	f04f 0320 	mov.w	r3, #32
   128b8:	f3ef 8211 	mrs	r2, BASEPRI
   128bc:	f383 8812 	msr	BASEPRI_MAX, r3
   128c0:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   128c4:	6803      	ldr	r3, [r0, #0]
   128c6:	f003 04c0 	and.w	r4, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
   128ca:	f003 0307 	and.w	r3, r3, #7
   128ce:	2b01      	cmp	r3, #1
   128d0:	d009      	beq.n	128e6 <set_starting_state+0x34>
	} else if (current_ctx != ctx) {
   128d2:	428c      	cmp	r4, r1
   128d4:	d00a      	beq.n	128ec <set_starting_state+0x3a>
		err = -EPERM;
   128d6:	f04f 30ff 	mov.w	r0, #4294967295
	__asm__ volatile(
   128da:	f382 8811 	msr	BASEPRI, r2
   128de:	f3bf 8f6f 	isb	sy
}
   128e2:	bc10      	pop	{r4}
   128e4:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
   128e6:	6001      	str	r1, [r0, #0]
	int err = 0;
   128e8:	2000      	movs	r0, #0
   128ea:	e7f6      	b.n	128da <set_starting_state+0x28>
		err = -EALREADY;
   128ec:	f06f 0077 	mvn.w	r0, #119	; 0x77
   128f0:	e7f3      	b.n	128da <set_starting_state+0x28>

000128f2 <set_on_state>:
	__asm__ volatile(
   128f2:	f04f 0320 	mov.w	r3, #32
   128f6:	f3ef 8211 	mrs	r2, BASEPRI
   128fa:	f383 8812 	msr	BASEPRI_MAX, r3
   128fe:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
   12902:	6803      	ldr	r3, [r0, #0]
   12904:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   12908:	f043 0302 	orr.w	r3, r3, #2
   1290c:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
   1290e:	f382 8811 	msr	BASEPRI, r2
   12912:	f3bf 8f6f 	isb	sy
}
   12916:	4770      	bx	lr

00012918 <clkstarted_handle>:
{
   12918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1291a:	4606      	mov	r6, r0
   1291c:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
   1291e:	f7ff ff98 	bl	12852 <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
   12922:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
   12924:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
   12926:	2300      	movs	r3, #0
   12928:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
   1292c:	f7ff ffe1 	bl	128f2 <set_on_state>
	if (callback) {
   12930:	b11d      	cbz	r5, 1293a <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
   12932:	463a      	mov	r2, r7
   12934:	4621      	mov	r1, r4
   12936:	4630      	mov	r0, r6
   12938:	47a8      	blx	r5
}
   1293a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001293c <stop>:
{
   1293c:	b570      	push	{r4, r5, r6, lr}
   1293e:	4606      	mov	r6, r0
   12940:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
   12942:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
   12944:	4621      	mov	r1, r4
   12946:	f7ff ff84 	bl	12852 <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
   1294a:	4629      	mov	r1, r5
   1294c:	3008      	adds	r0, #8
   1294e:	f7ff ff97 	bl	12880 <set_off_state>
	if (err < 0) {
   12952:	2800      	cmp	r0, #0
   12954:	db06      	blt.n	12964 <stop+0x28>
	get_sub_config(dev, type)->stop();
   12956:	4621      	mov	r1, r4
   12958:	4630      	mov	r0, r6
   1295a:	f7ff ff81 	bl	12860 <get_sub_config>
   1295e:	6843      	ldr	r3, [r0, #4]
   12960:	4798      	blx	r3
	return 0;
   12962:	2000      	movs	r0, #0
}
   12964:	bd70      	pop	{r4, r5, r6, pc}

00012966 <api_stop>:
{
   12966:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
   12968:	2280      	movs	r2, #128	; 0x80
   1296a:	f7ff ffe7 	bl	1293c <stop>
}
   1296e:	bd08      	pop	{r3, pc}

00012970 <async_start>:
{
   12970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12974:	4606      	mov	r6, r0
   12976:	4690      	mov	r8, r2
   12978:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
   1297a:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
   1297c:	4629      	mov	r1, r5
   1297e:	f7ff ff68 	bl	12852 <get_sub_data>
   12982:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
   12984:	9906      	ldr	r1, [sp, #24]
   12986:	3008      	adds	r0, #8
   12988:	f7ff ff93 	bl	128b2 <set_starting_state>
	if (err < 0) {
   1298c:	2800      	cmp	r0, #0
   1298e:	db09      	blt.n	129a4 <async_start+0x34>
	subdata->cb = cb;
   12990:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
   12994:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
   12996:	4629      	mov	r1, r5
   12998:	4630      	mov	r0, r6
   1299a:	f7ff ff61 	bl	12860 <get_sub_config>
   1299e:	6803      	ldr	r3, [r0, #0]
   129a0:	4798      	blx	r3
	return 0;
   129a2:	2000      	movs	r0, #0
}
   129a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000129a8 <api_start>:
{
   129a8:	b510      	push	{r4, lr}
   129aa:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
   129ac:	2480      	movs	r4, #128	; 0x80
   129ae:	9400      	str	r4, [sp, #0]
   129b0:	f7ff ffde 	bl	12970 <async_start>
}
   129b4:	b002      	add	sp, #8
   129b6:	bd10      	pop	{r4, pc}

000129b8 <onoff_started_callback>:
{
   129b8:	b510      	push	{r4, lr}
   129ba:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
   129bc:	b2c9      	uxtb	r1, r1
   129be:	f7ff ff53 	bl	12868 <get_onoff_manager>
	notify(mgr, 0);
   129c2:	2100      	movs	r1, #0
   129c4:	47a0      	blx	r4
}
   129c6:	bd10      	pop	{r4, pc}

000129c8 <hfclk_start>:
{
   129c8:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
   129ca:	2001      	movs	r0, #1
   129cc:	f7f3 facc 	bl	5f68 <nrfx_clock_start>
}
   129d0:	bd08      	pop	{r3, pc}

000129d2 <hfclkaudio_start>:
{
   129d2:	b508      	push	{r3, lr}
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
   129d4:	2003      	movs	r0, #3
   129d6:	f7f3 fac7 	bl	5f68 <nrfx_clock_start>
}
   129da:	bd08      	pop	{r3, pc}

000129dc <hfclk192m_start>:
{
   129dc:	b508      	push	{r3, lr}
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK192M);
   129de:	2002      	movs	r0, #2
   129e0:	f7f3 fac2 	bl	5f68 <nrfx_clock_start>
}
   129e4:	bd08      	pop	{r3, pc}

000129e6 <lfclk_start>:
{
   129e6:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
   129e8:	2000      	movs	r0, #0
   129ea:	f7f3 fabd 	bl	5f68 <nrfx_clock_start>
}
   129ee:	bd08      	pop	{r3, pc}

000129f0 <hfclk_stop>:
{
   129f0:	b508      	push	{r3, lr}
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
   129f2:	2001      	movs	r0, #1
   129f4:	f7f3 fb12 	bl	601c <nrfx_clock_stop>
}
   129f8:	bd08      	pop	{r3, pc}

000129fa <hfclkaudio_stop>:
{
   129fa:	b508      	push	{r3, lr}
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
   129fc:	2003      	movs	r0, #3
   129fe:	f7f3 fb0d 	bl	601c <nrfx_clock_stop>
}
   12a02:	bd08      	pop	{r3, pc}

00012a04 <hfclk192m_stop>:
{
   12a04:	b508      	push	{r3, lr}
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK192M);
   12a06:	2002      	movs	r0, #2
   12a08:	f7f3 fb08 	bl	601c <nrfx_clock_stop>
}
   12a0c:	bd08      	pop	{r3, pc}

00012a0e <lfclk_stop>:
{
   12a0e:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   12a10:	2000      	movs	r0, #0
   12a12:	f7f3 fb03 	bl	601c <nrfx_clock_stop>
}
   12a16:	bd08      	pop	{r3, pc}

00012a18 <blocking_start_callback>:
{
   12a18:	b508      	push	{r3, lr}
   12a1a:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
   12a1c:	f7fc fe16 	bl	f64c <z_impl_k_sem_give>
}
   12a20:	bd08      	pop	{r3, pc}

00012a22 <debug_hook_out_nop>:
}
   12a22:	2000      	movs	r0, #0
   12a24:	4770      	bx	lr

00012a26 <gpio_nrfx_port_get_raw>:
	return port->config;
   12a26:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   12a28:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
   12a2a:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
   12a2c:	600b      	str	r3, [r1, #0]
}
   12a2e:	2000      	movs	r0, #0
   12a30:	4770      	bx	lr

00012a32 <gpio_nrfx_port_set_masked_raw>:
	return port->config;
   12a32:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   12a34:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
   12a36:	6858      	ldr	r0, [r3, #4]
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
   12a38:	4042      	eors	r2, r0
   12a3a:	400a      	ands	r2, r1
   12a3c:	4042      	eors	r2, r0
    p_reg->OUT = value;
   12a3e:	605a      	str	r2, [r3, #4]
}
   12a40:	2000      	movs	r0, #0
   12a42:	4770      	bx	lr

00012a44 <gpio_nrfx_port_set_bits_raw>:
	return port->config;
   12a44:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   12a46:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
   12a48:	6099      	str	r1, [r3, #8]
}
   12a4a:	2000      	movs	r0, #0
   12a4c:	4770      	bx	lr

00012a4e <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
   12a4e:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   12a50:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
   12a52:	60d9      	str	r1, [r3, #12]
}
   12a54:	2000      	movs	r0, #0
   12a56:	4770      	bx	lr

00012a58 <gpio_nrfx_port_toggle_bits>:
	return port->config;
   12a58:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   12a5a:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
   12a5c:	6853      	ldr	r3, [r2, #4]
	nrf_gpio_port_out_write(reg, value ^ mask);
   12a5e:	404b      	eors	r3, r1
    p_reg->OUT = value;
   12a60:	6053      	str	r3, [r2, #4]
}
   12a62:	2000      	movs	r0, #0
   12a64:	4770      	bx	lr

00012a66 <gpio_nrfx_manage_callback>:
{
   12a66:	b470      	push	{r4, r5, r6}
	return port->data;
   12a68:	6900      	ldr	r0, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
   12a6a:	1d05      	adds	r5, r0, #4
	return list->head;
   12a6c:	6843      	ldr	r3, [r0, #4]
	if (!sys_slist_is_empty(callbacks)) {
   12a6e:	b1db      	cbz	r3, 12aa8 <gpio_nrfx_manage_callback+0x42>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
   12a70:	460e      	mov	r6, r1
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   12a72:	2400      	movs	r4, #0
   12a74:	e00a      	b.n	12a8c <gpio_nrfx_manage_callback+0x26>
	return node->next;
   12a76:	680b      	ldr	r3, [r1, #0]
	list->head = node;
   12a78:	6043      	str	r3, [r0, #4]
	return list->tail;
   12a7a:	686c      	ldr	r4, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
   12a7c:	42a1      	cmp	r1, r4
   12a7e:	d10f      	bne.n	12aa0 <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
   12a80:	606b      	str	r3, [r5, #4]
}
   12a82:	e00d      	b.n	12aa0 <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
   12a84:	606c      	str	r4, [r5, #4]
}
   12a86:	e00b      	b.n	12aa0 <gpio_nrfx_manage_callback+0x3a>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   12a88:	461c      	mov	r4, r3
   12a8a:	681b      	ldr	r3, [r3, #0]
   12a8c:	b15b      	cbz	r3, 12aa6 <gpio_nrfx_manage_callback+0x40>
   12a8e:	429e      	cmp	r6, r3
   12a90:	d1fa      	bne.n	12a88 <gpio_nrfx_manage_callback+0x22>
Z_GENLIST_REMOVE(slist, snode)
   12a92:	2c00      	cmp	r4, #0
   12a94:	d0ef      	beq.n	12a76 <gpio_nrfx_manage_callback+0x10>
	return node->next;
   12a96:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
   12a98:	6023      	str	r3, [r4, #0]
	return list->tail;
   12a9a:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
   12a9c:	4299      	cmp	r1, r3
   12a9e:	d0f1      	beq.n	12a84 <gpio_nrfx_manage_callback+0x1e>
	parent->next = child;
   12aa0:	2300      	movs	r3, #0
   12aa2:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   12aa4:	e000      	b.n	12aa8 <gpio_nrfx_manage_callback+0x42>
			if (!set) {
   12aa6:	b152      	cbz	r2, 12abe <gpio_nrfx_manage_callback+0x58>
	if (set) {
   12aa8:	b162      	cbz	r2, 12ac4 <gpio_nrfx_manage_callback+0x5e>
	return list->head;
   12aaa:	6843      	ldr	r3, [r0, #4]
	parent->next = child;
   12aac:	600b      	str	r3, [r1, #0]
	list->head = node;
   12aae:	6041      	str	r1, [r0, #4]
	return list->tail;
   12ab0:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
   12ab2:	b10b      	cbz	r3, 12ab8 <gpio_nrfx_manage_callback+0x52>
	return 0;
   12ab4:	2000      	movs	r0, #0
   12ab6:	e006      	b.n	12ac6 <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
   12ab8:	6069      	str	r1, [r5, #4]
   12aba:	2000      	movs	r0, #0
}
   12abc:	e003      	b.n	12ac6 <gpio_nrfx_manage_callback+0x60>
				return -EINVAL;
   12abe:	f06f 0015 	mvn.w	r0, #21
   12ac2:	e000      	b.n	12ac6 <gpio_nrfx_manage_callback+0x60>
	return 0;
   12ac4:	2000      	movs	r0, #0
}
   12ac6:	bc70      	pop	{r4, r5, r6}
   12ac8:	4770      	bx	lr

00012aca <endtx_isr>:
	return dev->config;
   12aca:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12acc:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
   12ace:	f04f 0120 	mov.w	r1, #32
   12ad2:	f3ef 8211 	mrs	r2, BASEPRI
   12ad6:	f381 8812 	msr	BASEPRI_MAX, r1
   12ada:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12ade:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
   12ae2:	b131      	cbz	r1, 12af2 <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12ae4:	2100      	movs	r1, #0
   12ae6:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   12aea:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   12aee:	2101      	movs	r1, #1
   12af0:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
   12af2:	f382 8811 	msr	BASEPRI, r2
   12af6:	f3bf 8f6f 	isb	sy
}
   12afa:	4770      	bx	lr

00012afc <uarte_nrfx_isr_int>:
{
   12afc:	b538      	push	{r3, r4, r5, lr}
   12afe:	4604      	mov	r4, r0
	return dev->config;
   12b00:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12b02:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
   12b04:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
   12b08:	f413 7f80 	tst.w	r3, #256	; 0x100
   12b0c:	d003      	beq.n	12b16 <uarte_nrfx_isr_int+0x1a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12b0e:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
   12b12:	2b00      	cmp	r3, #0
   12b14:	d139      	bne.n	12b8a <uarte_nrfx_isr_int+0x8e>
	return dev->config;
   12b16:	6863      	ldr	r3, [r4, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
   12b18:	685b      	ldr	r3, [r3, #4]
   12b1a:	f013 0f10 	tst.w	r3, #16
   12b1e:	d01a      	beq.n	12b56 <uarte_nrfx_isr_int+0x5a>
	__asm__ volatile(
   12b20:	f04f 0320 	mov.w	r3, #32
   12b24:	f3ef 8211 	mrs	r2, BASEPRI
   12b28:	f383 8812 	msr	BASEPRI_MAX, r3
   12b2c:	f3bf 8f6f 	isb	sy
   12b30:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
   12b34:	b113      	cbz	r3, 12b3c <uarte_nrfx_isr_int+0x40>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
   12b36:	2300      	movs	r3, #0
   12b38:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
	return dev->data;
   12b3c:	6923      	ldr	r3, [r4, #16]
		if (!data->int_driven || data->int_driven->fifo_fill_lock == 0)
   12b3e:	68db      	ldr	r3, [r3, #12]
   12b40:	b10b      	cbz	r3, 12b46 <uarte_nrfx_isr_int+0x4a>
   12b42:	691b      	ldr	r3, [r3, #16]
   12b44:	b91b      	cbnz	r3, 12b4e <uarte_nrfx_isr_int+0x52>
    p_reg->INTENCLR = mask;
   12b46:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   12b4a:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
	__asm__ volatile(
   12b4e:	f382 8811 	msr	BASEPRI, r2
   12b52:	f3bf 8f6f 	isb	sy
	return dev->data;
   12b56:	6923      	ldr	r3, [r4, #16]
	if (!data->int_driven) {
   12b58:	68da      	ldr	r2, [r3, #12]
   12b5a:	b1aa      	cbz	r2, 12b88 <uarte_nrfx_isr_int+0x8c>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12b5c:	f8d5 1158 	ldr.w	r1, [r5, #344]	; 0x158
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
   12b60:	b121      	cbz	r1, 12b6c <uarte_nrfx_isr_int+0x70>
		data->int_driven->fifo_fill_lock = 0;
   12b62:	2100      	movs	r1, #0
   12b64:	6111      	str	r1, [r2, #16]
		if (data->int_driven->disable_tx_irq) {
   12b66:	68da      	ldr	r2, [r3, #12]
   12b68:	7b92      	ldrb	r2, [r2, #14]
   12b6a:	b98a      	cbnz	r2, 12b90 <uarte_nrfx_isr_int+0x94>
   12b6c:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
   12b70:	b122      	cbz	r2, 12b7c <uarte_nrfx_isr_int+0x80>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12b72:	2200      	movs	r2, #0
   12b74:	f8c5 2124 	str.w	r2, [r5, #292]	; 0x124
   12b78:	f8d5 2124 	ldr.w	r2, [r5, #292]	; 0x124
	if (data->int_driven->cb) {
   12b7c:	68da      	ldr	r2, [r3, #12]
   12b7e:	6813      	ldr	r3, [r2, #0]
   12b80:	b113      	cbz	r3, 12b88 <uarte_nrfx_isr_int+0x8c>
		data->int_driven->cb(dev, data->int_driven->cb_data);
   12b82:	6851      	ldr	r1, [r2, #4]
   12b84:	4620      	mov	r0, r4
   12b86:	4798      	blx	r3
}
   12b88:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
   12b8a:	f7ff ff9e 	bl	12aca <endtx_isr>
   12b8e:	e7c2      	b.n	12b16 <uarte_nrfx_isr_int+0x1a>
    p_reg->INTENCLR = mask;
   12b90:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   12b94:	f8c5 2308 	str.w	r2, [r5, #776]	; 0x308
			data->int_driven->disable_tx_irq = false;
   12b98:	68db      	ldr	r3, [r3, #12]
   12b9a:	7399      	strb	r1, [r3, #14]
			return;
   12b9c:	e7f4      	b.n	12b88 <uarte_nrfx_isr_int+0x8c>

00012b9e <uarte_nrfx_configure>:
{
   12b9e:	b530      	push	{r4, r5, lr}
   12ba0:	b083      	sub	sp, #12
   12ba2:	4605      	mov	r5, r0
   12ba4:	460c      	mov	r4, r1
	switch (cfg->stop_bits) {
   12ba6:	794b      	ldrb	r3, [r1, #5]
   12ba8:	2b01      	cmp	r3, #1
   12baa:	d006      	beq.n	12bba <uarte_nrfx_configure+0x1c>
   12bac:	2b03      	cmp	r3, #3
   12bae:	d011      	beq.n	12bd4 <uarte_nrfx_configure+0x36>
   12bb0:	f06f 0285 	mvn.w	r2, #133	; 0x85
}
   12bb4:	4610      	mov	r0, r2
   12bb6:	b003      	add	sp, #12
   12bb8:	bd30      	pop	{r4, r5, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
   12bba:	2300      	movs	r3, #0
   12bbc:	f88d 3002 	strb.w	r3, [sp, #2]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
   12bc0:	79a3      	ldrb	r3, [r4, #6]
   12bc2:	2b03      	cmp	r3, #3
   12bc4:	d14f      	bne.n	12c66 <uarte_nrfx_configure+0xc8>
	switch (cfg->flow_ctrl) {
   12bc6:	79e3      	ldrb	r3, [r4, #7]
   12bc8:	b143      	cbz	r3, 12bdc <uarte_nrfx_configure+0x3e>
   12bca:	2b01      	cmp	r3, #1
   12bcc:	d015      	beq.n	12bfa <uarte_nrfx_configure+0x5c>
   12bce:	f06f 0285 	mvn.w	r2, #133	; 0x85
   12bd2:	e7ef      	b.n	12bb4 <uarte_nrfx_configure+0x16>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
   12bd4:	2310      	movs	r3, #16
   12bd6:	f88d 3002 	strb.w	r3, [sp, #2]
		break;
   12bda:	e7f1      	b.n	12bc0 <uarte_nrfx_configure+0x22>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
   12bdc:	2300      	movs	r3, #0
   12bde:	f88d 3000 	strb.w	r3, [sp]
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
   12be2:	2300      	movs	r3, #0
   12be4:	f8ad 3004 	strh.w	r3, [sp, #4]
	switch (cfg->parity) {
   12be8:	7923      	ldrb	r3, [r4, #4]
   12bea:	2b01      	cmp	r3, #1
   12bec:	d033      	beq.n	12c56 <uarte_nrfx_configure+0xb8>
   12bee:	2b02      	cmp	r3, #2
   12bf0:	d02d      	beq.n	12c4e <uarte_nrfx_configure+0xb0>
   12bf2:	b173      	cbz	r3, 12c12 <uarte_nrfx_configure+0x74>
   12bf4:	f06f 0285 	mvn.w	r2, #133	; 0x85
   12bf8:	e7dc      	b.n	12bb4 <uarte_nrfx_configure+0x16>
	return dev->config;
   12bfa:	686b      	ldr	r3, [r5, #4]
		if (IS_HWFC_PINS_USED(get_dev_config(dev)->flags)) {
   12bfc:	685b      	ldr	r3, [r3, #4]
   12bfe:	f003 0201 	and.w	r2, r3, #1
   12c02:	f003 0302 	and.w	r3, r3, #2
   12c06:	4313      	orrs	r3, r2
   12c08:	d030      	beq.n	12c6c <uarte_nrfx_configure+0xce>
			uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
   12c0a:	2301      	movs	r3, #1
   12c0c:	f88d 3000 	strb.w	r3, [sp]
		break;
   12c10:	e7e7      	b.n	12be2 <uarte_nrfx_configure+0x44>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
   12c12:	f88d 3001 	strb.w	r3, [sp, #1]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
   12c16:	6821      	ldr	r1, [r4, #0]
   12c18:	4628      	mov	r0, r5
   12c1a:	f7f2 fc67 	bl	54ec <baudrate_set>
   12c1e:	4602      	mov	r2, r0
   12c20:	bb38      	cbnz	r0, 12c72 <uarte_nrfx_configure+0xd4>
	return dev->config;
   12c22:	686b      	ldr	r3, [r5, #4]
	return config->uarte_regs;
   12c24:	6819      	ldr	r1, [r3, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
   12c26:	f89d 3001 	ldrb.w	r3, [sp, #1]
                    | (uint32_t)p_cfg->stop
   12c2a:	f89d 0002 	ldrb.w	r0, [sp, #2]
   12c2e:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->paritytype
   12c30:	f8bd 0004 	ldrh.w	r0, [sp, #4]
   12c34:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->hwfc;
   12c36:	f89d 0000 	ldrb.w	r0, [sp]
   12c3a:	4303      	orrs	r3, r0
    p_reg->CONFIG = (uint32_t)p_cfg->parity
   12c3c:	f8c1 356c 	str.w	r3, [r1, #1388]	; 0x56c
	return dev->data;
   12c40:	692b      	ldr	r3, [r5, #16]
	get_dev_data(dev)->uart_config = *cfg;
   12c42:	3304      	adds	r3, #4
   12c44:	e894 0003 	ldmia.w	r4, {r0, r1}
   12c48:	e883 0003 	stmia.w	r3, {r0, r1}
	return 0;
   12c4c:	e7b2      	b.n	12bb4 <uarte_nrfx_configure+0x16>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
   12c4e:	230e      	movs	r3, #14
   12c50:	f88d 3001 	strb.w	r3, [sp, #1]
		break;
   12c54:	e7df      	b.n	12c16 <uarte_nrfx_configure+0x78>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
   12c56:	230e      	movs	r3, #14
   12c58:	f88d 3001 	strb.w	r3, [sp, #1]
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
   12c5c:	f44f 7380 	mov.w	r3, #256	; 0x100
   12c60:	f8ad 3004 	strh.w	r3, [sp, #4]
		break;
   12c64:	e7d7      	b.n	12c16 <uarte_nrfx_configure+0x78>
		return -ENOTSUP;
   12c66:	f06f 0285 	mvn.w	r2, #133	; 0x85
   12c6a:	e7a3      	b.n	12bb4 <uarte_nrfx_configure+0x16>
			return -ENOTSUP;
   12c6c:	f06f 0285 	mvn.w	r2, #133	; 0x85
   12c70:	e7a0      	b.n	12bb4 <uarte_nrfx_configure+0x16>
		return -ENOTSUP;
   12c72:	f06f 0285 	mvn.w	r2, #133	; 0x85
   12c76:	e79d      	b.n	12bb4 <uarte_nrfx_configure+0x16>

00012c78 <uarte_nrfx_config_get>:
{
   12c78:	460b      	mov	r3, r1
	return dev->data;
   12c7a:	6902      	ldr	r2, [r0, #16]
	*cfg = get_dev_data(dev)->uart_config;
   12c7c:	6891      	ldr	r1, [r2, #8]
   12c7e:	6850      	ldr	r0, [r2, #4]
   12c80:	e883 0003 	stmia.w	r3, {r0, r1}
}
   12c84:	2000      	movs	r0, #0
   12c86:	4770      	bx	lr

00012c88 <uarte_nrfx_err_check>:
	return dev->config;
   12c88:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12c8a:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
   12c8c:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
   12c90:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
   12c94:	4770      	bx	lr

00012c96 <is_tx_ready>:
	return dev->config;
   12c96:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12c98:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
   12c9a:	685b      	ldr	r3, [r3, #4]
   12c9c:	f003 0308 	and.w	r3, r3, #8
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12ca0:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
   12ca4:	b929      	cbnz	r1, 12cb2 <is_tx_ready+0x1c>
   12ca6:	b933      	cbnz	r3, 12cb6 <is_tx_ready+0x20>
   12ca8:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
   12cac:	b92b      	cbnz	r3, 12cba <is_tx_ready+0x24>
   12cae:	2000      	movs	r0, #0
   12cb0:	4770      	bx	lr
   12cb2:	2001      	movs	r0, #1
   12cb4:	4770      	bx	lr
   12cb6:	2000      	movs	r0, #0
   12cb8:	4770      	bx	lr
   12cba:	2001      	movs	r0, #1
}
   12cbc:	4770      	bx	lr

00012cbe <uarte_enable>:
	return dev->config;
   12cbe:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12cc0:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   12cc2:	2208      	movs	r2, #8
   12cc4:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
   12cc8:	4770      	bx	lr

00012cca <tx_start>:
{
   12cca:	b510      	push	{r4, lr}
	return dev->config;
   12ccc:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12cce:	681c      	ldr	r4, [r3, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   12cd0:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   12cd4:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12cd8:	2300      	movs	r3, #0
   12cda:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
   12cde:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
   12ce2:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
   12ce6:	f8d4 3158 	ldr.w	r3, [r4, #344]	; 0x158
	return dev->config;
   12cea:	6843      	ldr	r3, [r0, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
   12cec:	685b      	ldr	r3, [r3, #4]
   12cee:	f013 0f10 	tst.w	r3, #16
   12cf2:	d102      	bne.n	12cfa <tx_start+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   12cf4:	2301      	movs	r3, #1
   12cf6:	60a3      	str	r3, [r4, #8]
}
   12cf8:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
   12cfa:	2101      	movs	r1, #1
   12cfc:	f7ff ffdf 	bl	12cbe <uarte_enable>
    p_reg->INTENSET = mask;
   12d00:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   12d04:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
   12d08:	e7f4      	b.n	12cf4 <tx_start+0x2a>

00012d0a <uarte_nrfx_poll_in>:
{
   12d0a:	b410      	push	{r4}
	return dev->data;
   12d0c:	6904      	ldr	r4, [r0, #16]
	return dev->config;
   12d0e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12d10:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12d12:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
   12d16:	b152      	cbz	r2, 12d2e <uarte_nrfx_poll_in+0x24>
	*c = data->rx_data;
   12d18:	7d62      	ldrb	r2, [r4, #21]
   12d1a:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12d1c:	2000      	movs	r0, #0
   12d1e:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
   12d22:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   12d26:	2201      	movs	r2, #1
   12d28:	601a      	str	r2, [r3, #0]
}
   12d2a:	bc10      	pop	{r4}
   12d2c:	4770      	bx	lr
		return -1;
   12d2e:	f04f 30ff 	mov.w	r0, #4294967295
   12d32:	e7fa      	b.n	12d2a <uarte_nrfx_poll_in+0x20>

00012d34 <uarte_nrfx_fifo_fill>:
{
   12d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12d38:	4680      	mov	r8, r0
	return dev->data;
   12d3a:	6907      	ldr	r7, [r0, #16]
	len = MIN(len, data->int_driven->tx_buff_size);
   12d3c:	68fb      	ldr	r3, [r7, #12]
   12d3e:	899e      	ldrh	r6, [r3, #12]
   12d40:	4296      	cmp	r6, r2
   12d42:	bfa8      	it	ge
   12d44:	4616      	movge	r6, r2
	if (!atomic_cas(&data->int_driven->fifo_fill_lock, 0, 1)) {
   12d46:	3310      	adds	r3, #16
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   12d48:	2201      	movs	r2, #1
   12d4a:	e8d3 0fef 	ldaex	r0, [r3]
   12d4e:	2800      	cmp	r0, #0
   12d50:	d103      	bne.n	12d5a <uarte_nrfx_fifo_fill+0x26>
   12d52:	e8c3 2fe4 	stlex	r4, r2, [r3]
   12d56:	2c00      	cmp	r4, #0
   12d58:	d1f7      	bne.n	12d4a <uarte_nrfx_fifo_fill+0x16>
   12d5a:	d101      	bne.n	12d60 <uarte_nrfx_fifo_fill+0x2c>
	for (int i = 0; i < len; i++) {
   12d5c:	2300      	movs	r3, #0
   12d5e:	e006      	b.n	12d6e <uarte_nrfx_fifo_fill+0x3a>
		return 0;
   12d60:	2600      	movs	r6, #0
   12d62:	e019      	b.n	12d98 <uarte_nrfx_fifo_fill+0x64>
		data->int_driven->tx_buffer[i] = tx_data[i];
   12d64:	68fc      	ldr	r4, [r7, #12]
   12d66:	68a4      	ldr	r4, [r4, #8]
   12d68:	5ccd      	ldrb	r5, [r1, r3]
   12d6a:	54e5      	strb	r5, [r4, r3]
	for (int i = 0; i < len; i++) {
   12d6c:	3301      	adds	r3, #1
   12d6e:	42b3      	cmp	r3, r6
   12d70:	dbf8      	blt.n	12d64 <uarte_nrfx_fifo_fill+0x30>
	__asm__ volatile(
   12d72:	f04f 0320 	mov.w	r3, #32
   12d76:	f3ef 8411 	mrs	r4, BASEPRI
   12d7a:	f383 8812 	msr	BASEPRI_MAX, r3
   12d7e:	f3bf 8f6f 	isb	sy
	if (!is_tx_ready(dev)) {
   12d82:	4640      	mov	r0, r8
   12d84:	f7ff ff87 	bl	12c96 <is_tx_ready>
   12d88:	b948      	cbnz	r0, 12d9e <uarte_nrfx_fifo_fill+0x6a>
		data->int_driven->fifo_fill_lock = 0;
   12d8a:	68fb      	ldr	r3, [r7, #12]
   12d8c:	2600      	movs	r6, #0
   12d8e:	611e      	str	r6, [r3, #16]
	__asm__ volatile(
   12d90:	f384 8811 	msr	BASEPRI, r4
   12d94:	f3bf 8f6f 	isb	sy
}
   12d98:	4630      	mov	r0, r6
   12d9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		tx_start(dev, data->int_driven->tx_buffer, len);
   12d9e:	68fb      	ldr	r3, [r7, #12]
   12da0:	4632      	mov	r2, r6
   12da2:	6899      	ldr	r1, [r3, #8]
   12da4:	4640      	mov	r0, r8
   12da6:	f7ff ff90 	bl	12cca <tx_start>
   12daa:	e7f1      	b.n	12d90 <uarte_nrfx_fifo_fill+0x5c>

00012dac <uarte_nrfx_fifo_read>:
	return dev->config;
   12dac:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12dae:	681b      	ldr	r3, [r3, #0]
	return dev->data;
   12db0:	6900      	ldr	r0, [r0, #16]
	if (size > 0 && nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
   12db2:	2a00      	cmp	r2, #0
   12db4:	dd0c      	ble.n	12dd0 <uarte_nrfx_fifo_read+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12db6:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
   12dba:	b15a      	cbz	r2, 12dd4 <uarte_nrfx_fifo_read+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   12dbc:	2200      	movs	r2, #0
   12dbe:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
   12dc2:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
		rx_data[num_rx++] = (uint8_t)data->rx_data;
   12dc6:	7d42      	ldrb	r2, [r0, #21]
   12dc8:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   12dca:	2001      	movs	r0, #1
   12dcc:	6018      	str	r0, [r3, #0]
}
   12dce:	4770      	bx	lr
	int num_rx = 0;
   12dd0:	2000      	movs	r0, #0
   12dd2:	4770      	bx	lr
   12dd4:	2000      	movs	r0, #0
}
   12dd6:	4770      	bx	lr

00012dd8 <uarte_nrfx_irq_tx_enable>:
	return dev->config;
   12dd8:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12dda:	681a      	ldr	r2, [r3, #0]
	return dev->data;
   12ddc:	6901      	ldr	r1, [r0, #16]
	__asm__ volatile(
   12dde:	f04f 0020 	mov.w	r0, #32
   12de2:	f3ef 8311 	mrs	r3, BASEPRI
   12de6:	f380 8812 	msr	BASEPRI_MAX, r0
   12dea:	f3bf 8f6f 	isb	sy
	data->int_driven->disable_tx_irq = false;
   12dee:	68c9      	ldr	r1, [r1, #12]
   12df0:	2000      	movs	r0, #0
   12df2:	7388      	strb	r0, [r1, #14]
    p_reg->INTENSET = mask;
   12df4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
   12df8:	f8c2 1304 	str.w	r1, [r2, #772]	; 0x304
	__asm__ volatile(
   12dfc:	f383 8811 	msr	BASEPRI, r3
   12e00:	f3bf 8f6f 	isb	sy
}
   12e04:	4770      	bx	lr

00012e06 <uarte_nrfx_irq_tx_disable>:
	return dev->data;
   12e06:	6903      	ldr	r3, [r0, #16]
	data->int_driven->disable_tx_irq = true;
   12e08:	68db      	ldr	r3, [r3, #12]
   12e0a:	2201      	movs	r2, #1
   12e0c:	739a      	strb	r2, [r3, #14]
}
   12e0e:	4770      	bx	lr

00012e10 <uarte_nrfx_irq_tx_ready_complete>:
	return dev->config;
   12e10:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12e12:	6819      	ldr	r1, [r3, #0]
	return dev->data;
   12e14:	6903      	ldr	r3, [r0, #16]
	bool ready = !data->int_driven->disable_tx_irq &&
   12e16:	68db      	ldr	r3, [r3, #12]
   12e18:	7b9a      	ldrb	r2, [r3, #14]
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
   12e1a:	b94a      	cbnz	r2, 12e30 <uarte_nrfx_irq_tx_ready_complete+0x20>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12e1c:	f8d1 2158 	ldr.w	r2, [r1, #344]	; 0x158
	bool ready = !data->int_driven->disable_tx_irq &&
   12e20:	b15a      	cbz	r2, 12e3a <uarte_nrfx_irq_tx_ready_complete+0x2a>
    return p_reg->INTENSET & mask;
   12e22:	f8d1 2304 	ldr.w	r2, [r1, #772]	; 0x304
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
   12e26:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
   12e2a:	d008      	beq.n	12e3e <uarte_nrfx_irq_tx_ready_complete+0x2e>
   12e2c:	2001      	movs	r0, #1
   12e2e:	e000      	b.n	12e32 <uarte_nrfx_irq_tx_ready_complete+0x22>
   12e30:	2000      	movs	r0, #0
	if (ready) {
   12e32:	b108      	cbz	r0, 12e38 <uarte_nrfx_irq_tx_ready_complete+0x28>
		data->int_driven->fifo_fill_lock = 0;
   12e34:	2200      	movs	r2, #0
   12e36:	611a      	str	r2, [r3, #16]
}
   12e38:	4770      	bx	lr
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
   12e3a:	2000      	movs	r0, #0
   12e3c:	e7f9      	b.n	12e32 <uarte_nrfx_irq_tx_ready_complete+0x22>
   12e3e:	2000      	movs	r0, #0
   12e40:	e7f7      	b.n	12e32 <uarte_nrfx_irq_tx_ready_complete+0x22>

00012e42 <uarte_nrfx_irq_rx_ready>:
	return dev->config;
   12e42:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12e44:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   12e46:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
}
   12e4a:	3800      	subs	r0, #0
   12e4c:	bf18      	it	ne
   12e4e:	2001      	movne	r0, #1
   12e50:	4770      	bx	lr

00012e52 <uarte_nrfx_irq_rx_enable>:
	return dev->config;
   12e52:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12e54:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
   12e56:	2210      	movs	r2, #16
   12e58:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   12e5c:	4770      	bx	lr

00012e5e <uarte_nrfx_irq_rx_disable>:
	return dev->config;
   12e5e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12e60:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
   12e62:	2210      	movs	r2, #16
   12e64:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
   12e68:	4770      	bx	lr

00012e6a <uarte_nrfx_irq_err_enable>:
	return dev->config;
   12e6a:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12e6c:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
   12e6e:	f44f 7200 	mov.w	r2, #512	; 0x200
   12e72:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   12e76:	4770      	bx	lr

00012e78 <uarte_nrfx_irq_err_disable>:
	return dev->config;
   12e78:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12e7a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
   12e7c:	f44f 7200 	mov.w	r2, #512	; 0x200
   12e80:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
   12e84:	4770      	bx	lr

00012e86 <uarte_nrfx_irq_is_pending>:
{
   12e86:	b538      	push	{r3, r4, r5, lr}
   12e88:	4604      	mov	r4, r0
	return dev->config;
   12e8a:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
   12e8c:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
   12e8e:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
		||
   12e92:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
   12e96:	d106      	bne.n	12ea6 <uarte_nrfx_irq_is_pending+0x20>
   12e98:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
   12e9c:	f013 0f10 	tst.w	r3, #16
   12ea0:	d107      	bne.n	12eb2 <uarte_nrfx_irq_is_pending+0x2c>
   12ea2:	2000      	movs	r0, #0
}
   12ea4:	bd38      	pop	{r3, r4, r5, pc}
		 uarte_nrfx_irq_tx_ready_complete(dev))
   12ea6:	f7ff ffb3 	bl	12e10 <uarte_nrfx_irq_tx_ready_complete>
					    NRF_UARTE_INT_TXSTOPPED_MASK) &&
   12eaa:	2800      	cmp	r0, #0
   12eac:	d0f4      	beq.n	12e98 <uarte_nrfx_irq_is_pending+0x12>
		||
   12eae:	2001      	movs	r0, #1
   12eb0:	e7f8      	b.n	12ea4 <uarte_nrfx_irq_is_pending+0x1e>
		 uarte_nrfx_irq_rx_ready(dev)));
   12eb2:	4620      	mov	r0, r4
   12eb4:	f7ff ffc5 	bl	12e42 <uarte_nrfx_irq_rx_ready>
					    NRF_UARTE_INT_ENDRX_MASK) &&
   12eb8:	2800      	cmp	r0, #0
   12eba:	d0f3      	beq.n	12ea4 <uarte_nrfx_irq_is_pending+0x1e>
		||
   12ebc:	2001      	movs	r0, #1
   12ebe:	e7f1      	b.n	12ea4 <uarte_nrfx_irq_is_pending+0x1e>

00012ec0 <uarte_nrfx_irq_update>:
}
   12ec0:	2001      	movs	r0, #1
   12ec2:	4770      	bx	lr

00012ec4 <uarte_nrfx_irq_callback_set>:
	return dev->data;
   12ec4:	6903      	ldr	r3, [r0, #16]
	data->int_driven->cb = cb;
   12ec6:	68d8      	ldr	r0, [r3, #12]
   12ec8:	6001      	str	r1, [r0, #0]
	data->int_driven->cb_data = cb_data;
   12eca:	68db      	ldr	r3, [r3, #12]
   12ecc:	605a      	str	r2, [r3, #4]
}
   12ece:	4770      	bx	lr

00012ed0 <wait_tx_ready>:
{
   12ed0:	b570      	push	{r4, r5, r6, lr}
   12ed2:	4606      	mov	r6, r0
   12ed4:	e014      	b.n	12f00 <wait_tx_ready+0x30>
		if (res) {
   12ed6:	b17d      	cbz	r5, 12ef8 <wait_tx_ready+0x28>
	__asm__ volatile(
   12ed8:	f04f 0320 	mov.w	r3, #32
   12edc:	f3ef 8411 	mrs	r4, BASEPRI
   12ee0:	f383 8812 	msr	BASEPRI_MAX, r3
   12ee4:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
   12ee8:	4630      	mov	r0, r6
   12eea:	f7ff fed4 	bl	12c96 <is_tx_ready>
   12eee:	b9a0      	cbnz	r0, 12f1a <wait_tx_ready+0x4a>
	__asm__ volatile(
   12ef0:	f384 8811 	msr	BASEPRI, r4
   12ef4:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
   12ef8:	2021      	movs	r0, #33	; 0x21
   12efa:	2100      	movs	r1, #0
   12efc:	f7fc ff86 	bl	fe0c <z_impl_k_sleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
   12f00:	2464      	movs	r4, #100	; 0x64
   12f02:	4630      	mov	r0, r6
   12f04:	f7ff fec7 	bl	12c96 <is_tx_ready>
   12f08:	4605      	mov	r5, r0
   12f0a:	2800      	cmp	r0, #0
   12f0c:	d1e3      	bne.n	12ed6 <wait_tx_ready+0x6>
   12f0e:	2001      	movs	r0, #1
   12f10:	f000 f8a1 	bl	13056 <nrfx_busy_wait>
   12f14:	3c01      	subs	r4, #1
   12f16:	d1f4      	bne.n	12f02 <wait_tx_ready+0x32>
   12f18:	e7dd      	b.n	12ed6 <wait_tx_ready+0x6>
}
   12f1a:	4620      	mov	r0, r4
   12f1c:	bd70      	pop	{r4, r5, r6, pc}

00012f1e <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
   12f1e:	b510      	push	{r4, lr}
   12f20:	4604      	mov	r4, r0
   12f22:	2200      	movs	r2, #0
   12f24:	2101      	movs	r1, #1
   12f26:	2008      	movs	r0, #8
   12f28:	f7f1 f986 	bl	4238 <z_arm_irq_priority_set>
   12f2c:	2008      	movs	r0, #8
   12f2e:	f7f1 f965 	bl	41fc <arch_irq_enable>
   12f32:	2101      	movs	r1, #1
   12f34:	4620      	mov	r0, r4
   12f36:	f7f2 fbd9 	bl	56ec <uarte_instance_init>
   12f3a:	bd10      	pop	{r4, pc}

00012f3c <sys_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces*/

void __weak sys_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
   12f3c:	4770      	bx	lr

00012f3e <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
   12f3e:	4770      	bx	lr

00012f40 <sys_clock_disable>:

void __weak sys_clock_disable(void)
{
}
   12f40:	4770      	bx	lr

00012f42 <counter_sub>:
	return (a - b) & COUNTER_MAX;
   12f42:	1a40      	subs	r0, r0, r1
}
   12f44:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   12f48:	4770      	bx	lr

00012f4a <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
   12f4a:	f100 0350 	add.w	r3, r0, #80	; 0x50
   12f4e:	009b      	lsls	r3, r3, #2
   12f50:	b29b      	uxth	r3, r3
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   12f52:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
   12f56:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
   12f5a:	2200      	movs	r2, #0
   12f5c:	601a      	str	r2, [r3, #0]
   12f5e:	681b      	ldr	r3, [r3, #0]
}
   12f60:	4770      	bx	lr

00012f62 <absolute_time_to_cc>:
}
   12f62:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   12f66:	4770      	bx	lr

00012f68 <full_int_lock>:
	__asm__ volatile(
   12f68:	f04f 0320 	mov.w	r3, #32
   12f6c:	f3ef 8011 	mrs	r0, BASEPRI
   12f70:	f383 8812 	msr	BASEPRI_MAX, r3
   12f74:	f3bf 8f6f 	isb	sy
}
   12f78:	4770      	bx	lr

00012f7a <full_int_unlock>:
	__asm__ volatile(
   12f7a:	f380 8811 	msr	BASEPRI, r0
   12f7e:	f3bf 8f6f 	isb	sy
}
   12f82:	4770      	bx	lr

00012f84 <set_absolute_alarm>:
{
   12f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12f86:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
   12f88:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
   12f8c:	f7f2 fc80 	bl	5890 <get_comparator>
   12f90:	4607      	mov	r7, r0
   12f92:	e019      	b.n	12fc8 <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
   12f94:	2013      	movs	r0, #19
   12f96:	f003 f86b 	bl	16070 <z_impl_k_busy_wait>
}
   12f9a:	e022      	b.n	12fe2 <set_absolute_alarm+0x5e>
		event_clear(chan);
   12f9c:	4630      	mov	r0, r6
   12f9e:	f7ff ffd4 	bl	12f4a <event_clear>
		event_enable(chan);
   12fa2:	4630      	mov	r0, r6
   12fa4:	f7f2 fc7c 	bl	58a0 <event_enable>
		set_comparator(chan, cc_val);
   12fa8:	4629      	mov	r1, r5
   12faa:	4630      	mov	r0, r6
   12fac:	f7f2 fc66 	bl	587c <set_comparator>
		now2 = counter();
   12fb0:	f7f2 fc8a 	bl	58c8 <counter>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
   12fb4:	4284      	cmp	r4, r0
   12fb6:	d01e      	beq.n	12ff6 <set_absolute_alarm+0x72>
   12fb8:	1c81      	adds	r1, r0, #2
   12fba:	4628      	mov	r0, r5
   12fbc:	f7ff ffc1 	bl	12f42 <counter_sub>
	} while ((now2 != now) &&
   12fc0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   12fc4:	d917      	bls.n	12ff6 <set_absolute_alarm+0x72>
		prev_cc = cc_val;
   12fc6:	462f      	mov	r7, r5
		now = counter();
   12fc8:	f7f2 fc7e 	bl	58c8 <counter>
   12fcc:	4604      	mov	r4, r0
		set_comparator(chan, now);
   12fce:	4601      	mov	r1, r0
   12fd0:	4630      	mov	r0, r6
   12fd2:	f7f2 fc53 	bl	587c <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
   12fd6:	4621      	mov	r1, r4
   12fd8:	4638      	mov	r0, r7
   12fda:	f7ff ffb2 	bl	12f42 <counter_sub>
   12fde:	2801      	cmp	r0, #1
   12fe0:	d0d8      	beq.n	12f94 <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
   12fe2:	1ca7      	adds	r7, r4, #2
   12fe4:	4639      	mov	r1, r7
   12fe6:	4628      	mov	r0, r5
   12fe8:	f7ff ffab 	bl	12f42 <counter_sub>
   12fec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   12ff0:	d9d4      	bls.n	12f9c <set_absolute_alarm+0x18>
			cc_val = now + 2;
   12ff2:	463d      	mov	r5, r7
   12ff4:	e7d2      	b.n	12f9c <set_absolute_alarm+0x18>
}
   12ff6:	4628      	mov	r0, r5
   12ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00012ffa <compare_set>:
{
   12ffa:	b5f0      	push	{r4, r5, r6, r7, lr}
   12ffc:	b083      	sub	sp, #12
   12ffe:	4604      	mov	r4, r0
   13000:	4617      	mov	r7, r2
   13002:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
   13004:	f7f2 fc66 	bl	58d4 <compare_int_lock>
   13008:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
   1300a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1300c:	9301      	str	r3, [sp, #4]
   1300e:	9b08      	ldr	r3, [sp, #32]
   13010:	9300      	str	r3, [sp, #0]
   13012:	463a      	mov	r2, r7
   13014:	462b      	mov	r3, r5
   13016:	4620      	mov	r0, r4
   13018:	f7f2 fd3a 	bl	5a90 <compare_set_nolocks>
   1301c:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
   1301e:	4631      	mov	r1, r6
   13020:	4620      	mov	r0, r4
   13022:	f7f2 fcb1 	bl	5988 <compare_int_unlock>
}
   13026:	4628      	mov	r0, r5
   13028:	b003      	add	sp, #12
   1302a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0001302c <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
   1302c:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
   1302e:	2000      	movs	r0, #0
   13030:	f7f1 fb56 	bl	46e0 <sys_arch_reboot>

00013034 <hw_cc3xx_init_internal>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init_internal(const struct device *dev)
{
   13034:	b508      	push	{r3, lr}

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
   13036:	f7fd f8f1 	bl	1021c <nrf_cc3xx_platform_init_no_rng>
#endif

	return res;
}
   1303a:	bd08      	pop	{r3, pc}

0001303c <hw_cc3xx_init>:

static int hw_cc3xx_init(const struct device *dev)
{
   1303c:	b510      	push	{r4, lr}
   1303e:	4604      	mov	r4, r0
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
   13040:	f7f0 ffd4 	bl	3fec <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
   13044:	f7f1 f8a8 	bl	4198 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
   13048:	4620      	mov	r0, r4
   1304a:	f7ff fff3 	bl	13034 <hw_cc3xx_init_internal>
	return res;
}
   1304e:	bd10      	pop	{r4, pc}

00013050 <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
   13050:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
   13052:	4780      	blx	r0
}
   13054:	bd08      	pop	{r3, pc}

00013056 <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
   13056:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
   13058:	f003 f80a 	bl	16070 <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
   1305c:	bd08      	pop	{r3, pc}

0001305e <nrfx_clock_enable>:
{
   1305e:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
   13060:	2005      	movs	r0, #5
   13062:	f7f1 f8db 	bl	421c <arch_irq_is_enabled>
   13066:	b138      	cbz	r0, 13078 <nrfx_clock_enable+0x1a>
}

#if NRF_CLOCK_HAS_HFCLKSRC
NRF_STATIC_INLINE void nrf_clock_hf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLKSRC = (uint32_t)(source);
   13068:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
   1306c:	2201      	movs	r2, #1
   1306e:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
                                   >> CLOCK_HFCLK192MCTRL_HCLK192M_Pos);
}

NRF_STATIC_INLINE void nrf_clock_hfclk192m_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLK192MSRC = (uint32_t)(source);
   13072:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
}
   13076:	bd08      	pop	{r3, pc}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
   13078:	2005      	movs	r0, #5
   1307a:	f7f1 f8bf 	bl	41fc <arch_irq_enable>
   1307e:	e7f3      	b.n	13068 <nrfx_clock_enable+0xa>

00013080 <is_app_channel>:
    return NRFX_GPIOTE_APP_CHANNELS_MASK & (1UL << index);
   13080:	2301      	movs	r3, #1
   13082:	4083      	lsls	r3, r0
   13084:	f013 0fff 	tst.w	r3, #255	; 0xff
}
   13088:	bf14      	ite	ne
   1308a:	2001      	movne	r0, #1
   1308c:	2000      	moveq	r0, #0
   1308e:	4770      	bx	lr

00013090 <_ZN6tflite21SimpleMemoryAllocatorD1Ev>:
SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
   13090:	4770      	bx	lr

00013092 <_ZN6tflite21SimpleMemoryAllocator20ResetTempAllocationsEv>:

void SimpleMemoryAllocator::ResetTempAllocations() { temp_ = head_; }
   13092:	6903      	ldr	r3, [r0, #16]
   13094:	6183      	str	r3, [r0, #24]
   13096:	4770      	bx	lr

00013098 <_ZN6tflite21SimpleMemoryAllocatorD0Ev>:
SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
   13098:	b510      	push	{r4, lr}
   1309a:	4604      	mov	r4, r0
   1309c:	f002 fff7 	bl	1608e <_ZdlPv>
   130a0:	4620      	mov	r0, r4
   130a2:	bd10      	pop	{r4, pc}

000130a4 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhj>:
SimpleMemoryAllocator::SimpleMemoryAllocator(ErrorReporter* error_reporter,
   130a4:	b510      	push	{r4, lr}
   130a6:	4604      	mov	r4, r0
    : SimpleMemoryAllocator(error_reporter, buffer, buffer + buffer_size) {}
   130a8:	4413      	add	r3, r2
   130aa:	f7f3 f9f7 	bl	649c <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_>
   130ae:	4620      	mov	r0, r4
   130b0:	bd10      	pop	{r4, pc}

000130b2 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>:

uint8_t* SimpleMemoryAllocator::GetHeadBuffer() const { return buffer_head_; }
   130b2:	6880      	ldr	r0, [r0, #8]
   130b4:	4770      	bx	lr

000130b6 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>:

size_t SimpleMemoryAllocator::GetTailUsedBytes() const {
  return buffer_tail_ - tail_;
}

size_t SimpleMemoryAllocator::GetAvailableMemory(size_t alignment) const {
   130b6:	b570      	push	{r4, r5, r6, lr}
   130b8:	4604      	mov	r4, r0
   130ba:	460e      	mov	r6, r1
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
   130bc:	6980      	ldr	r0, [r0, #24]
   130be:	f000 f823 	bl	13108 <_ZN6tflite14AlignPointerUpEPhj>
   130c2:	4605      	mov	r5, r0
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
   130c4:	4631      	mov	r1, r6
   130c6:	6960      	ldr	r0, [r4, #20]
   130c8:	f000 f825 	bl	13116 <_ZN6tflite16AlignPointerDownEPhj>
  return aligned_tail - aligned_temp;
}
   130cc:	1b40      	subs	r0, r0, r5
   130ce:	bd70      	pop	{r4, r5, r6, pc}

000130d0 <_ZN6tflite18MicroErrorReporterD1Ev>:
 public:
  ~MicroErrorReporter() override {}
   130d0:	4770      	bx	lr

000130d2 <_ZN6tflite18MicroErrorReporter6ReportEPKcSt9__va_list>:
    error_reporter_ = new (micro_error_reporter_buffer) MicroErrorReporter();
  }
  return error_reporter_;
}

int MicroErrorReporter::Report(const char* format, va_list args) {
   130d2:	b508      	push	{r3, lr}
   130d4:	4608      	mov	r0, r1
  Log(format, args);
   130d6:	4611      	mov	r1, r2
   130d8:	f7f3 fa26 	bl	6528 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>
  return 0;
}
   130dc:	2000      	movs	r0, #0
   130de:	bd08      	pop	{r3, pc}

000130e0 <_ZN6tflite18MicroErrorReporterD0Ev>:
   130e0:	b510      	push	{r4, lr}
   130e2:	4604      	mov	r4, r0
   130e4:	f002 ffd3 	bl	1608e <_ZdlPv>
   130e8:	4620      	mov	r0, r4
   130ea:	bd10      	pop	{r4, pc}

000130ec <_Z11MicroPrintfPKcz>:
void MicroPrintf(const char* format, ...) {
   130ec:	b40f      	push	{r0, r1, r2, r3}
   130ee:	b500      	push	{lr}
   130f0:	b083      	sub	sp, #12
   130f2:	a904      	add	r1, sp, #16
   130f4:	f851 0b04 	ldr.w	r0, [r1], #4
  va_start(args, format);
   130f8:	9101      	str	r1, [sp, #4]
  Log(format, args);
   130fa:	f7f3 fa15 	bl	6528 <_ZN12_GLOBAL__N_13LogEPKcSt9__va_list>
}
   130fe:	b003      	add	sp, #12
   13100:	f85d eb04 	ldr.w	lr, [sp], #4
   13104:	b004      	add	sp, #16
   13106:	4770      	bx	lr

00013108 <_ZN6tflite14AlignPointerUpEPhj>:
      ((data_as_uintptr_t + (alignment - 1)) / alignment) * alignment);
   13108:	4408      	add	r0, r1
   1310a:	3801      	subs	r0, #1
   1310c:	fbb0 f0f1 	udiv	r0, r0, r1
}
   13110:	fb01 f000 	mul.w	r0, r1, r0
   13114:	4770      	bx	lr

00013116 <_ZN6tflite16AlignPointerDownEPhj>:
      reinterpret_cast<uint8_t*>((data_as_uintptr_t / alignment) * alignment);
   13116:	fbb0 f0f1 	udiv	r0, r0, r1
}
   1311a:	fb01 f000 	mul.w	r0, r1, r0
   1311e:	4770      	bx	lr

00013120 <_ZN6tflite11AlignSizeUpEjj>:
  size_t aligned_size = (((size + (alignment - 1)) / alignment) * alignment);
   13120:	4408      	add	r0, r1
   13122:	3801      	subs	r0, #1
   13124:	fbb0 f0f1 	udiv	r0, r0, r1
}
   13128:	fb01 f000 	mul.w	r0, r1, r0
   1312c:	4770      	bx	lr

0001312e <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>:
  switch (type) {
   1312e:	3801      	subs	r0, #1
   13130:	280f      	cmp	r0, #15
   13132:	d83d      	bhi.n	131b0 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x82>
   13134:	e8df f000 	tbb	[pc, r0]
   13138:	2820180c 	.word	0x2820180c
   1313c:	3414303c 	.word	0x3414303c
   13140:	38100824 	.word	0x38100824
   13144:	1c3c3c2c 	.word	0x1c3c3c2c
      *size = sizeof(int16_t);
   13148:	2302      	movs	r3, #2
   1314a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   1314c:	2000      	movs	r0, #0
      break;
   1314e:	4770      	bx	lr
      *size = sizeof(float);
   13150:	2304      	movs	r3, #4
   13152:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   13154:	2000      	movs	r0, #0
      break;
   13156:	4770      	bx	lr
      *size = sizeof(double);
   13158:	2308      	movs	r3, #8
   1315a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   1315c:	2000      	movs	r0, #0
      break;
   1315e:	4770      	bx	lr
      *size = sizeof(int16_t);
   13160:	2302      	movs	r3, #2
   13162:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   13164:	2000      	movs	r0, #0
      break;
   13166:	4770      	bx	lr
      *size = sizeof(int32_t);
   13168:	2304      	movs	r3, #4
   1316a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   1316c:	2000      	movs	r0, #0
      break;
   1316e:	4770      	bx	lr
      *size = sizeof(uint32_t);
   13170:	2304      	movs	r3, #4
   13172:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   13174:	2000      	movs	r0, #0
      break;
   13176:	4770      	bx	lr
      *size = sizeof(uint8_t);
   13178:	2301      	movs	r3, #1
   1317a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   1317c:	2000      	movs	r0, #0
      break;
   1317e:	4770      	bx	lr
      *size = sizeof(int8_t);
   13180:	2301      	movs	r3, #1
   13182:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   13184:	2000      	movs	r0, #0
      break;
   13186:	4770      	bx	lr
      *size = sizeof(int64_t);
   13188:	2308      	movs	r3, #8
   1318a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   1318c:	2000      	movs	r0, #0
      break;
   1318e:	4770      	bx	lr
      *size = sizeof(uint64_t);
   13190:	2308      	movs	r3, #8
   13192:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   13194:	2000      	movs	r0, #0
      break;
   13196:	4770      	bx	lr
      *size = sizeof(bool);
   13198:	2301      	movs	r3, #1
   1319a:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   1319c:	2000      	movs	r0, #0
      break;
   1319e:	4770      	bx	lr
      *size = sizeof(float) * 2;
   131a0:	2308      	movs	r3, #8
   131a2:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   131a4:	2000      	movs	r0, #0
      break;
   131a6:	4770      	bx	lr
      *size = sizeof(double) * 2;
   131a8:	2310      	movs	r3, #16
   131aa:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
   131ac:	2000      	movs	r0, #0
      break;
   131ae:	4770      	bx	lr
  return kTfLiteOk;
   131b0:	2001      	movs	r0, #1
}
   131b2:	4770      	bx	lr

000131b4 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>:

TfLiteStatus TfLiteEvalTensorByteLength(const TfLiteEvalTensor* eval_tensor,
                                        size_t* out_bytes) {
   131b4:	b530      	push	{r4, r5, lr}
   131b6:	b083      	sub	sp, #12
  TFLITE_DCHECK(out_bytes != nullptr);
   131b8:	b129      	cbz	r1, 131c6 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x12>
   131ba:	460d      	mov	r5, r1

  int element_count = 1;
  // If eval_tensor->dims == nullptr, then tensor is a scalar so has 1 element.
  if (eval_tensor->dims != nullptr) {
   131bc:	6842      	ldr	r2, [r0, #4]
   131be:	b1c2      	cbz	r2, 131f2 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3e>
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
   131c0:	2300      	movs	r3, #0
  int element_count = 1;
   131c2:	2401      	movs	r4, #1
   131c4:	e007      	b.n	131d6 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x22>
  TFLITE_DCHECK(out_bytes != nullptr);
   131c6:	f002 ff79 	bl	160bc <abort>
      element_count *= eval_tensor->dims->data[n];
   131ca:	eb02 0183 	add.w	r1, r2, r3, lsl #2
   131ce:	6849      	ldr	r1, [r1, #4]
   131d0:	fb01 f404 	mul.w	r4, r1, r4
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
   131d4:	3301      	adds	r3, #1
   131d6:	6811      	ldr	r1, [r2, #0]
   131d8:	4299      	cmp	r1, r3
   131da:	dcf6      	bgt.n	131ca <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x16>
    }
  }
  size_t type_size;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(eval_tensor->type, &type_size));
   131dc:	a901      	add	r1, sp, #4
   131de:	7a00      	ldrb	r0, [r0, #8]
   131e0:	f7ff ffa5 	bl	1312e <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
   131e4:	b918      	cbnz	r0, 131ee <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3a>
  *out_bytes = element_count * type_size;
   131e6:	9b01      	ldr	r3, [sp, #4]
   131e8:	fb03 f404 	mul.w	r4, r3, r4
   131ec:	602c      	str	r4, [r5, #0]
  return kTfLiteOk;
}
   131ee:	b003      	add	sp, #12
   131f0:	bd30      	pop	{r4, r5, pc}
  int element_count = 1;
   131f2:	2401      	movs	r4, #1
   131f4:	e7f2      	b.n	131dc <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x28>

000131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>:

template<typename T>
// UBSAN: C++ aliasing type rules, see std::bit_cast<> for details.
__supress_ubsan__("alignment")
T ReadScalar(const void *p) {
   131f6:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   131f8:	6800      	ldr	r0, [r0, #0]
   131fa:	f7fe fddd 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
   131fe:	bd08      	pop	{r3, pc}

00013200 <_ZN11flatbuffers12EndianScalarIiEET_S1_>:
}
   13200:	4770      	bx	lr

00013202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>:
T ReadScalar(const void *p) {
   13202:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   13204:	6800      	ldr	r0, [r0, #0]
   13206:	f7ff fffb 	bl	13200 <_ZN11flatbuffers12EndianScalarIiEET_S1_>
}
   1320a:	bd08      	pop	{r3, pc}

0001320c <_ZN11flatbuffers12EndianScalarItEET_S1_>:
}
   1320c:	4770      	bx	lr

0001320e <_ZN11flatbuffers10ReadScalarItEET_PKv>:
T ReadScalar(const void *p) {
   1320e:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   13210:	8800      	ldrh	r0, [r0, #0]
   13212:	f7ff fffb 	bl	1320c <_ZN11flatbuffers12EndianScalarItEET_S1_>
}
   13216:	bd08      	pop	{r3, pc}

00013218 <_ZN11flatbuffers12EndianScalarIaEET_S1_>:
}
   13218:	4770      	bx	lr

0001321a <_ZN11flatbuffers10ReadScalarIaEET_PKv>:
T ReadScalar(const void *p) {
   1321a:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   1321c:	f990 0000 	ldrsb.w	r0, [r0]
   13220:	f7ff fffa 	bl	13218 <_ZN11flatbuffers12EndianScalarIaEET_S1_>
}
   13224:	bd08      	pop	{r3, pc}

00013226 <_ZN11flatbuffers12EndianScalarIhEET_S1_>:
}
   13226:	4770      	bx	lr

00013228 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>:
  char* p2 = end - 1;
   13228:	3901      	subs	r1, #1
  char* p1 = start;
   1322a:	4603      	mov	r3, r0
  while (p1 < p2) {
   1322c:	4288      	cmp	r0, r1
   1322e:	d20a      	bcs.n	13246 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0x1e>
char* ReverseStringInPlace(char* start, char* end) {
   13230:	b410      	push	{r4}
    char tmp = *p1;
   13232:	781a      	ldrb	r2, [r3, #0]
    *p1++ = *p2;
   13234:	780c      	ldrb	r4, [r1, #0]
   13236:	f803 4b01 	strb.w	r4, [r3], #1
    *p2-- = tmp;
   1323a:	f801 2901 	strb.w	r2, [r1], #-1
  while (p1 < p2) {
   1323e:	428b      	cmp	r3, r1
   13240:	d3f7      	bcc.n	13232 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0xa>
}
   13242:	bc10      	pop	{r4}
   13244:	4770      	bx	lr
   13246:	4770      	bx	lr

00013248 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>:
char* StrCatStr(char* main, int main_max_length, const char* to_append) {
   13248:	b410      	push	{r4}
   1324a:	4604      	mov	r4, r0
  while (*current != 0) {
   1324c:	7803      	ldrb	r3, [r0, #0]
   1324e:	b10b      	cbz	r3, 13254 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0xc>
    ++current;
   13250:	3001      	adds	r0, #1
  while (*current != 0) {
   13252:	e7fb      	b.n	1324c <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x4>
  char* current_end = main + (main_max_length - 1);
   13254:	3901      	subs	r1, #1
   13256:	4421      	add	r1, r4
  while ((*to_append != 0) && (current < current_end)) {
   13258:	7813      	ldrb	r3, [r2, #0]
   1325a:	b12b      	cbz	r3, 13268 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x20>
   1325c:	4288      	cmp	r0, r1
   1325e:	d203      	bcs.n	13268 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x20>
    *current = *to_append;
   13260:	f800 3b01 	strb.w	r3, [r0], #1
    ++to_append;
   13264:	3201      	adds	r2, #1
  while ((*to_append != 0) && (current < current_end)) {
   13266:	e7f7      	b.n	13258 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x10>
  *current = 0;
   13268:	2300      	movs	r3, #0
   1326a:	7003      	strb	r3, [r0, #0]
}
   1326c:	bc10      	pop	{r4}
   1326e:	4770      	bx	lr

00013270 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>:
char* FastUInt32ToBufferLeft(uint32_t i, char* buffer, int base) {
   13270:	b538      	push	{r3, r4, r5, lr}
   13272:	4605      	mov	r5, r0
   13274:	4608      	mov	r0, r1
   13276:	460c      	mov	r4, r1
   13278:	e008      	b.n	1328c <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0x1c>
      character = '0' + digit;
   1327a:	3330      	adds	r3, #48	; 0x30
   1327c:	b2db      	uxtb	r3, r3
    *buffer++ = character;
   1327e:	f804 3b01 	strb.w	r3, [r4], #1
    i /= base;
   13282:	fbb5 f3f2 	udiv	r3, r5, r2
  } while (i > 0);
   13286:	42aa      	cmp	r2, r5
   13288:	d809      	bhi.n	1329e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0x2e>
    i /= base;
   1328a:	461d      	mov	r5, r3
    int32_t digit = i % base;
   1328c:	fbb5 f3f2 	udiv	r3, r5, r2
   13290:	fb02 5313 	mls	r3, r2, r3, r5
    if (digit < 10) {
   13294:	2b09      	cmp	r3, #9
   13296:	ddf0      	ble.n	1327a <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0xa>
      character = 'a' + (digit - 10);
   13298:	3357      	adds	r3, #87	; 0x57
   1329a:	b2db      	uxtb	r3, r3
   1329c:	e7ef      	b.n	1327e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci+0xe>
  *buffer = 0;
   1329e:	2300      	movs	r3, #0
   132a0:	7023      	strb	r3, [r4, #0]
  ReverseStringInPlace(start, buffer);
   132a2:	4621      	mov	r1, r4
   132a4:	f7ff ffc0 	bl	13228 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>
}
   132a8:	4620      	mov	r0, r4
   132aa:	bd38      	pop	{r3, r4, r5, pc}

000132ac <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>:
char* FastInt32ToBufferLeft(int32_t i, char* buffer) {
   132ac:	b508      	push	{r3, lr}
  if (i < 0) {
   132ae:	2800      	cmp	r0, #0
   132b0:	db03      	blt.n	132ba <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc+0xe>
  return FastUInt32ToBufferLeft(u, buffer, 10);
   132b2:	220a      	movs	r2, #10
   132b4:	f7ff ffdc 	bl	13270 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
   132b8:	bd08      	pop	{r3, pc}
    *buffer++ = '-';
   132ba:	222d      	movs	r2, #45	; 0x2d
   132bc:	f801 2b01 	strb.w	r2, [r1], #1
    u = -u;
   132c0:	4240      	negs	r0, r0
   132c2:	e7f6      	b.n	132b2 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc+0x6>

000132c4 <_ZN12_GLOBAL__N_111StrCatInt32EPcii>:
char* StrCatInt32(char* main, int main_max_length, int32_t number) {
   132c4:	b530      	push	{r4, r5, lr}
   132c6:	b08d      	sub	sp, #52	; 0x34
   132c8:	4604      	mov	r4, r0
   132ca:	460d      	mov	r5, r1
  FastInt32ToBufferLeft(number, number_string);
   132cc:	4669      	mov	r1, sp
   132ce:	4610      	mov	r0, r2
   132d0:	f7ff ffec 	bl	132ac <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>
  return StrCatStr(main, main_max_length, number_string);
   132d4:	466a      	mov	r2, sp
   132d6:	4629      	mov	r1, r5
   132d8:	4620      	mov	r0, r4
   132da:	f7ff ffb5 	bl	13248 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
}
   132de:	b00d      	add	sp, #52	; 0x34
   132e0:	bd30      	pop	{r4, r5, pc}

000132e2 <_ZN12_GLOBAL__N_112StrCatUInt32EPciji>:
char* StrCatUInt32(char* main, int main_max_length, uint32_t number, int base) {
   132e2:	b530      	push	{r4, r5, lr}
   132e4:	b08d      	sub	sp, #52	; 0x34
   132e6:	4604      	mov	r4, r0
   132e8:	460d      	mov	r5, r1
   132ea:	4610      	mov	r0, r2
  FastUInt32ToBufferLeft(number, number_string, base);
   132ec:	461a      	mov	r2, r3
   132ee:	4669      	mov	r1, sp
   132f0:	f7ff ffbe 	bl	13270 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
  return StrCatStr(main, main_max_length, number_string);
   132f4:	466a      	mov	r2, sp
   132f6:	4629      	mov	r1, r5
   132f8:	4620      	mov	r0, r4
   132fa:	f7ff ffa5 	bl	13248 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
}
   132fe:	b00d      	add	sp, #52	; 0x34
   13300:	bd30      	pop	{r4, r5, pc}

00013302 <_ZN12_GLOBAL__N_111FormatInt32EPci>:
int FormatInt32(char* output, int32_t i) {
   13302:	b510      	push	{r4, lr}
   13304:	4604      	mov	r4, r0
   13306:	4608      	mov	r0, r1
  return static_cast<int>(FastInt32ToBufferLeft(i, output) - output);
   13308:	4621      	mov	r1, r4
   1330a:	f7ff ffcf 	bl	132ac <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftEiPc>
}
   1330e:	1b00      	subs	r0, r0, r4
   13310:	bd10      	pop	{r4, pc}

00013312 <_ZN12_GLOBAL__N_112FormatUInt32EPcj>:
int FormatUInt32(char* output, uint32_t i) {
   13312:	b510      	push	{r4, lr}
   13314:	4604      	mov	r4, r0
   13316:	4608      	mov	r0, r1
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 10) - output);
   13318:	220a      	movs	r2, #10
   1331a:	4621      	mov	r1, r4
   1331c:	f7ff ffa8 	bl	13270 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
   13320:	1b00      	subs	r0, r0, r4
   13322:	bd10      	pop	{r4, pc}

00013324 <_ZN12_GLOBAL__N_19FormatHexEPcj>:
int FormatHex(char* output, uint32_t i) {
   13324:	b510      	push	{r4, lr}
   13326:	4604      	mov	r4, r0
   13328:	4608      	mov	r0, r1
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 16) - output);
   1332a:	2210      	movs	r2, #16
   1332c:	4621      	mov	r1, r4
   1332e:	f7ff ff9f 	bl	13270 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEjPci>
}
   13332:	1b00      	subs	r0, r0, r4
   13334:	bd10      	pop	{r4, pc}

00013336 <_ZN12_GLOBAL__N_111FormatFloatEPcf>:
int FormatFloat(char* output, float i) {
   13336:	b510      	push	{r4, lr}
   13338:	4604      	mov	r4, r0
   1333a:	4608      	mov	r0, r1
  return static_cast<int>(FastFloatToBufferLeft(i, output) - output);
   1333c:	4621      	mov	r1, r4
   1333e:	f7f3 f98d 	bl	665c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>
}
   13342:	1b00      	subs	r0, r0, r4
   13344:	bd10      	pop	{r4, pc}

00013346 <_ZN6tflite12ElementCountERK14TfLiteIntArray>:
#include "tensorflow/lite/kernels/op_macros.h"
#include "tensorflow/lite/micro/micro_error_reporter.h"

namespace tflite {

int ElementCount(const TfLiteIntArray& dims) {
   13346:	4602      	mov	r2, r0
  int result = 1;
  for (int i = 0; i < dims.size; ++i) {
   13348:	2300      	movs	r3, #0
  int result = 1;
   1334a:	2001      	movs	r0, #1
  for (int i = 0; i < dims.size; ++i) {
   1334c:	6811      	ldr	r1, [r2, #0]
   1334e:	4299      	cmp	r1, r3
   13350:	dd06      	ble.n	13360 <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x1a>
    result *= dims.data[i];
   13352:	eb02 0183 	add.w	r1, r2, r3, lsl #2
   13356:	6849      	ldr	r1, [r1, #4]
   13358:	fb01 f000 	mul.w	r0, r1, r0
  for (int i = 0; i < dims.size; ++i) {
   1335c:	3301      	adds	r3, #1
   1335e:	e7f5      	b.n	1334c <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x6>
  }
  return result;
}
   13360:	4770      	bx	lr

00013362 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>:
uint32_t NumSubgraphOperators(const SubGraph* subgraph) {
   13362:	b538      	push	{r3, r4, r5, lr}
   13364:	4604      	mov	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
   13366:	f7ff ff4c 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
   1336a:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
   1336c:	4628      	mov	r0, r5
   1336e:	f7ff ff4e 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13372:	280a      	cmp	r0, #10
   13374:	d90e      	bls.n	13394 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x32>
   13376:	f105 000a 	add.w	r0, r5, #10
   1337a:	f7ff ff48 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
   1337e:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
   13380:	b150      	cbz	r0, 13398 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x36>
   13382:	4620      	mov	r0, r4
   13384:	f7ff ff37 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
   13388:	4420      	add	r0, r4
  if (subgraph->operators() != nullptr) {
   1338a:	b138      	cbz	r0, 1339c <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x3a>
  uoffset_t size() const { return EndianScalar(length_); }
   1338c:	6800      	ldr	r0, [r0, #0]
   1338e:	f7fe fd13 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
}
   13392:	bd38      	pop	{r3, r4, r5, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13394:	2000      	movs	r0, #0
   13396:	e7f2      	b.n	1337e <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x1c>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
   13398:	2000      	movs	r0, #0
   1339a:	e7f6      	b.n	1338a <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x28>
    return 0;
   1339c:	2000      	movs	r0, #0
   1339e:	e7f8      	b.n	13392 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x30>

000133a0 <_ZN11flatbuffers10ReadScalarIhEET_PKv>:
T ReadScalar(const void *p) {
   133a0:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   133a2:	7800      	ldrb	r0, [r0, #0]
   133a4:	f7ff ff3f 	bl	13226 <_ZN11flatbuffers12EndianScalarIhEET_S1_>
}
   133a8:	bd08      	pop	{r3, pc}

000133aa <_ZN11flatbuffers12EndianScalarIxEET_S1_>:
}
   133aa:	4770      	bx	lr

000133ac <_ZN11flatbuffers12EndianScalarIfEET_S1_>:
   133ac:	4770      	bx	lr

000133ae <_ZN11flatbuffers10ReadScalarIfEET_PKv>:
T ReadScalar(const void *p) {
   133ae:	b508      	push	{r3, lr}
  return EndianScalar(*reinterpret_cast<const T *>(p));
   133b0:	6800      	ldr	r0, [r0, #0]
   133b2:	f7ff fffb 	bl	133ac <_ZN11flatbuffers12EndianScalarIfEET_S1_>
}
   133b6:	bd08      	pop	{r3, pc}

000133b8 <_ZN6tflite10MicroGraphD1Ev>:
MicroGraph::~MicroGraph() {}
   133b8:	4770      	bx	lr

000133ba <_ZN6tflite10MicroGraphD0Ev>:
   133ba:	b510      	push	{r4, lr}
   133bc:	4604      	mov	r4, r0
   133be:	f002 fe66 	bl	1608e <_ZdlPv>
   133c2:	4620      	mov	r0, r4
   133c4:	bd10      	pop	{r4, pc}

000133c6 <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>:
  subgraph_allocations_ = subgraph_allocations;
   133c6:	6101      	str	r1, [r0, #16]
}
   133c8:	4770      	bx	lr

000133ca <_ZN6tflite10MicroGraph13InitSubgraphsEv>:
TfLiteStatus MicroGraph::InitSubgraphs() {
   133ca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   133ce:	4606      	mov	r6, r0
  int previous_subgraph_idx = current_subgraph_index_;
   133d0:	f8d0 9014 	ldr.w	r9, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
   133d4:	2700      	movs	r7, #0
   133d6:	e017      	b.n	13408 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x3e>
        init_data = reinterpret_cast<const char*>(node->builtin_data);
   133d8:	6961      	ldr	r1, [r4, #20]
        init_data_size = 0;
   133da:	2200      	movs	r2, #0
      if (registration->init) {
   133dc:	681b      	ldr	r3, [r3, #0]
   133de:	b113      	cbz	r3, 133e6 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x1c>
            registration->init(context_, init_data, init_data_size);
   133e0:	6870      	ldr	r0, [r6, #4]
   133e2:	4798      	blx	r3
        node->user_data =
   133e4:	6120      	str	r0, [r4, #16]
    for (size_t i = 0; i < operators_size; ++i) {
   133e6:	3501      	adds	r5, #1
   133e8:	4545      	cmp	r5, r8
   133ea:	d20c      	bcs.n	13406 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x3c>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
   133ec:	6933      	ldr	r3, [r6, #16]
   133ee:	f853 3037 	ldr.w	r3, [r3, r7, lsl #3]
   133f2:	242c      	movs	r4, #44	; 0x2c
   133f4:	fb04 3405 	mla	r4, r4, r5, r3
      const TfLiteRegistration* registration =
   133f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      if (registration->builtin_code == BuiltinOperator_CUSTOM) {
   133fa:	695a      	ldr	r2, [r3, #20]
   133fc:	2a20      	cmp	r2, #32
   133fe:	d1eb      	bne.n	133d8 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0xe>
        init_data = reinterpret_cast<const char*>(node->custom_initial_data);
   13400:	69a1      	ldr	r1, [r4, #24]
        init_data_size = node->custom_initial_data_size;
   13402:	69e2      	ldr	r2, [r4, #28]
   13404:	e7ea      	b.n	133dc <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x12>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
   13406:	3701      	adds	r7, #1
   13408:	69b3      	ldr	r3, [r6, #24]
  uoffset_t size() const { return EndianScalar(length_); }
   1340a:	6818      	ldr	r0, [r3, #0]
   1340c:	f7fe fcd4 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
   13410:	4287      	cmp	r7, r0
   13412:	d207      	bcs.n	13424 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x5a>
    current_subgraph_index_ = subgraph_idx;
   13414:	6177      	str	r7, [r6, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
   13416:	4639      	mov	r1, r7
   13418:	68b0      	ldr	r0, [r6, #8]
   1341a:	f7f3 fa75 	bl	6908 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
   1341e:	4680      	mov	r8, r0
    for (size_t i = 0; i < operators_size; ++i) {
   13420:	2500      	movs	r5, #0
   13422:	e7e1      	b.n	133e8 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x1e>
  current_subgraph_index_ = previous_subgraph_idx;
   13424:	f8c6 9014 	str.w	r9, [r6, #20]
}
   13428:	2000      	movs	r0, #0
   1342a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0001342e <_ZN6tflite10MicroGraph13FreeSubgraphsEv>:
TfLiteStatus MicroGraph::FreeSubgraphs() {
   1342e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13432:	4605      	mov	r5, r0
  int previous_subgraph_idx = current_subgraph_index_;
   13434:	f8d0 8014 	ldr.w	r8, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
   13438:	2600      	movs	r6, #0
   1343a:	e013      	b.n	13464 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x36>
    for (size_t i = 0; i < operators_size; ++i) {
   1343c:	3401      	adds	r4, #1
   1343e:	42bc      	cmp	r4, r7
   13440:	d20f      	bcs.n	13462 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x34>
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
   13442:	692b      	ldr	r3, [r5, #16]
   13444:	f853 2036 	ldr.w	r2, [r3, r6, lsl #3]
   13448:	232c      	movs	r3, #44	; 0x2c
   1344a:	fb03 2304 	mla	r3, r3, r4, r2
      const TfLiteRegistration* registration =
   1344e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      if (registration != nullptr && registration->free != nullptr) {
   13450:	2a00      	cmp	r2, #0
   13452:	d0f3      	beq.n	1343c <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
   13454:	6852      	ldr	r2, [r2, #4]
   13456:	2a00      	cmp	r2, #0
   13458:	d0f0      	beq.n	1343c <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
        registration->free(context_, node->user_data);
   1345a:	6919      	ldr	r1, [r3, #16]
   1345c:	6868      	ldr	r0, [r5, #4]
   1345e:	4790      	blx	r2
   13460:	e7ec      	b.n	1343c <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0xe>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
   13462:	3601      	adds	r6, #1
   13464:	69ab      	ldr	r3, [r5, #24]
   13466:	6818      	ldr	r0, [r3, #0]
   13468:	f7fe fca6 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
   1346c:	4286      	cmp	r6, r0
   1346e:	d207      	bcs.n	13480 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x52>
    current_subgraph_index_ = subgraph_idx;
   13470:	616e      	str	r6, [r5, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
   13472:	4631      	mov	r1, r6
   13474:	68a8      	ldr	r0, [r5, #8]
   13476:	f7f3 fa47 	bl	6908 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
   1347a:	4607      	mov	r7, r0
    for (size_t i = 0; i < operators_size; ++i) {
   1347c:	2400      	movs	r4, #0
   1347e:	e7de      	b.n	1343e <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x10>
  current_subgraph_index_ = previous_subgraph_idx;
   13480:	f8c5 8014 	str.w	r8, [r5, #20]
}
   13484:	2000      	movs	r0, #0
   13486:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0001348a <_ZN6tflite10MicroGraph12NumSubgraphsEv>:
int MicroGraph::NumSubgraphs() { return model_->subgraphs()->size(); }
   1348a:	b538      	push	{r3, r4, r5, lr}
   1348c:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
   1348e:	4620      	mov	r0, r4
   13490:	f7ff feb7 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
   13494:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
   13496:	4628      	mov	r0, r5
   13498:	f7ff feb9 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   1349c:	2808      	cmp	r0, #8
   1349e:	d90d      	bls.n	134bc <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x32>
   134a0:	f105 0008 	add.w	r0, r5, #8
   134a4:	f7ff feb3 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    auto p = data_ + field_offset;
   134a8:	4404      	add	r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
   134aa:	b148      	cbz	r0, 134c0 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x36>
   134ac:	4620      	mov	r0, r4
   134ae:	f7ff fea2 	bl	131f6 <_ZN11flatbuffers10ReadScalarIjEET_PKv>
   134b2:	4404      	add	r4, r0
  uoffset_t size() const { return EndianScalar(length_); }
   134b4:	6820      	ldr	r0, [r4, #0]
   134b6:	f7fe fc7f 	bl	11db8 <_ZN11flatbuffers12EndianScalarIjEET_S1_>
   134ba:	bd38      	pop	{r3, r4, r5, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   134bc:	2000      	movs	r0, #0
   134be:	e7f3      	b.n	134a8 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x1e>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
   134c0:	2400      	movs	r4, #0
   134c2:	e7f7      	b.n	134b4 <_ZN6tflite10MicroGraph12NumSubgraphsEv+0x2a>

000134c4 <_ZN6tflite16MicroInterpreter24AllocatePersistentBufferEP13TfLiteContextj>:
TfLiteStatus MicroInterpreter::ResetVariableTensors() {
  return graph_.ResetVariableTensors();
}

void* MicroInterpreter::AllocatePersistentBuffer(TfLiteContext* ctx,
                                                 size_t bytes) {
   134c4:	b508      	push	{r3, lr}
  return reinterpret_cast<MicroInterpreter*>(ctx->impl_)
   134c6:	68c3      	ldr	r3, [r0, #12]
      ->allocator_.AllocatePersistentBuffer(bytes);
   134c8:	6e98      	ldr	r0, [r3, #104]	; 0x68
   134ca:	6803      	ldr	r3, [r0, #0]
   134cc:	68db      	ldr	r3, [r3, #12]
   134ce:	4798      	blx	r3
}
   134d0:	bd08      	pop	{r3, pc}

000134d2 <_ZN6tflite16MicroInterpreter16GetScratchBufferEP13TfLiteContexti>:
  return interpreter->allocator_.RequestScratchBufferInArena(
      bytes, interpreter->graph_.GetCurrentSubgraphIndex(), buffer_idx);
}

void* MicroInterpreter::GetScratchBuffer(TfLiteContext* ctx, int buffer_idx) {
  MicroInterpreter* interpreter =
   134d2:	68c3      	ldr	r3, [r0, #12]
      reinterpret_cast<MicroInterpreter*>(ctx->impl_);
  ScratchBufferHandle* handle =
      interpreter->scratch_buffer_handles_ + buffer_idx;
   134d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
  return handle->data;
}
   134d8:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
   134dc:	4770      	bx	lr

000134de <_ZN6tflite16MicroInterpreter9GetTensorEPK13TfLiteContexti>:
  va_end(args);
#endif
}

TfLiteTensor* MicroInterpreter::GetTensor(const struct TfLiteContext* context,
                                          int tensor_idx) {
   134de:	b570      	push	{r4, r5, r6, lr}
   134e0:	b082      	sub	sp, #8
   134e2:	460b      	mov	r3, r1
  MicroInterpreter* interpreter =
   134e4:	68c4      	ldr	r4, [r0, #12]
      static_cast<MicroInterpreter*>(context->impl_);
  return interpreter->allocator_.AllocateTempTfLiteTensor(
   134e6:	6ea0      	ldr	r0, [r4, #104]	; 0x68
      interpreter->model_, interpreter->graph_.GetAllocations(), tensor_idx,
      interpreter->get_subgraph_index());
   134e8:	6802      	ldr	r2, [r0, #0]
   134ea:	6855      	ldr	r5, [r2, #4]
   134ec:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }
   134ee:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
  return interpreter->allocator_.AllocateTempTfLiteTensor(
   134f2:	6821      	ldr	r1, [r4, #0]
   134f4:	9600      	str	r6, [sp, #0]
   134f6:	47a8      	blx	r5
}
   134f8:	b002      	add	sp, #8
   134fa:	bd70      	pop	{r4, r5, r6, pc}

000134fc <_ZN6tflite16MicroInterpreter13GetEvalTensorEPK13TfLiteContexti>:

TfLiteEvalTensor* MicroInterpreter::GetEvalTensor(
    const struct TfLiteContext* context, int tensor_idx) {
  MicroInterpreter* interpreter =
   134fc:	68c2      	ldr	r2, [r0, #12]
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
   134fe:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }
   13500:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
      reinterpret_cast<MicroInterpreter*>(context->impl_);
  return &interpreter->graph_
              .GetAllocations()[interpreter->get_subgraph_index()]
   13504:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
              .tensors[tensor_idx];
   13508:	6858      	ldr	r0, [r3, #4]
   1350a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
}
   1350e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
   13512:	4770      	bx	lr

00013514 <_ZN6tflite16MicroInterpreter8GetGraphEP13TfLiteContextPP14TfLiteIntArray>:

TfLiteStatus MicroInterpreter::GetGraph(struct TfLiteContext* context,
                                        TfLiteIntArray** args) {
  MicroInterpreter* interpreter =
   13514:	68c3      	ldr	r3, [r0, #12]
      reinterpret_cast<MicroInterpreter*>(context->impl_);
  *args = reinterpret_cast<TfLiteIntArray*>(&interpreter->graph_);
   13516:	336c      	adds	r3, #108	; 0x6c
   13518:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
}
   1351a:	2000      	movs	r0, #0
   1351c:	4770      	bx	lr

0001351e <_ZN6tflite16MicroInterpreter27RequestScratchBufferInArenaEP13TfLiteContextjPi>:
                                                           int* buffer_idx) {
   1351e:	b508      	push	{r3, lr}
   13520:	4613      	mov	r3, r2
  MicroInterpreter* interpreter =
   13522:	68c0      	ldr	r0, [r0, #12]
  return interpreter->allocator_.RequestScratchBufferInArena(
   13524:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
   13528:	6e80      	ldr	r0, [r0, #104]	; 0x68
   1352a:	f7f4 fb8b 	bl	7c44 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>
}
   1352e:	bd08      	pop	{r3, pc}

00013530 <_ZN6tflite16MicroInterpreter13ReportOpErrorEP13TfLiteContextPKcz>:
                                     const char* format, ...) {
   13530:	b40e      	push	{r1, r2, r3}
   13532:	b500      	push	{lr}
   13534:	b082      	sub	sp, #8
   13536:	aa03      	add	r2, sp, #12
   13538:	f852 1b04 	ldr.w	r1, [r2], #4
  MicroInterpreter* interpreter =
   1353c:	68c3      	ldr	r3, [r0, #12]
  va_start(args, format);
   1353e:	9201      	str	r2, [sp, #4]
  TF_LITE_REPORT_ERROR(interpreter->error_reporter_, format, args);
   13540:	6898      	ldr	r0, [r3, #8]
   13542:	6803      	ldr	r3, [r0, #0]
   13544:	689b      	ldr	r3, [r3, #8]
   13546:	4798      	blx	r3
}
   13548:	b002      	add	sp, #8
   1354a:	f85d eb04 	ldr.w	lr, [sp], #4
   1354e:	b003      	add	sp, #12
   13550:	4770      	bx	lr

00013552 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_13MicroProfilerE>:
MicroInterpreter::MicroInterpreter(const Model* model,
   13552:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13556:	4604      	mov	r4, r0
   13558:	460d      	mov	r5, r1
   1355a:	461e      	mov	r6, r3
   1355c:	f8dd 801c 	ldr.w	r8, [sp, #28]
      output_tensors_(nullptr) {
   13560:	6001      	str	r1, [r0, #0]
   13562:	6042      	str	r2, [r0, #4]
   13564:	f8c0 8008 	str.w	r8, [r0, #8]
   13568:	f100 070c 	add.w	r7, r0, #12
   1356c:	225c      	movs	r2, #92	; 0x5c
   1356e:	2100      	movs	r1, #0
   13570:	4638      	mov	r0, r7
   13572:	f002 fdc9 	bl	16108 <memset>
      allocator_(*MicroAllocator::Create(tensor_arena, tensor_arena_size,
   13576:	4642      	mov	r2, r8
   13578:	9906      	ldr	r1, [sp, #24]
   1357a:	4630      	mov	r0, r6
   1357c:	f000 f90a 	bl	13794 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>
   13580:	4603      	mov	r3, r0
      output_tensors_(nullptr) {
   13582:	66a0      	str	r0, [r4, #104]	; 0x68
   13584:	462a      	mov	r2, r5
   13586:	4639      	mov	r1, r7
   13588:	f104 006c 	add.w	r0, r4, #108	; 0x6c
   1358c:	f7f3 fab2 	bl	6af4 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorE>
   13590:	2300      	movs	r3, #0
   13592:	f884 3088 	strb.w	r3, [r4, #136]	; 0x88
   13596:	2201      	movs	r2, #1
   13598:	f884 2089 	strb.w	r2, [r4, #137]	; 0x89
   1359c:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
   135a0:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
   135a4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  Init(profiler);
   135a8:	9908      	ldr	r1, [sp, #32]
   135aa:	4620      	mov	r0, r4
   135ac:	f7f3 fd32 	bl	7014 <_ZN6tflite16MicroInterpreter4InitEPNS_13MicroProfilerE>
}
   135b0:	4620      	mov	r0, r4
   135b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000135b6 <_ZN6tflite16MicroInterpreterD1Ev>:
MicroInterpreter::~MicroInterpreter() {
   135b6:	b510      	push	{r4, lr}
   135b8:	4604      	mov	r4, r0
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
   135ba:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
  if (graph_.GetAllocations() != nullptr) {
   135bc:	b113      	cbz	r3, 135c4 <_ZN6tflite16MicroInterpreterD1Ev+0xe>
    graph_.FreeSubgraphs();
   135be:	306c      	adds	r0, #108	; 0x6c
   135c0:	f7ff ff35 	bl	1342e <_ZN6tflite10MicroGraph13FreeSubgraphsEv>
MicroInterpreter::~MicroInterpreter() {
   135c4:	f104 006c 	add.w	r0, r4, #108	; 0x6c
   135c8:	f7ff fef6 	bl	133b8 <_ZN6tflite10MicroGraphD1Ev>
}
   135cc:	4620      	mov	r0, r4
   135ce:	bd10      	pop	{r4, pc}

000135d0 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>:
TfLiteStatus MicroInterpreter::ResetVariableTensors() {
   135d0:	b508      	push	{r3, lr}
  return graph_.ResetVariableTensors();
   135d2:	306c      	adds	r0, #108	; 0x6c
   135d4:	f7f3 fc2a 	bl	6e2c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>
}
   135d8:	bd08      	pop	{r3, pc}

000135da <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator8AllocateEjj>:
  void* Allocate(size_t size, size_t alignment_hint) override {
   135da:	b508      	push	{r3, lr}
    return memory_allocator_->AllocateFromTail(size, alignment_hint);
   135dc:	6840      	ldr	r0, [r0, #4]
   135de:	6803      	ldr	r3, [r0, #0]
   135e0:	68db      	ldr	r3, [r3, #12]
   135e2:	4798      	blx	r3
  }
   135e4:	bd08      	pop	{r3, pc}

000135e6 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator10DeallocateEPv>:
  }
   135e6:	4770      	bx	lr

000135e8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle* scratch_buffer_handles) {
   135e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
   135ea:	6844      	ldr	r4, [r0, #4]
   135ec:	6843      	ldr	r3, [r0, #4]
   135ee:	6885      	ldr	r5, [r0, #8]
   135f0:	441d      	add	r5, r3
   135f2:	42a5      	cmp	r5, r4
   135f4:	d91a      	bls.n	1362c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE+0x44>
        &(scratch_buffer_requests[i - tensor_count_]);
   135f6:	1ae3      	subs	r3, r4, r3
    internal::ScratchBufferRequest* current_request =
   135f8:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
    ScratchBufferHandle* current_handle =
   135fc:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
    AllocationInfo* current = &info_[i];
   13600:	6806      	ldr	r6, [r0, #0]
   13602:	eb04 0744 	add.w	r7, r4, r4, lsl #1
   13606:	eb06 05c7 	add.w	r5, r6, r7, lsl #3
    current->output_ptr = reinterpret_cast<void**>(&current_handle->data);
   1360a:	f8c5 e004 	str.w	lr, [r5, #4]
    current->bytes = current_request->bytes;
   1360e:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
   13612:	f846 3037 	str.w	r3, [r6, r7, lsl #3]
    current->first_created = current_request->node_idx;
   13616:	f8dc 3004 	ldr.w	r3, [ip, #4]
   1361a:	60ab      	str	r3, [r5, #8]
    current->last_used = current_request->node_idx;
   1361c:	60eb      	str	r3, [r5, #12]
    current->offline_offset = kOnlinePlannedBuffer;
   1361e:	f04f 33ff 	mov.w	r3, #4294967295
   13622:	612b      	str	r3, [r5, #16]
    current->needs_allocating = true;
   13624:	2301      	movs	r3, #1
   13626:	752b      	strb	r3, [r5, #20]
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
   13628:	441c      	add	r4, r3
   1362a:	e7df      	b.n	135ec <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE+0x4>
}
   1362c:	2000      	movs	r0, #0
   1362e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00013630 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj>:
                        size_t allocation_info_size) {
   13630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13634:	b085      	sub	sp, #20
   13636:	9001      	str	r0, [sp, #4]
   13638:	4688      	mov	r8, r1
   1363a:	4693      	mov	fp, r2
   1363c:	461f      	mov	r7, r3
   1363e:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  for (size_t i = 0; i < allocation_info_size; ++i) {
   13642:	2400      	movs	r4, #0
  int planner_index = 0;
   13644:	4626      	mov	r6, r4
   13646:	e000      	b.n	1364a <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x1a>
  for (size_t i = 0; i < allocation_info_size; ++i) {
   13648:	3401      	adds	r4, #1
   1364a:	454c      	cmp	r4, r9
   1364c:	d21a      	bcs.n	13684 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x54>
    const AllocationInfo* current = &allocation_info[i];
   1364e:	eb04 0544 	add.w	r5, r4, r4, lsl #1
   13652:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
    if (current->needs_allocating) {
   13656:	7d2b      	ldrb	r3, [r5, #20]
   13658:	2b00      	cmp	r3, #0
   1365a:	d0f5      	beq.n	13648 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x18>
      int offset = -1;
   1365c:	f04f 33ff 	mov.w	r3, #4294967295
   13660:	9303      	str	r3, [sp, #12]
      TF_LITE_ENSURE_STATUS(
   13662:	f8d8 3000 	ldr.w	r3, [r8]
   13666:	f8d3 a014 	ldr.w	sl, [r3, #20]
   1366a:	ab03      	add	r3, sp, #12
   1366c:	4632      	mov	r2, r6
   1366e:	9901      	ldr	r1, [sp, #4]
   13670:	4640      	mov	r0, r8
   13672:	47d0      	blx	sl
   13674:	4603      	mov	r3, r0
   13676:	b930      	cbnz	r0, 13686 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x56>
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
   13678:	686a      	ldr	r2, [r5, #4]
   1367a:	9b03      	ldr	r3, [sp, #12]
   1367c:	445b      	add	r3, fp
   1367e:	6013      	str	r3, [r2, #0]
      ++planner_index;
   13680:	3601      	adds	r6, #1
   13682:	e7e1      	b.n	13648 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x18>
  return kTfLiteOk;
   13684:	2300      	movs	r3, #0
}
   13686:	4618      	mov	r0, r3
   13688:	b005      	add	sp, #20
   1368a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001368e <_ZN6tflite14MicroAllocatorD1Ev>:
MicroAllocator::~MicroAllocator() {}
   1368e:	4770      	bx	lr

00013690 <_ZN6tflite14MicroAllocator24AllocatePersistentBufferEj>:
void* MicroAllocator::AllocatePersistentBuffer(size_t bytes) {
   13690:	b508      	push	{r3, lr}
  return memory_allocator_->AllocateFromTail(bytes, kBufferAlignment);
   13692:	6840      	ldr	r0, [r0, #4]
   13694:	6803      	ldr	r3, [r0, #0]
   13696:	68db      	ldr	r3, [r3, #12]
   13698:	2210      	movs	r2, #16
   1369a:	4798      	blx	r3
}
   1369c:	bd08      	pop	{r3, pc}

0001369e <_ZN6tflite14MicroAllocator20ResetTempAllocationsEv>:
void MicroAllocator::ResetTempAllocations() {
   1369e:	b508      	push	{r3, lr}
  memory_allocator_->ResetTempAllocations();
   136a0:	6840      	ldr	r0, [r0, #4]
   136a2:	6803      	ldr	r3, [r0, #0]
   136a4:	695b      	ldr	r3, [r3, #20]
   136a6:	4798      	blx	r3
}
   136a8:	bd08      	pop	{r3, pc}

000136aa <_ZN6tflite14MicroAllocator38AllocatePersistentTfLiteTensorInternalEv>:
TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensorInternal() {
   136aa:	b508      	push	{r3, lr}
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
   136ac:	6840      	ldr	r0, [r0, #4]
      sizeof(TfLiteTensor), alignof(TfLiteTensor)));
   136ae:	6803      	ldr	r3, [r0, #0]
   136b0:	68db      	ldr	r3, [r3, #12]
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
   136b2:	2204      	movs	r2, #4
   136b4:	2140      	movs	r1, #64	; 0x40
   136b6:	4798      	blx	r3
}
   136b8:	bd08      	pop	{r3, pc}

000136ba <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
   136ba:	4770      	bx	lr

000136bc <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj>:

TfLiteStatus MicroAllocator::AllocateScratchBufferHandles(
    ScratchBufferHandle** scratch_buffer_handles, size_t handle_count) {
   136bc:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
   136be:	b161      	cbz	r1, 136da <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1e>
   136c0:	4613      	mov	r3, r2
   136c2:	460c      	mov	r4, r1

  if (scratch_buffer_request_count_ == 0) {
   136c4:	6942      	ldr	r2, [r0, #20]
   136c6:	b132      	cbz	r2, 136d6 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1a>
  }

  // Allocate a consecutive block of memory store the scratch buffer handles.
  // This alignment ensures quick lookup during inference time for the model:
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
      memory_allocator_->AllocateFromTail(
   136c8:	6840      	ldr	r0, [r0, #4]
          sizeof(ScratchBufferHandle) * handle_count,
          alignof(ScratchBufferHandle)));
   136ca:	6802      	ldr	r2, [r0, #0]
   136cc:	68d5      	ldr	r5, [r2, #12]
      memory_allocator_->AllocateFromTail(
   136ce:	2204      	movs	r2, #4
   136d0:	0099      	lsls	r1, r3, #2
   136d2:	47a8      	blx	r5
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
   136d4:	6020      	str	r0, [r4, #0]

  return kTfLiteOk;
}
   136d6:	2000      	movs	r0, #0
   136d8:	bd38      	pop	{r3, r4, r5, pc}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
   136da:	f002 fcef 	bl	160bc <abort>

000136de <_ZN6tflite14MicroAllocatorD0Ev>:
MicroAllocator::~MicroAllocator() {}
   136de:	b510      	push	{r4, lr}
   136e0:	4604      	mov	r4, r0
   136e2:	f002 fcd4 	bl	1608e <_ZdlPv>
   136e6:	4620      	mov	r0, r4
   136e8:	bd10      	pop	{r4, pc}

000136ea <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD0Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
   136ea:	b510      	push	{r4, lr}
   136ec:	4604      	mov	r4, r0
   136ee:	f002 fcce 	bl	1608e <_ZdlPv>
   136f2:	4620      	mov	r0, r4
   136f4:	bd10      	pop	{r4, pc}

000136f6 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj>:
                        size_t allocation_info_size) {
   136f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   136fa:	b082      	sub	sp, #8
   136fc:	4682      	mov	sl, r0
   136fe:	4689      	mov	r9, r1
   13700:	4617      	mov	r7, r2
   13702:	4698      	mov	r8, r3
  for (size_t i = 0; i < allocation_info_size; ++i) {
   13704:	2500      	movs	r5, #0
   13706:	e00a      	b.n	1371e <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x28>
        TF_LITE_ENSURE_STATUS(planner->AddBuffer(
   13708:	68e1      	ldr	r1, [r4, #12]
   1370a:	9301      	str	r3, [sp, #4]
   1370c:	9100      	str	r1, [sp, #0]
   1370e:	68a3      	ldr	r3, [r4, #8]
   13710:	4651      	mov	r1, sl
   13712:	4648      	mov	r0, r9
   13714:	f000 f8c9 	bl	138aa <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>
   13718:	4603      	mov	r3, r0
   1371a:	bb08      	cbnz	r0, 13760 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x6a>
  for (size_t i = 0; i < allocation_info_size; ++i) {
   1371c:	3501      	adds	r5, #1
   1371e:	4545      	cmp	r5, r8
   13720:	d21d      	bcs.n	1375e <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x68>
    const AllocationInfo* current = &allocation_info[i];
   13722:	eb05 0445 	add.w	r4, r5, r5, lsl #1
   13726:	00e3      	lsls	r3, r4, #3
   13728:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
    if (current->needs_allocating) {
   1372c:	7d26      	ldrb	r6, [r4, #20]
   1372e:	2e00      	cmp	r6, #0
   13730:	d0f4      	beq.n	1371c <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x26>
          AlignSizeUp(current->bytes, kBufferAlignment);
   13732:	2110      	movs	r1, #16
   13734:	58f8      	ldr	r0, [r7, r3]
   13736:	f7ff fcf3 	bl	13120 <_ZN6tflite11AlignSizeUpEjj>
   1373a:	4602      	mov	r2, r0
      if (current->offline_offset == kOnlinePlannedBuffer) {
   1373c:	6923      	ldr	r3, [r4, #16]
   1373e:	f1b3 3fff 	cmp.w	r3, #4294967295
   13742:	d1e1      	bne.n	13708 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x12>
        TF_LITE_ENSURE_STATUS(
   13744:	f8d9 3000 	ldr.w	r3, [r9]
   13748:	689e      	ldr	r6, [r3, #8]
   1374a:	68e3      	ldr	r3, [r4, #12]
   1374c:	9300      	str	r3, [sp, #0]
   1374e:	68a3      	ldr	r3, [r4, #8]
   13750:	4651      	mov	r1, sl
   13752:	4648      	mov	r0, r9
   13754:	47b0      	blx	r6
   13756:	4603      	mov	r3, r0
   13758:	2800      	cmp	r0, #0
   1375a:	d0df      	beq.n	1371c <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x26>
   1375c:	e000      	b.n	13760 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x6a>
  return kTfLiteOk;
   1375e:	2300      	movs	r3, #0
}
   13760:	4618      	mov	r0, r3
   13762:	b002      	add	sp, #8
   13764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00013768 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>:
                                       ErrorReporter* error_reporter) {
   13768:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(memory_allocator != nullptr);
   1376a:	b178      	cbz	r0, 1378c <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x24>
   1376c:	460c      	mov	r4, r1
   1376e:	4605      	mov	r5, r0
  TFLITE_DCHECK(error_reporter != nullptr);
   13770:	b171      	cbz	r1, 13790 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x28>
      sizeof(MicroAllocator), alignof(MicroAllocator));
   13772:	6803      	ldr	r3, [r0, #0]
   13774:	68db      	ldr	r3, [r3, #12]
  uint8_t* allocator_buffer = memory_allocator->AllocateFromTail(
   13776:	2204      	movs	r2, #4
   13778:	211c      	movs	r1, #28
   1377a:	4798      	blx	r3
      new (allocator_buffer) MicroAllocator(memory_allocator, error_reporter);
   1377c:	4606      	mov	r6, r0
   1377e:	b118      	cbz	r0, 13788 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x20>
   13780:	4622      	mov	r2, r4
   13782:	4629      	mov	r1, r5
   13784:	f7f4 fa50 	bl	7c28 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>
}
   13788:	4630      	mov	r0, r6
   1378a:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(memory_allocator != nullptr);
   1378c:	f002 fc96 	bl	160bc <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
   13790:	f002 fc94 	bl	160bc <abort>

00013794 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>:
                                       ErrorReporter* error_reporter) {
   13794:	b570      	push	{r4, r5, r6, lr}
   13796:	4604      	mov	r4, r0
   13798:	460e      	mov	r6, r1
   1379a:	4615      	mov	r5, r2
  uint8_t* aligned_arena = AlignPointerUp(tensor_arena, kBufferAlignment);
   1379c:	2110      	movs	r1, #16
   1379e:	f7ff fcb3 	bl	13108 <_ZN6tflite14AlignPointerUpEPhj>
   137a2:	4601      	mov	r1, r0
  size_t aligned_arena_size = tensor_arena + arena_size - aligned_arena;
   137a4:	4434      	add	r4, r6
  return Create(SimpleMemoryAllocator::Create(error_reporter, aligned_arena,
   137a6:	1a22      	subs	r2, r4, r0
   137a8:	4628      	mov	r0, r5
   137aa:	f7f2 fe85 	bl	64b8 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>
   137ae:	4629      	mov	r1, r5
   137b0:	f7ff ffda 	bl	13768 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>
}
   137b4:	bd70      	pop	{r4, r5, r6, pc}

000137b6 <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>:

TfLiteStatus MicroAllocator::InitScratchBufferData() {
   137b6:	b508      	push	{r3, lr}
  // A model is preparing to allocate resources, ensure that scratch buffer
  // request counter is cleared:
  scratch_buffer_request_count_ = 0;
   137b8:	2300      	movs	r3, #0
   137ba:	6143      	str	r3, [r0, #20]

  // All requests will be stored in the head section. Each kernel is allowed at
  // most kMaxScratchBuffersPerOp requests. Adjust the head to reserve at most
  // that many requests to begin:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
   137bc:	6840      	ldr	r0, [r0, #4]
   137be:	6803      	ldr	r3, [r0, #0]
   137c0:	689b      	ldr	r3, [r3, #8]
   137c2:	2204      	movs	r2, #4
   137c4:	2160      	movs	r1, #96	; 0x60
   137c6:	4798      	blx	r3
      sizeof(internal::ScratchBufferRequest) * kMaxScratchBuffersPerOp,
      alignof(internal::ScratchBufferRequest)));

  return kTfLiteOk;
}
   137c8:	bd08      	pop	{r3, pc}

000137ca <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>:

internal::ScratchBufferRequest* MicroAllocator::GetScratchBufferRequests() {
   137ca:	b508      	push	{r3, lr}
  return reinterpret_cast<internal::ScratchBufferRequest*>(
      AlignPointerUp(memory_allocator_->GetHeadBuffer(),
   137cc:	6840      	ldr	r0, [r0, #4]
   137ce:	f7ff fc70 	bl	130b2 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
   137d2:	2104      	movs	r1, #4
   137d4:	f7ff fc98 	bl	13108 <_ZN6tflite14AlignPointerUpEPhj>
                     alignof(internal::ScratchBufferRequest)));
}
   137d8:	bd08      	pop	{r3, pc}

000137da <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>:
TfLiteStatus MicroAllocator::FinishPrepareNodeAllocations(int node_id) {
   137da:	b570      	push	{r4, r5, r6, lr}
   137dc:	4605      	mov	r5, r0
   137de:	460e      	mov	r6, r1
  ResetTempAllocations();
   137e0:	6803      	ldr	r3, [r0, #0]
   137e2:	689b      	ldr	r3, [r3, #8]
   137e4:	4798      	blx	r3
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
   137e6:	4628      	mov	r0, r5
   137e8:	f7ff ffef 	bl	137ca <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
   137ec:	2300      	movs	r3, #0
   137ee:	e000      	b.n	137f2 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x18>
   137f0:	3301      	adds	r3, #1
   137f2:	6969      	ldr	r1, [r5, #20]
   137f4:	4299      	cmp	r1, r3
   137f6:	d907      	bls.n	13808 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x2e>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
   137f8:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
   137fc:	6854      	ldr	r4, [r2, #4]
   137fe:	f1b4 3fff 	cmp.w	r4, #4294967295
   13802:	d1f5      	bne.n	137f0 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x16>
      requests[i].node_idx = node_id;
   13804:	6056      	str	r6, [r2, #4]
   13806:	e7f3      	b.n	137f0 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x16>
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
   13808:	6868      	ldr	r0, [r5, #4]
   1380a:	6803      	ldr	r3, [r0, #0]
   1380c:	689b      	ldr	r3, [r3, #8]
   1380e:	310c      	adds	r1, #12
   13810:	2204      	movs	r2, #4
   13812:	00c9      	lsls	r1, r1, #3
   13814:	4798      	blx	r3
}
   13816:	bd70      	pop	{r4, r5, r6, pc}

00013818 <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>:
      memory_allocator_, error_reporter_, flatbuffer_array, result);
}

BuiltinDataAllocator* MicroAllocator::GetBuiltinDataAllocator() {
  return builtin_data_allocator_;
}
   13818:	6880      	ldr	r0, [r0, #8]
   1381a:	4770      	bx	lr

0001381c <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>:
TfLiteStatus FlatBufferVectorToTfLiteTypeArray(
   1381c:	b508      	push	{r3, lr}
  TFLITE_DCHECK(error_reporter != nullptr);
   1381e:	b119      	cbz	r1, 13828 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0xc>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
   13820:	b122      	cbz	r2, 1382c <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x10>
    *result = const_cast<kTfLiteArrayType*>(
   13822:	601a      	str	r2, [r3, #0]
}
   13824:	2000      	movs	r0, #0
   13826:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
   13828:	f002 fc48 	bl	160bc <abort>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
   1382c:	f002 fc46 	bl	160bc <abort>

00013830 <_ZN6tflite14MicroAllocator33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIiEEPP14TfLiteIntArray>:
    TfLiteIntArray** result) {
   13830:	b508      	push	{r3, lr}
   13832:	4613      	mov	r3, r2
  return internal::FlatBufferVectorToTfLiteTypeArray(
   13834:	460a      	mov	r2, r1
   13836:	68c1      	ldr	r1, [r0, #12]
   13838:	6840      	ldr	r0, [r0, #4]
   1383a:	f7ff ffef 	bl	1381c <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIi14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
}
   1383e:	bd08      	pop	{r3, pc}

00013840 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>:
TfLiteStatus FlatBufferVectorToTfLiteTypeArray(
   13840:	b508      	push	{r3, lr}
  TFLITE_DCHECK(error_reporter != nullptr);
   13842:	b119      	cbz	r1, 1384c <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0xc>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
   13844:	b122      	cbz	r2, 13850 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x10>
    *result = const_cast<kTfLiteArrayType*>(
   13846:	601a      	str	r2, [r3, #0]
}
   13848:	2000      	movs	r0, #0
   1384a:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
   1384c:	f002 fc36 	bl	160bc <abort>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
   13850:	f002 fc34 	bl	160bc <abort>

00013854 <_ZN6tflite19GreedyMemoryPlannerD1Ev>:
}
   13854:	4770      	bx	lr

00013856 <_ZN6tflite19GreedyMemoryPlanner14GetBufferCountEv>:
int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }
   13856:	6880      	ldr	r0, [r0, #8]
   13858:	4770      	bx	lr

0001385a <_ZN6tflite19GreedyMemoryPlannerD0Ev>:
GreedyMemoryPlanner::~GreedyMemoryPlanner() {
   1385a:	b510      	push	{r4, lr}
   1385c:	4604      	mov	r4, r0
}
   1385e:	f002 fc16 	bl	1608e <_ZdlPv>
   13862:	4620      	mov	r0, r4
   13864:	bd10      	pop	{r4, pc}

00013866 <_ZN6tflite18ReverseSortInPlaceEPiS0_i>:
void ReverseSortInPlace(int* values, int* ids, int size) {
   13866:	b4f0      	push	{r4, r5, r6, r7}
    for (int i = 1; i < size; ++i) {
   13868:	2301      	movs	r3, #1
    any_swapped = false;
   1386a:	2700      	movs	r7, #0
   1386c:	e000      	b.n	13870 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0xa>
    for (int i = 1; i < size; ++i) {
   1386e:	3301      	adds	r3, #1
   13870:	4293      	cmp	r3, r2
   13872:	da16      	bge.n	138a2 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x3c>
      if (values[i - 1] < values[i]) {
   13874:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
   13878:	3c01      	subs	r4, #1
   1387a:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
   1387e:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]
   13882:	42b5      	cmp	r5, r6
   13884:	daf3      	bge.n	1386e <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x8>
        values[i - 1] = values[i];
   13886:	f840 6024 	str.w	r6, [r0, r4, lsl #2]
        values[i] = value_temp;
   1388a:	f840 5023 	str.w	r5, [r0, r3, lsl #2]
        const int id_temp = ids[i - 1];
   1388e:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
        ids[i - 1] = ids[i];
   13892:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
   13896:	f841 6024 	str.w	r6, [r1, r4, lsl #2]
        ids[i] = id_temp;
   1389a:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
        any_swapped = true;
   1389e:	2701      	movs	r7, #1
   138a0:	e7e5      	b.n	1386e <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x8>
  do {
   138a2:	2f00      	cmp	r7, #0
   138a4:	d1e0      	bne.n	13868 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x2>
}
   138a6:	bcf0      	pop	{r4, r5, r6, r7}
   138a8:	4770      	bx	lr

000138aa <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>:
    int last_time_used, int offline_offset) {
   138aa:	b570      	push	{r4, r5, r6, lr}
   138ac:	b082      	sub	sp, #8
  BufferRequirements* current = &requirements_[buffer_count_];
   138ae:	68c5      	ldr	r5, [r0, #12]
   138b0:	6886      	ldr	r6, [r0, #8]
   138b2:	eb05 1506 	add.w	r5, r5, r6, lsl #4
  if (AddBuffer(error_reporter, size, first_time_used, last_time_used) !=
   138b6:	6804      	ldr	r4, [r0, #0]
   138b8:	68a4      	ldr	r4, [r4, #8]
   138ba:	9e06      	ldr	r6, [sp, #24]
   138bc:	9600      	str	r6, [sp, #0]
   138be:	47a0      	blx	r4
   138c0:	b918      	cbnz	r0, 138ca <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x20>
  current->offline_offset = offline_offset;
   138c2:	9b07      	ldr	r3, [sp, #28]
   138c4:	606b      	str	r3, [r5, #4]
}
   138c6:	b002      	add	sp, #8
   138c8:	bd70      	pop	{r4, r5, r6, pc}
    return kTfLiteError;
   138ca:	2001      	movs	r0, #1
   138cc:	e7fb      	b.n	138c6 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x1c>

000138ce <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>:
      &requirements_[entry->requirements_index];
   138ce:	68c0      	ldr	r0, [r0, #12]
   138d0:	6849      	ldr	r1, [r1, #4]
  const BufferRequirements* entry_requirements =
   138d2:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  if (entry_requirements->first_time_used > last_time_used) {
   138d6:	6888      	ldr	r0, [r1, #8]
   138d8:	4298      	cmp	r0, r3
   138da:	dc04      	bgt.n	138e6 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x18>
  if (first_time_used > entry_requirements->last_time_used) {
   138dc:	68cb      	ldr	r3, [r1, #12]
   138de:	4293      	cmp	r3, r2
   138e0:	db03      	blt.n	138ea <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x1c>
  return true;
   138e2:	2001      	movs	r0, #1
   138e4:	4770      	bx	lr
    return false;
   138e6:	2000      	movs	r0, #0
   138e8:	4770      	bx	lr
    return false;
   138ea:	2000      	movs	r0, #0
}
   138ec:	4770      	bx	lr

000138ee <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>:
    const int last_time_used) {
   138ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   138f0:	4605      	mov	r5, r0
   138f2:	4616      	mov	r6, r2
   138f4:	461f      	mov	r7, r3
  if (start == nullptr) {
   138f6:	b1c9      	cbz	r1, 1392c <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x3e>
    if (start->next_entry_index == -1) {
   138f8:	688b      	ldr	r3, [r1, #8]
   138fa:	f1b3 3fff 	cmp.w	r3, #4294967295
   138fe:	d01c      	beq.n	1393a <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x4c>
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
   13900:	6984      	ldr	r4, [r0, #24]
   13902:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   13906:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
   1390a:	463b      	mov	r3, r7
   1390c:	4632      	mov	r2, r6
   1390e:	4621      	mov	r1, r4
   13910:	4628      	mov	r0, r5
   13912:	f7ff ffdc 	bl	138ce <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>
   13916:	b998      	cbnz	r0, 13940 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x52>
    if (candidate_next_entry->next_entry_index == -1) {
   13918:	68a4      	ldr	r4, [r4, #8]
   1391a:	f1b4 3fff 	cmp.w	r4, #4294967295
   1391e:	d00e      	beq.n	1393e <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x50>
        &buffers_sorted_by_offset_[candidate_next_entry->next_entry_index];
   13920:	69a9      	ldr	r1, [r5, #24]
   13922:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    candidate_next_entry =
   13926:	eb01 0484 	add.w	r4, r1, r4, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
   1392a:	e7ee      	b.n	1390a <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x1c>
    candidate_next_entry = &buffers_sorted_by_offset_[first_entry_index_];
   1392c:	6984      	ldr	r4, [r0, #24]
   1392e:	6a03      	ldr	r3, [r0, #32]
   13930:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   13934:	eb04 0483 	add.w	r4, r4, r3, lsl #2
   13938:	e7e7      	b.n	1390a <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x1c>
      return nullptr;
   1393a:	2400      	movs	r4, #0
   1393c:	e000      	b.n	13940 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x52>
  ListEntry* result = nullptr;
   1393e:	2400      	movs	r4, #0
}
   13940:	4620      	mov	r0, r4
   13942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00013944 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>:
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
   13944:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
   13948:	2b00      	cmp	r3, #0
   1394a:	f000 80d5 	beq.w	13af8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1b4>
void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
   1394e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13952:	b083      	sub	sp, #12
   13954:	4604      	mov	r4, r0
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
   13956:	6886      	ldr	r6, [r0, #8]
   13958:	2e00      	cmp	r6, #0
   1395a:	f000 80ca 	beq.w	13af2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ae>
  need_to_calculate_offsets_ = false;
   1395e:	2000      	movs	r0, #0
   13960:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
  for (int i = 0; i < buffer_count_; ++i) {
   13964:	4603      	mov	r3, r0
   13966:	e00e      	b.n	13986 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x42>
      buffer_sizes_sorted_[idx_from_head] = requirements_[i].size;
   13968:	6925      	ldr	r5, [r4, #16]
   1396a:	5852      	ldr	r2, [r2, r1]
   1396c:	f845 2020 	str.w	r2, [r5, r0, lsl #2]
      buffer_ids_sorted_[idx_from_head] = i;
   13970:	6962      	ldr	r2, [r4, #20]
   13972:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
      buffer_offsets_[i] = requirements_[i].offline_offset;
   13976:	68e2      	ldr	r2, [r4, #12]
   13978:	4411      	add	r1, r2
   1397a:	6a62      	ldr	r2, [r4, #36]	; 0x24
   1397c:	6849      	ldr	r1, [r1, #4]
   1397e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      idx_from_head++;
   13982:	3001      	adds	r0, #1
  for (int i = 0; i < buffer_count_; ++i) {
   13984:	3301      	adds	r3, #1
   13986:	68a2      	ldr	r2, [r4, #8]
   13988:	429a      	cmp	r2, r3
   1398a:	dd15      	ble.n	139b8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x74>
    if (requirements_[i].offline_offset == kOnlinePlannedBuffer) {
   1398c:	68e2      	ldr	r2, [r4, #12]
   1398e:	0119      	lsls	r1, r3, #4
   13990:	eb02 1503 	add.w	r5, r2, r3, lsl #4
   13994:	686d      	ldr	r5, [r5, #4]
   13996:	f1b5 3fff 	cmp.w	r5, #4294967295
   1399a:	d1e5      	bne.n	13968 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x24>
      idx_from_tail--;
   1399c:	3e01      	subs	r6, #1
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
   1399e:	6925      	ldr	r5, [r4, #16]
   139a0:	5852      	ldr	r2, [r2, r1]
   139a2:	f845 2026 	str.w	r2, [r5, r6, lsl #2]
      buffer_ids_sorted_[idx_from_tail] = i;
   139a6:	6962      	ldr	r2, [r4, #20]
   139a8:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
      buffer_offsets_[i] = -1;
   139ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
   139ae:	f04f 31ff 	mov.w	r1, #4294967295
   139b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   139b6:	e7e5      	b.n	13984 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x40>
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
   139b8:	6923      	ldr	r3, [r4, #16]
                     &buffer_ids_sorted_[idx_from_head],
   139ba:	6961      	ldr	r1, [r4, #20]
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
   139bc:	1a12      	subs	r2, r2, r0
   139be:	eb01 0180 	add.w	r1, r1, r0, lsl #2
   139c2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   139c6:	f7ff ff4e 	bl	13866 <_ZN6tflite18ReverseSortInPlaceEPiS0_i>
  first_entry_index_ = 0;
   139ca:	2300      	movs	r3, #0
   139cc:	6223      	str	r3, [r4, #32]
  next_free_entry_ = 1;
   139ce:	2301      	movs	r3, #1
   139d0:	61e3      	str	r3, [r4, #28]
  ListEntry* first_entry = &buffers_sorted_by_offset_[first_entry_index_];
   139d2:	f8d4 a018 	ldr.w	sl, [r4, #24]
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
   139d6:	f04f 33ff 	mov.w	r3, #4294967295
   139da:	f8ca 3008 	str.w	r3, [sl, #8]
  int buffer_id = buffer_ids_sorted_[0];
   139de:	6963      	ldr	r3, [r4, #20]
   139e0:	681b      	ldr	r3, [r3, #0]
  first_entry->requirements_index = buffer_id;
   139e2:	f8ca 3004 	str.w	r3, [sl, #4]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
   139e6:	68e2      	ldr	r2, [r4, #12]
   139e8:	eb02 1203 	add.w	r2, r2, r3, lsl #4
   139ec:	6852      	ldr	r2, [r2, #4]
   139ee:	f1b2 3fff 	cmp.w	r2, #4294967295
   139f2:	d007      	beq.n	13a04 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xc0>
  first_entry->offset = buffer_offsets_[buffer_id];
   139f4:	6a62      	ldr	r2, [r4, #36]	; 0x24
   139f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   139fa:	f8ca 3000 	str.w	r3, [sl]
  for (int i = 1; i < buffer_count_; ++i) {
   139fe:	f04f 0901 	mov.w	r9, #1
   13a02:	e036      	b.n	13a72 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12e>
    buffer_offsets_[buffer_id] = 0;
   13a04:	6a62      	ldr	r2, [r4, #36]	; 0x24
   13a06:	2100      	movs	r1, #0
   13a08:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   13a0c:	e7f2      	b.n	139f4 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xb0>
      ListEntry* prior_entry = nullptr;
   13a0e:	2100      	movs	r1, #0
    int candidate_offset = 0;
   13a10:	460d      	mov	r5, r1
   13a12:	f8cd a000 	str.w	sl, [sp]
   13a16:	f8cd 9004 	str.w	r9, [sp, #4]
   13a1a:	4681      	mov	r9, r0
   13a1c:	4692      	mov	sl, r2
   13a1e:	e004      	b.n	13a2a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xe6>
        if (next_entry == nullptr) {
   13a20:	b1d9      	cbz	r1, 13a5a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x116>
        const int gap = next_entry->offset - candidate_offset;
   13a22:	680b      	ldr	r3, [r1, #0]
   13a24:	1b5b      	subs	r3, r3, r5
        if (gap >= wanted_size) {
   13a26:	459b      	cmp	fp, r3
   13a28:	dd12      	ble.n	13a50 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x10c>
        ListEntry* next_entry = NextSimultaneouslyActiveBuffer(
   13a2a:	460e      	mov	r6, r1
   13a2c:	4653      	mov	r3, sl
   13a2e:	464a      	mov	r2, r9
   13a30:	4620      	mov	r0, r4
   13a32:	f7ff ff5c 	bl	138ee <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>
   13a36:	4601      	mov	r1, r0
        if (prior_entry) {
   13a38:	2e00      	cmp	r6, #0
   13a3a:	d0f1      	beq.n	13a20 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
              &requirements_[prior_entry->requirements_index];
   13a3c:	6873      	ldr	r3, [r6, #4]
   13a3e:	011a      	lsls	r2, r3, #4
              prior_entry->offset + candidate_requirements->size;
   13a40:	6833      	ldr	r3, [r6, #0]
   13a42:	f858 2002 	ldr.w	r2, [r8, r2]
          const int prior_entry_offset =
   13a46:	4413      	add	r3, r2
          if (prior_entry_offset > candidate_offset) {
   13a48:	429d      	cmp	r5, r3
   13a4a:	dae9      	bge.n	13a20 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
            candidate_offset = prior_entry_offset;
   13a4c:	461d      	mov	r5, r3
   13a4e:	e7e7      	b.n	13a20 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
   13a50:	f8dd a000 	ldr.w	sl, [sp]
   13a54:	f8dd 9004 	ldr.w	r9, [sp, #4]
   13a58:	e01f      	b.n	13a9a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x156>
   13a5a:	f8dd a000 	ldr.w	sl, [sp]
   13a5e:	f8dd 9004 	ldr.w	r9, [sp, #4]
   13a62:	e01a      	b.n	13a9a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x156>
      first_entry->next_entry_index = first_entry_index_;
   13a64:	6a23      	ldr	r3, [r4, #32]
   13a66:	f8cc 3008 	str.w	r3, [ip, #8]
      first_entry_index_ = new_entry_index;
   13a6a:	6227      	str	r7, [r4, #32]
      first_entry = new_entry;
   13a6c:	46e2      	mov	sl, ip
  for (int i = 1; i < buffer_count_; ++i) {
   13a6e:	f109 0901 	add.w	r9, r9, #1
   13a72:	68a3      	ldr	r3, [r4, #8]
   13a74:	454b      	cmp	r3, r9
   13a76:	dd3c      	ble.n	13af2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ae>
    buffer_id = buffer_ids_sorted_[i];
   13a78:	6963      	ldr	r3, [r4, #20]
   13a7a:	f853 7029 	ldr.w	r7, [r3, r9, lsl #2]
    BufferRequirements* wanted_requirements = &requirements_[buffer_id];
   13a7e:	f8d4 800c 	ldr.w	r8, [r4, #12]
   13a82:	013a      	lsls	r2, r7, #4
   13a84:	eb08 1307 	add.w	r3, r8, r7, lsl #4
    const int wanted_size = wanted_requirements->size;
   13a88:	f858 b002 	ldr.w	fp, [r8, r2]
    const int wanted_first_time_used = wanted_requirements->first_time_used;
   13a8c:	689a      	ldr	r2, [r3, #8]
   13a8e:	4610      	mov	r0, r2
    const int wanted_last_time_used = wanted_requirements->last_time_used;
   13a90:	68da      	ldr	r2, [r3, #12]
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
   13a92:	685d      	ldr	r5, [r3, #4]
   13a94:	f1b5 3fff 	cmp.w	r5, #4294967295
   13a98:	d0b9      	beq.n	13a0e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xca>
    buffer_offsets_[buffer_id] = candidate_offset;
   13a9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
   13a9c:	f843 5027 	str.w	r5, [r3, r7, lsl #2]
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
   13aa0:	69a2      	ldr	r2, [r4, #24]
   13aa2:	69e3      	ldr	r3, [r4, #28]
   13aa4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   13aa8:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
    new_entry->offset = candidate_offset;
   13aac:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
    new_entry->requirements_index = buffer_id;
   13ab0:	f8cc 7004 	str.w	r7, [ip, #4]
    const int new_entry_index = next_free_entry_;
   13ab4:	69e7      	ldr	r7, [r4, #28]
    ++next_free_entry_;
   13ab6:	1c7b      	adds	r3, r7, #1
   13ab8:	61e3      	str	r3, [r4, #28]
    if (first_entry->offset > candidate_offset) {
   13aba:	f8da 3000 	ldr.w	r3, [sl]
   13abe:	42ab      	cmp	r3, r5
   13ac0:	dcd0      	bgt.n	13a64 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x120>
      ListEntry* current_entry = first_entry;
   13ac2:	4650      	mov	r0, sl
   13ac4:	e000      	b.n	13ac8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x184>
        current_entry = next_entry;
   13ac6:	4630      	mov	r0, r6
        const int next_entry_index = current_entry->next_entry_index;
   13ac8:	6883      	ldr	r3, [r0, #8]
        if (next_entry_index == -1) {
   13aca:	f1b3 3fff 	cmp.w	r3, #4294967295
   13ace:	d00c      	beq.n	13aea <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1a6>
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
   13ad0:	69a2      	ldr	r2, [r4, #24]
   13ad2:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   13ad6:	eb02 0681 	add.w	r6, r2, r1, lsl #2
        if (next_entry->offset > candidate_offset) {
   13ada:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
   13ade:	42aa      	cmp	r2, r5
   13ae0:	ddf1      	ble.n	13ac6 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x182>
          new_entry->next_entry_index = current_entry->next_entry_index;
   13ae2:	f8cc 3008 	str.w	r3, [ip, #8]
          current_entry->next_entry_index = new_entry_index;
   13ae6:	6087      	str	r7, [r0, #8]
          break;
   13ae8:	e7c1      	b.n	13a6e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12a>
          current_entry->next_entry_index = new_entry_index;
   13aea:	6087      	str	r7, [r0, #8]
          new_entry->next_entry_index = -1;
   13aec:	f8cc 3008 	str.w	r3, [ip, #8]
          break;
   13af0:	e7bd      	b.n	13a6e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x12a>
}
   13af2:	b003      	add	sp, #12
   13af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13af8:	4770      	bx	lr

00013afa <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>:
size_t GreedyMemoryPlanner::GetMaximumMemorySize() {
   13afa:	b570      	push	{r4, r5, r6, lr}
   13afc:	4604      	mov	r4, r0
  CalculateOffsetsIfNeeded();
   13afe:	f7ff ff21 	bl	13944 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if (buffer_count_ == 0) {
   13b02:	68a3      	ldr	r3, [r4, #8]
   13b04:	b1d3      	cbz	r3, 13b3c <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x42>
  ListEntry* entry = &buffers_sorted_by_offset_[first_entry_index_];
   13b06:	69a6      	ldr	r6, [r4, #24]
   13b08:	6a23      	ldr	r3, [r4, #32]
   13b0a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   13b0e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  size_t max_size = 0;
   13b12:	2000      	movs	r0, #0
   13b14:	e007      	b.n	13b26 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x2c>
    if (entry->next_entry_index == -1) {
   13b16:	689b      	ldr	r3, [r3, #8]
   13b18:	f1b3 3fff 	cmp.w	r3, #4294967295
   13b1c:	d00f      	beq.n	13b3e <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x44>
    entry = &buffers_sorted_by_offset_[entry->next_entry_index];
   13b1e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   13b22:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  while (entry) {
   13b26:	b153      	cbz	r3, 13b3e <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x44>
        &requirements_[entry->requirements_index];
   13b28:	68e5      	ldr	r5, [r4, #12]
   13b2a:	685a      	ldr	r2, [r3, #4]
   13b2c:	0111      	lsls	r1, r2, #4
    const size_t current_size = entry->offset + requirements->size;
   13b2e:	681a      	ldr	r2, [r3, #0]
   13b30:	5869      	ldr	r1, [r5, r1]
   13b32:	440a      	add	r2, r1
    if (current_size > max_size) {
   13b34:	4290      	cmp	r0, r2
   13b36:	d2ee      	bcs.n	13b16 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x1c>
      max_size = current_size;
   13b38:	4610      	mov	r0, r2
   13b3a:	e7ec      	b.n	13b16 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x1c>
    return 0;
   13b3c:	2000      	movs	r0, #0
}
   13b3e:	bd70      	pop	{r4, r5, r6, pc}

00013b40 <TfLiteIntArrayGetSizeInBytes>:
  return sizeof(dummy) + sizeof(dummy.data[0]) * size;
   13b40:	3001      	adds	r0, #1
}
   13b42:	0080      	lsls	r0, r0, #2
   13b44:	4770      	bx	lr

00013b46 <_ZN6tflite20CalculateInputRadiusEiii>:
                                              reverse_scaling_divisor,
                                              reverse_scaling_left_shift);
}

int CalculateInputRadius(int input_integer_bits, int input_left_shift,
                         int total_signed_bits) {
   13b46:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   13b4a:	460e      	mov	r6, r1
  result <<= (total_signed_bits - input_integer_bits);
  result >>= input_left_shift;
  return result;
#else   // TFLITE_EMULATE_FLOAT
  const double max_input_rescaled =
      1.0 * ((1 << input_integer_bits) - 1) *
   13b4c:	2401      	movs	r4, #1
   13b4e:	fa04 fc00 	lsl.w	ip, r4, r0
      (1ll << (total_signed_bits - input_integer_bits)) /
   13b52:	1a12      	subs	r2, r2, r0
   13b54:	f1a2 0120 	sub.w	r1, r2, #32
   13b58:	f1c2 0320 	rsb	r3, r2, #32
   13b5c:	fa04 f101 	lsl.w	r1, r4, r1
   13b60:	fa24 f303 	lsr.w	r3, r4, r3
   13b64:	ea41 0703 	orr.w	r7, r1, r3
   13b68:	fa04 f502 	lsl.w	r5, r4, r2
      1.0 * ((1 << input_integer_bits) - 1) *
   13b6c:	f10c 30ff 	add.w	r0, ip, #4294967295
   13b70:	f7ec fc44 	bl	3fc <__aeabi_i2d>
   13b74:	4680      	mov	r8, r0
   13b76:	4689      	mov	r9, r1
   13b78:	4628      	mov	r0, r5
   13b7a:	4639      	mov	r1, r7
   13b7c:	f7ec fc7a 	bl	474 <__aeabi_l2d>
   13b80:	4602      	mov	r2, r0
   13b82:	460b      	mov	r3, r1
   13b84:	4640      	mov	r0, r8
   13b86:	4649      	mov	r1, r9
   13b88:	f7ec fca2 	bl	4d0 <__aeabi_dmul>
   13b8c:	4680      	mov	r8, r0
   13b8e:	4689      	mov	r9, r1
      (1ll << input_left_shift);
   13b90:	f1a6 0120 	sub.w	r1, r6, #32
   13b94:	f1c6 0320 	rsb	r3, r6, #32
   13b98:	fa04 f101 	lsl.w	r1, r4, r1
   13b9c:	fa24 f303 	lsr.w	r3, r4, r3
      (1ll << (total_signed_bits - input_integer_bits)) /
   13ba0:	fa04 f006 	lsl.w	r0, r4, r6
   13ba4:	4319      	orrs	r1, r3
   13ba6:	f7ec fc65 	bl	474 <__aeabi_l2d>
   13baa:	4602      	mov	r2, r0
   13bac:	460b      	mov	r3, r1
  const double max_input_rescaled =
   13bae:	4640      	mov	r0, r8
   13bb0:	4649      	mov	r1, r9
   13bb2:	f7ec fdb7 	bl	724 <__aeabi_ddiv>
  // Tighten bound using floor.  Suppose that we could use the exact value.
  // After scaling the difference, the result would be at the maximum.  Thus we
  // must ensure that our value has lower magnitude.
  return static_cast<int>(std::floor(max_input_rescaled));
   13bb6:	f7ed feb7 	bl	1928 <floor>
   13bba:	f7ec ff23 	bl	a04 <__aeabi_d2iz>
#endif  // TFLITE_EMULATE_FLOAT
}
   13bbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00013bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>:
                             const TfLiteNode* node, int index) {
   13bc2:	b508      	push	{r3, lr}
  const int tensor_index = ValidateTensorIndexing(
   13bc4:	680b      	ldr	r3, [r1, #0]
   13bc6:	f853 1b04 	ldr.w	r1, [r3], #4
  if (index >= 0 && index < max_size) {
   13bca:	2a00      	cmp	r2, #0
   13bcc:	db10      	blt.n	13bf0 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x2e>
   13bce:	428a      	cmp	r2, r1
   13bd0:	da10      	bge.n	13bf4 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x32>
    const int tensor_index = tensor_indices[index];
   13bd2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    if (tensor_index != kTfLiteOptionalTensor) {
   13bd6:	f1b1 3fff 	cmp.w	r1, #4294967295
   13bda:	d00d      	beq.n	13bf8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x36>
  if (tensor_index < 0) {
   13bdc:	2900      	cmp	r1, #0
   13bde:	db0d      	blt.n	13bfc <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x3a>
  if (context->tensors != nullptr) {
   13be0:	6883      	ldr	r3, [r0, #8]
   13be2:	b113      	cbz	r3, 13bea <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x28>
    return &context->tensors[tensor_index];
   13be4:	eb03 1081 	add.w	r0, r3, r1, lsl #6
}
   13be8:	bd08      	pop	{r3, pc}
    return context->GetTensor(context, tensor_index);
   13bea:	6d03      	ldr	r3, [r0, #80]	; 0x50
   13bec:	4798      	blx	r3
   13bee:	e7fb      	b.n	13be8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    return nullptr;
   13bf0:	2000      	movs	r0, #0
   13bf2:	e7f9      	b.n	13be8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
   13bf4:	2000      	movs	r0, #0
   13bf6:	e7f7      	b.n	13be8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
   13bf8:	2000      	movs	r0, #0
   13bfa:	e7f5      	b.n	13be8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
   13bfc:	2000      	movs	r0, #0
  return GetMutableInput(context, node, index);
   13bfe:	e7f3      	b.n	13be8 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>

00013c00 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>:
                        int index) {
   13c00:	b508      	push	{r3, lr}
  const int tensor_index = ValidateTensorIndexing(
   13c02:	684b      	ldr	r3, [r1, #4]
   13c04:	f853 1b04 	ldr.w	r1, [r3], #4
  if (index >= 0 && index < max_size) {
   13c08:	2a00      	cmp	r2, #0
   13c0a:	db10      	blt.n	13c2e <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x2e>
   13c0c:	4291      	cmp	r1, r2
   13c0e:	dd10      	ble.n	13c32 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x32>
    const int tensor_index = tensor_indices[index];
   13c10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    if (tensor_index != kTfLiteOptionalTensor) {
   13c14:	f1b1 3fff 	cmp.w	r1, #4294967295
   13c18:	d00d      	beq.n	13c36 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x36>
  if (tensor_index < 0) {
   13c1a:	2900      	cmp	r1, #0
   13c1c:	db0d      	blt.n	13c3a <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x3a>
  if (context->tensors != nullptr) {
   13c1e:	6883      	ldr	r3, [r0, #8]
   13c20:	b113      	cbz	r3, 13c28 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x28>
    return &context->tensors[tensor_index];
   13c22:	eb03 1081 	add.w	r0, r3, r1, lsl #6
}
   13c26:	bd08      	pop	{r3, pc}
    return context->GetTensor(context, tensor_index);
   13c28:	6d03      	ldr	r3, [r0, #80]	; 0x50
   13c2a:	4798      	blx	r3
   13c2c:	e7fb      	b.n	13c26 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    return nullptr;
   13c2e:	2000      	movs	r0, #0
   13c30:	e7f9      	b.n	13c26 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
   13c32:	2000      	movs	r0, #0
   13c34:	e7f7      	b.n	13c26 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
   13c36:	2000      	movs	r0, #0
   13c38:	e7f5      	b.n	13c26 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
   13c3a:	2000      	movs	r0, #0
   13c3c:	e7f3      	b.n	13c26 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>

00013c3e <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>:
                                           const TfLiteNode* node, int index) {
   13c3e:	b508      	push	{r3, lr}
  return GetInput(context, node, index);
   13c40:	f7ff ffbf 	bl	13bc2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
}
   13c44:	bd08      	pop	{r3, pc}

00013c46 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>:
  switch (activation) {
   13c46:	1e43      	subs	r3, r0, #1
   13c48:	2b04      	cmp	r3, #4
   13c4a:	d804      	bhi.n	13c56 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x10>
   13c4c:	e8df f003 	tbb	[pc, r3]
   13c50:	04040404 	.word	0x04040404
   13c54:	04          	.byte	0x04
   13c55:	00          	.byte	0x00
TfLiteFusedActivation ConvertActivation(ActivationFunctionType activation) {
   13c56:	2000      	movs	r0, #0
}
   13c58:	4770      	bx	lr

00013c5a <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>:
  switch (padding) {
   13c5a:	b118      	cbz	r0, 13c64 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0xa>
   13c5c:	2801      	cmp	r0, #1
   13c5e:	d103      	bne.n	13c68 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0xe>
      return kTfLitePaddingValid;
   13c60:	2002      	movs	r0, #2
   13c62:	4770      	bx	lr
  switch (padding) {
   13c64:	2001      	movs	r0, #1
   13c66:	4770      	bx	lr
  return kTfLitePaddingUnknown;
   13c68:	2000      	movs	r0, #0
}
   13c6a:	4770      	bx	lr

00013c6c <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                             void** builtin_data) {
   13c6c:	b508      	push	{r3, lr}
  TFLITE_DCHECK(op != nullptr);
   13c6e:	b118      	cbz	r0, 13c78 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc>
  TFLITE_DCHECK(error_reporter != nullptr);
   13c70:	b121      	cbz	r1, 13c7c <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10>
  TFLITE_DCHECK(allocator != nullptr);
   13c72:	b12a      	cbz	r2, 13c80 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x14>
  TFLITE_DCHECK(builtin_data != nullptr);
   13c74:	b133      	cbz	r3, 13c84 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x18>
}
   13c76:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(op != nullptr);
   13c78:	f002 fa20 	bl	160bc <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
   13c7c:	f002 fa1e 	bl	160bc <abort>
  TFLITE_DCHECK(allocator != nullptr);
   13c80:	f002 fa1c 	bl	160bc <abort>
  TFLITE_DCHECK(builtin_data != nullptr);
   13c84:	f002 fa1a 	bl	160bc <abort>

00013c88 <_ZN6tflite13ErrorReporter6ReportEPKcz>:
#include "tensorflow/lite/core/api/error_reporter.h"
#include <cstdarg>

namespace tflite {

int ErrorReporter::Report(const char* format, ...) {
   13c88:	b40e      	push	{r1, r2, r3}
   13c8a:	b500      	push	{lr}
   13c8c:	b082      	sub	sp, #8
   13c8e:	aa03      	add	r2, sp, #12
   13c90:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list args;
  va_start(args, format);
   13c94:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
   13c96:	6803      	ldr	r3, [r0, #0]
   13c98:	689b      	ldr	r3, [r3, #8]
   13c9a:	4798      	blx	r3
  va_end(args);
  return code;
}
   13c9c:	b002      	add	sp, #8
   13c9e:	f85d eb04 	ldr.w	lr, [sp], #4
   13ca2:	b003      	add	sp, #12
   13ca4:	4770      	bx	lr

00013ca6 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>:

// TODO(aselle): Make the name of ReportError on context the same, so
// we can use the ensure functions w/o a context and w/ a reporter.
int ErrorReporter::ReportError(void*, const char* format, ...) {
   13ca6:	b40c      	push	{r2, r3}
   13ca8:	b500      	push	{lr}
   13caa:	b083      	sub	sp, #12
   13cac:	aa04      	add	r2, sp, #16
   13cae:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list args;
  va_start(args, format);
   13cb2:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
   13cb4:	6803      	ldr	r3, [r0, #0]
   13cb6:	689b      	ldr	r3, [r3, #8]
   13cb8:	4798      	blx	r3
  va_end(args);
  return code;
}
   13cba:	b003      	add	sp, #12
   13cbc:	f85d eb04 	ldr.w	lr, [sp], #4
   13cc0:	b002      	add	sp, #8
   13cc2:	4770      	bx	lr

00013cc4 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>:
// assigned to the `deprecated_builtin_code` field. In such cases, the
// value of the `builtin_code` field should be used for the builtin operator
// code. In the case, the maximum value of the two fields will be the value of
// the `builtin_code` as the right value.

BuiltinOperator GetBuiltinCode(const OperatorCode* op_code) {
   13cc4:	b570      	push	{r4, r5, r6, lr}
   13cc6:	b082      	sub	sp, #8
  // Caller should guarantee that the given argument value is not a nullptr.
  TFLITE_DCHECK(op_code != nullptr);
   13cc8:	b368      	cbz	r0, 13d26 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x62>
   13cca:	4604      	mov	r4, r0
    return data_ - ReadScalar<soffset_t>(data_);
   13ccc:	f7ff fa99 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
   13cd0:	1a25      	subs	r5, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
   13cd2:	4628      	mov	r0, r5
   13cd4:	f7ff fa9b 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13cd8:	280a      	cmp	r0, #10
   13cda:	d926      	bls.n	13d2a <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x66>
   13cdc:	f105 000a 	add.w	r0, r5, #10
   13ce0:	f7ff fa95 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
   13ce4:	b318      	cbz	r0, 13d2e <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x6a>
   13ce6:	4420      	add	r0, r4
   13ce8:	f7ff fa8b 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
    return static_cast<tflite::BuiltinOperator>(GetField<int32_t>(VT_BUILTIN_CODE, 0));
   13cec:	b2c5      	uxtb	r5, r0

  return std::max(
      op_code->builtin_code(),
   13cee:	f88d 5006 	strb.w	r5, [sp, #6]
    return data_ - ReadScalar<soffset_t>(data_);
   13cf2:	4620      	mov	r0, r4
   13cf4:	f7ff fa85 	bl	13202 <_ZN11flatbuffers10ReadScalarIiEET_PKv>
   13cf8:	1a26      	subs	r6, r4, r0
    auto vtsize = ReadScalar<voffset_t>(vtable);
   13cfa:	4630      	mov	r0, r6
   13cfc:	f7ff fa87 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13d00:	2804      	cmp	r0, #4
   13d02:	d916      	bls.n	13d32 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x6e>
   13d04:	1d30      	adds	r0, r6, #4
   13d06:	f7ff fa82 	bl	1320e <_ZN11flatbuffers10ReadScalarItEET_PKv>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
   13d0a:	b1a0      	cbz	r0, 13d36 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x72>
   13d0c:	4420      	add	r0, r4
   13d0e:	f7ff fa84 	bl	1321a <_ZN11flatbuffers10ReadScalarIaEET_PKv>
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
   13d12:	b2c0      	uxtb	r0, r0
   13d14:	f88d 0007 	strb.w	r0, [sp, #7]
      if (__a < __b)
   13d18:	42a8      	cmp	r0, r5
   13d1a:	d80e      	bhi.n	13d3a <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x76>
      return __a;
   13d1c:	f10d 0306 	add.w	r3, sp, #6
}
   13d20:	7818      	ldrb	r0, [r3, #0]
   13d22:	b002      	add	sp, #8
   13d24:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(op_code != nullptr);
   13d26:	f002 f9c9 	bl	160bc <abort>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13d2a:	2000      	movs	r0, #0
   13d2c:	e7da      	b.n	13ce4 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x20>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
   13d2e:	2000      	movs	r0, #0
   13d30:	e7dc      	b.n	13cec <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x28>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
   13d32:	2000      	movs	r0, #0
   13d34:	e7e9      	b.n	13d0a <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x46>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
   13d36:	2000      	movs	r0, #0
   13d38:	e7eb      	b.n	13d12 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x4e>
	return __b;
   13d3a:	f10d 0307 	add.w	r3, sp, #7
   13d3e:	e7ef      	b.n	13d20 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x5c>

00013d40 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
}

// Returns const data for a TfLiteEvalTensor struct.
template <typename T>
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13d40:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13d42:	b108      	cbz	r0, 13d48 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor+0x8>
  return reinterpret_cast<const T*>(tensor->data.raw);
}
   13d44:	6800      	ldr	r0, [r0, #0]
   13d46:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13d48:	f002 f9b8 	bl	160bc <abort>

00013d4c <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
   13d4c:	b108      	cbz	r0, 13d52 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor+0x6>
   13d4e:	6800      	ldr	r0, [r0, #0]
   13d50:	4770      	bx	lr
}
   13d52:	4770      	bx	lr

00013d54 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13d54:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13d56:	b108      	cbz	r0, 13d5c <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor+0x8>
}
   13d58:	6800      	ldr	r0, [r0, #0]
   13d5a:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13d5c:	f002 f9ae 	bl	160bc <abort>

00013d60 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
   13d60:	b108      	cbz	r0, 13d66 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor+0x6>
   13d62:	6800      	ldr	r0, [r0, #0]
   13d64:	4770      	bx	lr
}
   13d66:	4770      	bx	lr

00013d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>:
}
   13d68:	4770      	bx	lr

00013d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>:
}
   13d6a:	4008      	ands	r0, r1
   13d6c:	4770      	bx	lr

00013d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>:
}
   13d6e:	4108      	asrs	r0, r1
   13d70:	4770      	bx	lr

00013d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>:
}
   13d72:	4408      	add	r0, r1
   13d74:	4770      	bx	lr

00013d76 <_ZN8gemmlowp6BitNotIiEET_S1_>:
}
   13d76:	43c0      	mvns	r0, r0
   13d78:	4770      	bx	lr

00013d7a <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>:
tIntegerType MaskIfNonZero(tIntegerType a) {
   13d7a:	b508      	push	{r3, lr}
  return a ? BitNot(zero) : zero;
   13d7c:	b110      	cbz	r0, 13d84 <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_+0xa>
   13d7e:	2000      	movs	r0, #0
   13d80:	f7ff fff9 	bl	13d76 <_ZN8gemmlowp6BitNotIiEET_S1_>
}
   13d84:	bd08      	pop	{r3, pc}

00013d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>:
tIntegerType MaskIfLessThan(tIntegerType a, tIntegerType b) {
   13d86:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(a < b);
   13d88:	4288      	cmp	r0, r1
   13d8a:	bfac      	ite	ge
   13d8c:	2000      	movge	r0, #0
   13d8e:	2001      	movlt	r0, #1
   13d90:	f7ff fff3 	bl	13d7a <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
   13d94:	bd08      	pop	{r3, pc}

00013d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>:
tIntegerType MaskIfGreaterThan(tIntegerType a, tIntegerType b) {
   13d96:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(a > b);
   13d98:	4288      	cmp	r0, r1
   13d9a:	bfd4      	ite	le
   13d9c:	2000      	movle	r0, #0
   13d9e:	2001      	movgt	r0, #1
   13da0:	f7ff ffeb 	bl	13d7a <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
   13da4:	bd08      	pop	{r3, pc}

00013da6 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13da6:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13da8:	b108      	cbz	r0, 13dae <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor+0x8>
}
   13daa:	6800      	ldr	r0, [r0, #0]
   13dac:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13dae:	f002 f985 	bl	160bc <abort>

00013db2 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
   13db2:	b108      	cbz	r0, 13db8 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor+0x6>
   13db4:	6800      	ldr	r0, [r0, #0]
   13db6:	4770      	bx	lr
}
   13db8:	4770      	bx	lr

00013dba <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13dba:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13dbc:	b108      	cbz	r0, 13dc2 <_ZN6tflite5micro13GetTensorDataIiEEPKT_PK16TfLiteEvalTensor+0x8>
}
   13dbe:	6800      	ldr	r0, [r0, #0]
   13dc0:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13dc2:	f002 f97b 	bl	160bc <abort>

00013dc6 <_ZN6tflite5micro13GetTensorDataIxEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
   13dc6:	b508      	push	{r3, lr}
  TFLITE_DCHECK(tensor != nullptr);
   13dc8:	b108      	cbz	r0, 13dce <_ZN6tflite5micro13GetTensorDataIxEEPKT_PK16TfLiteEvalTensor+0x8>
}
   13dca:	6800      	ldr	r0, [r0, #0]
   13dcc:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(tensor != nullptr);
   13dce:	f002 f975 	bl	160bc <abort>

00013dd2 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
   13dd2:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   13dd4:	6b83      	ldr	r3, [r0, #56]	; 0x38
   13dd6:	b113      	cbz	r3, 13dde <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(OpDataConv));
   13dd8:	2134      	movs	r1, #52	; 0x34
   13dda:	4798      	blx	r3
}
   13ddc:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   13dde:	f002 f96d 	bl	160bc <abort>

00013de2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_>:
inline void Conv(const ConvParams& params, const RuntimeShape& input_shape,
                 const float* input_data, const RuntimeShape& filter_shape,
                 const float* filter_data, const RuntimeShape& bias_shape,
                 const float* bias_data, const RuntimeShape& output_shape,
                 float* output_data, const RuntimeShape& im2col_shape,
                 float* im2col_data) {
   13de2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13de6:	b0a3      	sub	sp, #140	; 0x8c
   13de8:	9217      	str	r2, [sp, #92]	; 0x5c
   13dea:	461e      	mov	r6, r3
   13dec:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   13dee:	9f2f      	ldr	r7, [sp, #188]	; 0xbc
  const int stride_width = params.stride_width;
   13df0:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
   13df4:	920c      	str	r2, [sp, #48]	; 0x30
  const int stride_height = params.stride_height;
   13df6:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
   13dfa:	920d      	str	r2, [sp, #52]	; 0x34
  const int dilation_width_factor = params.dilation_width_factor;
   13dfc:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
   13e00:	920e      	str	r2, [sp, #56]	; 0x38
  const int dilation_height_factor = params.dilation_height_factor;
   13e02:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
   13e06:	920f      	str	r2, [sp, #60]	; 0x3c
  const int pad_width = params.padding_values.width;
   13e08:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
   13e0c:	9210      	str	r2, [sp, #64]	; 0x40
  const int pad_height = params.padding_values.height;
   13e0e:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
   13e12:	9211      	str	r2, [sp, #68]	; 0x44
  const float output_activation_min = params.float_activation_min;
   13e14:	6b02      	ldr	r2, [r0, #48]	; 0x30
   13e16:	9212      	str	r2, [sp, #72]	; 0x48
  const float output_activation_max = params.float_activation_max;
   13e18:	6b42      	ldr	r2, [r0, #52]	; 0x34
   13e1a:	9204      	str	r2, [sp, #16]
  inline int32_t DimensionsCount() const { return size_; }
   13e1c:	680a      	ldr	r2, [r1, #0]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   13e1e:	2a04      	cmp	r2, #4
   13e20:	d173      	bne.n	13f0a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x128>
   13e22:	468b      	mov	fp, r1
   13e24:	6832      	ldr	r2, [r6, #0]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
   13e26:	2a04      	cmp	r2, #4
   13e28:	d171      	bne.n	13f0e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x12c>
   13e2a:	683a      	ldr	r2, [r7, #0]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   13e2c:	2a04      	cmp	r2, #4
   13e2e:	d170      	bne.n	13f12 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x130>
    TFLITE_DCHECK_LT(i, size_);
   13e30:	680a      	ldr	r2, [r1, #0]
   13e32:	2a00      	cmp	r2, #0
   13e34:	dd6f      	ble.n	13f16 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x134>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e36:	2a05      	cmp	r2, #5
   13e38:	dd6f      	ble.n	13f1a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x138>
   13e3a:	684a      	ldr	r2, [r1, #4]
   13e3c:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
   13e3e:	6839      	ldr	r1, [r7, #0]
   13e40:	2900      	cmp	r1, #0
   13e42:	dd6c      	ble.n	13f1e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x13c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e44:	2905      	cmp	r1, #5
   13e46:	dd6c      	ble.n	13f22 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x140>
   13e48:	6879      	ldr	r1, [r7, #4]
   13e4a:	6809      	ldr	r1, [r1, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13e4c:	4291      	cmp	r1, r2
   13e4e:	d16a      	bne.n	13f26 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x144>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13e50:	9221      	str	r2, [sp, #132]	; 0x84
    TFLITE_DCHECK_LT(i, size_);
   13e52:	6839      	ldr	r1, [r7, #0]
   13e54:	2900      	cmp	r1, #0
   13e56:	dd68      	ble.n	13f2a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x148>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e58:	2905      	cmp	r1, #5
   13e5a:	dd68      	ble.n	13f2e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x14c>
   13e5c:	6879      	ldr	r1, [r7, #4]
   13e5e:	6809      	ldr	r1, [r1, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13e60:	9120      	str	r1, [sp, #128]	; 0x80
      if (__b < __a)
   13e62:	428a      	cmp	r2, r1
   13e64:	dc65      	bgt.n	13f32 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x150>
      return __a;
   13e66:	aa21      	add	r2, sp, #132	; 0x84
   13e68:	6812      	ldr	r2, [r2, #0]
   13e6a:	9216      	str	r2, [sp, #88]	; 0x58
    TFLITE_DCHECK_LT(i, size_);
   13e6c:	f8db 2000 	ldr.w	r2, [fp]
   13e70:	2a03      	cmp	r2, #3
   13e72:	dd60      	ble.n	13f36 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x154>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e74:	2a05      	cmp	r2, #5
   13e76:	dd60      	ble.n	13f3a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x158>
   13e78:	f8db 2004 	ldr.w	r2, [fp, #4]
   13e7c:	68d2      	ldr	r2, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
   13e7e:	6831      	ldr	r1, [r6, #0]
   13e80:	2903      	cmp	r1, #3
   13e82:	dd5d      	ble.n	13f40 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x15e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e84:	2905      	cmp	r1, #5
   13e86:	dd5d      	ble.n	13f44 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x162>
   13e88:	6871      	ldr	r1, [r6, #4]
   13e8a:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13e8c:	4291      	cmp	r1, r2
   13e8e:	d15b      	bne.n	13f48 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x166>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13e90:	921f      	str	r2, [sp, #124]	; 0x7c
    TFLITE_DCHECK_LT(i, size_);
   13e92:	6831      	ldr	r1, [r6, #0]
   13e94:	2903      	cmp	r1, #3
   13e96:	dd59      	ble.n	13f4c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x16a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13e98:	2905      	cmp	r1, #5
   13e9a:	dd59      	ble.n	13f50 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x16e>
   13e9c:	6871      	ldr	r1, [r6, #4]
   13e9e:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13ea0:	911e      	str	r1, [sp, #120]	; 0x78
      if (__b < __a)
   13ea2:	428a      	cmp	r2, r1
   13ea4:	dc56      	bgt.n	13f54 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x172>
      return __a;
   13ea6:	aa1f      	add	r2, sp, #124	; 0x7c
   13ea8:	6812      	ldr	r2, [r2, #0]
   13eaa:	9215      	str	r2, [sp, #84]	; 0x54
    TFLITE_DCHECK_LT(i, size_);
   13eac:	6832      	ldr	r2, [r6, #0]
   13eae:	2a00      	cmp	r2, #0
   13eb0:	dd52      	ble.n	13f58 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x176>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13eb2:	2a05      	cmp	r2, #5
   13eb4:	dd52      	ble.n	13f5c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x17a>
   13eb6:	6872      	ldr	r2, [r6, #4]
   13eb8:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
   13eba:	6839      	ldr	r1, [r7, #0]
   13ebc:	2903      	cmp	r1, #3
   13ebe:	dd4f      	ble.n	13f60 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x17e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13ec0:	2905      	cmp	r1, #5
   13ec2:	dd4f      	ble.n	13f64 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x182>
   13ec4:	6879      	ldr	r1, [r7, #4]
   13ec6:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13ec8:	4291      	cmp	r1, r2
   13eca:	d14d      	bne.n	13f68 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x186>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13ecc:	921d      	str	r2, [sp, #116]	; 0x74
    TFLITE_DCHECK_LT(i, size_);
   13ece:	6839      	ldr	r1, [r7, #0]
   13ed0:	2903      	cmp	r1, #3
   13ed2:	dd4b      	ble.n	13f6c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x18a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13ed4:	2905      	cmp	r1, #5
   13ed6:	dd4b      	ble.n	13f70 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x18e>
   13ed8:	6879      	ldr	r1, [r7, #4]
   13eda:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   13edc:	911c      	str	r1, [sp, #112]	; 0x70
      if (__b < __a)
   13ede:	428a      	cmp	r2, r1
   13ee0:	dc48      	bgt.n	13f74 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x192>
      return __a;
   13ee2:	aa1d      	add	r2, sp, #116	; 0x74
   13ee4:	6812      	ldr	r2, [r2, #0]
   13ee6:	9205      	str	r2, [sp, #20]
  (void)im2col_data;   // only used in optimized code.
  (void)im2col_shape;  // only used in optimized code.
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
  const int input_depth = MatchingDim(input_shape, 3, filter_shape, 3);
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
  if (bias_data) {
   13ee8:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   13eea:	2a00      	cmp	r2, #0
   13eec:	d049      	beq.n	13f82 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1a0>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   13eee:	681c      	ldr	r4, [r3, #0]
   13ef0:	2c05      	cmp	r4, #5
   13ef2:	dd41      	ble.n	13f78 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x196>
   13ef4:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
   13ef6:	2200      	movs	r2, #0
    int buffer_size = 1;
   13ef8:	2101      	movs	r1, #1
    for (int i = 0; i < size_; i++) {
   13efa:	42a2      	cmp	r2, r4
   13efc:	da3e      	bge.n	13f7c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x19a>
      buffer_size *= dims_data[i];
   13efe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   13f02:	fb00 f101 	mul.w	r1, r0, r1
    for (int i = 0; i < size_; i++) {
   13f06:	3201      	adds	r2, #1
   13f08:	e7f7      	b.n	13efa <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x118>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   13f0a:	f002 f8d7 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
   13f0e:	f002 f8d5 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   13f12:	f002 f8d3 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   13f16:	f002 f8d1 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f1a:	684a      	ldr	r2, [r1, #4]
   13f1c:	e78f      	b.n	13e3e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x5c>
    TFLITE_DCHECK_LT(i, size_);
   13f1e:	f002 f8cd 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f22:	6879      	ldr	r1, [r7, #4]
   13f24:	e792      	b.n	13e4c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x6a>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13f26:	f002 f8c9 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   13f2a:	f002 f8c7 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f2e:	6879      	ldr	r1, [r7, #4]
   13f30:	e796      	b.n	13e60 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x7e>
	return __b;
   13f32:	aa20      	add	r2, sp, #128	; 0x80
   13f34:	e798      	b.n	13e68 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x86>
    TFLITE_DCHECK_LT(i, size_);
   13f36:	f002 f8c1 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f3a:	f8db 2010 	ldr.w	r2, [fp, #16]
   13f3e:	e79e      	b.n	13e7e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x9c>
    TFLITE_DCHECK_LT(i, size_);
   13f40:	f002 f8bc 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f44:	6931      	ldr	r1, [r6, #16]
   13f46:	e7a1      	b.n	13e8c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xaa>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13f48:	f002 f8b8 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   13f4c:	f002 f8b6 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f50:	6931      	ldr	r1, [r6, #16]
   13f52:	e7a5      	b.n	13ea0 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xbe>
   13f54:	aa1e      	add	r2, sp, #120	; 0x78
   13f56:	e7a7      	b.n	13ea8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xc6>
    TFLITE_DCHECK_LT(i, size_);
   13f58:	f002 f8b0 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f5c:	6872      	ldr	r2, [r6, #4]
   13f5e:	e7ac      	b.n	13eba <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xd8>
    TFLITE_DCHECK_LT(i, size_);
   13f60:	f002 f8ac 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f64:	6939      	ldr	r1, [r7, #16]
   13f66:	e7af      	b.n	13ec8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xe6>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   13f68:	f002 f8a8 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   13f6c:	f002 f8a6 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f70:	6939      	ldr	r1, [r7, #16]
   13f72:	e7b3      	b.n	13edc <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xfa>
   13f74:	aa1c      	add	r2, sp, #112	; 0x70
   13f76:	e7b5      	b.n	13ee4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x102>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   13f78:	3304      	adds	r3, #4
   13f7a:	e7bc      	b.n	13ef6 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x114>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
   13f7c:	9b05      	ldr	r3, [sp, #20]
   13f7e:	4299      	cmp	r1, r3
   13f80:	d161      	bne.n	14046 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x264>
    TFLITE_DCHECK_LT(i, size_);
   13f82:	f8db 3000 	ldr.w	r3, [fp]
   13f86:	2b01      	cmp	r3, #1
   13f88:	dd5f      	ble.n	1404a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x268>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f8a:	2b05      	cmp	r3, #5
   13f8c:	dd5f      	ble.n	1404e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x26c>
   13f8e:	f8db 3004 	ldr.w	r3, [fp, #4]
   13f92:	685b      	ldr	r3, [r3, #4]
   13f94:	930b      	str	r3, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
   13f96:	f8db 3000 	ldr.w	r3, [fp]
   13f9a:	2b02      	cmp	r3, #2
   13f9c:	dd5b      	ble.n	14056 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x274>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13f9e:	2b05      	cmp	r3, #5
   13fa0:	dd5b      	ble.n	1405a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x278>
   13fa2:	f8db 3004 	ldr.w	r3, [fp, #4]
   13fa6:	689b      	ldr	r3, [r3, #8]
   13fa8:	930a      	str	r3, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
   13faa:	6833      	ldr	r3, [r6, #0]
   13fac:	2b01      	cmp	r3, #1
   13fae:	dd58      	ble.n	14062 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x280>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13fb0:	2b05      	cmp	r3, #5
   13fb2:	dd58      	ble.n	14066 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x284>
   13fb4:	6873      	ldr	r3, [r6, #4]
   13fb6:	685b      	ldr	r3, [r3, #4]
   13fb8:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
   13fba:	6833      	ldr	r3, [r6, #0]
   13fbc:	2b02      	cmp	r3, #2
   13fbe:	dd55      	ble.n	1406c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x28a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13fc0:	2b05      	cmp	r3, #5
   13fc2:	dd55      	ble.n	14070 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x28e>
   13fc4:	6873      	ldr	r3, [r6, #4]
   13fc6:	689b      	ldr	r3, [r3, #8]
   13fc8:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
   13fca:	683b      	ldr	r3, [r7, #0]
   13fcc:	2b01      	cmp	r3, #1
   13fce:	dd52      	ble.n	14076 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x294>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13fd0:	2b05      	cmp	r3, #5
   13fd2:	dd52      	ble.n	1407a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x298>
   13fd4:	687b      	ldr	r3, [r7, #4]
   13fd6:	685b      	ldr	r3, [r3, #4]
   13fd8:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
   13fda:	683b      	ldr	r3, [r7, #0]
   13fdc:	2b02      	cmp	r3, #2
   13fde:	dd4f      	ble.n	14080 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x29e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   13fe0:	2b05      	cmp	r3, #5
   13fe2:	dd4f      	ble.n	14084 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2a2>
   13fe4:	687b      	ldr	r3, [r7, #4]
   13fe6:	689b      	ldr	r3, [r3, #8]
   13fe8:	9306      	str	r3, [sp, #24]
  const int input_width = input_shape.Dims(2);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  for (int batch = 0; batch < batches; ++batch) {
   13fea:	f04f 0a00 	mov.w	sl, #0
   13fee:	46d1      	mov	r9, sl
   13ff0:	46da      	mov	sl, fp
   13ff2:	46b3      	mov	fp, r6
   13ff4:	463e      	mov	r6, r7
   13ff6:	9b16      	ldr	r3, [sp, #88]	; 0x58
   13ff8:	4599      	cmp	r9, r3
   13ffa:	f280 8143 	bge.w	14284 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x4a2>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   13ffe:	2300      	movs	r3, #0
   14000:	9300      	str	r3, [sp, #0]
   14002:	46c8      	mov	r8, r9
   14004:	46d9      	mov	r9, fp
   14006:	46d3      	mov	fp, sl
   14008:	46b2      	mov	sl, r6
   1400a:	9b00      	ldr	r3, [sp, #0]
   1400c:	9907      	ldr	r1, [sp, #28]
   1400e:	428b      	cmp	r3, r1
   14010:	f280 8132 	bge.w	14278 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x496>
      const int in_y_origin = (out_y * stride_height) - pad_height;
   14014:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   14016:	fb02 f303 	mul.w	r3, r2, r3
   1401a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1401c:	1a9b      	subs	r3, r3, r2
   1401e:	9313      	str	r3, [sp, #76]	; 0x4c
      for (int out_x = 0; out_x < output_width; ++out_x) {
   14020:	2300      	movs	r3, #0
   14022:	9301      	str	r3, [sp, #4]
   14024:	4647      	mov	r7, r8
   14026:	46d8      	mov	r8, fp
   14028:	9b01      	ldr	r3, [sp, #4]
   1402a:	9906      	ldr	r1, [sp, #24]
   1402c:	428b      	cmp	r3, r1
   1402e:	f280 811d 	bge.w	1426c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x48a>
        const int in_x_origin = (out_x * stride_width) - pad_width;
   14032:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   14034:	fb02 f303 	mul.w	r3, r2, r3
   14038:	9a10      	ldr	r2, [sp, #64]	; 0x40
   1403a:	1a9b      	subs	r3, r3, r2
   1403c:	9314      	str	r3, [sp, #80]	; 0x50
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
   1403e:	f04f 0b00 	mov.w	fp, #0
   14042:	463e      	mov	r6, r7
   14044:	e0f3      	b.n	1422e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x44c>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
   14046:	f002 f839 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   1404a:	f002 f837 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1404e:	f8db 3008 	ldr.w	r3, [fp, #8]
   14052:	930b      	str	r3, [sp, #44]	; 0x2c
   14054:	e79f      	b.n	13f96 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1b4>
    TFLITE_DCHECK_LT(i, size_);
   14056:	f002 f831 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1405a:	f8db 300c 	ldr.w	r3, [fp, #12]
   1405e:	930a      	str	r3, [sp, #40]	; 0x28
   14060:	e7a3      	b.n	13faa <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1c8>
    TFLITE_DCHECK_LT(i, size_);
   14062:	f002 f82b 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14066:	68b3      	ldr	r3, [r6, #8]
   14068:	9309      	str	r3, [sp, #36]	; 0x24
   1406a:	e7a6      	b.n	13fba <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1d8>
    TFLITE_DCHECK_LT(i, size_);
   1406c:	f002 f826 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14070:	68f3      	ldr	r3, [r6, #12]
   14072:	9308      	str	r3, [sp, #32]
   14074:	e7a9      	b.n	13fca <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1e8>
    TFLITE_DCHECK_LT(i, size_);
   14076:	f002 f821 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1407a:	68bb      	ldr	r3, [r7, #8]
   1407c:	9307      	str	r3, [sp, #28]
   1407e:	e7ac      	b.n	13fda <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1f8>
    TFLITE_DCHECK_LT(i, size_);
   14080:	f002 f81c 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14084:	68fb      	ldr	r3, [r7, #12]
   14086:	9306      	str	r3, [sp, #24]
   14088:	e7af      	b.n	13fea <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x208>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   1408a:	f002 f817 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1408e:	f002 f815 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14092:	f002 f813 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14096:	f002 f811 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1409a:	f002 f80f 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   1409e:	f002 f80d 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   140a2:	f002 f80b 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   140a6:	f002 f809 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   140aa:	f002 f807 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   140ae:	f002 f805 	bl	160bc <abort>
          float total = 0.f;
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
   140b2:	3501      	adds	r5, #1
   140b4:	9b08      	ldr	r3, [sp, #32]
   140b6:	429d      	cmp	r5, r3
   140b8:	da69      	bge.n	1418e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x3ac>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;
   140ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   140bc:	9a14      	ldr	r2, [sp, #80]	; 0x50
   140be:	fb03 2a05 	mla	sl, r3, r5, r2

              // Zero padding by omitting the areas outside the image.
              const bool is_point_inside_image =
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
   140c2:	f1ba 0f00 	cmp.w	sl, #0
   140c6:	dbf4      	blt.n	140b2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
   140c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   140ca:	459a      	cmp	sl, r3
   140cc:	daf1      	bge.n	140b2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
   140ce:	2e00      	cmp	r6, #0
   140d0:	dbef      	blt.n	140b2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
   140d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   140d4:	429e      	cmp	r6, r3
   140d6:	daec      	bge.n	140b2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
   140d8:	2400      	movs	r4, #0

              if (!is_point_inside_image) {
                continue;
              }

              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
   140da:	9b15      	ldr	r3, [sp, #84]	; 0x54
   140dc:	429c      	cmp	r4, r3
   140de:	dae8      	bge.n	140b2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d0>
  inline int32_t DimensionsCount() const { return size_; }
   140e0:	f8d8 3000 	ldr.w	r3, [r8]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   140e4:	2b04      	cmp	r3, #4
   140e6:	d1d0      	bne.n	1408a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2a8>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   140e8:	9a03      	ldr	r2, [sp, #12]
   140ea:	2a00      	cmp	r2, #0
   140ec:	dbcf      	blt.n	1408e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2ac>
   140ee:	f8d8 3004 	ldr.w	r3, [r8, #4]
   140f2:	429a      	cmp	r2, r3
   140f4:	dacb      	bge.n	1408e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2ac>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   140f6:	2e00      	cmp	r6, #0
   140f8:	dbcb      	blt.n	14092 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b0>
   140fa:	f8d8 1008 	ldr.w	r1, [r8, #8]
   140fe:	428e      	cmp	r6, r1
   14100:	dac7      	bge.n	14092 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b0>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14102:	f1ba 0f00 	cmp.w	sl, #0
   14106:	dbc6      	blt.n	14096 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b4>
   14108:	f8d8 200c 	ldr.w	r2, [r8, #12]
   1410c:	4592      	cmp	sl, r2
   1410e:	dac2      	bge.n	14096 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b4>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14110:	2c00      	cmp	r4, #0
   14112:	dbc2      	blt.n	1409a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b8>
   14114:	f8d8 3010 	ldr.w	r3, [r8, #16]
   14118:	429c      	cmp	r4, r3
   1411a:	dabe      	bge.n	1409a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2b8>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   1411c:	9803      	ldr	r0, [sp, #12]
   1411e:	fb01 6100 	mla	r1, r1, r0, r6
   14122:	fb01 a202 	mla	r2, r1, r2, sl
   14126:	fb02 4303 	mla	r3, r2, r3, r4
                float input_value = input_data[Offset(input_shape, batch, in_y,
                                                      in_x, in_channel)];
   1412a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   1412c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  inline int32_t DimensionsCount() const { return size_; }
   14130:	f8d9 3000 	ldr.w	r3, [r9]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14134:	2b04      	cmp	r3, #4
   14136:	d1b2      	bne.n	1409e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2bc>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14138:	f1bb 0f00 	cmp.w	fp, #0
   1413c:	dbb1      	blt.n	140a2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c0>
   1413e:	f8d9 3004 	ldr.w	r3, [r9, #4]
   14142:	459b      	cmp	fp, r3
   14144:	daad      	bge.n	140a2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c0>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14146:	2f00      	cmp	r7, #0
   14148:	dbad      	blt.n	140a6 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c4>
   1414a:	f8d9 1008 	ldr.w	r1, [r9, #8]
   1414e:	428f      	cmp	r7, r1
   14150:	daa9      	bge.n	140a6 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c4>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14152:	2d00      	cmp	r5, #0
   14154:	dba9      	blt.n	140aa <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c8>
   14156:	f8d9 200c 	ldr.w	r2, [r9, #12]
   1415a:	4295      	cmp	r5, r2
   1415c:	daa5      	bge.n	140aa <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2c8>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1415e:	2c00      	cmp	r4, #0
   14160:	dba5      	blt.n	140ae <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2cc>
   14162:	f8d9 3010 	ldr.w	r3, [r9, #16]
   14166:	429c      	cmp	r4, r3
   14168:	daa1      	bge.n	140ae <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2cc>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   1416a:	fb01 710b 	mla	r1, r1, fp, r7
   1416e:	fb01 5202 	mla	r2, r1, r2, r5
   14172:	fb02 4303 	mla	r3, r2, r3, r4
                float filter_value = filter_data[Offset(
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
                total += (input_value * filter_value);
   14176:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
   14178:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
   1417c:	f7ec fdc8 	bl	d10 <__aeabi_fmul>
   14180:	4601      	mov	r1, r0
   14182:	9802      	ldr	r0, [sp, #8]
   14184:	f7ec fcbc 	bl	b00 <__addsf3>
   14188:	9002      	str	r0, [sp, #8]
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
   1418a:	3401      	adds	r4, #1
   1418c:	e7a5      	b.n	140da <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2f8>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
   1418e:	3701      	adds	r7, #1
   14190:	9b09      	ldr	r3, [sp, #36]	; 0x24
   14192:	429f      	cmp	r7, r3
   14194:	da05      	bge.n	141a2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x3c0>
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
   14196:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14198:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1419a:	fb03 2607 	mla	r6, r3, r7, r2
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
   1419e:	2500      	movs	r5, #0
   141a0:	e788      	b.n	140b4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2d2>
   141a2:	9e03      	ldr	r6, [sp, #12]
   141a4:	f8dd a0bc 	ldr.w	sl, [sp, #188]	; 0xbc
              }
            }
          }
          float bias_value = 0.0f;
          if (bias_data) {
   141a8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
   141aa:	2b00      	cmp	r3, #0
   141ac:	d049      	beq.n	14242 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x460>
            bias_value = bias_data[out_channel];
   141ae:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
          }
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
              ActivationFunctionWithMinMax(total + bias_value,
   141b2:	9802      	ldr	r0, [sp, #8]
   141b4:	f7ec fca4 	bl	b00 <__addsf3>
  inline int32_t DimensionsCount() const { return size_; }
   141b8:	f8da 3000 	ldr.w	r3, [sl]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   141bc:	2b04      	cmp	r3, #4
   141be:	d142      	bne.n	14246 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x464>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   141c0:	2e00      	cmp	r6, #0
   141c2:	db42      	blt.n	1424a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x468>
   141c4:	f8da 3004 	ldr.w	r3, [sl, #4]
   141c8:	429e      	cmp	r6, r3
   141ca:	da3e      	bge.n	1424a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x468>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   141cc:	9b00      	ldr	r3, [sp, #0]
   141ce:	2b00      	cmp	r3, #0
   141d0:	db3d      	blt.n	1424e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x46c>
   141d2:	f8da 2008 	ldr.w	r2, [sl, #8]
   141d6:	4293      	cmp	r3, r2
   141d8:	da39      	bge.n	1424e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x46c>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   141da:	9901      	ldr	r1, [sp, #4]
   141dc:	2900      	cmp	r1, #0
   141de:	db38      	blt.n	14252 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x470>
   141e0:	f8da 300c 	ldr.w	r3, [sl, #12]
   141e4:	4299      	cmp	r1, r3
   141e6:	da34      	bge.n	14252 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x470>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   141e8:	f1bb 0f00 	cmp.w	fp, #0
   141ec:	db33      	blt.n	14256 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x474>
   141ee:	f8da 4010 	ldr.w	r4, [sl, #16]
   141f2:	45a3      	cmp	fp, r4
   141f4:	da2f      	bge.n	14256 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x474>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   141f6:	9900      	ldr	r1, [sp, #0]
   141f8:	fb02 1206 	mla	r2, r2, r6, r1
   141fc:	9901      	ldr	r1, [sp, #4]
   141fe:	fb02 1303 	mla	r3, r2, r3, r1
   14202:	fb03 b404 	mla	r4, r3, r4, fp
   14206:	9019      	str	r0, [sp, #100]	; 0x64
   14208:	9912      	ldr	r1, [sp, #72]	; 0x48
   1420a:	911a      	str	r1, [sp, #104]	; 0x68
   1420c:	9b04      	ldr	r3, [sp, #16]
   1420e:	931b      	str	r3, [sp, #108]	; 0x6c
      if (__a < __b)
   14210:	f7ec ff1c 	bl	104c <__aeabi_fcmplt>
   14214:	bb08      	cbnz	r0, 1425a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x478>
      return __a;
   14216:	ad19      	add	r5, sp, #100	; 0x64
      if (__b < __a)
   14218:	6829      	ldr	r1, [r5, #0]
   1421a:	9804      	ldr	r0, [sp, #16]
   1421c:	f7ec ff16 	bl	104c <__aeabi_fcmplt>
   14220:	b9e8      	cbnz	r0, 1425e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x47c>
  return min(max(x, output_activation_min), output_activation_max);
   14222:	682b      	ldr	r3, [r5, #0]
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
   14224:	9a30      	ldr	r2, [sp, #192]	; 0xc0
   14226:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
   1422a:	f10b 0b01 	add.w	fp, fp, #1
   1422e:	9b05      	ldr	r3, [sp, #20]
   14230:	459b      	cmp	fp, r3
   14232:	da16      	bge.n	14262 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x480>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
   14234:	2700      	movs	r7, #0
          float total = 0.f;
   14236:	2300      	movs	r3, #0
   14238:	9302      	str	r3, [sp, #8]
   1423a:	9603      	str	r6, [sp, #12]
   1423c:	f8cd a0bc 	str.w	sl, [sp, #188]	; 0xbc
   14240:	e7a6      	b.n	14190 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x3ae>
          float bias_value = 0.0f;
   14242:	2100      	movs	r1, #0
   14244:	e7b5      	b.n	141b2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x3d0>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14246:	f001 ff39 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1424a:	f001 ff37 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   1424e:	f001 ff35 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14252:	f001 ff33 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14256:	f001 ff31 	bl	160bc <abort>
	return __b;
   1425a:	ad1a      	add	r5, sp, #104	; 0x68
   1425c:	e7dc      	b.n	14218 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x436>
	return __b;
   1425e:	ad1b      	add	r5, sp, #108	; 0x6c
   14260:	e7df      	b.n	14222 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x440>
   14262:	4637      	mov	r7, r6
      for (int out_x = 0; out_x < output_width; ++out_x) {
   14264:	9b01      	ldr	r3, [sp, #4]
   14266:	3301      	adds	r3, #1
   14268:	9301      	str	r3, [sp, #4]
   1426a:	e6dd      	b.n	14028 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x246>
   1426c:	46c3      	mov	fp, r8
   1426e:	46b8      	mov	r8, r7
    for (int out_y = 0; out_y < output_height; ++out_y) {
   14270:	9b00      	ldr	r3, [sp, #0]
   14272:	3301      	adds	r3, #1
   14274:	9300      	str	r3, [sp, #0]
   14276:	e6c8      	b.n	1400a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x228>
   14278:	4656      	mov	r6, sl
   1427a:	46da      	mov	sl, fp
   1427c:	46cb      	mov	fp, r9
  for (int batch = 0; batch < batches; ++batch) {
   1427e:	f108 0901 	add.w	r9, r8, #1
   14282:	e6b8      	b.n	13ff6 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x214>
                                           output_activation_max);
        }
      }
    }
  }
}
   14284:	b023      	add	sp, #140	; 0x8c
   14286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001428a <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>:
                               const OpDataConv& data) {
   1428a:	b570      	push	{r4, r5, r6, lr}
   1428c:	4604      	mov	r4, r0
   1428e:	460e      	mov	r6, r1
   14290:	4615      	mov	r5, r2
  op_params.input_offset = -data.input_zero_point;
   14292:	6913      	ldr	r3, [r2, #16]
   14294:	425b      	negs	r3, r3
   14296:	6143      	str	r3, [r0, #20]
  op_params.weights_offset = -data.filter_zero_point;
   14298:	6953      	ldr	r3, [r2, #20]
   1429a:	425b      	negs	r3, r3
   1429c:	6183      	str	r3, [r0, #24]
  op_params.output_offset = data.output_zero_point;
   1429e:	6993      	ldr	r3, [r2, #24]
   142a0:	61c3      	str	r3, [r0, #28]
  op_params.output_multiplier = data.output_multiplier;
   142a2:	69d3      	ldr	r3, [r2, #28]
   142a4:	6203      	str	r3, [r0, #32]
  op_params.output_shift = -data.output_shift;
   142a6:	6a13      	ldr	r3, [r2, #32]
   142a8:	425b      	negs	r3, r3
   142aa:	6243      	str	r3, [r0, #36]	; 0x24
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
   142ac:	7808      	ldrb	r0, [r1, #0]
   142ae:	f000 fb54 	bl	1495a <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
   142b2:	7020      	strb	r0, [r4, #0]
  op_params.padding_values.height = data.padding.height;
   142b4:	686b      	ldr	r3, [r5, #4]
   142b6:	80a3      	strh	r3, [r4, #4]
  op_params.padding_values.width = data.padding.width;
   142b8:	682b      	ldr	r3, [r5, #0]
   142ba:	8063      	strh	r3, [r4, #2]
  op_params.stride_height = params.stride_height;
   142bc:	68b3      	ldr	r3, [r6, #8]
   142be:	81a3      	strh	r3, [r4, #12]
  op_params.stride_width = params.stride_width;
   142c0:	6873      	ldr	r3, [r6, #4]
   142c2:	8163      	strh	r3, [r4, #10]
  op_params.dilation_height_factor = params.dilation_height_factor;
   142c4:	6973      	ldr	r3, [r6, #20]
   142c6:	8223      	strh	r3, [r4, #16]
  op_params.dilation_width_factor = params.dilation_width_factor;
   142c8:	6933      	ldr	r3, [r6, #16]
   142ca:	81e3      	strh	r3, [r4, #14]
  op_params.quantized_activation_min = data.output_activation_min;
   142cc:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   142ce:	62a3      	str	r3, [r4, #40]	; 0x28
  op_params.quantized_activation_max = data.output_activation_max;
   142d0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   142d2:	62e3      	str	r3, [r4, #44]	; 0x2c
}
   142d4:	4620      	mov	r0, r4
   142d6:	bd70      	pop	{r4, r5, r6, pc}

000142d8 <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE>:
                           const OpDataConv& data) {
   142d8:	b570      	push	{r4, r5, r6, lr}
   142da:	4604      	mov	r4, r0
   142dc:	460d      	mov	r5, r1
   142de:	4616      	mov	r6, r2
  CalculateActivationRange(params.activation, &op_params.float_activation_min,
   142e0:	f100 0234 	add.w	r2, r0, #52	; 0x34
   142e4:	f100 0130 	add.w	r1, r0, #48	; 0x30
   142e8:	7b28      	ldrb	r0, [r5, #12]
   142ea:	f7f6 f931 	bl	a550 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
   142ee:	7828      	ldrb	r0, [r5, #0]
   142f0:	f000 fb33 	bl	1495a <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
   142f4:	7020      	strb	r0, [r4, #0]
  op_params.padding_values.width = data.padding.width;
   142f6:	6833      	ldr	r3, [r6, #0]
   142f8:	8063      	strh	r3, [r4, #2]
  op_params.padding_values.height = data.padding.height;
   142fa:	6873      	ldr	r3, [r6, #4]
   142fc:	80a3      	strh	r3, [r4, #4]
  op_params.stride_width = params.stride_width;
   142fe:	686b      	ldr	r3, [r5, #4]
   14300:	8163      	strh	r3, [r4, #10]
  op_params.stride_height = params.stride_height;
   14302:	68ab      	ldr	r3, [r5, #8]
   14304:	81a3      	strh	r3, [r4, #12]
  op_params.dilation_width_factor = params.dilation_width_factor;
   14306:	692b      	ldr	r3, [r5, #16]
   14308:	81e3      	strh	r3, [r4, #14]
  op_params.dilation_height_factor = params.dilation_height_factor;
   1430a:	696b      	ldr	r3, [r5, #20]
   1430c:	8223      	strh	r3, [r4, #16]
}
   1430e:	4620      	mov	r0, r4
   14310:	bd70      	pop	{r4, r5, r6, pc}

00014312 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
   14312:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   14314:	6b83      	ldr	r3, [r0, #56]	; 0x38
   14316:	b113      	cbz	r3, 1431e <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(OpDataConv));
   14318:	2134      	movs	r1, #52	; 0x34
   1431a:	4798      	blx	r3
}
   1431c:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   1431e:	f001 fecd 	bl	160bc <abort>

00014322 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf>:
inline void DepthwiseConv(
    const DepthwiseParams& params, const RuntimeShape& input_shape,
    const float* input_data, const RuntimeShape& filter_shape,
    const float* filter_data, const RuntimeShape& bias_shape,
    const float* bias_data, const RuntimeShape& output_shape,
    float* output_data) {
   14322:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14326:	b0a1      	sub	sp, #132	; 0x84
   14328:	9217      	str	r2, [sp, #92]	; 0x5c
   1432a:	461e      	mov	r6, r3
   1432c:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   1432e:	f8dd 90b4 	ldr.w	r9, [sp, #180]	; 0xb4
  const int stride_width = params.stride_width;
   14332:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
   14336:	920d      	str	r2, [sp, #52]	; 0x34
  const int stride_height = params.stride_height;
   14338:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
   1433c:	920e      	str	r2, [sp, #56]	; 0x38
  const int dilation_width_factor = params.dilation_width_factor;
   1433e:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
   14342:	920f      	str	r2, [sp, #60]	; 0x3c
  const int dilation_height_factor = params.dilation_height_factor;
   14344:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
   14348:	9210      	str	r2, [sp, #64]	; 0x40
  const int pad_width = params.padding_values.width;
   1434a:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
   1434e:	9211      	str	r2, [sp, #68]	; 0x44
  const int pad_height = params.padding_values.height;
   14350:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
   14354:	9212      	str	r2, [sp, #72]	; 0x48
  const int depth_multiplier = params.depth_multiplier;
   14356:	f9b0 2012 	ldrsh.w	r2, [r0, #18]
   1435a:	9205      	str	r2, [sp, #20]
  const float output_activation_min = params.float_activation_min;
   1435c:	6b02      	ldr	r2, [r0, #48]	; 0x30
   1435e:	9213      	str	r2, [sp, #76]	; 0x4c
  const float output_activation_max = params.float_activation_max;
   14360:	6b42      	ldr	r2, [r0, #52]	; 0x34
   14362:	9206      	str	r2, [sp, #24]
  inline int32_t DimensionsCount() const { return size_; }
   14364:	680a      	ldr	r2, [r1, #0]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   14366:	2a04      	cmp	r2, #4
   14368:	f040 80b2 	bne.w	144d0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1ae>
   1436c:	468b      	mov	fp, r1
   1436e:	6832      	ldr	r2, [r6, #0]
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
   14370:	2a04      	cmp	r2, #4
   14372:	f040 80af 	bne.w	144d4 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1b2>
   14376:	f8d9 2000 	ldr.w	r2, [r9]
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   1437a:	2a04      	cmp	r2, #4
   1437c:	f040 80ac 	bne.w	144d8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1b6>
    TFLITE_DCHECK_LT(i, size_);
   14380:	680a      	ldr	r2, [r1, #0]
   14382:	2a00      	cmp	r2, #0
   14384:	f340 80aa 	ble.w	144dc <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1ba>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14388:	2a05      	cmp	r2, #5
   1438a:	f340 80a9 	ble.w	144e0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1be>
   1438e:	684a      	ldr	r2, [r1, #4]
   14390:	6812      	ldr	r2, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
   14392:	f8d9 1000 	ldr.w	r1, [r9]
   14396:	2900      	cmp	r1, #0
   14398:	f340 80a4 	ble.w	144e4 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1c2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1439c:	2905      	cmp	r1, #5
   1439e:	f340 80a3 	ble.w	144e8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1c6>
   143a2:	f8d9 1004 	ldr.w	r1, [r9, #4]
   143a6:	6809      	ldr	r1, [r1, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   143a8:	4291      	cmp	r1, r2
   143aa:	f040 80a0 	bne.w	144ee <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1cc>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   143ae:	921f      	str	r2, [sp, #124]	; 0x7c
    TFLITE_DCHECK_LT(i, size_);
   143b0:	f8d9 1000 	ldr.w	r1, [r9]
   143b4:	2900      	cmp	r1, #0
   143b6:	f340 809c 	ble.w	144f2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1d0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   143ba:	2905      	cmp	r1, #5
   143bc:	f340 809b 	ble.w	144f6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1d4>
   143c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
   143c4:	6809      	ldr	r1, [r1, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   143c6:	911e      	str	r1, [sp, #120]	; 0x78
      if (__b < __a)
   143c8:	428a      	cmp	r2, r1
   143ca:	f300 8097 	bgt.w	144fc <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1da>
      return __a;
   143ce:	aa1f      	add	r2, sp, #124	; 0x7c
   143d0:	6812      	ldr	r2, [r2, #0]
   143d2:	9216      	str	r2, [sp, #88]	; 0x58
    TFLITE_DCHECK_LT(i, size_);
   143d4:	6832      	ldr	r2, [r6, #0]
   143d6:	2a03      	cmp	r2, #3
   143d8:	f340 8092 	ble.w	14500 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1de>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   143dc:	2a05      	cmp	r2, #5
   143de:	f340 8091 	ble.w	14504 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1e2>
   143e2:	6872      	ldr	r2, [r6, #4]
   143e4:	68d2      	ldr	r2, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
   143e6:	f8d9 1000 	ldr.w	r1, [r9]
   143ea:	2903      	cmp	r1, #3
   143ec:	f340 808c 	ble.w	14508 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1e6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   143f0:	2905      	cmp	r1, #5
   143f2:	f340 808b 	ble.w	1450c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1ea>
   143f6:	f8d9 1004 	ldr.w	r1, [r9, #4]
   143fa:	68c9      	ldr	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   143fc:	4291      	cmp	r1, r2
   143fe:	f040 8088 	bne.w	14512 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1f0>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14402:	921d      	str	r2, [sp, #116]	; 0x74
    TFLITE_DCHECK_LT(i, size_);
   14404:	f8d9 1000 	ldr.w	r1, [r9]
   14408:	2903      	cmp	r1, #3
   1440a:	f340 8084 	ble.w	14516 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1f4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1440e:	2905      	cmp	r1, #5
   14410:	f340 8083 	ble.w	1451a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1f8>
   14414:	f8d9 1004 	ldr.w	r1, [r9, #4]
   14418:	68c9      	ldr	r1, [r1, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   1441a:	911c      	str	r1, [sp, #112]	; 0x70
      if (__b < __a)
   1441c:	428a      	cmp	r2, r1
   1441e:	dc7f      	bgt.n	14520 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1fe>
      return __a;
   14420:	aa1d      	add	r2, sp, #116	; 0x74
   14422:	6811      	ldr	r1, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
   14424:	f8db 2000 	ldr.w	r2, [fp]
   14428:	2a01      	cmp	r2, #1
   1442a:	dd7b      	ble.n	14524 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x202>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1442c:	2a05      	cmp	r2, #5
   1442e:	dd7b      	ble.n	14528 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x206>
   14430:	f8db 2004 	ldr.w	r2, [fp, #4]
   14434:	6852      	ldr	r2, [r2, #4]
   14436:	920c      	str	r2, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
   14438:	f8db 2000 	ldr.w	r2, [fp]
   1443c:	2a02      	cmp	r2, #2
   1443e:	dd77      	ble.n	14530 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x20e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14440:	2a05      	cmp	r2, #5
   14442:	dd77      	ble.n	14534 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x212>
   14444:	f8db 2004 	ldr.w	r2, [fp, #4]
   14448:	6892      	ldr	r2, [r2, #8]
   1444a:	920b      	str	r2, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
   1444c:	f8db 2000 	ldr.w	r2, [fp]
   14450:	2a03      	cmp	r2, #3
   14452:	dd73      	ble.n	1453c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x21a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14454:	2a05      	cmp	r2, #5
   14456:	dd73      	ble.n	14540 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x21e>
   14458:	f8db 2004 	ldr.w	r2, [fp, #4]
   1445c:	68d2      	ldr	r2, [r2, #12]
   1445e:	9204      	str	r2, [sp, #16]
    TFLITE_DCHECK_LT(i, size_);
   14460:	6832      	ldr	r2, [r6, #0]
   14462:	2a01      	cmp	r2, #1
   14464:	dd70      	ble.n	14548 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x226>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14466:	2a05      	cmp	r2, #5
   14468:	dd70      	ble.n	1454c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x22a>
   1446a:	6872      	ldr	r2, [r6, #4]
   1446c:	6852      	ldr	r2, [r2, #4]
   1446e:	920a      	str	r2, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
   14470:	6832      	ldr	r2, [r6, #0]
   14472:	2a02      	cmp	r2, #2
   14474:	dd6d      	ble.n	14552 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x230>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14476:	2a05      	cmp	r2, #5
   14478:	dd6d      	ble.n	14556 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x234>
   1447a:	6872      	ldr	r2, [r6, #4]
   1447c:	6892      	ldr	r2, [r2, #8]
   1447e:	9209      	str	r2, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
   14480:	f8d9 2000 	ldr.w	r2, [r9]
   14484:	2a01      	cmp	r2, #1
   14486:	dd69      	ble.n	1455c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x23a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14488:	2a05      	cmp	r2, #5
   1448a:	dd69      	ble.n	14560 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x23e>
   1448c:	f8d9 2004 	ldr.w	r2, [r9, #4]
   14490:	6852      	ldr	r2, [r2, #4]
   14492:	9208      	str	r2, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
   14494:	f8d9 2000 	ldr.w	r2, [r9]
   14498:	2a02      	cmp	r2, #2
   1449a:	dd65      	ble.n	14568 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x246>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1449c:	2a05      	cmp	r2, #5
   1449e:	dd65      	ble.n	1456c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x24a>
   144a0:	f8d9 2004 	ldr.w	r2, [r9, #4]
   144a4:	6892      	ldr	r2, [r2, #8]
   144a6:	9207      	str	r2, [sp, #28]
  const int input_depth = input_shape.Dims(3);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
   144a8:	9a04      	ldr	r2, [sp, #16]
   144aa:	9805      	ldr	r0, [sp, #20]
   144ac:	fb02 f200 	mul.w	r2, r2, r0
   144b0:	428a      	cmp	r2, r1
   144b2:	d15f      	bne.n	14574 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x252>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   144b4:	681c      	ldr	r4, [r3, #0]
   144b6:	2c05      	cmp	r4, #5
   144b8:	dd5e      	ble.n	14578 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x256>
   144ba:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
   144bc:	2200      	movs	r2, #0
    int buffer_size = 1;
   144be:	2501      	movs	r5, #1
    for (int i = 0; i < size_; i++) {
   144c0:	42a2      	cmp	r2, r4
   144c2:	da5b      	bge.n	1457c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x25a>
      buffer_size *= dims_data[i];
   144c4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   144c8:	fb00 f505 	mul.w	r5, r0, r5
    for (int i = 0; i < size_; i++) {
   144cc:	3201      	adds	r2, #1
   144ce:	e7f7      	b.n	144c0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x19e>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   144d0:	f001 fdf4 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
   144d4:	f001 fdf2 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   144d8:	f001 fdf0 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   144dc:	f001 fdee 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   144e0:	684a      	ldr	r2, [r1, #4]
   144e2:	e756      	b.n	14392 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x70>
    TFLITE_DCHECK_LT(i, size_);
   144e4:	f001 fdea 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   144e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
   144ec:	e75c      	b.n	143a8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x86>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   144ee:	f001 fde5 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   144f2:	f001 fde3 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   144f6:	f8d9 1004 	ldr.w	r1, [r9, #4]
   144fa:	e764      	b.n	143c6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xa4>
	return __b;
   144fc:	aa1e      	add	r2, sp, #120	; 0x78
   144fe:	e767      	b.n	143d0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xae>
    TFLITE_DCHECK_LT(i, size_);
   14500:	f001 fddc 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14504:	6932      	ldr	r2, [r6, #16]
   14506:	e76e      	b.n	143e6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xc4>
    TFLITE_DCHECK_LT(i, size_);
   14508:	f001 fdd8 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1450c:	f8d9 1010 	ldr.w	r1, [r9, #16]
   14510:	e774      	b.n	143fc <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xda>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14512:	f001 fdd3 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   14516:	f001 fdd1 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1451a:	f8d9 1010 	ldr.w	r1, [r9, #16]
   1451e:	e77c      	b.n	1441a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xf8>
   14520:	aa1c      	add	r2, sp, #112	; 0x70
   14522:	e77e      	b.n	14422 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x100>
    TFLITE_DCHECK_LT(i, size_);
   14524:	f001 fdca 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14528:	f8db 2008 	ldr.w	r2, [fp, #8]
   1452c:	920c      	str	r2, [sp, #48]	; 0x30
   1452e:	e783      	b.n	14438 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x116>
    TFLITE_DCHECK_LT(i, size_);
   14530:	f001 fdc4 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14534:	f8db 200c 	ldr.w	r2, [fp, #12]
   14538:	920b      	str	r2, [sp, #44]	; 0x2c
   1453a:	e787      	b.n	1444c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x12a>
    TFLITE_DCHECK_LT(i, size_);
   1453c:	f001 fdbe 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14540:	f8db 2010 	ldr.w	r2, [fp, #16]
   14544:	9204      	str	r2, [sp, #16]
   14546:	e78b      	b.n	14460 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x13e>
    TFLITE_DCHECK_LT(i, size_);
   14548:	f001 fdb8 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1454c:	68b2      	ldr	r2, [r6, #8]
   1454e:	920a      	str	r2, [sp, #40]	; 0x28
   14550:	e78e      	b.n	14470 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x14e>
    TFLITE_DCHECK_LT(i, size_);
   14552:	f001 fdb3 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14556:	68f2      	ldr	r2, [r6, #12]
   14558:	9209      	str	r2, [sp, #36]	; 0x24
   1455a:	e791      	b.n	14480 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x15e>
    TFLITE_DCHECK_LT(i, size_);
   1455c:	f001 fdae 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14560:	f8d9 2008 	ldr.w	r2, [r9, #8]
   14564:	9208      	str	r2, [sp, #32]
   14566:	e795      	b.n	14494 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x172>
    TFLITE_DCHECK_LT(i, size_);
   14568:	f001 fda8 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1456c:	f8d9 200c 	ldr.w	r2, [r9, #12]
   14570:	9207      	str	r2, [sp, #28]
   14572:	e799      	b.n	144a8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x186>
  TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
   14574:	f001 fda2 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   14578:	3304      	adds	r3, #4
   1457a:	e79f      	b.n	144bc <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x19a>
  TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
   1457c:	428d      	cmp	r5, r1
   1457e:	d11e      	bne.n	145be <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x29c>

  for (int b = 0; b < batches; ++b) {
   14580:	f04f 0a00 	mov.w	sl, #0
   14584:	464c      	mov	r4, r9
   14586:	46d1      	mov	r9, sl
   14588:	46b2      	mov	sl, r6
   1458a:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1458c:	4599      	cmp	r9, r3
   1458e:	f280 811a 	bge.w	147c6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x4a4>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   14592:	2300      	movs	r3, #0
   14594:	9300      	str	r3, [sp, #0]
   14596:	46c8      	mov	r8, r9
   14598:	46d1      	mov	r9, sl
   1459a:	46a2      	mov	sl, r4
   1459c:	9b00      	ldr	r3, [sp, #0]
   1459e:	9a08      	ldr	r2, [sp, #32]
   145a0:	4293      	cmp	r3, r2
   145a2:	f280 810b 	bge.w	147bc <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x49a>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   145a6:	2300      	movs	r3, #0
   145a8:	9301      	str	r3, [sp, #4]
   145aa:	4647      	mov	r7, r8
   145ac:	46d0      	mov	r8, sl
   145ae:	9b01      	ldr	r3, [sp, #4]
   145b0:	9a07      	ldr	r2, [sp, #28]
   145b2:	4293      	cmp	r3, r2
   145b4:	f280 80fc 	bge.w	147b0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x48e>
        for (int ic = 0; ic < input_depth; ++ic) {
   145b8:	f04f 0a00 	mov.w	sl, #0
   145bc:	e0ee      	b.n	1479c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x47a>
  TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
   145be:	f001 fd7d 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   145c2:	f001 fd7b 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   145c6:	f001 fd79 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   145ca:	f001 fd77 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   145ce:	f001 fd75 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   145d2:	f001 fd73 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   145d6:	f001 fd71 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   145da:	f001 fd6f 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   145de:	f001 fd6d 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   145e2:	f001 fd6b 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   145e6:	f001 fd69 	bl	160bc <abort>
            const int oc = m + ic * depth_multiplier;
            const int in_x_origin = (out_x * stride_width) - pad_width;
            const int in_y_origin = (out_y * stride_height) - pad_height;
            float total = 0.f;
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
   145ea:	3601      	adds	r6, #1
   145ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
   145ee:	429e      	cmp	r6, r3
   145f0:	da60      	bge.n	146b4 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x392>
                const int in_x = in_x_origin + dilation_width_factor * filter_x;
   145f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   145f4:	9a14      	ldr	r2, [sp, #80]	; 0x50
   145f6:	fb03 2306 	mla	r3, r3, r6, r2
                const int in_y =
   145fa:	9a10      	ldr	r2, [sp, #64]	; 0x40
   145fc:	9915      	ldr	r1, [sp, #84]	; 0x54
   145fe:	fb02 1205 	mla	r2, r2, r5, r1
                    in_y_origin + dilation_height_factor * filter_y;
                // If the location is outside the bounds of the input image,
                // use zero as a default value.
                if ((in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
   14602:	2b00      	cmp	r3, #0
   14604:	dbf1      	blt.n	145ea <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
   14606:	990b      	ldr	r1, [sp, #44]	; 0x2c
   14608:	428b      	cmp	r3, r1
   1460a:	daee      	bge.n	145ea <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
   1460c:	2a00      	cmp	r2, #0
   1460e:	dbec      	blt.n	145ea <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
   14610:	990c      	ldr	r1, [sp, #48]	; 0x30
   14612:	428a      	cmp	r2, r1
   14614:	dae9      	bge.n	145ea <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
  inline int32_t DimensionsCount() const { return size_; }
   14616:	f8db 1000 	ldr.w	r1, [fp]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   1461a:	2904      	cmp	r1, #4
   1461c:	d1d1      	bne.n	145c2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a0>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1461e:	2f00      	cmp	r7, #0
   14620:	dbd1      	blt.n	145c6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a4>
   14622:	f8db 1004 	ldr.w	r1, [fp, #4]
   14626:	428f      	cmp	r7, r1
   14628:	dacd      	bge.n	145c6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a4>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   1462a:	2a00      	cmp	r2, #0
   1462c:	dbcd      	blt.n	145ca <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a8>
   1462e:	f8db c008 	ldr.w	ip, [fp, #8]
   14632:	4562      	cmp	r2, ip
   14634:	dac9      	bge.n	145ca <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2a8>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14636:	2b00      	cmp	r3, #0
   14638:	dbc9      	blt.n	145ce <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2ac>
   1463a:	f8db 000c 	ldr.w	r0, [fp, #12]
   1463e:	4283      	cmp	r3, r0
   14640:	dac5      	bge.n	145ce <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2ac>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14642:	f1ba 0f00 	cmp.w	sl, #0
   14646:	dbc4      	blt.n	145d2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2b0>
   14648:	f8db 1010 	ldr.w	r1, [fp, #16]
   1464c:	458a      	cmp	sl, r1
   1464e:	dac0      	bge.n	145d2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2b0>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   14650:	fb0c 2207 	mla	r2, ip, r7, r2
   14654:	fb02 3300 	mla	r3, r2, r0, r3
   14658:	fb03 a101 	mla	r1, r3, r1, sl
                    (in_y < input_height)) {
                  float input_value =
                      input_data[Offset(input_shape, b, in_y, in_x, ic)];
   1465c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   1465e:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
  inline int32_t DimensionsCount() const { return size_; }
   14662:	f8d9 3000 	ldr.w	r3, [r9]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14666:	2b04      	cmp	r3, #4
   14668:	d1b5      	bne.n	145d6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2b4>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1466a:	f8d9 3004 	ldr.w	r3, [r9, #4]
   1466e:	2b00      	cmp	r3, #0
   14670:	ddb3      	ble.n	145da <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2b8>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14672:	2d00      	cmp	r5, #0
   14674:	dbb3      	blt.n	145de <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2bc>
   14676:	f8d9 3008 	ldr.w	r3, [r9, #8]
   1467a:	429d      	cmp	r5, r3
   1467c:	daaf      	bge.n	145de <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2bc>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   1467e:	2e00      	cmp	r6, #0
   14680:	dbaf      	blt.n	145e2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c0>
   14682:	f8d9 200c 	ldr.w	r2, [r9, #12]
   14686:	4296      	cmp	r6, r2
   14688:	daab      	bge.n	145e2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c0>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1468a:	2c00      	cmp	r4, #0
   1468c:	dbab      	blt.n	145e6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c4>
   1468e:	f8d9 3010 	ldr.w	r3, [r9, #16]
   14692:	429c      	cmp	r4, r3
   14694:	daa7      	bge.n	145e6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c4>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   14696:	fb02 6205 	mla	r2, r2, r5, r6
   1469a:	fb02 4303 	mla	r3, r2, r3, r4
                  float filter_value = filter_data[Offset(
                      filter_shape, 0, filter_y, filter_x, oc)];
                  total += (input_value * filter_value);
   1469e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
   146a0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
   146a4:	f7ec fb34 	bl	d10 <__aeabi_fmul>
   146a8:	4601      	mov	r1, r0
   146aa:	9803      	ldr	r0, [sp, #12]
   146ac:	f7ec fa28 	bl	b00 <__addsf3>
   146b0:	9003      	str	r0, [sp, #12]
   146b2:	e79a      	b.n	145ea <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2c8>
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
   146b4:	3501      	adds	r5, #1
   146b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   146b8:	429d      	cmp	r5, r3
   146ba:	da01      	bge.n	146c0 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x39e>
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
   146bc:	2600      	movs	r6, #0
   146be:	e795      	b.n	145ec <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2ca>
                }
              }
            }
            float bias_value = 0.0f;
            if (bias_data) {
   146c0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   146c2:	2b00      	cmp	r3, #0
   146c4:	d058      	beq.n	14778 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x456>
              bias_value = bias_data[oc];
   146c6:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
            }
            output_data[Offset(output_shape, b, out_y, out_x, oc)] =
                ActivationFunctionWithMinMax(total + bias_value,
   146ca:	9803      	ldr	r0, [sp, #12]
   146cc:	f7ec fa18 	bl	b00 <__addsf3>
  inline int32_t DimensionsCount() const { return size_; }
   146d0:	f8d8 3000 	ldr.w	r3, [r8]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   146d4:	2b04      	cmp	r3, #4
   146d6:	d151      	bne.n	1477c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x45a>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   146d8:	2f00      	cmp	r7, #0
   146da:	db51      	blt.n	14780 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x45e>
   146dc:	f8d8 3004 	ldr.w	r3, [r8, #4]
   146e0:	429f      	cmp	r7, r3
   146e2:	da4d      	bge.n	14780 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x45e>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   146e4:	9b00      	ldr	r3, [sp, #0]
   146e6:	2b00      	cmp	r3, #0
   146e8:	db4c      	blt.n	14784 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x462>
   146ea:	f8d8 2008 	ldr.w	r2, [r8, #8]
   146ee:	4293      	cmp	r3, r2
   146f0:	da48      	bge.n	14784 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x462>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   146f2:	9901      	ldr	r1, [sp, #4]
   146f4:	2900      	cmp	r1, #0
   146f6:	db47      	blt.n	14788 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x466>
   146f8:	f8d8 300c 	ldr.w	r3, [r8, #12]
   146fc:	4299      	cmp	r1, r3
   146fe:	da43      	bge.n	14788 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x466>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14700:	2c00      	cmp	r4, #0
   14702:	db43      	blt.n	1478c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x46a>
   14704:	f8d8 1010 	ldr.w	r1, [r8, #16]
   14708:	428c      	cmp	r4, r1
   1470a:	da3f      	bge.n	1478c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x46a>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   1470c:	9d00      	ldr	r5, [sp, #0]
   1470e:	fb02 5207 	mla	r2, r2, r7, r5
   14712:	9d01      	ldr	r5, [sp, #4]
   14714:	fb02 5303 	mla	r3, r2, r3, r5
   14718:	fb03 4401 	mla	r4, r3, r1, r4
   1471c:	9019      	str	r0, [sp, #100]	; 0x64
   1471e:	9913      	ldr	r1, [sp, #76]	; 0x4c
   14720:	911a      	str	r1, [sp, #104]	; 0x68
   14722:	9b06      	ldr	r3, [sp, #24]
   14724:	931b      	str	r3, [sp, #108]	; 0x6c
      if (__a < __b)
   14726:	f7ec fc91 	bl	104c <__aeabi_fcmplt>
   1472a:	2800      	cmp	r0, #0
   1472c:	d130      	bne.n	14790 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x46e>
      return __a;
   1472e:	ad19      	add	r5, sp, #100	; 0x64
      if (__b < __a)
   14730:	6829      	ldr	r1, [r5, #0]
   14732:	9806      	ldr	r0, [sp, #24]
   14734:	f7ec fc8a 	bl	104c <__aeabi_fcmplt>
   14738:	bb60      	cbnz	r0, 14794 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x472>
   1473a:	682b      	ldr	r3, [r5, #0]
            output_data[Offset(output_shape, b, out_y, out_x, oc)] =
   1473c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   1473e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
          for (int m = 0; m < depth_multiplier; m++) {
   14742:	9b02      	ldr	r3, [sp, #8]
   14744:	3301      	adds	r3, #1
   14746:	9302      	str	r3, [sp, #8]
   14748:	9902      	ldr	r1, [sp, #8]
   1474a:	9b05      	ldr	r3, [sp, #20]
   1474c:	4299      	cmp	r1, r3
   1474e:	da23      	bge.n	14798 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x476>
            const int oc = m + ic * depth_multiplier;
   14750:	fb03 140a 	mla	r4, r3, sl, r1
            const int in_x_origin = (out_x * stride_width) - pad_width;
   14754:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   14756:	9a01      	ldr	r2, [sp, #4]
   14758:	fb03 f302 	mul.w	r3, r3, r2
   1475c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1475e:	1a9b      	subs	r3, r3, r2
   14760:	9314      	str	r3, [sp, #80]	; 0x50
            const int in_y_origin = (out_y * stride_height) - pad_height;
   14762:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   14764:	9a00      	ldr	r2, [sp, #0]
   14766:	fb03 f302 	mul.w	r3, r3, r2
   1476a:	9a12      	ldr	r2, [sp, #72]	; 0x48
   1476c:	1a9b      	subs	r3, r3, r2
   1476e:	9315      	str	r3, [sp, #84]	; 0x54
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
   14770:	2500      	movs	r5, #0
            float total = 0.f;
   14772:	2300      	movs	r3, #0
   14774:	9303      	str	r3, [sp, #12]
   14776:	e79e      	b.n	146b6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x394>
            float bias_value = 0.0f;
   14778:	2100      	movs	r1, #0
   1477a:	e7a6      	b.n	146ca <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x3a8>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   1477c:	f001 fc9e 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14780:	f001 fc9c 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14784:	f001 fc9a 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14788:	f001 fc98 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1478c:	f001 fc96 	bl	160bc <abort>
	return __b;
   14790:	ad1a      	add	r5, sp, #104	; 0x68
   14792:	e7cd      	b.n	14730 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x40e>
	return __b;
   14794:	ad1b      	add	r5, sp, #108	; 0x6c
   14796:	e7d0      	b.n	1473a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x418>
        for (int ic = 0; ic < input_depth; ++ic) {
   14798:	f10a 0a01 	add.w	sl, sl, #1
   1479c:	9b04      	ldr	r3, [sp, #16]
   1479e:	459a      	cmp	sl, r3
   147a0:	da02      	bge.n	147a8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x486>
          for (int m = 0; m < depth_multiplier; m++) {
   147a2:	2300      	movs	r3, #0
   147a4:	9302      	str	r3, [sp, #8]
   147a6:	e7cf      	b.n	14748 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x426>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   147a8:	9b01      	ldr	r3, [sp, #4]
   147aa:	3301      	adds	r3, #1
   147ac:	9301      	str	r3, [sp, #4]
   147ae:	e6fe      	b.n	145ae <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x28c>
   147b0:	46c2      	mov	sl, r8
   147b2:	46b8      	mov	r8, r7
    for (int out_y = 0; out_y < output_height; ++out_y) {
   147b4:	9b00      	ldr	r3, [sp, #0]
   147b6:	3301      	adds	r3, #1
   147b8:	9300      	str	r3, [sp, #0]
   147ba:	e6ef      	b.n	1459c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x27a>
   147bc:	4654      	mov	r4, sl
   147be:	46ca      	mov	sl, r9
  for (int b = 0; b < batches; ++b) {
   147c0:	f108 0901 	add.w	r9, r8, #1
   147c4:	e6e1      	b.n	1458a <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x268>
          }
        }
      }
    }
  }
}
   147c6:	b021      	add	sp, #132	; 0x84
   147c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000147cc <_ZN6tflite28DepthwiseConvParamsQuantizedERK25TfLiteDepthwiseConvParamsRKNS_10OpDataConvE>:
    const TfLiteDepthwiseConvParams& params, const OpDataConv& data) {
   147cc:	b570      	push	{r4, r5, r6, lr}
   147ce:	4604      	mov	r4, r0
   147d0:	460e      	mov	r6, r1
   147d2:	4615      	mov	r5, r2
  op_params.input_offset = -data.input_zero_point;
   147d4:	6913      	ldr	r3, [r2, #16]
   147d6:	425b      	negs	r3, r3
   147d8:	6143      	str	r3, [r0, #20]
  op_params.weights_offset = -data.filter_zero_point;
   147da:	6953      	ldr	r3, [r2, #20]
   147dc:	425b      	negs	r3, r3
   147de:	6183      	str	r3, [r0, #24]
  op_params.output_offset = data.output_zero_point;
   147e0:	6993      	ldr	r3, [r2, #24]
   147e2:	61c3      	str	r3, [r0, #28]
  op_params.output_multiplier = data.output_multiplier;
   147e4:	69d3      	ldr	r3, [r2, #28]
   147e6:	6203      	str	r3, [r0, #32]
  op_params.output_shift = -data.output_shift;
   147e8:	6a13      	ldr	r3, [r2, #32]
   147ea:	425b      	negs	r3, r3
   147ec:	6243      	str	r3, [r0, #36]	; 0x24
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
   147ee:	7808      	ldrb	r0, [r1, #0]
   147f0:	f000 f8b3 	bl	1495a <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
   147f4:	7020      	strb	r0, [r4, #0]
  op_params.padding_values.height = data.padding.height;
   147f6:	686b      	ldr	r3, [r5, #4]
   147f8:	80a3      	strh	r3, [r4, #4]
  op_params.padding_values.width = data.padding.width;
   147fa:	682b      	ldr	r3, [r5, #0]
   147fc:	8063      	strh	r3, [r4, #2]
  op_params.stride_height = params.stride_height;
   147fe:	68b3      	ldr	r3, [r6, #8]
   14800:	81a3      	strh	r3, [r4, #12]
  op_params.stride_width = params.stride_width;
   14802:	6873      	ldr	r3, [r6, #4]
   14804:	8163      	strh	r3, [r4, #10]
  op_params.dilation_height_factor = params.dilation_height_factor;
   14806:	69b3      	ldr	r3, [r6, #24]
   14808:	8223      	strh	r3, [r4, #16]
  op_params.dilation_width_factor = params.dilation_width_factor;
   1480a:	6973      	ldr	r3, [r6, #20]
   1480c:	81e3      	strh	r3, [r4, #14]
  op_params.depth_multiplier = params.depth_multiplier;
   1480e:	68f3      	ldr	r3, [r6, #12]
   14810:	8263      	strh	r3, [r4, #18]
  op_params.quantized_activation_min = data.output_activation_min;
   14812:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   14814:	62a3      	str	r3, [r4, #40]	; 0x28
  op_params.quantized_activation_max = data.output_activation_max;
   14816:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   14818:	62e3      	str	r3, [r4, #44]	; 0x2c
}
   1481a:	4620      	mov	r0, r4
   1481c:	bd70      	pop	{r4, r5, r6, pc}

0001481e <_ZN6tflite24DepthwiseConvParamsFloatERK25TfLiteDepthwiseConvParamsRKNS_10OpDataConvE>:
    const TfLiteDepthwiseConvParams& params, const OpDataConv& data) {
   1481e:	b570      	push	{r4, r5, r6, lr}
   14820:	4604      	mov	r4, r0
   14822:	460d      	mov	r5, r1
   14824:	4616      	mov	r6, r2
  CalculateActivationRange(params.activation, &op_params.float_activation_min,
   14826:	f100 0234 	add.w	r2, r0, #52	; 0x34
   1482a:	f100 0130 	add.w	r1, r0, #48	; 0x30
   1482e:	7c28      	ldrb	r0, [r5, #16]
   14830:	f7f5 fe8e 	bl	a550 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
   14834:	7828      	ldrb	r0, [r5, #0]
   14836:	f000 f890 	bl	1495a <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
   1483a:	7020      	strb	r0, [r4, #0]
  op_params.padding_values.width = data.padding.width;
   1483c:	6833      	ldr	r3, [r6, #0]
   1483e:	8063      	strh	r3, [r4, #2]
  op_params.padding_values.height = data.padding.height;
   14840:	6873      	ldr	r3, [r6, #4]
   14842:	80a3      	strh	r3, [r4, #4]
  op_params.stride_width = params.stride_width;
   14844:	686b      	ldr	r3, [r5, #4]
   14846:	8163      	strh	r3, [r4, #10]
  op_params.stride_height = params.stride_height;
   14848:	68ab      	ldr	r3, [r5, #8]
   1484a:	81a3      	strh	r3, [r4, #12]
  op_params.dilation_width_factor = params.dilation_width_factor;
   1484c:	696b      	ldr	r3, [r5, #20]
   1484e:	81e3      	strh	r3, [r4, #14]
  op_params.dilation_height_factor = params.dilation_height_factor;
   14850:	69ab      	ldr	r3, [r5, #24]
   14852:	8223      	strh	r3, [r4, #16]
  op_params.depth_multiplier = params.depth_multiplier;
   14854:	68eb      	ldr	r3, [r5, #12]
   14856:	8263      	strh	r3, [r4, #18]
}
   14858:	4620      	mov	r0, r4
   1485a:	bd70      	pop	{r4, r5, r6, pc}

0001485c <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
   1485c:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   1485e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   14860:	b113      	cbz	r3, 14868 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context,
   14862:	2120      	movs	r1, #32
   14864:	4798      	blx	r3
}
   14866:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   14868:	f001 fc28 	bl	160bc <abort>

0001486c <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>:
const int kFullyConnectedOutputTensor = 0;

FullyConnectedParams FullyConnectedParamsQuantized(
    const OpDataFullyConnected& op_data) {
  FullyConnectedParams op_params;
  op_params.input_offset = -op_data.input_zero_point;
   1486c:	694a      	ldr	r2, [r1, #20]
   1486e:	4252      	negs	r2, r2
   14870:	6002      	str	r2, [r0, #0]
  op_params.weights_offset = -op_data.filter_zero_point;
   14872:	698a      	ldr	r2, [r1, #24]
   14874:	4252      	negs	r2, r2
   14876:	6042      	str	r2, [r0, #4]
  op_params.output_offset = op_data.output_zero_point;
   14878:	69ca      	ldr	r2, [r1, #28]
   1487a:	6082      	str	r2, [r0, #8]
  op_params.output_multiplier = op_data.output_multiplier;
   1487c:	680a      	ldr	r2, [r1, #0]
   1487e:	60c2      	str	r2, [r0, #12]
  op_params.output_shift = op_data.output_shift;
   14880:	684a      	ldr	r2, [r1, #4]
   14882:	6102      	str	r2, [r0, #16]
  op_params.quantized_activation_min = op_data.output_activation_min;
   14884:	688a      	ldr	r2, [r1, #8]
   14886:	6142      	str	r2, [r0, #20]
  op_params.quantized_activation_max = op_data.output_activation_max;
   14888:	68ca      	ldr	r2, [r1, #12]
   1488a:	6182      	str	r2, [r0, #24]
  return op_params;
}
   1488c:	4770      	bx	lr

0001488e <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>:

TfLiteStatus CalculateOpDataFullyConnected(
    TfLiteContext* context, TfLiteFusedActivation activation,
    TfLiteType data_type, const TfLiteTensor* input, const TfLiteTensor* filter,
    const TfLiteTensor* bias, TfLiteTensor* output,
    OpDataFullyConnected* data) {
   1488e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14892:	b084      	sub	sp, #16
   14894:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   14896:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  if (data_type != kTfLiteFloat32) {
   14898:	2a01      	cmp	r2, #1
   1489a:	d103      	bne.n	148a4 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x16>

    return CalculateActivationRangeQuantized(context, activation, output,
                                             &data->output_activation_min,
                                             &data->output_activation_max);
  }
  return kTfLiteOk;
   1489c:	2000      	movs	r0, #0
}
   1489e:	b004      	add	sp, #16
   148a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   148a4:	4604      	mov	r4, r0
   148a6:	4688      	mov	r8, r1
   148a8:	461f      	mov	r7, r3
    double real_multiplier = 0.0;
   148aa:	2200      	movs	r2, #0
   148ac:	2300      	movs	r3, #0
   148ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
   148b2:	ab02      	add	r3, sp, #8
   148b4:	9301      	str	r3, [sp, #4]
   148b6:	9600      	str	r6, [sp, #0]
   148b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   148ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   148bc:	4639      	mov	r1, r7
   148be:	f7ec fe3f 	bl	1540 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
   148c2:	2800      	cmp	r0, #0
   148c4:	d1eb      	bne.n	1489e <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x10>
    QuantizeMultiplier(real_multiplier, &data->output_multiplier,
   148c6:	1d2b      	adds	r3, r5, #4
   148c8:	462a      	mov	r2, r5
   148ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   148ce:	f7f4 fd17 	bl	9300 <_ZN6tflite18QuantizeMultiplierEdPiS0_>
    data->input_zero_point = input->params.zero_point;
   148d2:	693b      	ldr	r3, [r7, #16]
   148d4:	616b      	str	r3, [r5, #20]
    TFLITE_DCHECK(filter->params.zero_point == 0);
   148d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   148d8:	691b      	ldr	r3, [r3, #16]
   148da:	b96b      	cbnz	r3, 148f8 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x6a>
    data->filter_zero_point = filter->params.zero_point;
   148dc:	61ab      	str	r3, [r5, #24]
    data->output_zero_point = output->params.zero_point;
   148de:	6933      	ldr	r3, [r6, #16]
   148e0:	61eb      	str	r3, [r5, #28]
    return CalculateActivationRangeQuantized(context, activation, output,
   148e2:	f105 030c 	add.w	r3, r5, #12
   148e6:	9300      	str	r3, [sp, #0]
   148e8:	f105 0308 	add.w	r3, r5, #8
   148ec:	4632      	mov	r2, r6
   148ee:	4641      	mov	r1, r8
   148f0:	4620      	mov	r0, r4
   148f2:	f7f4 fecd 	bl	9690 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPiS5_>
                                             &data->output_activation_max);
   148f6:	e7d2      	b.n	1489e <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x10>
    TFLITE_DCHECK(filter->params.zero_point == 0);
   148f8:	f001 fbe0 	bl	160bc <abort>

000148fc <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>:
    TfLiteFusedActivation activation) {
   148fc:	b510      	push	{r4, lr}
   148fe:	4604      	mov	r4, r0
   14900:	4608      	mov	r0, r1
  CalculateActivationRange(activation, &op_params.float_activation_min,
   14902:	f104 0220 	add.w	r2, r4, #32
   14906:	f104 011c 	add.w	r1, r4, #28
   1490a:	f7f5 fe21 	bl	a550 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
}
   1490e:	4620      	mov	r0, r4
   14910:	bd10      	pop	{r4, pc}

00014912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>:
  TFLITE_DCHECK(input1 != nullptr);
  TFLITE_DCHECK(input2 != nullptr);
  return TfLiteIntArrayEqual(input1->dims, input2->dims);
}

const RuntimeShape GetTensorShape(const TfLiteEvalTensor* tensor) {
   14912:	b570      	push	{r4, r5, r6, lr}
   14914:	4604      	mov	r4, r0
  if (tensor == nullptr || tensor->dims == nullptr) {
   14916:	b1b9      	cbz	r1, 14948 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x36>
   14918:	684d      	ldr	r5, [r1, #4]
   1491a:	b1ad      	cbz	r5, 14948 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x36>
    return RuntimeShape();
  }
  TfLiteIntArray* dims = tensor->dims;
  const int dims_size = dims->size;
   1491c:	f855 6b04 	ldr.w	r6, [r5], #4
    size_ = dimensions_count;
   14920:	6006      	str	r6, [r0, #0]
    if (dimensions_count > kMaxSmallSize) {
   14922:	2e05      	cmp	r6, #5
   14924:	dd07      	ble.n	14936 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x24>
      dims_pointer_ = new int32_t[dimensions_count];
   14926:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
   1492a:	429e      	cmp	r6, r3
   1492c:	d210      	bcs.n	14950 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3e>
   1492e:	00b0      	lsls	r0, r6, #2
   14930:	f001 fbc2 	bl	160b8 <_Znaj>
   14934:	6060      	str	r0, [r4, #4]
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   14936:	6823      	ldr	r3, [r4, #0]
   14938:	2b05      	cmp	r3, #5
   1493a:	dd0c      	ble.n	14956 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x44>
   1493c:	6860      	ldr	r0, [r4, #4]
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
   1493e:	00b2      	lsls	r2, r6, #2
   14940:	4629      	mov	r1, r5
   14942:	f001 fbd4 	bl	160ee <memcpy>
  }
   14946:	e001      	b.n	1494c <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3a>
  RuntimeShape() : size_(0) {}
   14948:	2300      	movs	r3, #0
   1494a:	6023      	str	r3, [r4, #0]
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
  return RuntimeShape(dims_size, dims_data);
}
   1494c:	4620      	mov	r0, r4
   1494e:	bd70      	pop	{r4, r5, r6, pc}
      dims_pointer_ = new int32_t[dimensions_count];
   14950:	f04f 30ff 	mov.w	r0, #4294967295
   14954:	e7ec      	b.n	14930 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x1e>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
   14956:	1d20      	adds	r0, r4, #4
   14958:	e7f1      	b.n	1493e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x2c>

0001495a <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>:

PaddingType RuntimePaddingType(TfLitePadding padding) {
  switch (padding) {
   1495a:	2801      	cmp	r0, #1
   1495c:	d002      	beq.n	14964 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0xa>
   1495e:	2802      	cmp	r0, #2
   14960:	d000      	beq.n	14964 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0xa>
      return PaddingType::kSame;
    case TfLitePadding::kTfLitePaddingValid:
      return PaddingType::kValid;
    case TfLitePadding::kTfLitePaddingUnknown:
    default:
      return PaddingType::kNone;
   14962:	2000      	movs	r0, #0
  }
}
   14964:	4770      	bx	lr

00014966 <_ZN6tflite17CountLeadingZerosIjEEiT_>:
  return integer_input ? __builtin_clz(integer_input)
   14966:	b110      	cbz	r0, 1496e <_ZN6tflite17CountLeadingZerosIjEEiT_+0x8>
   14968:	fab0 f080 	clz	r0, r0
   1496c:	4770      	bx	lr
   1496e:	2020      	movs	r0, #32
}
   14970:	4770      	bx	lr

00014972 <_ZN8gemmlowp3SubIiEET_S1_S1_>:
}
   14972:	1a40      	subs	r0, r0, r1
   14974:	4770      	bx	lr

00014976 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
   14976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1497a:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
   1497c:	2001      	movs	r0, #1
   1497e:	f7ff f9f3 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14982:	4606      	mov	r6, r0
  const IntegerType zero = Dup<IntegerType>(0);
   14984:	2000      	movs	r0, #0
   14986:	f7ff f9ef 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   1498a:	4680      	mov	r8, r0
  const IntegerType one = Dup<IntegerType>(1);
   1498c:	2001      	movs	r0, #1
   1498e:	f7ff f9eb 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14992:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
   14994:	4631      	mov	r1, r6
   14996:	4620      	mov	r0, r4
   14998:	f7ff f9e7 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   1499c:	4607      	mov	r7, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
   1499e:	2101      	movs	r1, #1
   149a0:	4630      	mov	r0, r6
   149a2:	f7ff f9e4 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   149a6:	4606      	mov	r6, r0
   149a8:	4641      	mov	r1, r8
   149aa:	4620      	mov	r0, r4
   149ac:	f7ff f9eb 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
   149b0:	4629      	mov	r1, r5
   149b2:	f7ff f9da 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   149b6:	4601      	mov	r1, r0
   149b8:	4630      	mov	r0, r6
   149ba:	f7ff f9da 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   149be:	4606      	mov	r6, r0
  return Add(ShiftRight(x, exponent),
   149c0:	2101      	movs	r1, #1
   149c2:	4620      	mov	r0, r4
   149c4:	f7ff f9d3 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   149c8:	4604      	mov	r4, r0
   149ca:	4631      	mov	r1, r6
   149cc:	4638      	mov	r0, r7
   149ce:	f7ff f9e2 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
   149d2:	4629      	mov	r1, r5
   149d4:	f7ff f9c9 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   149d8:	4601      	mov	r1, r0
   149da:	4620      	mov	r0, r4
   149dc:	f7ff f9c9 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
}
   149e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000149e4 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i>:
tIntegerType ShiftLeft(tIntegerType a, int offset) {
   149e4:	b4f0      	push	{r4, r5, r6, r7}
  const std::int64_t wide_a = static_cast<std::int64_t>(a);
   149e6:	17c7      	asrs	r7, r0, #31
  const std::int64_t wide_shifted = wide_a * (1 << offset);
   149e8:	2301      	movs	r3, #1
   149ea:	fa03 f101 	lsl.w	r1, r3, r1
   149ee:	17cd      	asrs	r5, r1, #31
   149f0:	fb01 f307 	mul.w	r3, r1, r7
   149f4:	fb00 3305 	mla	r3, r0, r5, r3
   149f8:	fba1 0100 	umull	r0, r1, r1, r0
   149fc:	4419      	add	r1, r3
             ? min
   149fe:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
   14a02:	f171 33ff 	sbcs.w	r3, r1, #4294967295
   14a06:	db06      	blt.n	14a16 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i+0x32>
             : wide_shifted > max ? max
   14a08:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
   14a0c:	f171 0300 	sbcs.w	r3, r1, #0
   14a10:	da04      	bge.n	14a1c <_ZN8gemmlowp9ShiftLeftIiEET_S1_i+0x38>
}
   14a12:	bcf0      	pop	{r4, r5, r6, r7}
   14a14:	4770      	bx	lr
             ? min
   14a16:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
   14a1a:	e7fa      	b.n	14a12 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i+0x2e>
             : wide_shifted > max ? max
   14a1c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
                                  : static_cast<tIntegerType>(wide_shifted);
   14a20:	e7f7      	b.n	14a12 <_ZN8gemmlowp9ShiftLeftIiEET_S1_i+0x2e>

00014a22 <_ZN8gemmlowp6BitXorIiEET_S1_S1_>:
}
   14a22:	4048      	eors	r0, r1
   14a24:	4770      	bx	lr

00014a26 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>:
tIntegerType SelectUsingMask(tIntegerType if_mask, tIntegerType then_val,
   14a26:	b570      	push	{r4, r5, r6, lr}
   14a28:	4606      	mov	r6, r0
   14a2a:	4615      	mov	r5, r2
  return BitXor(BitAnd(if_mask, then_val), BitAnd(BitNot(if_mask), else_val));
   14a2c:	f7ff f99d 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14a30:	4604      	mov	r4, r0
   14a32:	4630      	mov	r0, r6
   14a34:	f7ff f99f 	bl	13d76 <_ZN8gemmlowp6BitNotIiEET_S1_>
   14a38:	4629      	mov	r1, r5
   14a3a:	f7ff f996 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14a3e:	4601      	mov	r1, r0
   14a40:	4620      	mov	r0, r4
   14a42:	f7ff ffee 	bl	14a22 <_ZN8gemmlowp6BitXorIiEET_S1_S1_>
}
   14a46:	bd70      	pop	{r4, r5, r6, pc}

00014a48 <_ZN8gemmlowp15RoundingHalfSumIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(RoundingHalfSum, RoundingHalfSum)
   14a48:	b430      	push	{r4, r5}
  std::int64_t b64 = b;
   14a4a:	17cb      	asrs	r3, r1, #31
  std::int64_t sum = a64 + b64;
   14a4c:	180a      	adds	r2, r1, r0
   14a4e:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
  std::int64_t sign = sum >= 0 ? 1 : -1;
   14a52:	2a00      	cmp	r2, #0
   14a54:	f173 0100 	sbcs.w	r1, r3, #0
   14a58:	db0d      	blt.n	14a76 <_ZN8gemmlowp15RoundingHalfSumIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_+0x2e>
   14a5a:	2101      	movs	r1, #1
   14a5c:	2000      	movs	r0, #0
  return static_cast<std::int32_t>((sum + sign) / 2);
   14a5e:	1854      	adds	r4, r2, r1
   14a60:	eb43 0500 	adc.w	r5, r3, r0
   14a64:	0feb      	lsrs	r3, r5, #31
   14a66:	18e4      	adds	r4, r4, r3
   14a68:	f145 0500 	adc.w	r5, r5, #0
   14a6c:	0860      	lsrs	r0, r4, #1
MAKE_FIXEDPOINT_BINARY_FUNC(RoundingHalfSum, RoundingHalfSum)
   14a6e:	ea40 70c5 	orr.w	r0, r0, r5, lsl #31
   14a72:	bc30      	pop	{r4, r5}
   14a74:	4770      	bx	lr
  std::int64_t sign = sum >= 0 ? 1 : -1;
   14a76:	f04f 31ff 	mov.w	r1, #4294967295
   14a7a:	4608      	mov	r0, r1
   14a7c:	e7ef      	b.n	14a5e <_ZN8gemmlowp15RoundingHalfSumIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_+0x16>

00014a7e <_ZN8gemmlowpplIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
   14a7e:	b508      	push	{r3, lr}
   14a80:	f7ff f977 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   14a84:	bd08      	pop	{r3, pc}

00014a86 <_ZN8gemmlowp13ExactMulByPotILin1EiLi2EEENS_10FixedPointIT0_XplT_T1_EEENS1_IS2_XT1_EEE>:
}
   14a86:	4770      	bx	lr

00014a88 <_ZN8gemmlowpmiIiLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator-, Sub)
   14a88:	b508      	push	{r3, lr}
   14a8a:	f7ff ff72 	bl	14972 <_ZN8gemmlowp3SubIiEET_S1_S1_>
   14a8e:	bd08      	pop	{r3, pc}

00014a90 <_ZN8gemmlowp10MaskIfZeroIiEET_S1_>:
tIntegerType MaskIfZero(tIntegerType a) {
   14a90:	b508      	push	{r3, lr}
  return MaskIfNonZero<tIntegerType>(!a);
   14a92:	fab0 f080 	clz	r0, r0
   14a96:	0940      	lsrs	r0, r0, #5
   14a98:	f7ff f96f 	bl	13d7a <_ZN8gemmlowp13MaskIfNonZeroIiEET_S1_>
}
   14a9c:	bd08      	pop	{r3, pc}

00014a9e <_ZN8gemmlowp7RescaleILi2EiLi4EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
   14a9e:	b508      	push	{r3, lr}
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
   14aa0:	f7f8 f95e 	bl	cd60 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi2EiEET0_S1_>
}
   14aa4:	bd08      	pop	{r3, pc}

00014aa6 <_ZN8gemmlowp7RescaleILi0EiLi1EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
   14aa6:	b508      	push	{r3, lr}
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
   14aa8:	f7f8 f98a 	bl	cdc0 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi1EiEET0_S1_>
}
   14aac:	bd08      	pop	{r3, pc}

00014aae <_ZN8gemmlowp15SelectUsingMaskIiLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>:
FixedPoint<tRawType, tIntegerBits> SelectUsingMask(
   14aae:	b508      	push	{r3, lr}
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
   14ab0:	f7ff ffb9 	bl	14a26 <_ZN8gemmlowp15SelectUsingMaskIiEET_S1_S1_S1_>
}
   14ab4:	bd08      	pop	{r3, pc}

00014ab6 <_ZN8gemmlowpplIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
   14ab6:	b508      	push	{r3, lr}
   14ab8:	f7ff f95b 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   14abc:	bd08      	pop	{r3, pc}

00014abe <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1EiLi0EEENS_10FixedPointIT0_XT1_EEES3_>:
FixedPoint<tRawType, tIntegerBits> SaturatingRoundingMultiplyByPOT(
   14abe:	b508      	push	{r3, lr}
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
   14ac0:	f7ff ff59 	bl	14976 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1EiEET0_S1_>
}
   14ac4:	bd08      	pop	{r3, pc}

00014ac6 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
   14ac6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14aca:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
   14acc:	2003      	movs	r0, #3
   14ace:	f7ff f94b 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14ad2:	4606      	mov	r6, r0
  const IntegerType zero = Dup<IntegerType>(0);
   14ad4:	2000      	movs	r0, #0
   14ad6:	f7ff f947 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14ada:	4680      	mov	r8, r0
  const IntegerType one = Dup<IntegerType>(1);
   14adc:	2001      	movs	r0, #1
   14ade:	f7ff f943 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14ae2:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
   14ae4:	4631      	mov	r1, r6
   14ae6:	4620      	mov	r0, r4
   14ae8:	f7ff f93f 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14aec:	4607      	mov	r7, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
   14aee:	2101      	movs	r1, #1
   14af0:	4630      	mov	r0, r6
   14af2:	f7ff f93c 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   14af6:	4606      	mov	r6, r0
   14af8:	4641      	mov	r1, r8
   14afa:	4620      	mov	r0, r4
   14afc:	f7ff f943 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
   14b00:	4629      	mov	r1, r5
   14b02:	f7ff f932 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14b06:	4601      	mov	r1, r0
   14b08:	4630      	mov	r0, r6
   14b0a:	f7ff f932 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   14b0e:	4606      	mov	r6, r0
  return Add(ShiftRight(x, exponent),
   14b10:	2102      	movs	r1, #2
   14b12:	4620      	mov	r0, r4
   14b14:	f7ff f92b 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   14b18:	4604      	mov	r4, r0
   14b1a:	4631      	mov	r1, r6
   14b1c:	4638      	mov	r0, r7
   14b1e:	f7ff f93a 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
   14b22:	4629      	mov	r1, r5
   14b24:	f7ff f921 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14b28:	4601      	mov	r1, r0
   14b2a:	4620      	mov	r0, r4
   14b2c:	f7ff f921 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
}
   14b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00014b34 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2EiLi0EEENS_10FixedPointIT0_XT1_EEES3_>:
FixedPoint<tRawType, tIntegerBits> SaturatingRoundingMultiplyByPOT(
   14b34:	b508      	push	{r3, lr}
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
   14b36:	f7ff ffc6 	bl	14ac6 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2EiEET0_S1_>
}
   14b3a:	bd08      	pop	{r3, pc}

00014b3c <_ZN8gemmlowp20AddSaturatingIf16BitIiEET_S1_S1_>:
IntegerType AddSaturatingIf16Bit(IntegerType a, IntegerType b) {
   14b3c:	b508      	push	{r3, lr}
  static IntegerType Run(IntegerType a, IntegerType b) { return Add(a, b); }
   14b3e:	f7ff f918 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
}
   14b42:	bd08      	pop	{r3, pc}

00014b44 <_ZN8gemmlowp20AddSaturatingIf16BitIiLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
FixedPoint<tRawType, tIntegerBits> AddSaturatingIf16Bit(
   14b44:	b508      	push	{r3, lr}
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
   14b46:	f7ff fff9 	bl	14b3c <_ZN8gemmlowp20AddSaturatingIf16BitIiEET_S1_S1_>
}
   14b4a:	bd08      	pop	{r3, pc}

00014b4c <_ZN8gemmlowpplIiLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
   14b4c:	b508      	push	{r3, lr}
   14b4e:	f7ff f910 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   14b52:	bd08      	pop	{r3, pc}

00014b54 <_ZN8gemmlowpmiIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator-, Sub)
   14b54:	b508      	push	{r3, lr}
   14b56:	f7ff ff0c 	bl	14972 <_ZN8gemmlowp3SubIiEET_S1_S1_>
   14b5a:	bd08      	pop	{r3, pc}

00014b5c <_ZN8gemmlowpanIiLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator&, BitAnd)
   14b5c:	b508      	push	{r3, lr}
   14b5e:	f7ff f904 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14b62:	bd08      	pop	{r3, pc}

00014b64 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin12EiEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
   14b64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14b68:	4604      	mov	r4, r0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
   14b6a:	f640 70ff 	movw	r0, #4095	; 0xfff
   14b6e:	f7ff f8fb 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14b72:	4606      	mov	r6, r0
  const IntegerType zero = Dup<IntegerType>(0);
   14b74:	2000      	movs	r0, #0
   14b76:	f7ff f8f7 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14b7a:	4680      	mov	r8, r0
  const IntegerType one = Dup<IntegerType>(1);
   14b7c:	2001      	movs	r0, #1
   14b7e:	f7ff f8f3 	bl	13d68 <_ZN8gemmlowp3DupIiEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
   14b82:	4605      	mov	r5, r0
  const IntegerType remainder = BitAnd(x, mask);
   14b84:	4631      	mov	r1, r6
   14b86:	4620      	mov	r0, r4
   14b88:	f7ff f8ef 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14b8c:	4607      	mov	r7, r0
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
   14b8e:	2101      	movs	r1, #1
   14b90:	4630      	mov	r0, r6
   14b92:	f7ff f8ec 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   14b96:	4606      	mov	r6, r0
   14b98:	4641      	mov	r1, r8
   14b9a:	4620      	mov	r0, r4
   14b9c:	f7ff f8f3 	bl	13d86 <_ZN8gemmlowp14MaskIfLessThanIiEET_S1_S1_>
   14ba0:	4629      	mov	r1, r5
   14ba2:	f7ff f8e2 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14ba6:	4601      	mov	r1, r0
   14ba8:	4630      	mov	r0, r6
   14baa:	f7ff f8e2 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
   14bae:	4606      	mov	r6, r0
  return Add(ShiftRight(x, exponent),
   14bb0:	210c      	movs	r1, #12
   14bb2:	4620      	mov	r0, r4
   14bb4:	f7ff f8db 	bl	13d6e <_ZN8gemmlowp10ShiftRightIiEET_S1_i>
   14bb8:	4604      	mov	r4, r0
   14bba:	4631      	mov	r1, r6
   14bbc:	4638      	mov	r0, r7
   14bbe:	f7ff f8ea 	bl	13d96 <_ZN8gemmlowp17MaskIfGreaterThanIiEET_S1_S1_>
   14bc2:	4629      	mov	r1, r5
   14bc4:	f7ff f8d1 	bl	13d6a <_ZN8gemmlowp6BitAndIiEET_S1_S1_>
   14bc8:	4601      	mov	r1, r0
   14bca:	4620      	mov	r0, r4
   14bcc:	f7ff f8d1 	bl	13d72 <_ZN8gemmlowp3AddIiEET_S1_S1_>
}
   14bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00014bd4 <_ZN8gemmlowp7RescaleILi12EiLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
   14bd4:	b508      	push	{r3, lr}
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
   14bd6:	f7ff ffc5 	bl	14b64 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin12EiEET0_S1_>
}
   14bda:	bd08      	pop	{r3, pc}

00014bdc <_ZN8gemmlowp10MaskIfZeroIiLi5EEET_NS_10FixedPointIS1_XT0_EEE>:
MAKE_FIXEDPOINT_UNARY_FUNC_RETURNING_RAW(MaskIfZero)
   14bdc:	b508      	push	{r3, lr}
   14bde:	f7ff ff57 	bl	14a90 <_ZN8gemmlowp10MaskIfZeroIiEET_S1_>
   14be2:	bd08      	pop	{r3, pc}

00014be4 <_ZN8gemmlowp7RescaleILi0EiLi5EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
   14be4:	b508      	push	{r3, lr}
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
   14be6:	f7f8 faa1 	bl	d12c <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi5EiEET0_S1_>
}
   14bea:	bd08      	pop	{r3, pc}

00014bec <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
   14bec:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   14bee:	6b83      	ldr	r3, [r0, #56]	; 0x38
   14bf0:	b113      	cbz	r3, 14bf8 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(OpDataPooling));
   14bf2:	2120      	movs	r1, #32
   14bf4:	4798      	blx	r3
}
   14bf6:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   14bf8:	f001 fa60 	bl	160bc <abort>

00014bfc <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE>:
                                    OpDataPooling* data) {
   14bfc:	b4f0      	push	{r4, r5, r6, r7}
   14bfe:	b084      	sub	sp, #16
  return t->dims->data[dim];
   14c00:	6893      	ldr	r3, [r2, #8]
   14c02:	689e      	ldr	r6, [r3, #8]
   14c04:	68dc      	ldr	r4, [r3, #12]
      params->stride_height, params->stride_width,
   14c06:	688a      	ldr	r2, [r1, #8]
   14c08:	684b      	ldr	r3, [r1, #4]
      /*dilation_rate_width=*/1, height, width, params->filter_height,
   14c0a:	690f      	ldr	r7, [r1, #16]
      params->filter_width, params->padding, &out_height, &out_width);
   14c0c:	68cd      	ldr	r5, [r1, #12]
   14c0e:	7808      	ldrb	r0, [r1, #0]
  if (stride == 0) return 0;
   14c10:	b17b      	cbz	r3, 14c32 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x36>
  switch (padding) {
   14c12:	2801      	cmp	r0, #1
   14c14:	d003      	beq.n	14c1e <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x22>
   14c16:	2802      	cmp	r0, #2
   14c18:	d006      	beq.n	14c28 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x2c>
   14c1a:	2100      	movs	r1, #0
   14c1c:	e00a      	b.n	14c34 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x38>
      return (image_size + stride - 1) / stride;
   14c1e:	1919      	adds	r1, r3, r4
   14c20:	3901      	subs	r1, #1
   14c22:	fb91 f1f3 	sdiv	r1, r1, r3
   14c26:	e005      	b.n	14c34 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x38>
      return (image_size + stride - effective_filter_size) / stride;
   14c28:	1919      	adds	r1, r3, r4
   14c2a:	1b49      	subs	r1, r1, r5
   14c2c:	fb91 f1f3 	sdiv	r1, r1, r3
   14c30:	e000      	b.n	14c34 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x38>
  if (stride == 0) return 0;
   14c32:	4619      	mov	r1, r3
   14c34:	b17a      	cbz	r2, 14c56 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x5a>
  switch (padding) {
   14c36:	2801      	cmp	r0, #1
   14c38:	d003      	beq.n	14c42 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x46>
   14c3a:	2802      	cmp	r0, #2
   14c3c:	d006      	beq.n	14c4c <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x50>
   14c3e:	2000      	movs	r0, #0
   14c40:	e00a      	b.n	14c58 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x5c>
      return (image_size + stride - 1) / stride;
   14c42:	1990      	adds	r0, r2, r6
   14c44:	3801      	subs	r0, #1
   14c46:	fb90 f0f2 	sdiv	r0, r0, r2
   14c4a:	e005      	b.n	14c58 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x5c>
      return (image_size + stride - effective_filter_size) / stride;
   14c4c:	1990      	adds	r0, r2, r6
   14c4e:	1bc0      	subs	r0, r0, r7
   14c50:	fb90 f0f2 	sdiv	r0, r0, r2
   14c54:	e000      	b.n	14c58 <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE+0x5c>
  if (stride == 0) return 0;
   14c56:	4610      	mov	r0, r2
      ((out_size - 1) * stride + effective_filter_size - in_size);
   14c58:	3801      	subs	r0, #1
   14c5a:	fb00 7202 	mla	r2, r0, r2, r7
  int total_padding =
   14c5e:	1b92      	subs	r2, r2, r6
  total_padding = total_padding > 0 ? total_padding : 0;
   14c60:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
  *offset = total_padding % 2;
   14c64:	f002 0001 	and.w	r0, r2, #1
  return total_padding / 2;
   14c68:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
   14c6c:	1052      	asrs	r2, r2, #1
  padding_values.height =
   14c6e:	9201      	str	r2, [sp, #4]
  padding_values.height_offset = offset;
   14c70:	9003      	str	r0, [sp, #12]
      ((out_size - 1) * stride + effective_filter_size - in_size);
   14c72:	3901      	subs	r1, #1
   14c74:	fb01 5303 	mla	r3, r1, r3, r5
  int total_padding =
   14c78:	1b1b      	subs	r3, r3, r4
  total_padding = total_padding > 0 ? total_padding : 0;
   14c7a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  *offset = total_padding % 2;
   14c7e:	f003 0201 	and.w	r2, r3, #1
  return total_padding / 2;
   14c82:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
   14c86:	105b      	asrs	r3, r3, #1
  padding_values.width =
   14c88:	9300      	str	r3, [sp, #0]
  padding_values.width_offset = offset;
   14c8a:	9202      	str	r2, [sp, #8]
   14c8c:	ab04      	add	r3, sp, #16
   14c8e:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
   14c92:	9c08      	ldr	r4, [sp, #32]
   14c94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
   14c98:	2000      	movs	r0, #0
   14c9a:	b004      	add	sp, #16
   14c9c:	bcf0      	pop	{r4, r5, r6, r7}
   14c9e:	4770      	bx	lr

00014ca0 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_>:
void AveragePoolingEvalFloat(const TfLiteContext* context,
                             const TfLiteNode* node,
                             const TfLitePoolParams* params,
                             const OpDataPooling* data,
                             const TfLiteEvalTensor* input,
                             TfLiteEvalTensor* output) {
   14ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14ca4:	b0b5      	sub	sp, #212	; 0xd4
   14ca6:	9d3e      	ldr	r5, [sp, #248]	; 0xf8
   14ca8:	9c3f      	ldr	r4, [sp, #252]	; 0xfc
  PoolParams op_params;
  op_params.stride_height = params->stride_height;
   14caa:	6891      	ldr	r1, [r2, #8]
   14cac:	9116      	str	r1, [sp, #88]	; 0x58
  op_params.stride_width = params->stride_width;
   14cae:	6851      	ldr	r1, [r2, #4]
   14cb0:	9117      	str	r1, [sp, #92]	; 0x5c
  op_params.filter_height = params->filter_height;
   14cb2:	6911      	ldr	r1, [r2, #16]
   14cb4:	9118      	str	r1, [sp, #96]	; 0x60
  op_params.filter_width = params->filter_width;
   14cb6:	68d2      	ldr	r2, [r2, #12]
   14cb8:	9219      	str	r2, [sp, #100]	; 0x64
  op_params.padding_values.height = data->padding.height;
   14cba:	685a      	ldr	r2, [r3, #4]
   14cbc:	f8ad 2050 	strh.w	r2, [sp, #80]	; 0x50
  op_params.padding_values.width = data->padding.width;
   14cc0:	681a      	ldr	r2, [r3, #0]
   14cc2:	f8ad 204e 	strh.w	r2, [sp, #78]	; 0x4e
  op_params.float_activation_min = data->activation_min_f32;
   14cc6:	699a      	ldr	r2, [r3, #24]
   14cc8:	921c      	str	r2, [sp, #112]	; 0x70
  op_params.float_activation_max = data->activation_max_f32;
   14cca:	69db      	ldr	r3, [r3, #28]
   14ccc:	931d      	str	r3, [sp, #116]	; 0x74
  reference_ops::AveragePool(op_params, tflite::micro::GetTensorShape(input),
   14cce:	4629      	mov	r1, r5
   14cd0:	a81e      	add	r0, sp, #120	; 0x78
   14cd2:	f7ff fe1e 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
   14cd6:	4628      	mov	r0, r5
   14cd8:	f7ff f832 	bl	13d40 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
   14cdc:	9002      	str	r0, [sp, #8]
                             tflite::micro::GetTensorData<float>(input),
                             tflite::micro::GetTensorShape(output),
   14cde:	4621      	mov	r1, r4
   14ce0:	a824      	add	r0, sp, #144	; 0x90
   14ce2:	f7ff fe16 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_ops::AveragePool(op_params, tflite::micro::GetTensorShape(input),
   14ce6:	4620      	mov	r0, r4
   14ce8:	f7ff f830 	bl	13d4c <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
   14cec:	9003      	str	r0, [sp, #12]
  inline int32_t DimensionsCount() const { return size_; }
   14cee:	9b1e      	ldr	r3, [sp, #120]	; 0x78

inline bool AveragePool(const PoolParams& params,
                        const RuntimeShape& input_shape,
                        const float* input_data,
                        const RuntimeShape& output_shape, float* output_data) {
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   14cf0:	2b04      	cmp	r3, #4
   14cf2:	d17b      	bne.n	14dec <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x14c>
   14cf4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   14cf6:	2b04      	cmp	r3, #4
   14cf8:	d17a      	bne.n	14df0 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x150>
    TFLITE_DCHECK_LT(i, size_);
   14cfa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   14cfc:	2b00      	cmp	r3, #0
   14cfe:	dd79      	ble.n	14df4 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x154>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d00:	2b05      	cmp	r3, #5
   14d02:	dd79      	ble.n	14df8 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x158>
   14d04:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14d06:	681b      	ldr	r3, [r3, #0]
    TFLITE_DCHECK_LT(i, size_);
   14d08:	9a24      	ldr	r2, [sp, #144]	; 0x90
   14d0a:	2a00      	cmp	r2, #0
   14d0c:	dd76      	ble.n	14dfc <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x15c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d0e:	2a05      	cmp	r2, #5
   14d10:	dd76      	ble.n	14e00 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x160>
   14d12:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14d14:	6812      	ldr	r2, [r2, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14d16:	429a      	cmp	r2, r3
   14d18:	d174      	bne.n	14e04 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x164>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14d1a:	9333      	str	r3, [sp, #204]	; 0xcc
    TFLITE_DCHECK_LT(i, size_);
   14d1c:	9a24      	ldr	r2, [sp, #144]	; 0x90
   14d1e:	2a00      	cmp	r2, #0
   14d20:	dd72      	ble.n	14e08 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x168>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d22:	2a05      	cmp	r2, #5
   14d24:	dd72      	ble.n	14e0c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x16c>
   14d26:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14d28:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14d2a:	9232      	str	r2, [sp, #200]	; 0xc8
      if (__b < __a)
   14d2c:	4293      	cmp	r3, r2
   14d2e:	dc6f      	bgt.n	14e10 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x170>
      return __a;
   14d30:	ab33      	add	r3, sp, #204	; 0xcc
   14d32:	681b      	ldr	r3, [r3, #0]
   14d34:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
   14d36:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   14d38:	2b03      	cmp	r3, #3
   14d3a:	dd6b      	ble.n	14e14 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x174>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d3c:	2b05      	cmp	r3, #5
   14d3e:	dd6b      	ble.n	14e18 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x178>
   14d40:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14d42:	68db      	ldr	r3, [r3, #12]
    TFLITE_DCHECK_LT(i, size_);
   14d44:	9a24      	ldr	r2, [sp, #144]	; 0x90
   14d46:	2a03      	cmp	r2, #3
   14d48:	dd68      	ble.n	14e1c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x17c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d4a:	2a05      	cmp	r2, #5
   14d4c:	dd68      	ble.n	14e20 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x180>
   14d4e:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14d50:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14d52:	429a      	cmp	r2, r3
   14d54:	d166      	bne.n	14e24 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x184>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14d56:	9331      	str	r3, [sp, #196]	; 0xc4
    TFLITE_DCHECK_LT(i, size_);
   14d58:	9a24      	ldr	r2, [sp, #144]	; 0x90
   14d5a:	2a03      	cmp	r2, #3
   14d5c:	dd64      	ble.n	14e28 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x188>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d5e:	2a05      	cmp	r2, #5
   14d60:	dd64      	ble.n	14e2c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x18c>
   14d62:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14d64:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   14d66:	9230      	str	r2, [sp, #192]	; 0xc0
      if (__b < __a)
   14d68:	4293      	cmp	r3, r2
   14d6a:	dc61      	bgt.n	14e30 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x190>
      return __a;
   14d6c:	ab31      	add	r3, sp, #196	; 0xc4
   14d6e:	681b      	ldr	r3, [r3, #0]
   14d70:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
   14d72:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   14d74:	2b01      	cmp	r3, #1
   14d76:	dd5d      	ble.n	14e34 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x194>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d78:	2b05      	cmp	r3, #5
   14d7a:	dd5d      	ble.n	14e38 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x198>
   14d7c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14d7e:	685b      	ldr	r3, [r3, #4]
   14d80:	930f      	str	r3, [sp, #60]	; 0x3c
    TFLITE_DCHECK_LT(i, size_);
   14d82:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   14d84:	2b02      	cmp	r3, #2
   14d86:	dd5a      	ble.n	14e3e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x19e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d88:	2b05      	cmp	r3, #5
   14d8a:	dd5a      	ble.n	14e42 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1a2>
   14d8c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14d8e:	689b      	ldr	r3, [r3, #8]
   14d90:	930e      	str	r3, [sp, #56]	; 0x38
    TFLITE_DCHECK_LT(i, size_);
   14d92:	9b24      	ldr	r3, [sp, #144]	; 0x90
   14d94:	2b01      	cmp	r3, #1
   14d96:	dd57      	ble.n	14e48 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1a8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14d98:	2b05      	cmp	r3, #5
   14d9a:	dd57      	ble.n	14e4c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1ac>
   14d9c:	9b25      	ldr	r3, [sp, #148]	; 0x94
   14d9e:	685b      	ldr	r3, [r3, #4]
   14da0:	930d      	str	r3, [sp, #52]	; 0x34
    TFLITE_DCHECK_LT(i, size_);
   14da2:	9b24      	ldr	r3, [sp, #144]	; 0x90
   14da4:	2b02      	cmp	r3, #2
   14da6:	dd54      	ble.n	14e52 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1b2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14da8:	2b05      	cmp	r3, #5
   14daa:	dd54      	ble.n	14e56 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1b6>
   14dac:	9b25      	ldr	r3, [sp, #148]	; 0x94
   14dae:	689b      	ldr	r3, [r3, #8]
   14db0:	930c      	str	r3, [sp, #48]	; 0x30
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  const int stride_height = params.stride_height;
   14db2:	9b16      	ldr	r3, [sp, #88]	; 0x58
   14db4:	930a      	str	r3, [sp, #40]	; 0x28
  const int stride_width = params.stride_width;
   14db6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   14db8:	930b      	str	r3, [sp, #44]	; 0x2c
  for (int batch = 0; batch < batches; ++batch) {
   14dba:	f04f 0b00 	mov.w	fp, #0
   14dbe:	9b08      	ldr	r3, [sp, #32]
   14dc0:	459b      	cmp	fp, r3
   14dc2:	f280 812d 	bge.w	15020 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x380>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   14dc6:	f04f 0a00 	mov.w	sl, #0
   14dca:	46d1      	mov	r9, sl
   14dcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   14dce:	4599      	cmp	r9, r3
   14dd0:	f280 8123 	bge.w	1501a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x37a>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   14dd4:	f04f 0a00 	mov.w	sl, #0
   14dd8:	46d8      	mov	r8, fp
   14dda:	46cb      	mov	fp, r9
   14ddc:	46d1      	mov	r9, sl
   14dde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   14de0:	4599      	cmp	r9, r3
   14de2:	f280 8115 	bge.w	15010 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x370>
        for (int channel = 0; channel < depth; ++channel) {
   14de6:	f04f 0a00 	mov.w	sl, #0
   14dea:	e0c6      	b.n	14f7a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x2da>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   14dec:	f001 f966 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   14df0:	f001 f964 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   14df4:	f001 f962 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14df8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14dfa:	e785      	b.n	14d08 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x68>
    TFLITE_DCHECK_LT(i, size_);
   14dfc:	f001 f95e 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e00:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14e02:	e788      	b.n	14d16 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x76>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14e04:	f001 f95a 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   14e08:	f001 f958 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e0c:	9a25      	ldr	r2, [sp, #148]	; 0x94
   14e0e:	e78c      	b.n	14d2a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x8a>
	return __b;
   14e10:	ab32      	add	r3, sp, #200	; 0xc8
   14e12:	e78e      	b.n	14d32 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x92>
    TFLITE_DCHECK_LT(i, size_);
   14e14:	f001 f952 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e18:	9b22      	ldr	r3, [sp, #136]	; 0x88
   14e1a:	e793      	b.n	14d44 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xa4>
    TFLITE_DCHECK_LT(i, size_);
   14e1c:	f001 f94e 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e20:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   14e22:	e796      	b.n	14d52 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xb2>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   14e24:	f001 f94a 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   14e28:	f001 f948 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e2c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   14e2e:	e79a      	b.n	14d66 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xc6>
   14e30:	ab30      	add	r3, sp, #192	; 0xc0
   14e32:	e79c      	b.n	14d6e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xce>
    TFLITE_DCHECK_LT(i, size_);
   14e34:	f001 f942 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e38:	9b20      	ldr	r3, [sp, #128]	; 0x80
   14e3a:	930f      	str	r3, [sp, #60]	; 0x3c
   14e3c:	e7a1      	b.n	14d82 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xe2>
    TFLITE_DCHECK_LT(i, size_);
   14e3e:	f001 f93d 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e42:	9b21      	ldr	r3, [sp, #132]	; 0x84
   14e44:	930e      	str	r3, [sp, #56]	; 0x38
   14e46:	e7a4      	b.n	14d92 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0xf2>
    TFLITE_DCHECK_LT(i, size_);
   14e48:	f001 f938 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e4c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   14e4e:	930d      	str	r3, [sp, #52]	; 0x34
   14e50:	e7a7      	b.n	14da2 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x102>
    TFLITE_DCHECK_LT(i, size_);
   14e52:	f001 f933 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   14e56:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   14e58:	930c      	str	r3, [sp, #48]	; 0x30
   14e5a:	e7aa      	b.n	14db2 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x112>
	return __b;
   14e5c:	a92e      	add	r1, sp, #184	; 0xb8
   14e5e:	e0a5      	b.n	14fac <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x30c>
	return __b;
   14e60:	aa2d      	add	r2, sp, #180	; 0xb4
   14e62:	e0ad      	b.n	14fc0 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x320>
	return __b;
   14e64:	aa2b      	add	r2, sp, #172	; 0xac
   14e66:	e0b5      	b.n	14fd4 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x334>
	return __b;
   14e68:	ab2a      	add	r3, sp, #168	; 0xa8
   14e6a:	e0bc      	b.n	14fe6 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x346>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14e6c:	f001 f926 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14e70:	f001 f924 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14e74:	f001 f922 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14e78:	f001 f920 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14e7c:	f001 f91e 	bl	160bc <abort>
          const int filter_y_start = std::max(0, -in_y_origin);
          const int filter_y_end =
              std::min(params.filter_height, input_height - in_y_origin);
          float total = 0.f;
          float filter_count = 0;
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   14e80:	3601      	adds	r6, #1
   14e82:	42b5      	cmp	r5, r6
   14e84:	dd37      	ble.n	14ef6 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x256>
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   14e86:	9f06      	ldr	r7, [sp, #24]
   14e88:	9b07      	ldr	r3, [sp, #28]
   14e8a:	42bb      	cmp	r3, r7
   14e8c:	ddf8      	ble.n	14e80 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1e0>
                 ++filter_x) {
              const int in_x = in_x_origin + filter_x;
   14e8e:	9b04      	ldr	r3, [sp, #16]
   14e90:	19d8      	adds	r0, r3, r7
              const int in_y = in_y_origin + filter_y;
   14e92:	9b05      	ldr	r3, [sp, #20]
   14e94:	eb03 0c06 	add.w	ip, r3, r6
  inline int32_t DimensionsCount() const { return size_; }
   14e98:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14e9a:	2b04      	cmp	r3, #4
   14e9c:	d1e6      	bne.n	14e6c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1cc>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14e9e:	f1b8 0f00 	cmp.w	r8, #0
   14ea2:	dbe5      	blt.n	14e70 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d0>
   14ea4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14ea6:	4598      	cmp	r8, r3
   14ea8:	dae2      	bge.n	14e70 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d0>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14eaa:	f1bc 0f00 	cmp.w	ip, #0
   14eae:	dbe1      	blt.n	14e74 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d4>
   14eb0:	9920      	ldr	r1, [sp, #128]	; 0x80
   14eb2:	458c      	cmp	ip, r1
   14eb4:	dade      	bge.n	14e74 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d4>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14eb6:	2800      	cmp	r0, #0
   14eb8:	dbde      	blt.n	14e78 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d8>
   14eba:	9a21      	ldr	r2, [sp, #132]	; 0x84
   14ebc:	4290      	cmp	r0, r2
   14ebe:	dadb      	bge.n	14e78 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1d8>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14ec0:	f1ba 0f00 	cmp.w	sl, #0
   14ec4:	dbda      	blt.n	14e7c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1dc>
   14ec6:	9b22      	ldr	r3, [sp, #136]	; 0x88
   14ec8:	459a      	cmp	sl, r3
   14eca:	dad7      	bge.n	14e7c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1dc>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   14ecc:	fb01 c108 	mla	r1, r1, r8, ip
   14ed0:	fb01 0202 	mla	r2, r1, r2, r0
   14ed4:	fb02 a303 	mla	r3, r2, r3, sl
              total +=
   14ed8:	9a02      	ldr	r2, [sp, #8]
   14eda:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
   14ede:	9801      	ldr	r0, [sp, #4]
   14ee0:	f7eb fe0e 	bl	b00 <__addsf3>
   14ee4:	9001      	str	r0, [sp, #4]
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)];
              filter_count++;
   14ee6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
   14eea:	4620      	mov	r0, r4
   14eec:	f7eb fe08 	bl	b00 <__addsf3>
   14ef0:	4604      	mov	r4, r0
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   14ef2:	3701      	adds	r7, #1
   14ef4:	e7c8      	b.n	14e88 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1e8>
            }
          }
          if (filter_count == 0) return false;
   14ef6:	2100      	movs	r1, #0
   14ef8:	4620      	mov	r0, r4
   14efa:	f7ec f89d 	bl	1038 <__aeabi_fcmpeq>
   14efe:	2800      	cmp	r0, #0
   14f00:	f040 808e 	bne.w	15020 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x380>
          const float average = total / filter_count;
   14f04:	4621      	mov	r1, r4
   14f06:	9801      	ldr	r0, [sp, #4]
   14f08:	f7eb ffb6 	bl	e78 <__aeabi_fdiv>
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
              ActivationFunctionWithMinMax(average, params.float_activation_min,
   14f0c:	991c      	ldr	r1, [sp, #112]	; 0x70
                                           params.float_activation_max);
   14f0e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
  inline int32_t DimensionsCount() const { return size_; }
   14f10:	9b24      	ldr	r3, [sp, #144]	; 0x90
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14f12:	2b04      	cmp	r3, #4
   14f14:	d16b      	bne.n	14fee <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x34e>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14f16:	f1b8 0f00 	cmp.w	r8, #0
   14f1a:	db6a      	blt.n	14ff2 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x352>
   14f1c:	9b25      	ldr	r3, [sp, #148]	; 0x94
   14f1e:	4598      	cmp	r8, r3
   14f20:	da67      	bge.n	14ff2 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x352>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14f22:	f1bb 0f00 	cmp.w	fp, #0
   14f26:	db66      	blt.n	14ff6 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x356>
   14f28:	9a26      	ldr	r2, [sp, #152]	; 0x98
   14f2a:	4593      	cmp	fp, r2
   14f2c:	da63      	bge.n	14ff6 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x356>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14f2e:	f1b9 0f00 	cmp.w	r9, #0
   14f32:	db62      	blt.n	14ffa <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x35a>
   14f34:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   14f36:	4599      	cmp	r9, r3
   14f38:	da5f      	bge.n	14ffa <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x35a>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14f3a:	f1ba 0f00 	cmp.w	sl, #0
   14f3e:	db5e      	blt.n	14ffe <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x35e>
   14f40:	9c28      	ldr	r4, [sp, #160]	; 0xa0
   14f42:	45a2      	cmp	sl, r4
   14f44:	da5b      	bge.n	14ffe <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x35e>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   14f46:	fb02 b208 	mla	r2, r2, r8, fp
   14f4a:	fb02 9303 	mla	r3, r2, r3, r9
   14f4e:	fb03 a404 	mla	r4, r3, r4, sl
   14f52:	9012      	str	r0, [sp, #72]	; 0x48
   14f54:	9111      	str	r1, [sp, #68]	; 0x44
   14f56:	9610      	str	r6, [sp, #64]	; 0x40
      if (__a < __b)
   14f58:	f7ec f878 	bl	104c <__aeabi_fcmplt>
   14f5c:	2800      	cmp	r0, #0
   14f5e:	d150      	bne.n	15002 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x362>
      return __a;
   14f60:	ad12      	add	r5, sp, #72	; 0x48
      if (__b < __a)
   14f62:	6829      	ldr	r1, [r5, #0]
   14f64:	4630      	mov	r0, r6
   14f66:	f7ec f871 	bl	104c <__aeabi_fcmplt>
   14f6a:	2800      	cmp	r0, #0
   14f6c:	d14b      	bne.n	15006 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x366>
  return min(max(x, output_activation_min), output_activation_max);
   14f6e:	682b      	ldr	r3, [r5, #0]
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
   14f70:	9a03      	ldr	r2, [sp, #12]
   14f72:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        for (int channel = 0; channel < depth; ++channel) {
   14f76:	f10a 0a01 	add.w	sl, sl, #1
   14f7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   14f7c:	459a      	cmp	sl, r3
   14f7e:	da44      	bge.n	1500a <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x36a>
              (out_x * stride_width) - params.padding_values.width;
   14f80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   14f82:	fb09 f203 	mul.w	r2, r9, r3
   14f86:	f9bd 104e 	ldrsh.w	r1, [sp, #78]	; 0x4e
          const int in_x_origin =
   14f8a:	1a53      	subs	r3, r2, r1
   14f8c:	9304      	str	r3, [sp, #16]
              (out_y * stride_height) - params.padding_values.height;
   14f8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   14f90:	fb0b f003 	mul.w	r0, fp, r3
   14f94:	f9bd 3050 	ldrsh.w	r3, [sp, #80]	; 0x50
          const int in_y_origin =
   14f98:	1ac4      	subs	r4, r0, r3
   14f9a:	9405      	str	r4, [sp, #20]
          const int filter_x_start = std::max(0, -in_x_origin);
   14f9c:	2400      	movs	r4, #0
   14f9e:	942f      	str	r4, [sp, #188]	; 0xbc
   14fa0:	1a8a      	subs	r2, r1, r2
   14fa2:	922e      	str	r2, [sp, #184]	; 0xb8
      if (__a < __b)
   14fa4:	42a2      	cmp	r2, r4
   14fa6:	f73f af59 	bgt.w	14e5c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1bc>
      return __a;
   14faa:	a92f      	add	r1, sp, #188	; 0xbc
   14fac:	6809      	ldr	r1, [r1, #0]
   14fae:	9106      	str	r1, [sp, #24]
              std::min(params.filter_width, input_width - in_x_origin);
   14fb0:	990e      	ldr	r1, [sp, #56]	; 0x38
   14fb2:	440a      	add	r2, r1
   14fb4:	922d      	str	r2, [sp, #180]	; 0xb4
      if (__b < __a)
   14fb6:	9919      	ldr	r1, [sp, #100]	; 0x64
   14fb8:	428a      	cmp	r2, r1
   14fba:	f6ff af51 	blt.w	14e60 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1c0>
      return __a;
   14fbe:	aa19      	add	r2, sp, #100	; 0x64
   14fc0:	6812      	ldr	r2, [r2, #0]
   14fc2:	9207      	str	r2, [sp, #28]
          const int filter_y_start = std::max(0, -in_y_origin);
   14fc4:	2200      	movs	r2, #0
   14fc6:	922c      	str	r2, [sp, #176]	; 0xb0
   14fc8:	1a1b      	subs	r3, r3, r0
   14fca:	932b      	str	r3, [sp, #172]	; 0xac
      if (__a < __b)
   14fcc:	4293      	cmp	r3, r2
   14fce:	f73f af49 	bgt.w	14e64 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1c4>
      return __a;
   14fd2:	aa2c      	add	r2, sp, #176	; 0xb0
   14fd4:	6816      	ldr	r6, [r2, #0]
              std::min(params.filter_height, input_height - in_y_origin);
   14fd6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   14fd8:	4413      	add	r3, r2
   14fda:	932a      	str	r3, [sp, #168]	; 0xa8
      if (__b < __a)
   14fdc:	9a18      	ldr	r2, [sp, #96]	; 0x60
   14fde:	4293      	cmp	r3, r2
   14fe0:	f6ff af42 	blt.w	14e68 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1c8>
      return __a;
   14fe4:	ab18      	add	r3, sp, #96	; 0x60
   14fe6:	681d      	ldr	r5, [r3, #0]
          float filter_count = 0;
   14fe8:	2400      	movs	r4, #0
          float total = 0.f;
   14fea:	9401      	str	r4, [sp, #4]
   14fec:	e749      	b.n	14e82 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x1e2>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   14fee:	f001 f865 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   14ff2:	f001 f863 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   14ff6:	f001 f861 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   14ffa:	f001 f85f 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   14ffe:	f001 f85d 	bl	160bc <abort>
	return __b;
   15002:	ad11      	add	r5, sp, #68	; 0x44
   15004:	e7ad      	b.n	14f62 <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x2c2>
	return __b;
   15006:	ad10      	add	r5, sp, #64	; 0x40
   15008:	e7b1      	b.n	14f6e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x2ce>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   1500a:	f109 0901 	add.w	r9, r9, #1
   1500e:	e6e6      	b.n	14dde <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x13e>
   15010:	46d9      	mov	r9, fp
   15012:	46c3      	mov	fp, r8
    for (int out_y = 0; out_y < output_height; ++out_y) {
   15014:	f109 0901 	add.w	r9, r9, #1
   15018:	e6d8      	b.n	14dcc <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x12c>
  for (int batch = 0; batch < batches; ++batch) {
   1501a:	f10b 0b01 	add.w	fp, fp, #1
   1501e:	e6ce      	b.n	14dbe <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x11e>
    if (size_ > kMaxSmallSize) {
   15020:	9b24      	ldr	r3, [sp, #144]	; 0x90
   15022:	2b05      	cmp	r3, #5
   15024:	dd03      	ble.n	1502e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x38e>
      delete[] dims_pointer_;
   15026:	9825      	ldr	r0, [sp, #148]	; 0x94
   15028:	b108      	cbz	r0, 1502e <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x38e>
   1502a:	f001 f832 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
   1502e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   15030:	2b05      	cmp	r3, #5
   15032:	dd03      	ble.n	1503c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x39c>
      delete[] dims_pointer_;
   15034:	981f      	ldr	r0, [sp, #124]	; 0x7c
   15036:	b108      	cbz	r0, 1503c <_ZN6tflite23AveragePoolingEvalFloatEPK13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSC_+0x39c>
   15038:	f001 f82b 	bl	16092 <_ZdaPv>
                             tflite::micro::GetTensorData<float>(output));
}
   1503c:	b035      	add	sp, #212	; 0xd4
   1503e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00015042 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>:
}

void MaxPoolingEvalFloat(TfLiteContext* context, TfLiteNode* node,
                         TfLitePoolParams* params, const OpDataPooling* data,
                         const TfLiteEvalTensor* input,
                         TfLiteEvalTensor* output) {
   15042:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15046:	b0b5      	sub	sp, #212	; 0xd4
   15048:	9d3e      	ldr	r5, [sp, #248]	; 0xf8
   1504a:	9c3f      	ldr	r4, [sp, #252]	; 0xfc
  tflite::PoolParams op_params;
  op_params.stride_height = params->stride_height;
   1504c:	6891      	ldr	r1, [r2, #8]
   1504e:	9116      	str	r1, [sp, #88]	; 0x58
  op_params.stride_width = params->stride_width;
   15050:	6851      	ldr	r1, [r2, #4]
   15052:	9117      	str	r1, [sp, #92]	; 0x5c
  op_params.filter_height = params->filter_height;
   15054:	6911      	ldr	r1, [r2, #16]
   15056:	9118      	str	r1, [sp, #96]	; 0x60
  op_params.filter_width = params->filter_width;
   15058:	68d2      	ldr	r2, [r2, #12]
   1505a:	9219      	str	r2, [sp, #100]	; 0x64
  op_params.padding_values.height = data->padding.height;
   1505c:	685a      	ldr	r2, [r3, #4]
   1505e:	f8ad 2050 	strh.w	r2, [sp, #80]	; 0x50
  op_params.padding_values.width = data->padding.width;
   15062:	681a      	ldr	r2, [r3, #0]
   15064:	f8ad 204e 	strh.w	r2, [sp, #78]	; 0x4e
  op_params.float_activation_min = data->activation_min_f32;
   15068:	699a      	ldr	r2, [r3, #24]
   1506a:	921c      	str	r2, [sp, #112]	; 0x70
  op_params.float_activation_max = data->activation_max_f32;
   1506c:	69db      	ldr	r3, [r3, #28]
   1506e:	931d      	str	r3, [sp, #116]	; 0x74
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
   15070:	4629      	mov	r1, r5
   15072:	a81e      	add	r0, sp, #120	; 0x78
   15074:	f7ff fc4d 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
   15078:	4628      	mov	r0, r5
   1507a:	f7fe fe61 	bl	13d40 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
   1507e:	4682      	mov	sl, r0
                         tflite::micro::GetTensorData<float>(input),
                         tflite::micro::GetTensorShape(output),
   15080:	4621      	mov	r1, r4
   15082:	a824      	add	r0, sp, #144	; 0x90
   15084:	f7ff fc45 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
   15088:	4620      	mov	r0, r4
   1508a:	f7fe fe5f 	bl	13d4c <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
   1508e:	9000      	str	r0, [sp, #0]
  inline int32_t DimensionsCount() const { return size_; }
   15090:	9b1e      	ldr	r3, [sp, #120]	; 0x78
}

inline void MaxPool(const PoolParams& params, const RuntimeShape& input_shape,
                    const float* input_data, const RuntimeShape& output_shape,
                    float* output_data) {
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   15092:	2b04      	cmp	r3, #4
   15094:	f040 8081 	bne.w	1519a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x158>
   15098:	9b24      	ldr	r3, [sp, #144]	; 0x90
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   1509a:	2b04      	cmp	r3, #4
   1509c:	d17f      	bne.n	1519e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x15c>
    TFLITE_DCHECK_LT(i, size_);
   1509e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   150a0:	2b00      	cmp	r3, #0
   150a2:	dd7e      	ble.n	151a2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x160>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   150a4:	2b05      	cmp	r3, #5
   150a6:	dd7e      	ble.n	151a6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x164>
   150a8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   150aa:	681b      	ldr	r3, [r3, #0]
    TFLITE_DCHECK_LT(i, size_);
   150ac:	9a24      	ldr	r2, [sp, #144]	; 0x90
   150ae:	2a00      	cmp	r2, #0
   150b0:	dd7b      	ble.n	151aa <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x168>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   150b2:	2a05      	cmp	r2, #5
   150b4:	dd7b      	ble.n	151ae <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x16c>
   150b6:	9a25      	ldr	r2, [sp, #148]	; 0x94
   150b8:	6812      	ldr	r2, [r2, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   150ba:	429a      	cmp	r2, r3
   150bc:	d179      	bne.n	151b2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x170>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   150be:	9333      	str	r3, [sp, #204]	; 0xcc
    TFLITE_DCHECK_LT(i, size_);
   150c0:	9a24      	ldr	r2, [sp, #144]	; 0x90
   150c2:	2a00      	cmp	r2, #0
   150c4:	dd77      	ble.n	151b6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x174>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   150c6:	2a05      	cmp	r2, #5
   150c8:	dd77      	ble.n	151ba <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x178>
   150ca:	9a25      	ldr	r2, [sp, #148]	; 0x94
   150cc:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   150ce:	9232      	str	r2, [sp, #200]	; 0xc8
      if (__b < __a)
   150d0:	4293      	cmp	r3, r2
   150d2:	dc74      	bgt.n	151be <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x17c>
      return __a;
   150d4:	ab33      	add	r3, sp, #204	; 0xcc
   150d6:	681b      	ldr	r3, [r3, #0]
   150d8:	9306      	str	r3, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
   150da:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   150dc:	2b03      	cmp	r3, #3
   150de:	dd70      	ble.n	151c2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x180>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   150e0:	2b05      	cmp	r3, #5
   150e2:	dd70      	ble.n	151c6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x184>
   150e4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   150e6:	68db      	ldr	r3, [r3, #12]
    TFLITE_DCHECK_LT(i, size_);
   150e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
   150ea:	2a03      	cmp	r2, #3
   150ec:	dd6d      	ble.n	151ca <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x188>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   150ee:	2a05      	cmp	r2, #5
   150f0:	dd6d      	ble.n	151ce <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x18c>
   150f2:	9a25      	ldr	r2, [sp, #148]	; 0x94
   150f4:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   150f6:	429a      	cmp	r2, r3
   150f8:	d16b      	bne.n	151d2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x190>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   150fa:	9331      	str	r3, [sp, #196]	; 0xc4
    TFLITE_DCHECK_LT(i, size_);
   150fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
   150fe:	2a03      	cmp	r2, #3
   15100:	dd69      	ble.n	151d6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x194>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15102:	2a05      	cmp	r2, #5
   15104:	dd69      	ble.n	151da <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x198>
   15106:	9a25      	ldr	r2, [sp, #148]	; 0x94
   15108:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   1510a:	9230      	str	r2, [sp, #192]	; 0xc0
      if (__b < __a)
   1510c:	4293      	cmp	r3, r2
   1510e:	dc66      	bgt.n	151de <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x19c>
      return __a;
   15110:	ab31      	add	r3, sp, #196	; 0xc4
   15112:	681b      	ldr	r3, [r3, #0]
   15114:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
   15116:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   15118:	2b01      	cmp	r3, #1
   1511a:	dd62      	ble.n	151e2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1a0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1511c:	2b05      	cmp	r3, #5
   1511e:	dd62      	ble.n	151e6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1a4>
   15120:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15122:	685b      	ldr	r3, [r3, #4]
   15124:	930d      	str	r3, [sp, #52]	; 0x34
    TFLITE_DCHECK_LT(i, size_);
   15126:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   15128:	2b02      	cmp	r3, #2
   1512a:	dd5f      	ble.n	151ec <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1aa>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1512c:	2b05      	cmp	r3, #5
   1512e:	dd5f      	ble.n	151f0 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ae>
   15130:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15132:	689b      	ldr	r3, [r3, #8]
   15134:	930c      	str	r3, [sp, #48]	; 0x30
    TFLITE_DCHECK_LT(i, size_);
   15136:	9b24      	ldr	r3, [sp, #144]	; 0x90
   15138:	2b01      	cmp	r3, #1
   1513a:	dd5c      	ble.n	151f6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1b4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1513c:	2b05      	cmp	r3, #5
   1513e:	dd5c      	ble.n	151fa <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1b8>
   15140:	9b25      	ldr	r3, [sp, #148]	; 0x94
   15142:	685b      	ldr	r3, [r3, #4]
   15144:	930b      	str	r3, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
   15146:	9b24      	ldr	r3, [sp, #144]	; 0x90
   15148:	2b02      	cmp	r3, #2
   1514a:	dd59      	ble.n	15200 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1be>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1514c:	2b05      	cmp	r3, #5
   1514e:	dd59      	ble.n	15204 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1c2>
   15150:	9b25      	ldr	r3, [sp, #148]	; 0x94
   15152:	689b      	ldr	r3, [r3, #8]
   15154:	930a      	str	r3, [sp, #40]	; 0x28
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  const int stride_height = params.stride_height;
   15156:	9b16      	ldr	r3, [sp, #88]	; 0x58
   15158:	9308      	str	r3, [sp, #32]
  const int stride_width = params.stride_width;
   1515a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   1515c:	9309      	str	r3, [sp, #36]	; 0x24
  for (int batch = 0; batch < batches; ++batch) {
   1515e:	f04f 0b00 	mov.w	fp, #0
   15162:	46d9      	mov	r9, fp
   15164:	46d3      	mov	fp, sl
   15166:	9b06      	ldr	r3, [sp, #24]
   15168:	4599      	cmp	r9, r3
   1516a:	f280 8127 	bge.w	153bc <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37a>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   1516e:	f04f 0a00 	mov.w	sl, #0
   15172:	46d8      	mov	r8, fp
   15174:	46cb      	mov	fp, r9
   15176:	46d1      	mov	r9, sl
   15178:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1517a:	4599      	cmp	r9, r3
   1517c:	f280 8119 	bge.w	153b2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x370>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   15180:	f04f 0a00 	mov.w	sl, #0
   15184:	464f      	mov	r7, r9
   15186:	4653      	mov	r3, sl
   15188:	46c2      	mov	sl, r8
   1518a:	4698      	mov	r8, r3
   1518c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1518e:	4598      	cmp	r8, r3
   15190:	f280 810b 	bge.w	153aa <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x368>
        for (int channel = 0; channel < depth; ++channel) {
   15194:	f04f 0900 	mov.w	r9, #0
   15198:	e0ba      	b.n	15310 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2ce>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   1519a:	f000 ff8f 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   1519e:	f000 ff8d 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   151a2:	f000 ff8b 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151a6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   151a8:	e780      	b.n	150ac <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x6a>
    TFLITE_DCHECK_LT(i, size_);
   151aa:	f000 ff87 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151ae:	9a25      	ldr	r2, [sp, #148]	; 0x94
   151b0:	e783      	b.n	150ba <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x78>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   151b2:	f000 ff83 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   151b6:	f000 ff81 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151ba:	9a25      	ldr	r2, [sp, #148]	; 0x94
   151bc:	e787      	b.n	150ce <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x8c>
	return __b;
   151be:	ab32      	add	r3, sp, #200	; 0xc8
   151c0:	e789      	b.n	150d6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x94>
    TFLITE_DCHECK_LT(i, size_);
   151c2:	f000 ff7b 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
   151c8:	e78e      	b.n	150e8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xa6>
    TFLITE_DCHECK_LT(i, size_);
   151ca:	f000 ff77 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151ce:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   151d0:	e791      	b.n	150f6 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xb4>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   151d2:	f000 ff73 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   151d6:	f000 ff71 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151da:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   151dc:	e795      	b.n	1510a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xc8>
   151de:	ab30      	add	r3, sp, #192	; 0xc0
   151e0:	e797      	b.n	15112 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xd0>
    TFLITE_DCHECK_LT(i, size_);
   151e2:	f000 ff6b 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151e6:	9b20      	ldr	r3, [sp, #128]	; 0x80
   151e8:	930d      	str	r3, [sp, #52]	; 0x34
   151ea:	e79c      	b.n	15126 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xe4>
    TFLITE_DCHECK_LT(i, size_);
   151ec:	f000 ff66 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
   151f2:	930c      	str	r3, [sp, #48]	; 0x30
   151f4:	e79f      	b.n	15136 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xf4>
    TFLITE_DCHECK_LT(i, size_);
   151f6:	f000 ff61 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   151fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
   151fc:	930b      	str	r3, [sp, #44]	; 0x2c
   151fe:	e7a2      	b.n	15146 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x104>
    TFLITE_DCHECK_LT(i, size_);
   15200:	f000 ff5c 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15204:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   15206:	930a      	str	r3, [sp, #40]	; 0x28
   15208:	e7a5      	b.n	15156 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x114>
	return __b;
   1520a:	a92e      	add	r1, sp, #184	; 0xb8
   1520c:	e099      	b.n	15342 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x300>
	return __b;
   1520e:	aa2d      	add	r2, sp, #180	; 0xb4
   15210:	e0a1      	b.n	15356 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x314>
	return __b;
   15212:	aa2b      	add	r2, sp, #172	; 0xac
   15214:	e0a9      	b.n	1536a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x328>
	return __b;
   15216:	ab2a      	add	r3, sp, #168	; 0xa8
   15218:	e0b0      	b.n	1537c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x33a>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   1521a:	f000 ff4f 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1521e:	f000 ff4d 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15222:	f000 ff4b 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15226:	f000 ff49 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1522a:	f000 ff47 	bl	160bc <abort>
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
                 ++filter_x) {
              const int in_x = in_x_origin + filter_x;
              const int in_y = in_y_origin + filter_y;
              max = std::max(
   1522e:	6833      	ldr	r3, [r6, #0]
   15230:	930f      	str	r3, [sp, #60]	; 0x3c
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   15232:	3501      	adds	r5, #1
   15234:	9b04      	ldr	r3, [sp, #16]
   15236:	42ab      	cmp	r3, r5
   15238:	dd2d      	ble.n	15296 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x254>
              const int in_x = in_x_origin + filter_x;
   1523a:	9b01      	ldr	r3, [sp, #4]
   1523c:	1958      	adds	r0, r3, r5
              const int in_y = in_y_origin + filter_y;
   1523e:	9b02      	ldr	r3, [sp, #8]
   15240:	191e      	adds	r6, r3, r4
  inline int32_t DimensionsCount() const { return size_; }
   15242:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15244:	2b04      	cmp	r3, #4
   15246:	d1e8      	bne.n	1521a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d8>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15248:	f1bb 0f00 	cmp.w	fp, #0
   1524c:	dbe7      	blt.n	1521e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1dc>
   1524e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15250:	459b      	cmp	fp, r3
   15252:	dae4      	bge.n	1521e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1dc>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15254:	2e00      	cmp	r6, #0
   15256:	dbe4      	blt.n	15222 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e0>
   15258:	9920      	ldr	r1, [sp, #128]	; 0x80
   1525a:	428e      	cmp	r6, r1
   1525c:	dae1      	bge.n	15222 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e0>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   1525e:	2800      	cmp	r0, #0
   15260:	dbe1      	blt.n	15226 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e4>
   15262:	9a21      	ldr	r2, [sp, #132]	; 0x84
   15264:	4290      	cmp	r0, r2
   15266:	dade      	bge.n	15226 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e4>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15268:	f1b9 0f00 	cmp.w	r9, #0
   1526c:	dbdd      	blt.n	1522a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e8>
   1526e:	9b22      	ldr	r3, [sp, #136]	; 0x88
   15270:	4599      	cmp	r9, r3
   15272:	dada      	bge.n	1522a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e8>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   15274:	fb01 610b 	mla	r1, r1, fp, r6
   15278:	fb01 0202 	mla	r2, r1, r2, r0
   1527c:	fb02 9303 	mla	r3, r2, r3, r9
                  max,
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)]);
   15280:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
      if (__a < __b)
   15284:	f85a 1023 	ldr.w	r1, [sl, r3, lsl #2]
   15288:	980f      	ldr	r0, [sp, #60]	; 0x3c
   1528a:	f7eb fedf 	bl	104c <__aeabi_fcmplt>
   1528e:	2800      	cmp	r0, #0
   15290:	d1cd      	bne.n	1522e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ec>
      return __a;
   15292:	ae0f      	add	r6, sp, #60	; 0x3c
   15294:	e7cb      	b.n	1522e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ec>
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   15296:	3401      	adds	r4, #1
   15298:	9b05      	ldr	r3, [sp, #20]
   1529a:	42a3      	cmp	r3, r4
   1529c:	dd01      	ble.n	152a2 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x260>
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   1529e:	9d03      	ldr	r5, [sp, #12]
   152a0:	e7c8      	b.n	15234 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f2>
            }
          }
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
              ActivationFunctionWithMinMax(max, params.float_activation_min,
   152a2:	980f      	ldr	r0, [sp, #60]	; 0x3c
   152a4:	991c      	ldr	r1, [sp, #112]	; 0x70
                                           params.float_activation_max);
   152a6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
  inline int32_t DimensionsCount() const { return size_; }
   152a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   152aa:	2b04      	cmp	r3, #4
   152ac:	d16c      	bne.n	15388 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x346>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   152ae:	f1bb 0f00 	cmp.w	fp, #0
   152b2:	db6b      	blt.n	1538c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x34a>
   152b4:	9b25      	ldr	r3, [sp, #148]	; 0x94
   152b6:	459b      	cmp	fp, r3
   152b8:	da68      	bge.n	1538c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x34a>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   152ba:	2f00      	cmp	r7, #0
   152bc:	db68      	blt.n	15390 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x34e>
   152be:	9a26      	ldr	r2, [sp, #152]	; 0x98
   152c0:	4297      	cmp	r7, r2
   152c2:	da65      	bge.n	15390 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x34e>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   152c4:	f1b8 0f00 	cmp.w	r8, #0
   152c8:	db64      	blt.n	15394 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x352>
   152ca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   152cc:	4598      	cmp	r8, r3
   152ce:	da61      	bge.n	15394 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x352>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   152d0:	f1b9 0f00 	cmp.w	r9, #0
   152d4:	db60      	blt.n	15398 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x356>
   152d6:	9c28      	ldr	r4, [sp, #160]	; 0xa0
   152d8:	45a1      	cmp	r9, r4
   152da:	da5d      	bge.n	15398 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x356>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   152dc:	fb02 720b 	mla	r2, r2, fp, r7
   152e0:	fb02 8303 	mla	r3, r2, r3, r8
   152e4:	fb03 9404 	mla	r4, r3, r4, r9
   152e8:	9012      	str	r0, [sp, #72]	; 0x48
   152ea:	9111      	str	r1, [sp, #68]	; 0x44
   152ec:	9610      	str	r6, [sp, #64]	; 0x40
      if (__a < __b)
   152ee:	f7eb fead 	bl	104c <__aeabi_fcmplt>
   152f2:	2800      	cmp	r0, #0
   152f4:	d152      	bne.n	1539c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x35a>
      return __a;
   152f6:	ad12      	add	r5, sp, #72	; 0x48
      if (__b < __a)
   152f8:	6829      	ldr	r1, [r5, #0]
   152fa:	4630      	mov	r0, r6
   152fc:	f7eb fea6 	bl	104c <__aeabi_fcmplt>
   15300:	2800      	cmp	r0, #0
   15302:	d14d      	bne.n	153a0 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x35e>
   15304:	682b      	ldr	r3, [r5, #0]
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
   15306:	9a00      	ldr	r2, [sp, #0]
   15308:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        for (int channel = 0; channel < depth; ++channel) {
   1530c:	f109 0901 	add.w	r9, r9, #1
   15310:	9b07      	ldr	r3, [sp, #28]
   15312:	4599      	cmp	r9, r3
   15314:	da46      	bge.n	153a4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x362>
              (out_x * stride_width) - params.padding_values.width;
   15316:	9b09      	ldr	r3, [sp, #36]	; 0x24
   15318:	fb08 f203 	mul.w	r2, r8, r3
   1531c:	f9bd 104e 	ldrsh.w	r1, [sp, #78]	; 0x4e
          const int in_x_origin =
   15320:	1a53      	subs	r3, r2, r1
   15322:	9301      	str	r3, [sp, #4]
              (out_y * stride_height) - params.padding_values.height;
   15324:	9b08      	ldr	r3, [sp, #32]
   15326:	fb07 f003 	mul.w	r0, r7, r3
   1532a:	f9bd 3050 	ldrsh.w	r3, [sp, #80]	; 0x50
          const int in_y_origin =
   1532e:	1ac4      	subs	r4, r0, r3
   15330:	9402      	str	r4, [sp, #8]
          const int filter_x_start = std::max(0, -in_x_origin);
   15332:	2400      	movs	r4, #0
   15334:	942f      	str	r4, [sp, #188]	; 0xbc
   15336:	1a8a      	subs	r2, r1, r2
   15338:	922e      	str	r2, [sp, #184]	; 0xb8
      if (__a < __b)
   1533a:	42a2      	cmp	r2, r4
   1533c:	f73f af65 	bgt.w	1520a <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1c8>
      return __a;
   15340:	a92f      	add	r1, sp, #188	; 0xbc
   15342:	6809      	ldr	r1, [r1, #0]
   15344:	9103      	str	r1, [sp, #12]
              std::min(params.filter_width, input_width - in_x_origin);
   15346:	990c      	ldr	r1, [sp, #48]	; 0x30
   15348:	440a      	add	r2, r1
   1534a:	922d      	str	r2, [sp, #180]	; 0xb4
      if (__b < __a)
   1534c:	9919      	ldr	r1, [sp, #100]	; 0x64
   1534e:	428a      	cmp	r2, r1
   15350:	f6ff af5d 	blt.w	1520e <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1cc>
      return __a;
   15354:	aa19      	add	r2, sp, #100	; 0x64
   15356:	6812      	ldr	r2, [r2, #0]
   15358:	9204      	str	r2, [sp, #16]
          const int filter_y_start = std::max(0, -in_y_origin);
   1535a:	2200      	movs	r2, #0
   1535c:	922c      	str	r2, [sp, #176]	; 0xb0
   1535e:	1a1b      	subs	r3, r3, r0
   15360:	932b      	str	r3, [sp, #172]	; 0xac
      if (__a < __b)
   15362:	4293      	cmp	r3, r2
   15364:	f73f af55 	bgt.w	15212 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d0>
      return __a;
   15368:	aa2c      	add	r2, sp, #176	; 0xb0
   1536a:	6814      	ldr	r4, [r2, #0]
              std::min(params.filter_height, input_height - in_y_origin);
   1536c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   1536e:	4413      	add	r3, r2
   15370:	932a      	str	r3, [sp, #168]	; 0xa8
      if (__b < __a)
   15372:	9a18      	ldr	r2, [sp, #96]	; 0x60
   15374:	4293      	cmp	r3, r2
   15376:	f6ff af4e 	blt.w	15216 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d4>
      return __a;
   1537a:	ab18      	add	r3, sp, #96	; 0x60
   1537c:	681b      	ldr	r3, [r3, #0]
   1537e:	9305      	str	r3, [sp, #20]
          float max = std::numeric_limits<float>::lowest();
   15380:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
   15384:	930f      	str	r3, [sp, #60]	; 0x3c
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   15386:	e787      	b.n	15298 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x256>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15388:	f000 fe98 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1538c:	f000 fe96 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15390:	f000 fe94 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15394:	f000 fe92 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15398:	f000 fe90 	bl	160bc <abort>
	return __b;
   1539c:	ad11      	add	r5, sp, #68	; 0x44
   1539e:	e7ab      	b.n	152f8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2b6>
	return __b;
   153a0:	ad10      	add	r5, sp, #64	; 0x40
   153a2:	e7af      	b.n	15304 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2c2>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   153a4:	f108 0801 	add.w	r8, r8, #1
   153a8:	e6f0      	b.n	1518c <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x14a>
   153aa:	46d0      	mov	r8, sl
    for (int out_y = 0; out_y < output_height; ++out_y) {
   153ac:	f107 0901 	add.w	r9, r7, #1
   153b0:	e6e2      	b.n	15178 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x136>
   153b2:	46d9      	mov	r9, fp
   153b4:	46c3      	mov	fp, r8
  for (int batch = 0; batch < batches; ++batch) {
   153b6:	f109 0901 	add.w	r9, r9, #1
   153ba:	e6d4      	b.n	15166 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x124>
    if (size_ > kMaxSmallSize) {
   153bc:	9b24      	ldr	r3, [sp, #144]	; 0x90
   153be:	2b05      	cmp	r3, #5
   153c0:	dd03      	ble.n	153ca <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x388>
      delete[] dims_pointer_;
   153c2:	9825      	ldr	r0, [sp, #148]	; 0x94
   153c4:	b108      	cbz	r0, 153ca <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x388>
   153c6:	f000 fe64 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
   153ca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   153cc:	2b05      	cmp	r3, #5
   153ce:	dd03      	ble.n	153d8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x396>
      delete[] dims_pointer_;
   153d0:	981f      	ldr	r0, [sp, #124]	; 0x7c
   153d2:	b108      	cbz	r0, 153d8 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x396>
   153d4:	f000 fe5d 	bl	16092 <_ZdaPv>
                         tflite::micro::GetTensorData<float>(output));
}
   153d8:	b035      	add	sp, #212	; 0xd4
   153da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000153de <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_>:
                                 TfLiteEvalTensor* output) {
   153de:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   153e2:	b0b1      	sub	sp, #196	; 0xc4
   153e4:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
   153e6:	9d3b      	ldr	r5, [sp, #236]	; 0xec
  TFLITE_DCHECK(input->type == kTfLiteInt8);
   153e8:	7a21      	ldrb	r1, [r4, #8]
   153ea:	2909      	cmp	r1, #9
   153ec:	f040 80a0 	bne.w	15530 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x152>
  op_params.stride_height = params->stride_height;
   153f0:	6891      	ldr	r1, [r2, #8]
   153f2:	9112      	str	r1, [sp, #72]	; 0x48
  op_params.stride_width = params->stride_width;
   153f4:	6851      	ldr	r1, [r2, #4]
   153f6:	9113      	str	r1, [sp, #76]	; 0x4c
  op_params.filter_height = params->filter_height;
   153f8:	6911      	ldr	r1, [r2, #16]
   153fa:	9114      	str	r1, [sp, #80]	; 0x50
  op_params.filter_width = params->filter_width;
   153fc:	68d2      	ldr	r2, [r2, #12]
   153fe:	9215      	str	r2, [sp, #84]	; 0x54
  op_params.padding_values.height = data->padding.height;
   15400:	685a      	ldr	r2, [r3, #4]
   15402:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
  op_params.padding_values.width = data->padding.width;
   15406:	681a      	ldr	r2, [r3, #0]
   15408:	f8ad 203e 	strh.w	r2, [sp, #62]	; 0x3e
  op_params.quantized_activation_min = data->activation_min;
   1540c:	691a      	ldr	r2, [r3, #16]
   1540e:	9216      	str	r2, [sp, #88]	; 0x58
  op_params.quantized_activation_max = data->activation_max;
   15410:	695b      	ldr	r3, [r3, #20]
   15412:	9317      	str	r3, [sp, #92]	; 0x5c
      op_params, tflite::micro::GetTensorShape(input),
   15414:	4621      	mov	r1, r4
   15416:	a81a      	add	r0, sp, #104	; 0x68
   15418:	f7ff fa7b 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::AveragePool(
   1541c:	4620      	mov	r0, r4
   1541e:	f7fe fc99 	bl	13d54 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
   15422:	9004      	str	r0, [sp, #16]
      tflite::micro::GetTensorShape(output),
   15424:	4629      	mov	r1, r5
   15426:	a820      	add	r0, sp, #128	; 0x80
   15428:	f7ff fa73 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::AveragePool(
   1542c:	4628      	mov	r0, r5
   1542e:	f7fe fc97 	bl	13d60 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
   15432:	9005      	str	r0, [sp, #20]

inline bool AveragePool(const PoolParams& params,
                        const RuntimeShape& input_shape,
                        const int8_t* input_data,
                        const RuntimeShape& output_shape, int8_t* output_data) {
  TFLITE_DCHECK_LE(params.quantized_activation_min,
   15434:	9a16      	ldr	r2, [sp, #88]	; 0x58
   15436:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   15438:	429a      	cmp	r2, r3
   1543a:	dc7b      	bgt.n	15534 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x156>
  inline int32_t DimensionsCount() const { return size_; }
   1543c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
                   params.quantized_activation_max);
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   1543e:	2b04      	cmp	r3, #4
   15440:	d17a      	bne.n	15538 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x15a>
   15442:	9b20      	ldr	r3, [sp, #128]	; 0x80
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   15444:	2b04      	cmp	r3, #4
   15446:	d179      	bne.n	1553c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x15e>
    TFLITE_DCHECK_LT(i, size_);
   15448:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   1544a:	2b00      	cmp	r3, #0
   1544c:	dd78      	ble.n	15540 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x162>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1544e:	2b05      	cmp	r3, #5
   15450:	dd78      	ble.n	15544 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x166>
   15452:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   15454:	681b      	ldr	r3, [r3, #0]
    TFLITE_DCHECK_LT(i, size_);
   15456:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15458:	2a00      	cmp	r2, #0
   1545a:	dd75      	ble.n	15548 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x16a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1545c:	2a05      	cmp	r2, #5
   1545e:	dd75      	ble.n	1554c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x16e>
   15460:	9a21      	ldr	r2, [sp, #132]	; 0x84
   15462:	6812      	ldr	r2, [r2, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15464:	429a      	cmp	r2, r3
   15466:	d173      	bne.n	15550 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x172>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   15468:	932f      	str	r3, [sp, #188]	; 0xbc
    TFLITE_DCHECK_LT(i, size_);
   1546a:	9a20      	ldr	r2, [sp, #128]	; 0x80
   1546c:	2a00      	cmp	r2, #0
   1546e:	dd71      	ble.n	15554 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x176>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15470:	2a05      	cmp	r2, #5
   15472:	dd71      	ble.n	15558 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x17a>
   15474:	9a21      	ldr	r2, [sp, #132]	; 0x84
   15476:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   15478:	922e      	str	r2, [sp, #184]	; 0xb8
      if (__b < __a)
   1547a:	4293      	cmp	r3, r2
   1547c:	dc6e      	bgt.n	1555c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x17e>
      return __a;
   1547e:	ab2f      	add	r3, sp, #188	; 0xbc
   15480:	681b      	ldr	r3, [r3, #0]
   15482:	9306      	str	r3, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
   15484:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   15486:	2b03      	cmp	r3, #3
   15488:	dd6a      	ble.n	15560 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x182>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1548a:	2b05      	cmp	r3, #5
   1548c:	dd6a      	ble.n	15564 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x186>
   1548e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   15490:	68db      	ldr	r3, [r3, #12]
    TFLITE_DCHECK_LT(i, size_);
   15492:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15494:	2a03      	cmp	r2, #3
   15496:	dd67      	ble.n	15568 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x18a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15498:	2a05      	cmp	r2, #5
   1549a:	dd67      	ble.n	1556c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x18e>
   1549c:	9a21      	ldr	r2, [sp, #132]	; 0x84
   1549e:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   154a0:	429a      	cmp	r2, r3
   154a2:	d165      	bne.n	15570 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x192>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   154a4:	932d      	str	r3, [sp, #180]	; 0xb4
    TFLITE_DCHECK_LT(i, size_);
   154a6:	9a20      	ldr	r2, [sp, #128]	; 0x80
   154a8:	2a03      	cmp	r2, #3
   154aa:	dd63      	ble.n	15574 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x196>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154ac:	2a05      	cmp	r2, #5
   154ae:	dd63      	ble.n	15578 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x19a>
   154b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
   154b2:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   154b4:	922c      	str	r2, [sp, #176]	; 0xb0
      if (__b < __a)
   154b6:	4293      	cmp	r3, r2
   154b8:	dc60      	bgt.n	1557c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x19e>
      return __a;
   154ba:	ab2d      	add	r3, sp, #180	; 0xb4
   154bc:	681b      	ldr	r3, [r3, #0]
   154be:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
   154c0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   154c2:	2b01      	cmp	r3, #1
   154c4:	dd5c      	ble.n	15580 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1a2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154c6:	2b05      	cmp	r3, #5
   154c8:	dd5c      	ble.n	15584 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1a6>
   154ca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   154cc:	685b      	ldr	r3, [r3, #4]
   154ce:	930a      	str	r3, [sp, #40]	; 0x28
    TFLITE_DCHECK_LT(i, size_);
   154d0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   154d2:	2b02      	cmp	r3, #2
   154d4:	dd59      	ble.n	1558a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154d6:	2b05      	cmp	r3, #5
   154d8:	dd59      	ble.n	1558e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1b0>
   154da:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   154dc:	689b      	ldr	r3, [r3, #8]
   154de:	9309      	str	r3, [sp, #36]	; 0x24
    TFLITE_DCHECK_LT(i, size_);
   154e0:	9b20      	ldr	r3, [sp, #128]	; 0x80
   154e2:	2b01      	cmp	r3, #1
   154e4:	dd56      	ble.n	15594 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1b6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154e6:	2b05      	cmp	r3, #5
   154e8:	dd56      	ble.n	15598 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ba>
   154ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
   154ec:	685b      	ldr	r3, [r3, #4]
   154ee:	9308      	str	r3, [sp, #32]
    TFLITE_DCHECK_LT(i, size_);
   154f0:	9b20      	ldr	r3, [sp, #128]	; 0x80
   154f2:	2b02      	cmp	r3, #2
   154f4:	dd53      	ble.n	1559e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1c0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   154f6:	2b05      	cmp	r3, #5
   154f8:	dd53      	ble.n	155a2 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1c4>
   154fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
   154fc:	689b      	ldr	r3, [r3, #8]
   154fe:	930d      	str	r3, [sp, #52]	; 0x34
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  const int stride_height = params.stride_height;
   15500:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15502:	930b      	str	r3, [sp, #44]	; 0x2c
  const int stride_width = params.stride_width;
   15504:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   15506:	930c      	str	r3, [sp, #48]	; 0x30
  for (int batch = 0; batch < batches; ++batch) {
   15508:	f04f 0800 	mov.w	r8, #0
   1550c:	9b06      	ldr	r3, [sp, #24]
   1550e:	4598      	cmp	r8, r3
   15510:	f280 8123 	bge.w	1575a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x37c>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   15514:	2700      	movs	r7, #0
   15516:	46c6      	mov	lr, r8
   15518:	46b8      	mov	r8, r7
   1551a:	9b08      	ldr	r3, [sp, #32]
   1551c:	4598      	cmp	r8, r3
   1551e:	f280 8119 	bge.w	15754 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x376>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   15522:	2600      	movs	r6, #0
   15524:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   15526:	429e      	cmp	r6, r3
   15528:	f280 8111 	bge.w	1574e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x370>
        for (int channel = 0; channel < depth; ++channel) {
   1552c:	2200      	movs	r2, #0
   1552e:	e0bc      	b.n	156aa <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x2cc>
  TFLITE_DCHECK(input->type == kTfLiteInt8);
   15530:	f000 fdc4 	bl	160bc <abort>
  TFLITE_DCHECK_LE(params.quantized_activation_min,
   15534:	f000 fdc2 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   15538:	f000 fdc0 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   1553c:	f000 fdbe 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   15540:	f000 fdbc 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15544:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   15546:	e786      	b.n	15456 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x78>
    TFLITE_DCHECK_LT(i, size_);
   15548:	f000 fdb8 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1554c:	9a21      	ldr	r2, [sp, #132]	; 0x84
   1554e:	e789      	b.n	15464 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x86>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15550:	f000 fdb4 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   15554:	f000 fdb2 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15558:	9a21      	ldr	r2, [sp, #132]	; 0x84
   1555a:	e78d      	b.n	15478 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x9a>
	return __b;
   1555c:	ab2e      	add	r3, sp, #184	; 0xb8
   1555e:	e78f      	b.n	15480 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xa2>
    TFLITE_DCHECK_LT(i, size_);
   15560:	f000 fdac 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15564:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   15566:	e794      	b.n	15492 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xb4>
    TFLITE_DCHECK_LT(i, size_);
   15568:	f000 fda8 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1556c:	9a24      	ldr	r2, [sp, #144]	; 0x90
   1556e:	e797      	b.n	154a0 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xc2>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15570:	f000 fda4 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   15574:	f000 fda2 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15578:	9a24      	ldr	r2, [sp, #144]	; 0x90
   1557a:	e79b      	b.n	154b4 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xd6>
   1557c:	ab2c      	add	r3, sp, #176	; 0xb0
   1557e:	e79d      	b.n	154bc <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xde>
    TFLITE_DCHECK_LT(i, size_);
   15580:	f000 fd9c 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15584:	9b1c      	ldr	r3, [sp, #112]	; 0x70
   15586:	930a      	str	r3, [sp, #40]	; 0x28
   15588:	e7a2      	b.n	154d0 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0xf2>
    TFLITE_DCHECK_LT(i, size_);
   1558a:	f000 fd97 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1558e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   15590:	9309      	str	r3, [sp, #36]	; 0x24
   15592:	e7a5      	b.n	154e0 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x102>
    TFLITE_DCHECK_LT(i, size_);
   15594:	f000 fd92 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15598:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1559a:	9308      	str	r3, [sp, #32]
   1559c:	e7a8      	b.n	154f0 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x112>
    TFLITE_DCHECK_LT(i, size_);
   1559e:	f000 fd8d 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   155a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   155a4:	930d      	str	r3, [sp, #52]	; 0x34
   155a6:	e7ab      	b.n	15500 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x122>
	return __b;
   155a8:	a82a      	add	r0, sp, #168	; 0xa8
   155aa:	e097      	b.n	156dc <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x2fe>
	return __b;
   155ac:	a929      	add	r1, sp, #164	; 0xa4
   155ae:	e09f      	b.n	156f0 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x312>
	return __b;
   155b0:	a927      	add	r1, sp, #156	; 0x9c
   155b2:	e0a7      	b.n	15704 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x326>
	return __b;
   155b4:	ab26      	add	r3, sp, #152	; 0x98
   155b6:	e0ae      	b.n	15716 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x338>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   155b8:	f000 fd80 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   155bc:	f000 fd7e 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   155c0:	f000 fd7c 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   155c4:	f000 fd7a 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   155c8:	f000 fd78 	bl	160bc <abort>
          const int filter_y_start = std::max(0, -in_y_origin);
          const int filter_y_end =
              std::min(params.filter_height, input_height - in_y_origin);
          int32_t acc = 0;
          int filter_count = 0;
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   155cc:	3101      	adds	r1, #1
   155ce:	9803      	ldr	r0, [sp, #12]
   155d0:	4288      	cmp	r0, r1
   155d2:	dd2f      	ble.n	15634 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x256>
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   155d4:	9801      	ldr	r0, [sp, #4]
   155d6:	9c02      	ldr	r4, [sp, #8]
   155d8:	4284      	cmp	r4, r0
   155da:	ddf7      	ble.n	155cc <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ee>
                 ++filter_x) {
              const int in_x = in_x_origin + filter_x;
   155dc:	eb0c 0700 	add.w	r7, ip, r0
              const int in_y = in_y_origin + filter_y;
   155e0:	eb09 0a01 	add.w	sl, r9, r1
  inline int32_t DimensionsCount() const { return size_; }
   155e4:	9d1a      	ldr	r5, [sp, #104]	; 0x68
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   155e6:	2d04      	cmp	r5, #4
   155e8:	d1e6      	bne.n	155b8 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1da>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   155ea:	f1be 0f00 	cmp.w	lr, #0
   155ee:	dbe5      	blt.n	155bc <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1de>
   155f0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
   155f2:	45ae      	cmp	lr, r5
   155f4:	dae2      	bge.n	155bc <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1de>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   155f6:	f1ba 0f00 	cmp.w	sl, #0
   155fa:	dbe1      	blt.n	155c0 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1e2>
   155fc:	f8dd b070 	ldr.w	fp, [sp, #112]	; 0x70
   15600:	45da      	cmp	sl, fp
   15602:	dadd      	bge.n	155c0 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1e2>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15604:	2f00      	cmp	r7, #0
   15606:	dbdd      	blt.n	155c4 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1e6>
   15608:	9d1d      	ldr	r5, [sp, #116]	; 0x74
   1560a:	42af      	cmp	r7, r5
   1560c:	dada      	bge.n	155c4 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1e6>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1560e:	2a00      	cmp	r2, #0
   15610:	dbda      	blt.n	155c8 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ea>
   15612:	9c1e      	ldr	r4, [sp, #120]	; 0x78
   15614:	42a2      	cmp	r2, r4
   15616:	dad7      	bge.n	155c8 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ea>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   15618:	fb0b aa0e 	mla	sl, fp, lr, sl
   1561c:	fb0a 7705 	mla	r7, sl, r5, r7
   15620:	fb07 2404 	mla	r4, r7, r4, r2
              acc +=
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)];
   15624:	9d04      	ldr	r5, [sp, #16]
   15626:	572d      	ldrsb	r5, [r5, r4]
              acc +=
   15628:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   1562a:	442c      	add	r4, r5
   1562c:	940e      	str	r4, [sp, #56]	; 0x38
              filter_count++;
   1562e:	3301      	adds	r3, #1
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   15630:	3001      	adds	r0, #1
   15632:	e7d0      	b.n	155d6 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1f8>
            }
          }
          if (filter_count == 0) return false;
   15634:	2b00      	cmp	r3, #0
   15636:	f000 8090 	beq.w	1575a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x37c>
          // Round to the closest integer value.
          acc = acc > 0 ? (acc + filter_count / 2) / filter_count
   1563a:	990e      	ldr	r1, [sp, #56]	; 0x38
   1563c:	2900      	cmp	r1, #0
   1563e:	dd6f      	ble.n	15720 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x342>
   15640:	eb03 70d3 	add.w	r0, r3, r3, lsr #31
   15644:	eb01 0160 	add.w	r1, r1, r0, asr #1
   15648:	fb91 f3f3 	sdiv	r3, r1, r3
   1564c:	930e      	str	r3, [sp, #56]	; 0x38
      if (__a < __b)
   1564e:	9916      	ldr	r1, [sp, #88]	; 0x58
   15650:	428b      	cmp	r3, r1
   15652:	db6c      	blt.n	1572e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x350>
      return __a;
   15654:	ab0e      	add	r3, sp, #56	; 0x38
                        : (acc - filter_count / 2) / filter_count;
          acc = std::max(acc, params.quantized_activation_min);
   15656:	681b      	ldr	r3, [r3, #0]
   15658:	930e      	str	r3, [sp, #56]	; 0x38
      if (__b < __a)
   1565a:	9917      	ldr	r1, [sp, #92]	; 0x5c
   1565c:	428b      	cmp	r3, r1
   1565e:	dc68      	bgt.n	15732 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x354>
      return __a;
   15660:	ab0e      	add	r3, sp, #56	; 0x38
          acc = std::min(acc, params.quantized_activation_max);
   15662:	681c      	ldr	r4, [r3, #0]
   15664:	940e      	str	r4, [sp, #56]	; 0x38
  inline int32_t DimensionsCount() const { return size_; }
   15666:	9b20      	ldr	r3, [sp, #128]	; 0x80
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15668:	2b04      	cmp	r3, #4
   1566a:	d164      	bne.n	15736 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x358>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1566c:	f1be 0f00 	cmp.w	lr, #0
   15670:	db63      	blt.n	1573a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x35c>
   15672:	9b21      	ldr	r3, [sp, #132]	; 0x84
   15674:	459e      	cmp	lr, r3
   15676:	da60      	bge.n	1573a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x35c>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15678:	f1b8 0f00 	cmp.w	r8, #0
   1567c:	db5f      	blt.n	1573e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x360>
   1567e:	9822      	ldr	r0, [sp, #136]	; 0x88
   15680:	4580      	cmp	r8, r0
   15682:	da5c      	bge.n	1573e <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x360>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15684:	2e00      	cmp	r6, #0
   15686:	db5c      	blt.n	15742 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x364>
   15688:	9923      	ldr	r1, [sp, #140]	; 0x8c
   1568a:	428e      	cmp	r6, r1
   1568c:	da59      	bge.n	15742 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x364>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   1568e:	2a00      	cmp	r2, #0
   15690:	db59      	blt.n	15746 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x368>
   15692:	9b24      	ldr	r3, [sp, #144]	; 0x90
   15694:	429a      	cmp	r2, r3
   15696:	da56      	bge.n	15746 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x368>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   15698:	fb00 800e 	mla	r0, r0, lr, r8
   1569c:	fb00 6101 	mla	r1, r0, r1, r6
   156a0:	fb01 2303 	mla	r3, r1, r3, r2
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
   156a4:	9905      	ldr	r1, [sp, #20]
   156a6:	54cc      	strb	r4, [r1, r3]
        for (int channel = 0; channel < depth; ++channel) {
   156a8:	3201      	adds	r2, #1
   156aa:	9b07      	ldr	r3, [sp, #28]
   156ac:	429a      	cmp	r2, r3
   156ae:	da4c      	bge.n	1574a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x36c>
              (out_x * stride_width) - params.padding_values.width;
   156b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   156b2:	fb06 f103 	mul.w	r1, r6, r3
   156b6:	f9bd 003e 	ldrsh.w	r0, [sp, #62]	; 0x3e
          const int in_x_origin =
   156ba:	eba1 0c00 	sub.w	ip, r1, r0
              (out_y * stride_height) - params.padding_values.height;
   156be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   156c0:	fb08 f403 	mul.w	r4, r8, r3
   156c4:	f9bd 3040 	ldrsh.w	r3, [sp, #64]	; 0x40
          const int in_y_origin =
   156c8:	eba4 0903 	sub.w	r9, r4, r3
          const int filter_x_start = std::max(0, -in_x_origin);
   156cc:	2500      	movs	r5, #0
   156ce:	952b      	str	r5, [sp, #172]	; 0xac
   156d0:	1a41      	subs	r1, r0, r1
   156d2:	912a      	str	r1, [sp, #168]	; 0xa8
      if (__a < __b)
   156d4:	42a9      	cmp	r1, r5
   156d6:	f73f af67 	bgt.w	155a8 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ca>
      return __a;
   156da:	a82b      	add	r0, sp, #172	; 0xac
   156dc:	6800      	ldr	r0, [r0, #0]
   156de:	9001      	str	r0, [sp, #4]
              std::min(params.filter_width, input_width - in_x_origin);
   156e0:	9809      	ldr	r0, [sp, #36]	; 0x24
   156e2:	4401      	add	r1, r0
   156e4:	9129      	str	r1, [sp, #164]	; 0xa4
      if (__b < __a)
   156e6:	9815      	ldr	r0, [sp, #84]	; 0x54
   156e8:	4281      	cmp	r1, r0
   156ea:	f6ff af5f 	blt.w	155ac <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1ce>
      return __a;
   156ee:	a915      	add	r1, sp, #84	; 0x54
   156f0:	6809      	ldr	r1, [r1, #0]
   156f2:	9102      	str	r1, [sp, #8]
          const int filter_y_start = std::max(0, -in_y_origin);
   156f4:	2100      	movs	r1, #0
   156f6:	9128      	str	r1, [sp, #160]	; 0xa0
   156f8:	1b1b      	subs	r3, r3, r4
   156fa:	9327      	str	r3, [sp, #156]	; 0x9c
      if (__a < __b)
   156fc:	428b      	cmp	r3, r1
   156fe:	f73f af57 	bgt.w	155b0 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1d2>
      return __a;
   15702:	a928      	add	r1, sp, #160	; 0xa0
   15704:	6809      	ldr	r1, [r1, #0]
              std::min(params.filter_height, input_height - in_y_origin);
   15706:	980a      	ldr	r0, [sp, #40]	; 0x28
   15708:	4403      	add	r3, r0
   1570a:	9326      	str	r3, [sp, #152]	; 0x98
      if (__b < __a)
   1570c:	9814      	ldr	r0, [sp, #80]	; 0x50
   1570e:	4283      	cmp	r3, r0
   15710:	f6ff af50 	blt.w	155b4 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1d6>
      return __a;
   15714:	ab14      	add	r3, sp, #80	; 0x50
   15716:	681b      	ldr	r3, [r3, #0]
   15718:	9303      	str	r3, [sp, #12]
          int32_t acc = 0;
   1571a:	2300      	movs	r3, #0
   1571c:	930e      	str	r3, [sp, #56]	; 0x38
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   1571e:	e756      	b.n	155ce <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x1f0>
                        : (acc - filter_count / 2) / filter_count;
   15720:	eb03 70d3 	add.w	r0, r3, r3, lsr #31
   15724:	eba1 0160 	sub.w	r1, r1, r0, asr #1
          acc = acc > 0 ? (acc + filter_count / 2) / filter_count
   15728:	fb91 f3f3 	sdiv	r3, r1, r3
   1572c:	e78e      	b.n	1564c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x26e>
	return __b;
   1572e:	ab16      	add	r3, sp, #88	; 0x58
   15730:	e791      	b.n	15656 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x278>
	return __b;
   15732:	ab17      	add	r3, sp, #92	; 0x5c
   15734:	e795      	b.n	15662 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x284>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15736:	f000 fcc1 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   1573a:	f000 fcbf 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   1573e:	f000 fcbd 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15742:	f000 fcbb 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15746:	f000 fcb9 	bl	160bc <abort>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   1574a:	3601      	adds	r6, #1
   1574c:	e6ea      	b.n	15524 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x146>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   1574e:	f108 0801 	add.w	r8, r8, #1
   15752:	e6e2      	b.n	1551a <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x13c>
  for (int batch = 0; batch < batches; ++batch) {
   15754:	f10e 0801 	add.w	r8, lr, #1
   15758:	e6d8      	b.n	1550c <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x12e>
    if (size_ > kMaxSmallSize) {
   1575a:	9b20      	ldr	r3, [sp, #128]	; 0x80
   1575c:	2b05      	cmp	r3, #5
   1575e:	dd03      	ble.n	15768 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x38a>
      delete[] dims_pointer_;
   15760:	9821      	ldr	r0, [sp, #132]	; 0x84
   15762:	b108      	cbz	r0, 15768 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x38a>
   15764:	f000 fc95 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
   15768:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   1576a:	2b05      	cmp	r3, #5
   1576c:	dd03      	ble.n	15776 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x398>
      delete[] dims_pointer_;
   1576e:	981b      	ldr	r0, [sp, #108]	; 0x6c
   15770:	b108      	cbz	r0, 15776 <_ZN6tflite27AveragePoolingEvalQuantizedEP13TfLiteContextPK10TfLiteNodePK16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPSB_+0x398>
   15772:	f000 fc8e 	bl	16092 <_ZdaPv>
}
   15776:	b031      	add	sp, #196	; 0xc4
   15778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001577c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>:

void MaxPoolingEvalQuantized(TfLiteContext* context, TfLiteNode* node,
                             TfLitePoolParams* params,
                             const OpDataPooling* data,
                             const TfLiteEvalTensor* input,
                             TfLiteEvalTensor* output) {
   1577c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15780:	b0b1      	sub	sp, #196	; 0xc4
   15782:	9d3a      	ldr	r5, [sp, #232]	; 0xe8
   15784:	9c3b      	ldr	r4, [sp, #236]	; 0xec
  tflite::PoolParams op_params;
  op_params.stride_height = params->stride_height;
   15786:	6891      	ldr	r1, [r2, #8]
   15788:	9111      	str	r1, [sp, #68]	; 0x44
  op_params.stride_width = params->stride_width;
   1578a:	6851      	ldr	r1, [r2, #4]
   1578c:	9112      	str	r1, [sp, #72]	; 0x48
  op_params.filter_height = params->filter_height;
   1578e:	6911      	ldr	r1, [r2, #16]
   15790:	9113      	str	r1, [sp, #76]	; 0x4c
  op_params.filter_width = params->filter_width;
   15792:	68d2      	ldr	r2, [r2, #12]
   15794:	9214      	str	r2, [sp, #80]	; 0x50
  op_params.padding_values.height = data->padding.height;
   15796:	685a      	ldr	r2, [r3, #4]
   15798:	f8ad 203c 	strh.w	r2, [sp, #60]	; 0x3c
  op_params.padding_values.width = data->padding.width;
   1579c:	681a      	ldr	r2, [r3, #0]
   1579e:	f8ad 203a 	strh.w	r2, [sp, #58]	; 0x3a
  op_params.quantized_activation_min = data->activation_min;
   157a2:	691a      	ldr	r2, [r3, #16]
   157a4:	9215      	str	r2, [sp, #84]	; 0x54
  op_params.quantized_activation_max = data->activation_max;
   157a6:	695b      	ldr	r3, [r3, #20]
   157a8:	9316      	str	r3, [sp, #88]	; 0x58

  reference_integer_ops::MaxPool(op_params,
                                 tflite::micro::GetTensorShape(input),
   157aa:	4629      	mov	r1, r5
   157ac:	a819      	add	r0, sp, #100	; 0x64
   157ae:	f7ff f8b0 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::MaxPool(op_params,
   157b2:	4628      	mov	r0, r5
   157b4:	f7fe face 	bl	13d54 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
   157b8:	4681      	mov	r9, r0
                                 tflite::micro::GetTensorData<int8_t>(input),
                                 tflite::micro::GetTensorShape(output),
   157ba:	4621      	mov	r1, r4
   157bc:	a81f      	add	r0, sp, #124	; 0x7c
   157be:	f7ff f8a8 	bl	14912 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::MaxPool(op_params,
   157c2:	4620      	mov	r0, r4
   157c4:	f7fe facc 	bl	13d60 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
   157c8:	9000      	str	r0, [sp, #0]
}

inline void MaxPool(const PoolParams& params, const RuntimeShape& input_shape,
                    const int8_t* input_data, const RuntimeShape& output_shape,
                    int8_t* output_data) {
  TFLITE_DCHECK_LE(params.quantized_activation_min,
   157ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
   157cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
   157ce:	429a      	cmp	r2, r3
   157d0:	f300 8081 	bgt.w	158d6 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x15a>
                   params.quantized_activation_max);
  TFLITE_DCHECK_GE(params.quantized_activation_min,
   157d4:	f112 0f80 	cmn.w	r2, #128	; 0x80
   157d8:	db7f      	blt.n	158da <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x15e>
                   std::numeric_limits<int8_t>::min());
  TFLITE_DCHECK_LE(params.quantized_activation_max,
   157da:	2b7f      	cmp	r3, #127	; 0x7f
   157dc:	dc7f      	bgt.n	158de <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x162>
  inline int32_t DimensionsCount() const { return size_; }
   157de:	9b19      	ldr	r3, [sp, #100]	; 0x64
                   std::numeric_limits<int8_t>::max());
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   157e0:	2b04      	cmp	r3, #4
   157e2:	d17e      	bne.n	158e2 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x166>
   157e4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   157e6:	2b04      	cmp	r3, #4
   157e8:	d17d      	bne.n	158e6 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x16a>
    TFLITE_DCHECK_LT(i, size_);
   157ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
   157ec:	2b00      	cmp	r3, #0
   157ee:	dd7c      	ble.n	158ea <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x16e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   157f0:	2b05      	cmp	r3, #5
   157f2:	dd7c      	ble.n	158ee <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x172>
   157f4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   157f6:	681b      	ldr	r3, [r3, #0]
    TFLITE_DCHECK_LT(i, size_);
   157f8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   157fa:	2a00      	cmp	r2, #0
   157fc:	dd79      	ble.n	158f2 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x176>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   157fe:	2a05      	cmp	r2, #5
   15800:	dd79      	ble.n	158f6 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x17a>
   15802:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15804:	6812      	ldr	r2, [r2, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15806:	429a      	cmp	r2, r3
   15808:	d177      	bne.n	158fa <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x17e>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   1580a:	932f      	str	r3, [sp, #188]	; 0xbc
    TFLITE_DCHECK_LT(i, size_);
   1580c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   1580e:	2a00      	cmp	r2, #0
   15810:	dd75      	ble.n	158fe <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x182>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15812:	2a05      	cmp	r2, #5
   15814:	dd75      	ble.n	15902 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x186>
   15816:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15818:	6812      	ldr	r2, [r2, #0]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   1581a:	922e      	str	r2, [sp, #184]	; 0xb8
      if (__b < __a)
   1581c:	4293      	cmp	r3, r2
   1581e:	dc72      	bgt.n	15906 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x18a>
      return __a;
   15820:	ab2f      	add	r3, sp, #188	; 0xbc
   15822:	681b      	ldr	r3, [r3, #0]
   15824:	9304      	str	r3, [sp, #16]
    TFLITE_DCHECK_LT(i, size_);
   15826:	9b19      	ldr	r3, [sp, #100]	; 0x64
   15828:	2b03      	cmp	r3, #3
   1582a:	dd6e      	ble.n	1590a <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x18e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1582c:	2b05      	cmp	r3, #5
   1582e:	dd6e      	ble.n	1590e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x192>
   15830:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   15832:	68db      	ldr	r3, [r3, #12]
    TFLITE_DCHECK_LT(i, size_);
   15834:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   15836:	2a03      	cmp	r2, #3
   15838:	dd6b      	ble.n	15912 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x196>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1583a:	2a05      	cmp	r2, #5
   1583c:	dd6b      	ble.n	15916 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x19a>
   1583e:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15840:	68d2      	ldr	r2, [r2, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   15842:	429a      	cmp	r2, r3
   15844:	d169      	bne.n	1591a <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x19e>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   15846:	932d      	str	r3, [sp, #180]	; 0xb4
    TFLITE_DCHECK_LT(i, size_);
   15848:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   1584a:	2a03      	cmp	r2, #3
   1584c:	dd67      	ble.n	1591e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1a2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1584e:	2a05      	cmp	r2, #5
   15850:	dd67      	ble.n	15922 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1a6>
   15852:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15854:	68d2      	ldr	r2, [r2, #12]
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
   15856:	922c      	str	r2, [sp, #176]	; 0xb0
      if (__b < __a)
   15858:	4293      	cmp	r3, r2
   1585a:	dc64      	bgt.n	15926 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1aa>
      return __a;
   1585c:	ab2d      	add	r3, sp, #180	; 0xb4
   1585e:	681b      	ldr	r3, [r3, #0]
   15860:	9307      	str	r3, [sp, #28]
    TFLITE_DCHECK_LT(i, size_);
   15862:	9b19      	ldr	r3, [sp, #100]	; 0x64
   15864:	2b01      	cmp	r3, #1
   15866:	dd60      	ble.n	1592a <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ae>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15868:	2b05      	cmp	r3, #5
   1586a:	dd60      	ble.n	1592e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1b2>
   1586c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   1586e:	685b      	ldr	r3, [r3, #4]
   15870:	9306      	str	r3, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
   15872:	9b19      	ldr	r3, [sp, #100]	; 0x64
   15874:	2b02      	cmp	r3, #2
   15876:	dd5d      	ble.n	15934 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1b8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15878:	2b05      	cmp	r3, #5
   1587a:	dd5d      	ble.n	15938 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1bc>
   1587c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   1587e:	689b      	ldr	r3, [r3, #8]
   15880:	9305      	str	r3, [sp, #20]
    TFLITE_DCHECK_LT(i, size_);
   15882:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15884:	2b01      	cmp	r3, #1
   15886:	dd5a      	ble.n	1593e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1c2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15888:	2b05      	cmp	r3, #5
   1588a:	dd5a      	ble.n	15942 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1c6>
   1588c:	9b20      	ldr	r3, [sp, #128]	; 0x80
   1588e:	685b      	ldr	r3, [r3, #4]
   15890:	930b      	str	r3, [sp, #44]	; 0x2c
    TFLITE_DCHECK_LT(i, size_);
   15892:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15894:	2b02      	cmp	r3, #2
   15896:	dd57      	ble.n	15948 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1cc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15898:	2b05      	cmp	r3, #5
   1589a:	dd57      	ble.n	1594c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d0>
   1589c:	9b20      	ldr	r3, [sp, #128]	; 0x80
   1589e:	689b      	ldr	r3, [r3, #8]
   158a0:	930a      	str	r3, [sp, #40]	; 0x28
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  const int stride_height = params.stride_height;
   158a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
   158a4:	9308      	str	r3, [sp, #32]
  const int stride_width = params.stride_width;
   158a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   158a8:	9309      	str	r3, [sp, #36]	; 0x24
  for (int batch = 0; batch < batches; ++batch) {
   158aa:	f04f 0c00 	mov.w	ip, #0
   158ae:	46c8      	mov	r8, r9
   158b0:	46e1      	mov	r9, ip
   158b2:	9b04      	ldr	r3, [sp, #16]
   158b4:	4599      	cmp	r9, r3
   158b6:	f280 812b 	bge.w	15b10 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x394>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   158ba:	2700      	movs	r7, #0
   158bc:	46c6      	mov	lr, r8
   158be:	46b8      	mov	r8, r7
   158c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   158c2:	4598      	cmp	r8, r3
   158c4:	f280 8120 	bge.w	15b08 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x38c>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   158c8:	2600      	movs	r6, #0
   158ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   158cc:	429e      	cmp	r6, r3
   158ce:	f280 8118 	bge.w	15b02 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x386>
        for (int channel = 0; channel < depth; ++channel) {
   158d2:	2300      	movs	r3, #0
   158d4:	e0c7      	b.n	15a66 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x2ea>
  TFLITE_DCHECK_LE(params.quantized_activation_min,
   158d6:	f000 fbf1 	bl	160bc <abort>
  TFLITE_DCHECK_GE(params.quantized_activation_min,
   158da:	f000 fbef 	bl	160bc <abort>
  TFLITE_DCHECK_LE(params.quantized_activation_max,
   158de:	f000 fbed 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
   158e2:	f000 fbeb 	bl	160bc <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
   158e6:	f000 fbe9 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   158ea:	f000 fbe7 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   158ee:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   158f0:	e782      	b.n	157f8 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x7c>
    TFLITE_DCHECK_LT(i, size_);
   158f2:	f000 fbe3 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   158f6:	9a20      	ldr	r2, [sp, #128]	; 0x80
   158f8:	e785      	b.n	15806 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x8a>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   158fa:	f000 fbdf 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   158fe:	f000 fbdd 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15902:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15904:	e789      	b.n	1581a <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x9e>
	return __b;
   15906:	ab2e      	add	r3, sp, #184	; 0xb8
   15908:	e78b      	b.n	15822 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xa6>
    TFLITE_DCHECK_LT(i, size_);
   1590a:	f000 fbd7 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1590e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   15910:	e790      	b.n	15834 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xb8>
    TFLITE_DCHECK_LT(i, size_);
   15912:	f000 fbd3 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15916:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   15918:	e793      	b.n	15842 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xc6>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
   1591a:	f000 fbcf 	bl	160bc <abort>
    TFLITE_DCHECK_LT(i, size_);
   1591e:	f000 fbcd 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15922:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   15924:	e797      	b.n	15856 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xda>
   15926:	ab2c      	add	r3, sp, #176	; 0xb0
   15928:	e799      	b.n	1585e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xe2>
    TFLITE_DCHECK_LT(i, size_);
   1592a:	f000 fbc7 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1592e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   15930:	9306      	str	r3, [sp, #24]
   15932:	e79e      	b.n	15872 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0xf6>
    TFLITE_DCHECK_LT(i, size_);
   15934:	f000 fbc2 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15938:	9b1c      	ldr	r3, [sp, #112]	; 0x70
   1593a:	9305      	str	r3, [sp, #20]
   1593c:	e7a1      	b.n	15882 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x106>
    TFLITE_DCHECK_LT(i, size_);
   1593e:	f000 fbbd 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   15942:	9b21      	ldr	r3, [sp, #132]	; 0x84
   15944:	930b      	str	r3, [sp, #44]	; 0x2c
   15946:	e7a4      	b.n	15892 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x116>
    TFLITE_DCHECK_LT(i, size_);
   15948:	f000 fbb8 	bl	160bc <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
   1594c:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1594e:	930a      	str	r3, [sp, #40]	; 0x28
   15950:	e7a7      	b.n	158a2 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x126>
	return __b;
   15952:	aa2a      	add	r2, sp, #168	; 0xa8
   15954:	e0a0      	b.n	15a98 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x31c>
	return __b;
   15956:	aa29      	add	r2, sp, #164	; 0xa4
   15958:	e0a8      	b.n	15aac <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x330>
	return __b;
   1595a:	a927      	add	r1, sp, #156	; 0x9c
   1595c:	e0b0      	b.n	15ac0 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x344>
	return __b;
   1595e:	aa26      	add	r2, sp, #152	; 0x98
   15960:	e0b7      	b.n	15ad2 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x356>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15962:	f000 fbab 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15966:	f000 fba9 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   1596a:	f000 fba7 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   1596e:	f000 fba5 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15972:	f000 fba3 	bl	160bc <abort>
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
                 ++filter_x) {
              const int in_x = in_x_origin + filter_x;
              const int in_y = in_y_origin + filter_y;
              max = std::max(
   15976:	f994 2000 	ldrsb.w	r2, [r4]
   1597a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   1597e:	3001      	adds	r0, #1
   15980:	9a02      	ldr	r2, [sp, #8]
   15982:	4282      	cmp	r2, r0
   15984:	dd2d      	ble.n	159e2 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x266>
              const int in_x = in_x_origin + filter_x;
   15986:	eb0c 0400 	add.w	r4, ip, r0
              const int in_y = in_y_origin + filter_y;
   1598a:	eb0a 0701 	add.w	r7, sl, r1
  inline int32_t DimensionsCount() const { return size_; }
   1598e:	9d19      	ldr	r5, [sp, #100]	; 0x64
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15990:	2d04      	cmp	r5, #4
   15992:	d1e6      	bne.n	15962 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e6>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15994:	f1b9 0f00 	cmp.w	r9, #0
   15998:	dbe5      	blt.n	15966 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ea>
   1599a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
   1599c:	45a9      	cmp	r9, r5
   1599e:	dae2      	bge.n	15966 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ea>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   159a0:	2f00      	cmp	r7, #0
   159a2:	dbe2      	blt.n	1596a <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ee>
   159a4:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
   159a8:	455f      	cmp	r7, fp
   159aa:	dade      	bge.n	1596a <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1ee>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   159ac:	2c00      	cmp	r4, #0
   159ae:	dbde      	blt.n	1596e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f2>
   159b0:	9d1c      	ldr	r5, [sp, #112]	; 0x70
   159b2:	42ac      	cmp	r4, r5
   159b4:	dadb      	bge.n	1596e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f2>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   159b6:	2b00      	cmp	r3, #0
   159b8:	dbdb      	blt.n	15972 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f6>
   159ba:	9a1d      	ldr	r2, [sp, #116]	; 0x74
   159bc:	4293      	cmp	r3, r2
   159be:	dad8      	bge.n	15972 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1f6>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   159c0:	fb0b 7709 	mla	r7, fp, r9, r7
   159c4:	fb07 4405 	mla	r4, r7, r5, r4
   159c8:	fb04 3202 	mla	r2, r4, r2, r3
                  max,
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)]);
   159cc:	eb0e 0402 	add.w	r4, lr, r2
      if (__a < __b)
   159d0:	f99d 5037 	ldrsb.w	r5, [sp, #55]	; 0x37
   159d4:	f91e 2002 	ldrsb.w	r2, [lr, r2]
   159d8:	4295      	cmp	r5, r2
   159da:	dbcc      	blt.n	15976 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1fa>
      return __a;
   159dc:	f10d 0437 	add.w	r4, sp, #55	; 0x37
   159e0:	e7c9      	b.n	15976 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1fa>
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   159e2:	3101      	adds	r1, #1
   159e4:	9a03      	ldr	r2, [sp, #12]
   159e6:	428a      	cmp	r2, r1
   159e8:	dd01      	ble.n	159ee <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x272>
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
   159ea:	9801      	ldr	r0, [sp, #4]
   159ec:	e7c8      	b.n	15980 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x204>
            }
          }
          max = std::max<int8_t>(max, params.quantized_activation_min);
   159ee:	f99d 2054 	ldrsb.w	r2, [sp, #84]	; 0x54
   159f2:	f88d 2097 	strb.w	r2, [sp, #151]	; 0x97
      if (__a < __b)
   159f6:	f99d 1037 	ldrsb.w	r1, [sp, #55]	; 0x37
   159fa:	428a      	cmp	r2, r1
   159fc:	dc6f      	bgt.n	15ade <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x362>
      return __a;
   159fe:	f10d 0237 	add.w	r2, sp, #55	; 0x37
   15a02:	f992 1000 	ldrsb.w	r1, [r2]
   15a06:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
          max = std::min<int8_t>(max, params.quantized_activation_max);
   15a0a:	f99d 2058 	ldrsb.w	r2, [sp, #88]	; 0x58
   15a0e:	f88d 2096 	strb.w	r2, [sp, #150]	; 0x96
      if (__b < __a)
   15a12:	4291      	cmp	r1, r2
   15a14:	dc66      	bgt.n	15ae4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x368>
      return __a;
   15a16:	f10d 0237 	add.w	r2, sp, #55	; 0x37
   15a1a:	f992 4000 	ldrsb.w	r4, [r2]
   15a1e:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
  inline int32_t DimensionsCount() const { return size_; }
   15a22:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15a24:	2a04      	cmp	r2, #4
   15a26:	d160      	bne.n	15aea <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x36e>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15a28:	f1b9 0f00 	cmp.w	r9, #0
   15a2c:	db5f      	blt.n	15aee <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x372>
   15a2e:	9a20      	ldr	r2, [sp, #128]	; 0x80
   15a30:	4591      	cmp	r9, r2
   15a32:	da5c      	bge.n	15aee <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x372>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15a34:	f1b8 0f00 	cmp.w	r8, #0
   15a38:	db5b      	blt.n	15af2 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x376>
   15a3a:	9821      	ldr	r0, [sp, #132]	; 0x84
   15a3c:	4580      	cmp	r8, r0
   15a3e:	da58      	bge.n	15af2 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x376>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15a40:	2e00      	cmp	r6, #0
   15a42:	db58      	blt.n	15af6 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37a>
   15a44:	9922      	ldr	r1, [sp, #136]	; 0x88
   15a46:	428e      	cmp	r6, r1
   15a48:	da55      	bge.n	15af6 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37a>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15a4a:	2b00      	cmp	r3, #0
   15a4c:	db55      	blt.n	15afa <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37e>
   15a4e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   15a50:	4293      	cmp	r3, r2
   15a52:	da52      	bge.n	15afa <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x37e>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
   15a54:	fb00 8009 	mla	r0, r0, r9, r8
   15a58:	fb00 6101 	mla	r1, r0, r1, r6
   15a5c:	fb01 3202 	mla	r2, r1, r2, r3
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
   15a60:	9900      	ldr	r1, [sp, #0]
   15a62:	548c      	strb	r4, [r1, r2]
        for (int channel = 0; channel < depth; ++channel) {
   15a64:	3301      	adds	r3, #1
   15a66:	9a07      	ldr	r2, [sp, #28]
   15a68:	4293      	cmp	r3, r2
   15a6a:	da48      	bge.n	15afe <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x382>
              (out_x * stride_width) - params.padding_values.width;
   15a6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   15a6e:	fb06 f002 	mul.w	r0, r6, r2
   15a72:	f9bd 203a 	ldrsh.w	r2, [sp, #58]	; 0x3a
          const int in_x_origin =
   15a76:	eba0 0c02 	sub.w	ip, r0, r2
              (out_y * stride_height) - params.padding_values.height;
   15a7a:	9908      	ldr	r1, [sp, #32]
   15a7c:	fb08 f401 	mul.w	r4, r8, r1
   15a80:	f9bd 103c 	ldrsh.w	r1, [sp, #60]	; 0x3c
          const int in_y_origin =
   15a84:	eba4 0a01 	sub.w	sl, r4, r1
          const int filter_x_start = std::max(0, -in_x_origin);
   15a88:	2500      	movs	r5, #0
   15a8a:	952b      	str	r5, [sp, #172]	; 0xac
   15a8c:	1a10      	subs	r0, r2, r0
   15a8e:	902a      	str	r0, [sp, #168]	; 0xa8
      if (__a < __b)
   15a90:	42a8      	cmp	r0, r5
   15a92:	f73f af5e 	bgt.w	15952 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1d6>
      return __a;
   15a96:	aa2b      	add	r2, sp, #172	; 0xac
   15a98:	6812      	ldr	r2, [r2, #0]
   15a9a:	9201      	str	r2, [sp, #4]
              std::min(params.filter_width, input_width - in_x_origin);
   15a9c:	9a05      	ldr	r2, [sp, #20]
   15a9e:	4410      	add	r0, r2
   15aa0:	9029      	str	r0, [sp, #164]	; 0xa4
      if (__b < __a)
   15aa2:	9a14      	ldr	r2, [sp, #80]	; 0x50
   15aa4:	4290      	cmp	r0, r2
   15aa6:	f6ff af56 	blt.w	15956 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1da>
      return __a;
   15aaa:	aa14      	add	r2, sp, #80	; 0x50
   15aac:	6812      	ldr	r2, [r2, #0]
   15aae:	9202      	str	r2, [sp, #8]
          const int filter_y_start = std::max(0, -in_y_origin);
   15ab0:	2200      	movs	r2, #0
   15ab2:	9228      	str	r2, [sp, #160]	; 0xa0
   15ab4:	1b0a      	subs	r2, r1, r4
   15ab6:	9227      	str	r2, [sp, #156]	; 0x9c
      if (__a < __b)
   15ab8:	2a00      	cmp	r2, #0
   15aba:	f73f af4e 	bgt.w	1595a <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1de>
      return __a;
   15abe:	a928      	add	r1, sp, #160	; 0xa0
   15ac0:	6809      	ldr	r1, [r1, #0]
              std::min(params.filter_height, input_height - in_y_origin);
   15ac2:	9806      	ldr	r0, [sp, #24]
   15ac4:	4402      	add	r2, r0
   15ac6:	9226      	str	r2, [sp, #152]	; 0x98
      if (__b < __a)
   15ac8:	9813      	ldr	r0, [sp, #76]	; 0x4c
   15aca:	4282      	cmp	r2, r0
   15acc:	f6ff af47 	blt.w	1595e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x1e2>
      return __a;
   15ad0:	aa13      	add	r2, sp, #76	; 0x4c
   15ad2:	6812      	ldr	r2, [r2, #0]
   15ad4:	9203      	str	r2, [sp, #12]
          int8_t max = std::numeric_limits<int8_t>::lowest();
   15ad6:	2280      	movs	r2, #128	; 0x80
   15ad8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
   15adc:	e782      	b.n	159e4 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x268>
	return __b;
   15ade:	f10d 0297 	add.w	r2, sp, #151	; 0x97
   15ae2:	e78e      	b.n	15a02 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x286>
	return __b;
   15ae4:	f10d 0296 	add.w	r2, sp, #150	; 0x96
   15ae8:	e797      	b.n	15a1a <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x29e>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
   15aea:	f000 fae7 	bl	160bc <abort>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
   15aee:	f000 fae5 	bl	160bc <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
   15af2:	f000 fae3 	bl	160bc <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
   15af6:	f000 fae1 	bl	160bc <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
   15afa:	f000 fadf 	bl	160bc <abort>
      for (int out_x = 0; out_x < output_width; ++out_x) {
   15afe:	3601      	adds	r6, #1
   15b00:	e6e3      	b.n	158ca <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x14e>
    for (int out_y = 0; out_y < output_height; ++out_y) {
   15b02:	f108 0801 	add.w	r8, r8, #1
   15b06:	e6db      	b.n	158c0 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x144>
   15b08:	46f0      	mov	r8, lr
  for (int batch = 0; batch < batches; ++batch) {
   15b0a:	f109 0901 	add.w	r9, r9, #1
   15b0e:	e6d0      	b.n	158b2 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x136>
    if (size_ > kMaxSmallSize) {
   15b10:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15b12:	2b05      	cmp	r3, #5
   15b14:	dd03      	ble.n	15b1e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x3a2>
      delete[] dims_pointer_;
   15b16:	9820      	ldr	r0, [sp, #128]	; 0x80
   15b18:	b108      	cbz	r0, 15b1e <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x3a2>
   15b1a:	f000 faba 	bl	16092 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
   15b1e:	9b19      	ldr	r3, [sp, #100]	; 0x64
   15b20:	2b05      	cmp	r3, #5
   15b22:	dd03      	ble.n	15b2c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x3b0>
      delete[] dims_pointer_;
   15b24:	981a      	ldr	r0, [sp, #104]	; 0x68
   15b26:	b108      	cbz	r0, 15b2c <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_+0x3b0>
   15b28:	f000 fab3 	bl	16092 <_ZdaPv>
                                 tflite::micro::GetTensorData<int8_t>(output));
}
   15b2c:	b031      	add	sp, #196	; 0xc4
   15b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00015b32 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
   15b32:	b570      	push	{r4, r5, r6, lr}
   15b34:	b082      	sub	sp, #8
  TFLITE_DCHECK(context != nullptr);
   15b36:	b1c0      	cbz	r0, 15b6a <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x38>
   15b38:	460d      	mov	r5, r1
   15b3a:	4606      	mov	r6, r0
  TFLITE_DCHECK(node != nullptr);
   15b3c:	b1b9      	cbz	r1, 15b6e <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x3c>
  return context->GetEvalTensor(context, node->inputs->data[index]);
   15b3e:	6d43      	ldr	r3, [r0, #84]	; 0x54
   15b40:	680a      	ldr	r2, [r1, #0]
   15b42:	6851      	ldr	r1, [r2, #4]
   15b44:	4798      	blx	r3
   15b46:	4604      	mov	r4, r0
  TFLITE_DCHECK(context != nullptr);
   15b48:	b19e      	cbz	r6, 15b72 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x40>
  TFLITE_DCHECK(node != nullptr);
   15b4a:	b1a5      	cbz	r5, 15b76 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x44>
  return context->GetEvalTensor(context, node->outputs->data[index]);
   15b4c:	6d73      	ldr	r3, [r6, #84]	; 0x54
   15b4e:	686a      	ldr	r2, [r5, #4]
   15b50:	6851      	ldr	r1, [r2, #4]
   15b52:	4630      	mov	r0, r6
   15b54:	4798      	blx	r3
   15b56:	4605      	mov	r5, r0
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(input->type, &input_bytes));
   15b58:	a901      	add	r1, sp, #4
   15b5a:	7a20      	ldrb	r0, [r4, #8]
   15b5c:	f7fd fae7 	bl	1312e <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
   15b60:	4606      	mov	r6, r0
   15b62:	b150      	cbz	r0, 15b7a <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x48>
}
   15b64:	4630      	mov	r0, r6
   15b66:	b002      	add	sp, #8
   15b68:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(context != nullptr);
   15b6a:	f000 faa7 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
   15b6e:	f000 faa5 	bl	160bc <abort>
  TFLITE_DCHECK(context != nullptr);
   15b72:	f000 faa3 	bl	160bc <abort>
  TFLITE_DCHECK(node != nullptr);
   15b76:	f000 faa1 	bl	160bc <abort>
  input_bytes *= ElementCount(*input->dims);
   15b7a:	6860      	ldr	r0, [r4, #4]
   15b7c:	f7fd fbe3 	bl	13346 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
   15b80:	9b01      	ldr	r3, [sp, #4]
   15b82:	fb00 f003 	mul.w	r0, r0, r3
   15b86:	9001      	str	r0, [sp, #4]
  if (input->data.raw != output->data.raw) {
   15b88:	6822      	ldr	r2, [r4, #0]
   15b8a:	682b      	ldr	r3, [r5, #0]
   15b8c:	429a      	cmp	r2, r3
   15b8e:	d0e9      	beq.n	15b64 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x32>
    for (size_t i = 0; i < input_bytes; ++i) {
   15b90:	2300      	movs	r3, #0
   15b92:	e004      	b.n	15b9e <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x6c>
      output->data.raw[i] = input->data.raw[i];
   15b94:	6821      	ldr	r1, [r4, #0]
   15b96:	682a      	ldr	r2, [r5, #0]
   15b98:	5cc9      	ldrb	r1, [r1, r3]
   15b9a:	54d1      	strb	r1, [r2, r3]
    for (size_t i = 0; i < input_bytes; ++i) {
   15b9c:	3301      	adds	r3, #1
   15b9e:	9a01      	ldr	r2, [sp, #4]
   15ba0:	429a      	cmp	r2, r3
   15ba2:	d8f7      	bhi.n	15b94 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x62>
   15ba4:	e7de      	b.n	15b64 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x32>

00015ba6 <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>:
    gen_lut([](float value) { return 1.0f / (1.0f + value); }, 0.0f, 1.0f,
   15ba6:	b508      	push	{r3, lr}
   15ba8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
   15bac:	f7ea ffa8 	bl	b00 <__addsf3>
   15bb0:	4601      	mov	r1, r0
   15bb2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
   15bb6:	f7eb f95f 	bl	e78 <__aeabi_fdiv>
   15bba:	bd08      	pop	{r3, pc}

00015bbc <_ZZN6tflite14SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>:
    gen_lut([](float value) { return std::exp(value); }, -10.0f, 0.0f,
   15bbc:	b508      	push	{r3, lr}
   15bbe:	f7fa fd23 	bl	10608 <expf>
   15bc2:	bd08      	pop	{r3, pc}

00015bc4 <_ZN6tflite11SoftmaxInitEP13TfLiteContextPKcj>:
void* SoftmaxInit(TfLiteContext* context, const char* buffer, size_t length) {
   15bc4:	b508      	push	{r3, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   15bc6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   15bc8:	b113      	cbz	r3, 15bd0 <_ZN6tflite11SoftmaxInitEP13TfLiteContextPKcj+0xc>
  return context->AllocatePersistentBuffer(context, sizeof(SoftmaxParams));
   15bca:	2138      	movs	r1, #56	; 0x38
   15bcc:	4798      	blx	r3
}
   15bce:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
   15bd0:	f000 fa74 	bl	160bc <abort>

00015bd4 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
   15bd4:	b148      	cbz	r0, 15bea <z_device_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
   15bd6:	68c3      	ldr	r3, [r0, #12]
   15bd8:	8818      	ldrh	r0, [r3, #0]
   15bda:	f3c0 0008 	ubfx	r0, r0, #0, #9
   15bde:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
   15be2:	bf14      	ite	ne
   15be4:	2000      	movne	r0, #0
   15be6:	2001      	moveq	r0, #1
   15be8:	4770      	bx	lr
		return false;
   15bea:	2000      	movs	r0, #0
}
   15bec:	4770      	bx	lr

00015bee <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   15bee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   15bf0:	4605      	mov	r5, r0
   15bf2:	460e      	mov	r6, r1
	__asm__ volatile(
   15bf4:	f04f 0320 	mov.w	r3, #32
   15bf8:	f3ef 8711 	mrs	r7, BASEPRI
   15bfc:	f383 8812 	msr	BASEPRI_MAX, r3
   15c00:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
   15c04:	f7fa f92e 	bl	fe64 <z_impl_z_current_get>
   15c08:	4604      	mov	r4, r0
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
   15c0a:	4631      	mov	r1, r6
   15c0c:	4628      	mov	r0, r5
   15c0e:	f7fd fa0d 	bl	1302c <k_sys_fatal_error_handler>
	__asm__ volatile(
   15c12:	f387 8811 	msr	BASEPRI, r7
   15c16:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
   15c1a:	4620      	mov	r0, r4
   15c1c:	f7ee fdac 	bl	4778 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
   15c20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00015c22 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
   15c22:	6902      	ldr	r2, [r0, #16]
   15c24:	6943      	ldr	r3, [r0, #20]
   15c26:	431a      	orrs	r2, r3
   15c28:	f012 0203 	ands.w	r2, r2, #3
   15c2c:	d10d      	bne.n	15c4a <create_free_list+0x28>
	slab->free_list = NULL;
   15c2e:	2100      	movs	r1, #0
   15c30:	6181      	str	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
   15c32:	e005      	b.n	15c40 <create_free_list+0x1e>
		*(char **)p = slab->free_list;
   15c34:	6981      	ldr	r1, [r0, #24]
   15c36:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
   15c38:	6183      	str	r3, [r0, #24]
		p += slab->block_size;
   15c3a:	6901      	ldr	r1, [r0, #16]
   15c3c:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
   15c3e:	3201      	adds	r2, #1
   15c40:	68c1      	ldr	r1, [r0, #12]
   15c42:	4291      	cmp	r1, r2
   15c44:	d8f6      	bhi.n	15c34 <create_free_list+0x12>
	return 0;
   15c46:	2000      	movs	r0, #0
   15c48:	4770      	bx	lr
		return -EINVAL;
   15c4a:	f06f 0015 	mvn.w	r0, #21
}
   15c4e:	4770      	bx	lr

00015c50 <k_mem_slab_init>:
{
   15c50:	b510      	push	{r4, lr}
   15c52:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
   15c54:	60c3      	str	r3, [r0, #12]
	slab->block_size = block_size;
   15c56:	6102      	str	r2, [r0, #16]
	slab->buffer = buffer;
   15c58:	6141      	str	r1, [r0, #20]
	slab->num_used = 0U;
   15c5a:	2300      	movs	r3, #0
   15c5c:	61c3      	str	r3, [r0, #28]
	slab->lock = (struct k_spinlock) {};
   15c5e:	7203      	strb	r3, [r0, #8]
	rc = create_free_list(slab);
   15c60:	f7ff ffdf 	bl	15c22 <create_free_list>
	if (rc < 0) {
   15c64:	2800      	cmp	r0, #0
   15c66:	db01      	blt.n	15c6c <k_mem_slab_init+0x1c>
	list->head = (sys_dnode_t *)list;
   15c68:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
   15c6a:	6064      	str	r4, [r4, #4]
}
   15c6c:	bd10      	pop	{r4, pc}

00015c6e <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
   15c6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   15c70:	4604      	mov	r4, r0
   15c72:	460d      	mov	r5, r1
	__asm__ volatile(
   15c74:	f04f 0320 	mov.w	r3, #32
   15c78:	f3ef 8611 	mrs	r6, BASEPRI
   15c7c:	f383 8812 	msr	BASEPRI_MAX, r3
   15c80:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
   15c84:	6983      	ldr	r3, [r0, #24]
   15c86:	b163      	cbz	r3, 15ca2 <k_mem_slab_free+0x34>
			z_ready_thread(pending_thread);
			z_reschedule(&slab->lock, key);
			return;
		}
	}
	**(char ***) mem = slab->free_list;
   15c88:	682b      	ldr	r3, [r5, #0]
   15c8a:	69a2      	ldr	r2, [r4, #24]
   15c8c:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
   15c8e:	682b      	ldr	r3, [r5, #0]
   15c90:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
   15c92:	69e3      	ldr	r3, [r4, #28]
   15c94:	3b01      	subs	r3, #1
   15c96:	61e3      	str	r3, [r4, #28]
	__asm__ volatile(
   15c98:	f386 8811 	msr	BASEPRI, r6
   15c9c:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
   15ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   15ca2:	f100 0708 	add.w	r7, r0, #8
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
   15ca6:	f000 f93a 	bl	15f1e <z_unpend_first_thread>
		if (pending_thread != NULL) {
   15caa:	2800      	cmp	r0, #0
   15cac:	d0ec      	beq.n	15c88 <k_mem_slab_free+0x1a>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
   15cae:	682a      	ldr	r2, [r5, #0]
   15cb0:	2100      	movs	r1, #0
   15cb2:	f8c0 10ac 	str.w	r1, [r0, #172]	; 0xac
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
   15cb6:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
   15cb8:	f000 f896 	bl	15de8 <z_ready_thread>
			z_reschedule(&slab->lock, key);
   15cbc:	4631      	mov	r1, r6
   15cbe:	4638      	mov	r0, r7
   15cc0:	f7f9 fd74 	bl	f7ac <z_reschedule>
			return;
   15cc4:	e7ec      	b.n	15ca0 <k_mem_slab_free+0x32>

00015cc6 <setup_thread_stack>:
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
   15cc6:	3207      	adds	r2, #7
   15cc8:	f022 0207 	bic.w	r2, r2, #7
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
   15ccc:	f8c0 1098 	str.w	r1, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
   15cd0:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
   15cd4:	2300      	movs	r3, #0
   15cd6:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
}
   15cda:	1888      	adds	r0, r1, r2
   15cdc:	4770      	bx	lr

00015cde <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   15cde:	f3ef 8005 	mrs	r0, IPSR
}
   15ce2:	3800      	subs	r0, #0
   15ce4:	bf18      	it	ne
   15ce6:	2001      	movne	r0, #1
   15ce8:	4770      	bx	lr

00015cea <z_impl_k_thread_start>:
{
   15cea:	b508      	push	{r3, lr}
	z_sched_start(thread);
   15cec:	f7f9 fe88 	bl	fa00 <z_sched_start>
}
   15cf0:	bd08      	pop	{r3, pc}

00015cf2 <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
   15cf2:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
   15cf4:	2400      	movs	r4, #0
   15cf6:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
   15cf8:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
   15cfa:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
   15cfc:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
   15cfe:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
   15d00:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
   15d02:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
   15d04:	bc10      	pop	{r4}
   15d06:	4770      	bx	lr

00015d08 <z_pm_save_idle_exit>:

void z_pm_save_idle_exit(int32_t ticks)
{
   15d08:	b508      	push	{r3, lr}
	/* Some CPU low power states require notification at the ISR
	 * to allow any operations that needs to be done before kernel
	 * switches task or processes nested interrupts.
	 * This can be simply ignored if not required.
	 */
	pm_system_resume();
   15d0a:	f7ee f8cb 	bl	3ea4 <pm_system_resume>
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
   15d0e:	f7fd f916 	bl	12f3e <sys_clock_idle_exit>
}
   15d12:	bd08      	pop	{r3, pc}

00015d14 <idle>:

void idle(void *unused1, void *unused2, void *unused3)
{
   15d14:	b508      	push	{r3, lr}
	__asm__ volatile(
   15d16:	f04f 0220 	mov.w	r2, #32
   15d1a:	f3ef 8311 	mrs	r3, BASEPRI
   15d1e:	f382 8812 	msr	BASEPRI_MAX, r2
   15d22:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

		if (IS_ENABLED(CONFIG_PM)) {
			pm_save_idle();
   15d26:	f7f9 fbb5 	bl	f494 <pm_save_idle>
   15d2a:	e7f4      	b.n	15d16 <idle+0x2>

00015d2c <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
   15d2c:	4288      	cmp	r0, r1
   15d2e:	da00      	bge.n	15d32 <new_prio_for_inheritance+0x6>
   15d30:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
   15d32:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
   15d36:	db01      	blt.n	15d3c <new_prio_for_inheritance+0x10>
   15d38:	4608      	mov	r0, r1
   15d3a:	4770      	bx	lr
   15d3c:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
   15d40:	4770      	bx	lr

00015d42 <adjust_owner_prio>:
{
   15d42:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
   15d44:	6880      	ldr	r0, [r0, #8]
   15d46:	f990 300e 	ldrsb.w	r3, [r0, #14]
   15d4a:	428b      	cmp	r3, r1
   15d4c:	d101      	bne.n	15d52 <adjust_owner_prio+0x10>
	return false;
   15d4e:	2000      	movs	r0, #0
}
   15d50:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
   15d52:	f7f9 fea3 	bl	fa9c <z_set_prio>
   15d56:	e7fb      	b.n	15d50 <adjust_owner_prio+0xe>

00015d58 <z_impl_k_mutex_init>:
{
   15d58:	4603      	mov	r3, r0
	mutex->owner = NULL;
   15d5a:	2000      	movs	r0, #0
   15d5c:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
   15d5e:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
   15d60:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
   15d62:	605b      	str	r3, [r3, #4]
}
   15d64:	4770      	bx	lr

00015d66 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
   15d66:	b13a      	cbz	r2, 15d78 <z_impl_k_sem_init+0x12>
   15d68:	428a      	cmp	r2, r1
   15d6a:	d308      	bcc.n	15d7e <z_impl_k_sem_init+0x18>
	sem->count = initial_count;
   15d6c:	6081      	str	r1, [r0, #8]
	sem->limit = limit;
   15d6e:	60c2      	str	r2, [r0, #12]
	list->head = (sys_dnode_t *)list;
   15d70:	6000      	str	r0, [r0, #0]
	list->tail = (sys_dnode_t *)list;
   15d72:	6040      	str	r0, [r0, #4]
	return 0;
   15d74:	2000      	movs	r0, #0
   15d76:	4770      	bx	lr
		return -EINVAL;
   15d78:	f06f 0015 	mvn.w	r0, #21
   15d7c:	4770      	bx	lr
   15d7e:	f06f 0015 	mvn.w	r0, #21
}
   15d82:	4770      	bx	lr

00015d84 <thread_active_elsewhere>:
}
   15d84:	2000      	movs	r0, #0
   15d86:	4770      	bx	lr

00015d88 <pended_on_thread>:
}
   15d88:	6880      	ldr	r0, [r0, #8]
   15d8a:	4770      	bx	lr

00015d8c <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
   15d8c:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
   15d90:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
   15d94:	4283      	cmp	r3, r0
   15d96:	d001      	beq.n	15d9c <z_sched_prio_cmp+0x10>
		return b2 - b1;
   15d98:	1ac0      	subs	r0, r0, r3
   15d9a:	4770      	bx	lr
	return 0;
   15d9c:	2000      	movs	r0, #0
}
   15d9e:	4770      	bx	lr

00015da0 <z_reschedule_irqlock>:
{
   15da0:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   15da2:	4603      	mov	r3, r0
   15da4:	b920      	cbnz	r0, 15db0 <z_reschedule_irqlock+0x10>
   15da6:	f3ef 8205 	mrs	r2, IPSR
   15daa:	b942      	cbnz	r2, 15dbe <z_reschedule_irqlock+0x1e>
   15dac:	2201      	movs	r2, #1
   15dae:	e000      	b.n	15db2 <z_reschedule_irqlock+0x12>
   15db0:	2200      	movs	r2, #0
	if (resched(key)) {
   15db2:	b932      	cbnz	r2, 15dc2 <z_reschedule_irqlock+0x22>
	__asm__ volatile(
   15db4:	f383 8811 	msr	BASEPRI, r3
   15db8:	f3bf 8f6f 	isb	sy
}
   15dbc:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   15dbe:	2200      	movs	r2, #0
   15dc0:	e7f7      	b.n	15db2 <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
   15dc2:	4618      	mov	r0, r3
   15dc4:	f7ee fa6e 	bl	42a4 <arch_swap>
	return ret;
   15dc8:	e7f8      	b.n	15dbc <z_reschedule_irqlock+0x1c>

00015dca <z_priq_dumb_remove>:
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
   15dca:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
   15dcc:	680b      	ldr	r3, [r1, #0]

	prev->next = next;
   15dce:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   15dd0:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   15dd2:	2300      	movs	r3, #0
   15dd4:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
   15dd6:	604b      	str	r3, [r1, #4]
}
   15dd8:	4770      	bx	lr

00015dda <z_priq_dumb_best>:
{
   15dda:	4603      	mov	r3, r0
	return list->head == list;
   15ddc:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   15dde:	4283      	cmp	r3, r0
   15de0:	d000      	beq.n	15de4 <z_priq_dumb_best+0xa>
}
   15de2:	4770      	bx	lr
	struct k_thread *thread = NULL;
   15de4:	2000      	movs	r0, #0
	return thread;
   15de6:	e7fc      	b.n	15de2 <z_priq_dumb_best+0x8>

00015de8 <z_ready_thread>:
{
   15de8:	b538      	push	{r3, r4, r5, lr}
   15dea:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
   15dec:	2300      	movs	r3, #0
	__asm__ volatile(
   15dee:	f04f 0220 	mov.w	r2, #32
   15df2:	f3ef 8511 	mrs	r5, BASEPRI
   15df6:	f382 8812 	msr	BASEPRI_MAX, r2
   15dfa:	f3bf 8f6f 	isb	sy
   15dfe:	e007      	b.n	15e10 <z_ready_thread+0x28>
			ready_thread(thread);
   15e00:	4620      	mov	r0, r4
   15e02:	f7f9 fdbd 	bl	f980 <ready_thread>
	__asm__ volatile(
   15e06:	f385 8811 	msr	BASEPRI, r5
   15e0a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   15e0e:	2301      	movs	r3, #1
   15e10:	b92b      	cbnz	r3, 15e1e <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
   15e12:	4620      	mov	r0, r4
   15e14:	f7ff ffb6 	bl	15d84 <thread_active_elsewhere>
   15e18:	2800      	cmp	r0, #0
   15e1a:	d1f4      	bne.n	15e06 <z_ready_thread+0x1e>
   15e1c:	e7f0      	b.n	15e00 <z_ready_thread+0x18>
}
   15e1e:	bd38      	pop	{r3, r4, r5, pc}

00015e20 <z_thread_timeout>:
{
   15e20:	b570      	push	{r4, r5, r6, lr}
   15e22:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
   15e24:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
   15e28:	2300      	movs	r3, #0
	__asm__ volatile(
   15e2a:	f04f 0220 	mov.w	r2, #32
   15e2e:	f3ef 8611 	mrs	r6, BASEPRI
   15e32:	f382 8812 	msr	BASEPRI_MAX, r2
   15e36:	f3bf 8f6f 	isb	sy
   15e3a:	e019      	b.n	15e70 <z_thread_timeout+0x50>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   15e3c:	4628      	mov	r0, r5
   15e3e:	f7ff ffa3 	bl	15d88 <pended_on_thread>
   15e42:	4629      	mov	r1, r5
   15e44:	f7ff ffc1 	bl	15dca <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   15e48:	7b6b      	ldrb	r3, [r5, #13]
   15e4a:	f023 0302 	bic.w	r3, r3, #2
   15e4e:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
   15e50:	2300      	movs	r3, #0
   15e52:	60ab      	str	r3, [r5, #8]
	thread->base.thread_state &= ~_THREAD_PRESTART;
   15e54:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
   15e58:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
   15e5c:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
   15e60:	4628      	mov	r0, r5
   15e62:	f7f9 fd8d 	bl	f980 <ready_thread>
	__asm__ volatile(
   15e66:	f386 8811 	msr	BASEPRI, r6
   15e6a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   15e6e:	2301      	movs	r3, #1
   15e70:	b94b      	cbnz	r3, 15e86 <z_thread_timeout+0x66>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
   15e72:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
   15e76:	f013 0f28 	tst.w	r3, #40	; 0x28
   15e7a:	d1f4      	bne.n	15e66 <z_thread_timeout+0x46>
			if (thread->base.pended_on != NULL) {
   15e7c:	f854 3c10 	ldr.w	r3, [r4, #-16]
   15e80:	2b00      	cmp	r3, #0
   15e82:	d1db      	bne.n	15e3c <z_thread_timeout+0x1c>
   15e84:	e7e6      	b.n	15e54 <z_thread_timeout+0x34>
}
   15e86:	bd70      	pop	{r4, r5, r6, pc}

00015e88 <add_to_waitq_locked>:
{
   15e88:	b570      	push	{r4, r5, r6, lr}
   15e8a:	4605      	mov	r5, r0
   15e8c:	460e      	mov	r6, r1
	unready_thread(thread);
   15e8e:	f7f9 fdd5 	bl	fa3c <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
   15e92:	7b6b      	ldrb	r3, [r5, #13]
   15e94:	f043 0302 	orr.w	r3, r3, #2
   15e98:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
   15e9a:	b1b6      	cbz	r6, 15eca <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
   15e9c:	60ae      	str	r6, [r5, #8]
	return list->head == list;
   15e9e:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   15ea0:	42a6      	cmp	r6, r4
   15ea2:	d019      	beq.n	15ed8 <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   15ea4:	b164      	cbz	r4, 15ec0 <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
   15ea6:	4621      	mov	r1, r4
   15ea8:	4628      	mov	r0, r5
   15eaa:	f7ff ff6f 	bl	15d8c <z_sched_prio_cmp>
   15eae:	2800      	cmp	r0, #0
   15eb0:	dc0c      	bgt.n	15ecc <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   15eb2:	b12c      	cbz	r4, 15ec0 <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
   15eb4:	6873      	ldr	r3, [r6, #4]
   15eb6:	429c      	cmp	r4, r3
   15eb8:	d002      	beq.n	15ec0 <add_to_waitq_locked+0x38>
   15eba:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   15ebc:	2c00      	cmp	r4, #0
   15ebe:	d1f1      	bne.n	15ea4 <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
   15ec0:	6873      	ldr	r3, [r6, #4]
	node->next = list;
   15ec2:	602e      	str	r6, [r5, #0]
	node->prev = tail;
   15ec4:	606b      	str	r3, [r5, #4]
	tail->next = node;
   15ec6:	601d      	str	r5, [r3, #0]
	list->tail = node;
   15ec8:	6075      	str	r5, [r6, #4]
}
   15eca:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
   15ecc:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
   15ece:	606b      	str	r3, [r5, #4]
	node->next = successor;
   15ed0:	602c      	str	r4, [r5, #0]
	prev->next = node;
   15ed2:	601d      	str	r5, [r3, #0]
	successor->prev = node;
   15ed4:	6065      	str	r5, [r4, #4]
}
   15ed6:	e7f8      	b.n	15eca <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   15ed8:	2400      	movs	r4, #0
   15eda:	e7e3      	b.n	15ea4 <add_to_waitq_locked+0x1c>

00015edc <pend>:
{
   15edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   15ee0:	4605      	mov	r5, r0
   15ee2:	460f      	mov	r7, r1
   15ee4:	4691      	mov	r9, r2
   15ee6:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
   15ee8:	2400      	movs	r4, #0
	__asm__ volatile(
   15eea:	f04f 0320 	mov.w	r3, #32
   15eee:	f3ef 8611 	mrs	r6, BASEPRI
   15ef2:	f383 8812 	msr	BASEPRI_MAX, r3
   15ef6:	f3bf 8f6f 	isb	sy
   15efa:	b94c      	cbnz	r4, 15f10 <pend+0x34>
		add_to_waitq_locked(thread, wait_q);
   15efc:	4639      	mov	r1, r7
   15efe:	4628      	mov	r0, r5
   15f00:	f7ff ffc2 	bl	15e88 <add_to_waitq_locked>
	__asm__ volatile(
   15f04:	f386 8811 	msr	BASEPRI, r6
   15f08:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   15f0c:	2401      	movs	r4, #1
   15f0e:	e7f4      	b.n	15efa <pend+0x1e>
	add_thread_timeout(thread, timeout);
   15f10:	464a      	mov	r2, r9
   15f12:	4643      	mov	r3, r8
   15f14:	4628      	mov	r0, r5
   15f16:	f7f9 fbe7 	bl	f6e8 <add_thread_timeout>
}
   15f1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00015f1e <z_unpend_first_thread>:
{
   15f1e:	b570      	push	{r4, r5, r6, lr}
   15f20:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
   15f22:	2300      	movs	r3, #0
	__asm__ volatile(
   15f24:	f04f 0220 	mov.w	r2, #32
   15f28:	f3ef 8511 	mrs	r5, BASEPRI
   15f2c:	f382 8812 	msr	BASEPRI_MAX, r2
   15f30:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
   15f34:	461c      	mov	r4, r3
   15f36:	e013      	b.n	15f60 <z_unpend_first_thread+0x42>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   15f38:	f7ff ff26 	bl	15d88 <pended_on_thread>
   15f3c:	4621      	mov	r1, r4
   15f3e:	f7ff ff44 	bl	15dca <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   15f42:	7b63      	ldrb	r3, [r4, #13]
   15f44:	f023 0302 	bic.w	r3, r3, #2
   15f48:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
   15f4a:	2300      	movs	r3, #0
   15f4c:	60a3      	str	r3, [r4, #8]
	return z_abort_timeout(&thread->base.timeout);
   15f4e:	f104 0018 	add.w	r0, r4, #24
   15f52:	f000 f826 	bl	15fa2 <z_abort_timeout>
	__asm__ volatile(
   15f56:	f385 8811 	msr	BASEPRI, r5
   15f5a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
   15f5e:	2301      	movs	r3, #1
   15f60:	b933      	cbnz	r3, 15f70 <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
   15f62:	4630      	mov	r0, r6
   15f64:	f7ff ff39 	bl	15dda <z_priq_dumb_best>
		if (thread != NULL) {
   15f68:	4604      	mov	r4, r0
   15f6a:	2800      	cmp	r0, #0
   15f6c:	d1e4      	bne.n	15f38 <z_unpend_first_thread+0x1a>
   15f6e:	e7f2      	b.n	15f56 <z_unpend_first_thread+0x38>
}
   15f70:	4620      	mov	r0, r4
   15f72:	bd70      	pop	{r4, r5, r6, pc}

00015f74 <remove_timeout>:
{
   15f74:	b538      	push	{r3, r4, r5, lr}
   15f76:	4604      	mov	r4, r0
	if (next(t) != NULL) {
   15f78:	f7f9 ffc6 	bl	ff08 <next>
   15f7c:	b148      	cbz	r0, 15f92 <remove_timeout+0x1e>
   15f7e:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
   15f80:	6920      	ldr	r0, [r4, #16]
   15f82:	6965      	ldr	r5, [r4, #20]
   15f84:	6913      	ldr	r3, [r2, #16]
   15f86:	6951      	ldr	r1, [r2, #20]
   15f88:	181b      	adds	r3, r3, r0
   15f8a:	eb45 0101 	adc.w	r1, r5, r1
   15f8e:	6113      	str	r3, [r2, #16]
   15f90:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
   15f92:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
   15f94:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
   15f96:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   15f98:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   15f9a:	2300      	movs	r3, #0
   15f9c:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
   15f9e:	6063      	str	r3, [r4, #4]
}
   15fa0:	bd38      	pop	{r3, r4, r5, pc}

00015fa2 <z_abort_timeout>:
{
   15fa2:	b570      	push	{r4, r5, r6, lr}
   15fa4:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
   15fa6:	2300      	movs	r3, #0
	__asm__ volatile(
   15fa8:	f04f 0220 	mov.w	r2, #32
   15fac:	f3ef 8611 	mrs	r6, BASEPRI
   15fb0:	f382 8812 	msr	BASEPRI_MAX, r2
   15fb4:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
   15fb8:	f06f 0015 	mvn.w	r0, #21
   15fbc:	e008      	b.n	15fd0 <z_abort_timeout+0x2e>
			remove_timeout(to);
   15fbe:	4620      	mov	r0, r4
   15fc0:	f7ff ffd8 	bl	15f74 <remove_timeout>
			ret = 0;
   15fc4:	4628      	mov	r0, r5
	__asm__ volatile(
   15fc6:	f386 8811 	msr	BASEPRI, r6
   15fca:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   15fce:	2301      	movs	r3, #1
   15fd0:	461d      	mov	r5, r3
   15fd2:	b91b      	cbnz	r3, 15fdc <z_abort_timeout+0x3a>
	return node->next != NULL;
   15fd4:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
   15fd6:	2b00      	cmp	r3, #0
   15fd8:	d1f1      	bne.n	15fbe <z_abort_timeout+0x1c>
   15fda:	e7f4      	b.n	15fc6 <z_abort_timeout+0x24>
}
   15fdc:	bd70      	pop	{r4, r5, r6, pc}

00015fde <z_get_next_timeout_expiry>:
{
   15fde:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
   15fe0:	2300      	movs	r3, #0
	__asm__ volatile(
   15fe2:	f04f 0220 	mov.w	r2, #32
   15fe6:	f3ef 8411 	mrs	r4, BASEPRI
   15fea:	f382 8812 	msr	BASEPRI_MAX, r2
   15fee:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
   15ff2:	f04f 30ff 	mov.w	r0, #4294967295
	LOCKED(&timeout_lock) {
   15ff6:	b93b      	cbnz	r3, 16008 <z_get_next_timeout_expiry+0x2a>
		ret = next_timeout();
   15ff8:	f7f9 ff9e 	bl	ff38 <next_timeout>
	__asm__ volatile(
   15ffc:	f384 8811 	msr	BASEPRI, r4
   16000:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   16004:	2301      	movs	r3, #1
   16006:	e7f6      	b.n	15ff6 <z_get_next_timeout_expiry+0x18>
}
   16008:	bd10      	pop	{r4, pc}

0001600a <z_set_timeout_expiry>:
{
   1600a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1600c:	4606      	mov	r6, r0
   1600e:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
   16010:	2300      	movs	r3, #0
	__asm__ volatile(
   16012:	f04f 0220 	mov.w	r2, #32
   16016:	f3ef 8511 	mrs	r5, BASEPRI
   1601a:	f382 8812 	msr	BASEPRI_MAX, r2
   1601e:	f3bf 8f6f 	isb	sy
   16022:	e00a      	b.n	1603a <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
   16024:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
   16026:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
   1602a:	2801      	cmp	r0, #1
   1602c:	dd00      	ble.n	16030 <z_set_timeout_expiry+0x26>
   1602e:	b97c      	cbnz	r4, 16050 <z_set_timeout_expiry+0x46>
	__asm__ volatile(
   16030:	f385 8811 	msr	BASEPRI, r5
   16034:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
   16038:	2301      	movs	r3, #1
   1603a:	461c      	mov	r4, r3
   1603c:	b97b      	cbnz	r3, 1605e <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
   1603e:	f7f9 ff7b 	bl	ff38 <next_timeout>
			      || (ticks <= next_to);
   16042:	f1b0 3fff 	cmp.w	r0, #4294967295
   16046:	d0ed      	beq.n	16024 <z_set_timeout_expiry+0x1a>
   16048:	42b0      	cmp	r0, r6
   1604a:	dbec      	blt.n	16026 <z_set_timeout_expiry+0x1c>
   1604c:	2401      	movs	r4, #1
   1604e:	e7ea      	b.n	16026 <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
   16050:	4639      	mov	r1, r7
   16052:	42b0      	cmp	r0, r6
   16054:	bfa8      	it	ge
   16056:	4630      	movge	r0, r6
   16058:	f7ef fe14 	bl	5c84 <sys_clock_set_timeout>
   1605c:	e7e8      	b.n	16030 <z_set_timeout_expiry+0x26>
}
   1605e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00016060 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
   16060:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
   16062:	f7fa f89b 	bl	1019c <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
   16066:	bd08      	pop	{r3, pc}

00016068 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
   16068:	b508      	push	{r3, lr}
	return sys_clock_tick_get();
   1606a:	f7fa f897 	bl	1019c <sys_clock_tick_get>
}
   1606e:	bd08      	pop	{r3, pc}

00016070 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
   16070:	b900      	cbnz	r0, 16074 <z_impl_k_busy_wait+0x4>
   16072:	4770      	bx	lr
{
   16074:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
   16076:	f7ed fe6b 	bl	3d50 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
   1607a:	bd08      	pop	{r3, pc}

0001607c <k_heap_init>:
{
   1607c:	b510      	push	{r4, lr}
   1607e:	f100 040c 	add.w	r4, r0, #12
	list->head = (sys_dnode_t *)list;
   16082:	60c4      	str	r4, [r0, #12]
	list->tail = (sys_dnode_t *)list;
   16084:	6104      	str	r4, [r0, #16]
	sys_heap_init(&h->heap, mem, bytes);
   16086:	f7fc f8cc 	bl	12222 <sys_heap_init>
}
   1608a:	bd10      	pop	{r4, pc}

0001608c <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
   1608c:	4770      	bx	lr

0001608e <_ZdlPv>:
   1608e:	f7fa bc8b 	b.w	109a8 <free>

00016092 <_ZdaPv>:
   16092:	f7ff bffc 	b.w	1608e <_ZdlPv>

00016096 <_Znwj>:
   16096:	2801      	cmp	r0, #1
   16098:	bf38      	it	cc
   1609a:	2001      	movcc	r0, #1
   1609c:	b510      	push	{r4, lr}
   1609e:	4604      	mov	r4, r0
   160a0:	4620      	mov	r0, r4
   160a2:	f7fa fc79 	bl	10998 <malloc>
   160a6:	b930      	cbnz	r0, 160b6 <_Znwj+0x20>
   160a8:	f7fa fa28 	bl	104fc <_ZSt15get_new_handlerv>
   160ac:	b908      	cbnz	r0, 160b2 <_Znwj+0x1c>
   160ae:	f000 f805 	bl	160bc <abort>
   160b2:	4780      	blx	r0
   160b4:	e7f4      	b.n	160a0 <_Znwj+0xa>
   160b6:	bd10      	pop	{r4, pc}

000160b8 <_Znaj>:
   160b8:	f7ff bfed 	b.w	16096 <_Znwj>

000160bc <abort>:
   160bc:	2006      	movs	r0, #6
   160be:	b508      	push	{r3, lr}
   160c0:	f7fb f9b2 	bl	11428 <raise>
   160c4:	2001      	movs	r0, #1
   160c6:	f7ee fd3b 	bl	4b40 <_exit>

000160ca <atoi>:
   160ca:	220a      	movs	r2, #10
   160cc:	2100      	movs	r1, #0
   160ce:	f7fb ba67 	b.w	115a0 <strtol>

000160d2 <memchr>:
   160d2:	b2c9      	uxtb	r1, r1
   160d4:	4603      	mov	r3, r0
   160d6:	4402      	add	r2, r0
   160d8:	b510      	push	{r4, lr}
   160da:	4293      	cmp	r3, r2
   160dc:	4618      	mov	r0, r3
   160de:	d101      	bne.n	160e4 <memchr+0x12>
   160e0:	2000      	movs	r0, #0
   160e2:	e003      	b.n	160ec <memchr+0x1a>
   160e4:	7804      	ldrb	r4, [r0, #0]
   160e6:	3301      	adds	r3, #1
   160e8:	428c      	cmp	r4, r1
   160ea:	d1f6      	bne.n	160da <memchr+0x8>
   160ec:	bd10      	pop	{r4, pc}

000160ee <memcpy>:
   160ee:	440a      	add	r2, r1
   160f0:	1e43      	subs	r3, r0, #1
   160f2:	4291      	cmp	r1, r2
   160f4:	d100      	bne.n	160f8 <memcpy+0xa>
   160f6:	4770      	bx	lr
   160f8:	b510      	push	{r4, lr}
   160fa:	f811 4b01 	ldrb.w	r4, [r1], #1
   160fe:	4291      	cmp	r1, r2
   16100:	f803 4f01 	strb.w	r4, [r3, #1]!
   16104:	d1f9      	bne.n	160fa <memcpy+0xc>
   16106:	bd10      	pop	{r4, pc}

00016108 <memset>:
   16108:	4402      	add	r2, r0
   1610a:	4603      	mov	r3, r0
   1610c:	4293      	cmp	r3, r2
   1610e:	d100      	bne.n	16112 <memset+0xa>
   16110:	4770      	bx	lr
   16112:	f803 1b01 	strb.w	r1, [r3], #1
   16116:	e7f9      	b.n	1610c <memset+0x4>

00016118 <__sfputc_r>:
   16118:	6893      	ldr	r3, [r2, #8]
   1611a:	3b01      	subs	r3, #1
   1611c:	2b00      	cmp	r3, #0
   1611e:	6093      	str	r3, [r2, #8]
   16120:	b410      	push	{r4}
   16122:	da07      	bge.n	16134 <__sfputc_r+0x1c>
   16124:	6994      	ldr	r4, [r2, #24]
   16126:	42a3      	cmp	r3, r4
   16128:	db01      	blt.n	1612e <__sfputc_r+0x16>
   1612a:	290a      	cmp	r1, #10
   1612c:	d102      	bne.n	16134 <__sfputc_r+0x1c>
   1612e:	bc10      	pop	{r4}
   16130:	f7fb ba56 	b.w	115e0 <__swbuf_r>
   16134:	6813      	ldr	r3, [r2, #0]
   16136:	1c58      	adds	r0, r3, #1
   16138:	6010      	str	r0, [r2, #0]
   1613a:	4608      	mov	r0, r1
   1613c:	7019      	strb	r1, [r3, #0]
   1613e:	bc10      	pop	{r4}
   16140:	4770      	bx	lr

00016142 <__sfputs_r>:
   16142:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   16144:	4606      	mov	r6, r0
   16146:	460f      	mov	r7, r1
   16148:	4614      	mov	r4, r2
   1614a:	18d5      	adds	r5, r2, r3
   1614c:	42ac      	cmp	r4, r5
   1614e:	d101      	bne.n	16154 <__sfputs_r+0x12>
   16150:	2000      	movs	r0, #0
   16152:	e007      	b.n	16164 <__sfputs_r+0x22>
   16154:	463a      	mov	r2, r7
   16156:	f814 1b01 	ldrb.w	r1, [r4], #1
   1615a:	4630      	mov	r0, r6
   1615c:	f7ff ffdc 	bl	16118 <__sfputc_r>
   16160:	1c43      	adds	r3, r0, #1
   16162:	d1f3      	bne.n	1614c <__sfputs_r+0xa>
   16164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00016166 <__cvt>:
   16166:	2b00      	cmp	r3, #0
   16168:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1616c:	461f      	mov	r7, r3
   1616e:	b088      	sub	sp, #32
   16170:	bfb4      	ite	lt
   16172:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
   16176:	2300      	movge	r3, #0
   16178:	4614      	mov	r4, r2
   1617a:	9a12      	ldr	r2, [sp, #72]	; 0x48
   1617c:	bfbc      	itt	lt
   1617e:	461f      	movlt	r7, r3
   16180:	232d      	movlt	r3, #45	; 0x2d
   16182:	9d10      	ldr	r5, [sp, #64]	; 0x40
   16184:	7013      	strb	r3, [r2, #0]
   16186:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16188:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
   1618c:	f023 0820 	bic.w	r8, r3, #32
   16190:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
   16194:	d005      	beq.n	161a2 <__cvt+0x3c>
   16196:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
   1619a:	d100      	bne.n	1619e <__cvt+0x38>
   1619c:	3501      	adds	r5, #1
   1619e:	2302      	movs	r3, #2
   161a0:	e000      	b.n	161a4 <__cvt+0x3e>
   161a2:	2303      	movs	r3, #3
   161a4:	aa07      	add	r2, sp, #28
   161a6:	9204      	str	r2, [sp, #16]
   161a8:	aa06      	add	r2, sp, #24
   161aa:	e9cd 3500 	strd	r3, r5, [sp]
   161ae:	e9cd a202 	strd	sl, r2, [sp, #8]
   161b2:	463b      	mov	r3, r7
   161b4:	4622      	mov	r2, r4
   161b6:	f7eb fc33 	bl	1a20 <_dtoa_r>
   161ba:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   161be:	4606      	mov	r6, r0
   161c0:	d102      	bne.n	161c8 <__cvt+0x62>
   161c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
   161c4:	07db      	lsls	r3, r3, #31
   161c6:	d522      	bpl.n	1620e <__cvt+0xa8>
   161c8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
   161cc:	eb06 0905 	add.w	r9, r6, r5
   161d0:	d110      	bne.n	161f4 <__cvt+0x8e>
   161d2:	7833      	ldrb	r3, [r6, #0]
   161d4:	2b30      	cmp	r3, #48	; 0x30
   161d6:	d10a      	bne.n	161ee <__cvt+0x88>
   161d8:	2200      	movs	r2, #0
   161da:	2300      	movs	r3, #0
   161dc:	4620      	mov	r0, r4
   161de:	4639      	mov	r1, r7
   161e0:	f7ea fbde 	bl	9a0 <__aeabi_dcmpeq>
   161e4:	b918      	cbnz	r0, 161ee <__cvt+0x88>
   161e6:	f1c5 0501 	rsb	r5, r5, #1
   161ea:	f8ca 5000 	str.w	r5, [sl]
   161ee:	f8da 3000 	ldr.w	r3, [sl]
   161f2:	4499      	add	r9, r3
   161f4:	2200      	movs	r2, #0
   161f6:	2300      	movs	r3, #0
   161f8:	4620      	mov	r0, r4
   161fa:	4639      	mov	r1, r7
   161fc:	f7ea fbd0 	bl	9a0 <__aeabi_dcmpeq>
   16200:	b108      	cbz	r0, 16206 <__cvt+0xa0>
   16202:	f8cd 901c 	str.w	r9, [sp, #28]
   16206:	2230      	movs	r2, #48	; 0x30
   16208:	9b07      	ldr	r3, [sp, #28]
   1620a:	454b      	cmp	r3, r9
   1620c:	d307      	bcc.n	1621e <__cvt+0xb8>
   1620e:	9b07      	ldr	r3, [sp, #28]
   16210:	4630      	mov	r0, r6
   16212:	9a15      	ldr	r2, [sp, #84]	; 0x54
   16214:	1b9b      	subs	r3, r3, r6
   16216:	6013      	str	r3, [r2, #0]
   16218:	b008      	add	sp, #32
   1621a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1621e:	1c59      	adds	r1, r3, #1
   16220:	9107      	str	r1, [sp, #28]
   16222:	701a      	strb	r2, [r3, #0]
   16224:	e7f0      	b.n	16208 <__cvt+0xa2>

00016226 <__exponent>:
   16226:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   16228:	2900      	cmp	r1, #0
   1622a:	4603      	mov	r3, r0
   1622c:	bfb8      	it	lt
   1622e:	4249      	neglt	r1, r1
   16230:	f803 2b02 	strb.w	r2, [r3], #2
   16234:	bfb4      	ite	lt
   16236:	222d      	movlt	r2, #45	; 0x2d
   16238:	222b      	movge	r2, #43	; 0x2b
   1623a:	2909      	cmp	r1, #9
   1623c:	7042      	strb	r2, [r0, #1]
   1623e:	dd2a      	ble.n	16296 <__exponent+0x70>
   16240:	f10d 0407 	add.w	r4, sp, #7
   16244:	270a      	movs	r7, #10
   16246:	46a4      	mov	ip, r4
   16248:	460a      	mov	r2, r1
   1624a:	46a6      	mov	lr, r4
   1624c:	3c01      	subs	r4, #1
   1624e:	2a63      	cmp	r2, #99	; 0x63
   16250:	fb91 f6f7 	sdiv	r6, r1, r7
   16254:	fb07 1516 	mls	r5, r7, r6, r1
   16258:	4631      	mov	r1, r6
   1625a:	f105 0530 	add.w	r5, r5, #48	; 0x30
   1625e:	f80e 5c01 	strb.w	r5, [lr, #-1]
   16262:	dcf1      	bgt.n	16248 <__exponent+0x22>
   16264:	3130      	adds	r1, #48	; 0x30
   16266:	f1ae 0502 	sub.w	r5, lr, #2
   1626a:	f804 1c01 	strb.w	r1, [r4, #-1]
   1626e:	1c44      	adds	r4, r0, #1
   16270:	4629      	mov	r1, r5
   16272:	4561      	cmp	r1, ip
   16274:	d30a      	bcc.n	1628c <__exponent+0x66>
   16276:	f10d 0209 	add.w	r2, sp, #9
   1627a:	eba2 020e 	sub.w	r2, r2, lr
   1627e:	4565      	cmp	r5, ip
   16280:	bf88      	it	hi
   16282:	2200      	movhi	r2, #0
   16284:	4413      	add	r3, r2
   16286:	1a18      	subs	r0, r3, r0
   16288:	b003      	add	sp, #12
   1628a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1628c:	f811 2b01 	ldrb.w	r2, [r1], #1
   16290:	f804 2f01 	strb.w	r2, [r4, #1]!
   16294:	e7ed      	b.n	16272 <__exponent+0x4c>
   16296:	2330      	movs	r3, #48	; 0x30
   16298:	3130      	adds	r1, #48	; 0x30
   1629a:	7083      	strb	r3, [r0, #2]
   1629c:	1d03      	adds	r3, r0, #4
   1629e:	70c1      	strb	r1, [r0, #3]
   162a0:	e7f1      	b.n	16286 <__exponent+0x60>

000162a2 <_printf_common>:
   162a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   162a6:	4616      	mov	r6, r2
   162a8:	4699      	mov	r9, r3
   162aa:	688a      	ldr	r2, [r1, #8]
   162ac:	4607      	mov	r7, r0
   162ae:	690b      	ldr	r3, [r1, #16]
   162b0:	460c      	mov	r4, r1
   162b2:	f8dd 8020 	ldr.w	r8, [sp, #32]
   162b6:	4293      	cmp	r3, r2
   162b8:	bfb8      	it	lt
   162ba:	4613      	movlt	r3, r2
   162bc:	6033      	str	r3, [r6, #0]
   162be:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   162c2:	b10a      	cbz	r2, 162c8 <_printf_common+0x26>
   162c4:	3301      	adds	r3, #1
   162c6:	6033      	str	r3, [r6, #0]
   162c8:	6823      	ldr	r3, [r4, #0]
   162ca:	0699      	lsls	r1, r3, #26
   162cc:	bf42      	ittt	mi
   162ce:	6833      	ldrmi	r3, [r6, #0]
   162d0:	3302      	addmi	r3, #2
   162d2:	6033      	strmi	r3, [r6, #0]
   162d4:	6825      	ldr	r5, [r4, #0]
   162d6:	f015 0506 	ands.w	r5, r5, #6
   162da:	d106      	bne.n	162ea <_printf_common+0x48>
   162dc:	f104 0a19 	add.w	sl, r4, #25
   162e0:	68e3      	ldr	r3, [r4, #12]
   162e2:	6832      	ldr	r2, [r6, #0]
   162e4:	1a9b      	subs	r3, r3, r2
   162e6:	42ab      	cmp	r3, r5
   162e8:	dc29      	bgt.n	1633e <_printf_common+0x9c>
   162ea:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
   162ee:	1e13      	subs	r3, r2, #0
   162f0:	6822      	ldr	r2, [r4, #0]
   162f2:	bf18      	it	ne
   162f4:	2301      	movne	r3, #1
   162f6:	0692      	lsls	r2, r2, #26
   162f8:	d42e      	bmi.n	16358 <_printf_common+0xb6>
   162fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
   162fe:	4649      	mov	r1, r9
   16300:	4638      	mov	r0, r7
   16302:	47c0      	blx	r8
   16304:	3001      	adds	r0, #1
   16306:	d021      	beq.n	1634c <_printf_common+0xaa>
   16308:	6823      	ldr	r3, [r4, #0]
   1630a:	341a      	adds	r4, #26
   1630c:	f854 5c0e 	ldr.w	r5, [r4, #-14]
   16310:	f003 0306 	and.w	r3, r3, #6
   16314:	6832      	ldr	r2, [r6, #0]
   16316:	2600      	movs	r6, #0
   16318:	2b04      	cmp	r3, #4
   1631a:	f854 3c12 	ldr.w	r3, [r4, #-18]
   1631e:	bf08      	it	eq
   16320:	1aad      	subeq	r5, r5, r2
   16322:	f854 2c0a 	ldr.w	r2, [r4, #-10]
   16326:	bf14      	ite	ne
   16328:	2500      	movne	r5, #0
   1632a:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   1632e:	4293      	cmp	r3, r2
   16330:	bfc4      	itt	gt
   16332:	1a9b      	subgt	r3, r3, r2
   16334:	18ed      	addgt	r5, r5, r3
   16336:	42b5      	cmp	r5, r6
   16338:	d11a      	bne.n	16370 <_printf_common+0xce>
   1633a:	2000      	movs	r0, #0
   1633c:	e008      	b.n	16350 <_printf_common+0xae>
   1633e:	2301      	movs	r3, #1
   16340:	4652      	mov	r2, sl
   16342:	4649      	mov	r1, r9
   16344:	4638      	mov	r0, r7
   16346:	47c0      	blx	r8
   16348:	3001      	adds	r0, #1
   1634a:	d103      	bne.n	16354 <_printf_common+0xb2>
   1634c:	f04f 30ff 	mov.w	r0, #4294967295
   16350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   16354:	3501      	adds	r5, #1
   16356:	e7c3      	b.n	162e0 <_printf_common+0x3e>
   16358:	18e1      	adds	r1, r4, r3
   1635a:	1c5a      	adds	r2, r3, #1
   1635c:	2030      	movs	r0, #48	; 0x30
   1635e:	3302      	adds	r3, #2
   16360:	4422      	add	r2, r4
   16362:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   16366:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   1636a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   1636e:	e7c4      	b.n	162fa <_printf_common+0x58>
   16370:	2301      	movs	r3, #1
   16372:	4622      	mov	r2, r4
   16374:	4649      	mov	r1, r9
   16376:	4638      	mov	r0, r7
   16378:	47c0      	blx	r8
   1637a:	3001      	adds	r0, #1
   1637c:	d0e6      	beq.n	1634c <_printf_common+0xaa>
   1637e:	3601      	adds	r6, #1
   16380:	e7d9      	b.n	16336 <_printf_common+0x94>

00016382 <_raise_r>:
   16382:	291f      	cmp	r1, #31
   16384:	b538      	push	{r3, r4, r5, lr}
   16386:	4604      	mov	r4, r0
   16388:	460d      	mov	r5, r1
   1638a:	d904      	bls.n	16396 <_raise_r+0x14>
   1638c:	2316      	movs	r3, #22
   1638e:	6003      	str	r3, [r0, #0]
   16390:	f04f 30ff 	mov.w	r0, #4294967295
   16394:	bd38      	pop	{r3, r4, r5, pc}
   16396:	6c42      	ldr	r2, [r0, #68]	; 0x44
   16398:	b112      	cbz	r2, 163a0 <_raise_r+0x1e>
   1639a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
   1639e:	b94b      	cbnz	r3, 163b4 <_raise_r+0x32>
   163a0:	4620      	mov	r0, r4
   163a2:	f000 f816 	bl	163d2 <_getpid_r>
   163a6:	462a      	mov	r2, r5
   163a8:	4601      	mov	r1, r0
   163aa:	4620      	mov	r0, r4
   163ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   163b0:	f7fb b842 	b.w	11438 <_kill_r>
   163b4:	2b01      	cmp	r3, #1
   163b6:	d00a      	beq.n	163ce <_raise_r+0x4c>
   163b8:	1c59      	adds	r1, r3, #1
   163ba:	d103      	bne.n	163c4 <_raise_r+0x42>
   163bc:	2316      	movs	r3, #22
   163be:	6003      	str	r3, [r0, #0]
   163c0:	2001      	movs	r0, #1
   163c2:	e7e7      	b.n	16394 <_raise_r+0x12>
   163c4:	2400      	movs	r4, #0
   163c6:	4628      	mov	r0, r5
   163c8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
   163cc:	4798      	blx	r3
   163ce:	2000      	movs	r0, #0
   163d0:	e7e0      	b.n	16394 <_raise_r+0x12>

000163d2 <_getpid_r>:
   163d2:	f7fc ba1e 	b.w	12812 <_getpid>

000163d6 <strncmp>:
   163d6:	b510      	push	{r4, lr}
   163d8:	b16a      	cbz	r2, 163f6 <strncmp+0x20>
   163da:	3901      	subs	r1, #1
   163dc:	1884      	adds	r4, r0, r2
   163de:	f810 3b01 	ldrb.w	r3, [r0], #1
   163e2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   163e6:	4293      	cmp	r3, r2
   163e8:	d103      	bne.n	163f2 <strncmp+0x1c>
   163ea:	42a0      	cmp	r0, r4
   163ec:	d001      	beq.n	163f2 <strncmp+0x1c>
   163ee:	2b00      	cmp	r3, #0
   163f0:	d1f5      	bne.n	163de <strncmp+0x8>
   163f2:	1a98      	subs	r0, r3, r2
   163f4:	bd10      	pop	{r4, pc}
   163f6:	4610      	mov	r0, r2
   163f8:	e7fc      	b.n	163f4 <strncmp+0x1e>

000163fa <strncpy>:
   163fa:	3901      	subs	r1, #1
   163fc:	4603      	mov	r3, r0
   163fe:	b510      	push	{r4, lr}
   16400:	b132      	cbz	r2, 16410 <strncpy+0x16>
   16402:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   16406:	3a01      	subs	r2, #1
   16408:	f803 4b01 	strb.w	r4, [r3], #1
   1640c:	2c00      	cmp	r4, #0
   1640e:	d1f7      	bne.n	16400 <strncpy+0x6>
   16410:	441a      	add	r2, r3
   16412:	2100      	movs	r1, #0
   16414:	4293      	cmp	r3, r2
   16416:	d100      	bne.n	1641a <strncpy+0x20>
   16418:	bd10      	pop	{r4, pc}
   1641a:	f803 1b01 	strb.w	r1, [r3], #1
   1641e:	e7f9      	b.n	16414 <strncpy+0x1a>

00016420 <strnlen>:
   16420:	4602      	mov	r2, r0
   16422:	4401      	add	r1, r0
   16424:	b510      	push	{r4, lr}
   16426:	428a      	cmp	r2, r1
   16428:	4613      	mov	r3, r2
   1642a:	d101      	bne.n	16430 <strnlen+0x10>
   1642c:	1a18      	subs	r0, r3, r0
   1642e:	bd10      	pop	{r4, pc}
   16430:	781c      	ldrb	r4, [r3, #0]
   16432:	3201      	adds	r2, #1
   16434:	2c00      	cmp	r4, #0
   16436:	d1f6      	bne.n	16426 <strnlen+0x6>
   16438:	e7f8      	b.n	1642c <strnlen+0xc>

0001643a <__strtok_r>:
   1643a:	b5f0      	push	{r4, r5, r6, r7, lr}
   1643c:	b908      	cbnz	r0, 16442 <__strtok_r+0x8>
   1643e:	6810      	ldr	r0, [r2, #0]
   16440:	b188      	cbz	r0, 16466 <__strtok_r+0x2c>
   16442:	4604      	mov	r4, r0
   16444:	4620      	mov	r0, r4
   16446:	460f      	mov	r7, r1
   16448:	f814 5b01 	ldrb.w	r5, [r4], #1
   1644c:	f817 6b01 	ldrb.w	r6, [r7], #1
   16450:	b91e      	cbnz	r6, 1645a <__strtok_r+0x20>
   16452:	b965      	cbnz	r5, 1646e <__strtok_r+0x34>
   16454:	4628      	mov	r0, r5
   16456:	6015      	str	r5, [r2, #0]
   16458:	e005      	b.n	16466 <__strtok_r+0x2c>
   1645a:	42b5      	cmp	r5, r6
   1645c:	d1f6      	bne.n	1644c <__strtok_r+0x12>
   1645e:	2b00      	cmp	r3, #0
   16460:	d1f0      	bne.n	16444 <__strtok_r+0xa>
   16462:	6014      	str	r4, [r2, #0]
   16464:	7003      	strb	r3, [r0, #0]
   16466:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16468:	461c      	mov	r4, r3
   1646a:	e00c      	b.n	16486 <__strtok_r+0x4c>
   1646c:	b915      	cbnz	r5, 16474 <__strtok_r+0x3a>
   1646e:	f814 3b01 	ldrb.w	r3, [r4], #1
   16472:	460e      	mov	r6, r1
   16474:	f816 5b01 	ldrb.w	r5, [r6], #1
   16478:	42ab      	cmp	r3, r5
   1647a:	d1f7      	bne.n	1646c <__strtok_r+0x32>
   1647c:	2b00      	cmp	r3, #0
   1647e:	d0f3      	beq.n	16468 <__strtok_r+0x2e>
   16480:	2300      	movs	r3, #0
   16482:	f804 3c01 	strb.w	r3, [r4, #-1]
   16486:	6014      	str	r4, [r2, #0]
   16488:	e7ed      	b.n	16466 <__strtok_r+0x2c>

0001648a <quorem>:
   1648a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1648e:	6903      	ldr	r3, [r0, #16]
   16490:	4607      	mov	r7, r0
   16492:	690c      	ldr	r4, [r1, #16]
   16494:	42a3      	cmp	r3, r4
   16496:	f2c0 8085 	blt.w	165a4 <quorem+0x11a>
   1649a:	3c01      	subs	r4, #1
   1649c:	f100 0514 	add.w	r5, r0, #20
   164a0:	f101 0814 	add.w	r8, r1, #20
   164a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   164a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   164ac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
   164b0:	9301      	str	r3, [sp, #4]
   164b2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
   164b6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
   164ba:	3301      	adds	r3, #1
   164bc:	429a      	cmp	r2, r3
   164be:	fbb2 f6f3 	udiv	r6, r2, r3
   164c2:	d333      	bcc.n	1652c <quorem+0xa2>
   164c4:	f04f 0e00 	mov.w	lr, #0
   164c8:	4640      	mov	r0, r8
   164ca:	46ac      	mov	ip, r5
   164cc:	46f2      	mov	sl, lr
   164ce:	f850 2b04 	ldr.w	r2, [r0], #4
   164d2:	b293      	uxth	r3, r2
   164d4:	4581      	cmp	r9, r0
   164d6:	ea4f 4212 	mov.w	r2, r2, lsr #16
   164da:	fb06 e303 	mla	r3, r6, r3, lr
   164de:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   164e2:	b29b      	uxth	r3, r3
   164e4:	fb06 e202 	mla	r2, r6, r2, lr
   164e8:	ebaa 0303 	sub.w	r3, sl, r3
   164ec:	f8dc a000 	ldr.w	sl, [ip]
   164f0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
   164f4:	fa1f fa8a 	uxth.w	sl, sl
   164f8:	4453      	add	r3, sl
   164fa:	fa1f fa82 	uxth.w	sl, r2
   164fe:	f8dc 2000 	ldr.w	r2, [ip]
   16502:	ebca 4212 	rsb	r2, sl, r2, lsr #16
   16506:	eb02 4223 	add.w	r2, r2, r3, asr #16
   1650a:	b29b      	uxth	r3, r3
   1650c:	ea4f 4a22 	mov.w	sl, r2, asr #16
   16510:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   16514:	f84c 3b04 	str.w	r3, [ip], #4
   16518:	d2d9      	bcs.n	164ce <quorem+0x44>
   1651a:	f855 300b 	ldr.w	r3, [r5, fp]
   1651e:	b92b      	cbnz	r3, 1652c <quorem+0xa2>
   16520:	9b01      	ldr	r3, [sp, #4]
   16522:	3b04      	subs	r3, #4
   16524:	429d      	cmp	r5, r3
   16526:	461a      	mov	r2, r3
   16528:	d330      	bcc.n	1658c <quorem+0x102>
   1652a:	613c      	str	r4, [r7, #16]
   1652c:	4638      	mov	r0, r7
   1652e:	f000 fa6f 	bl	16a10 <__mcmp>
   16532:	2800      	cmp	r0, #0
   16534:	db26      	blt.n	16584 <quorem+0xfa>
   16536:	3601      	adds	r6, #1
   16538:	4628      	mov	r0, r5
   1653a:	f04f 0c00 	mov.w	ip, #0
   1653e:	f858 1b04 	ldr.w	r1, [r8], #4
   16542:	f8d0 e000 	ldr.w	lr, [r0]
   16546:	b28b      	uxth	r3, r1
   16548:	45c1      	cmp	r9, r8
   1654a:	fa1f f28e 	uxth.w	r2, lr
   1654e:	ebac 0303 	sub.w	r3, ip, r3
   16552:	4413      	add	r3, r2
   16554:	ea4f 4211 	mov.w	r2, r1, lsr #16
   16558:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
   1655c:	eb02 4223 	add.w	r2, r2, r3, asr #16
   16560:	b29b      	uxth	r3, r3
   16562:	ea4f 4c22 	mov.w	ip, r2, asr #16
   16566:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   1656a:	f840 3b04 	str.w	r3, [r0], #4
   1656e:	d2e6      	bcs.n	1653e <quorem+0xb4>
   16570:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   16574:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   16578:	b922      	cbnz	r2, 16584 <quorem+0xfa>
   1657a:	3b04      	subs	r3, #4
   1657c:	429d      	cmp	r5, r3
   1657e:	461a      	mov	r2, r3
   16580:	d30a      	bcc.n	16598 <quorem+0x10e>
   16582:	613c      	str	r4, [r7, #16]
   16584:	4630      	mov	r0, r6
   16586:	b003      	add	sp, #12
   16588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1658c:	6812      	ldr	r2, [r2, #0]
   1658e:	3b04      	subs	r3, #4
   16590:	2a00      	cmp	r2, #0
   16592:	d1ca      	bne.n	1652a <quorem+0xa0>
   16594:	3c01      	subs	r4, #1
   16596:	e7c5      	b.n	16524 <quorem+0x9a>
   16598:	6812      	ldr	r2, [r2, #0]
   1659a:	3b04      	subs	r3, #4
   1659c:	2a00      	cmp	r2, #0
   1659e:	d1f0      	bne.n	16582 <quorem+0xf8>
   165a0:	3c01      	subs	r4, #1
   165a2:	e7eb      	b.n	1657c <quorem+0xf2>
   165a4:	2000      	movs	r0, #0
   165a6:	e7ee      	b.n	16586 <quorem+0xfc>

000165a8 <__sfmoreglue>:
   165a8:	b570      	push	{r4, r5, r6, lr}
   165aa:	1e4a      	subs	r2, r1, #1
   165ac:	2568      	movs	r5, #104	; 0x68
   165ae:	460e      	mov	r6, r1
   165b0:	4355      	muls	r5, r2
   165b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
   165b6:	f7fa fa4d 	bl	10a54 <_malloc_r>
   165ba:	4604      	mov	r4, r0
   165bc:	b140      	cbz	r0, 165d0 <__sfmoreglue+0x28>
   165be:	2100      	movs	r1, #0
   165c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
   165c4:	e9c0 1600 	strd	r1, r6, [r0]
   165c8:	300c      	adds	r0, #12
   165ca:	60a0      	str	r0, [r4, #8]
   165cc:	f7ff fd9c 	bl	16108 <memset>
   165d0:	4620      	mov	r0, r4
   165d2:	bd70      	pop	{r4, r5, r6, pc}

000165d4 <_fwalk_reent>:
   165d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   165d8:	4606      	mov	r6, r0
   165da:	4688      	mov	r8, r1
   165dc:	f100 0448 	add.w	r4, r0, #72	; 0x48
   165e0:	2700      	movs	r7, #0
   165e2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
   165e6:	f1b9 0901 	subs.w	r9, r9, #1
   165ea:	d505      	bpl.n	165f8 <_fwalk_reent+0x24>
   165ec:	6824      	ldr	r4, [r4, #0]
   165ee:	2c00      	cmp	r4, #0
   165f0:	d1f7      	bne.n	165e2 <_fwalk_reent+0xe>
   165f2:	4638      	mov	r0, r7
   165f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   165f8:	89ab      	ldrh	r3, [r5, #12]
   165fa:	2b01      	cmp	r3, #1
   165fc:	d907      	bls.n	1660e <_fwalk_reent+0x3a>
   165fe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   16602:	3301      	adds	r3, #1
   16604:	d003      	beq.n	1660e <_fwalk_reent+0x3a>
   16606:	4629      	mov	r1, r5
   16608:	4630      	mov	r0, r6
   1660a:	47c0      	blx	r8
   1660c:	4307      	orrs	r7, r0
   1660e:	3568      	adds	r5, #104	; 0x68
   16610:	e7e9      	b.n	165e6 <_fwalk_reent+0x12>

00016612 <__swhatbuf_r>:
   16612:	b570      	push	{r4, r5, r6, lr}
   16614:	460e      	mov	r6, r1
   16616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   1661a:	b096      	sub	sp, #88	; 0x58
   1661c:	4614      	mov	r4, r2
   1661e:	2900      	cmp	r1, #0
   16620:	461d      	mov	r5, r3
   16622:	da07      	bge.n	16634 <__swhatbuf_r+0x22>
   16624:	2300      	movs	r3, #0
   16626:	602b      	str	r3, [r5, #0]
   16628:	89b3      	ldrh	r3, [r6, #12]
   1662a:	061a      	lsls	r2, r3, #24
   1662c:	d410      	bmi.n	16650 <__swhatbuf_r+0x3e>
   1662e:	f44f 6380 	mov.w	r3, #1024	; 0x400
   16632:	e00e      	b.n	16652 <__swhatbuf_r+0x40>
   16634:	466a      	mov	r2, sp
   16636:	f7fb fad3 	bl	11be0 <_fstat_r>
   1663a:	2800      	cmp	r0, #0
   1663c:	dbf2      	blt.n	16624 <__swhatbuf_r+0x12>
   1663e:	9a01      	ldr	r2, [sp, #4]
   16640:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   16644:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
   16648:	425a      	negs	r2, r3
   1664a:	415a      	adcs	r2, r3
   1664c:	602a      	str	r2, [r5, #0]
   1664e:	e7ee      	b.n	1662e <__swhatbuf_r+0x1c>
   16650:	2340      	movs	r3, #64	; 0x40
   16652:	2000      	movs	r0, #0
   16654:	6023      	str	r3, [r4, #0]
   16656:	b016      	add	sp, #88	; 0x58
   16658:	bd70      	pop	{r4, r5, r6, pc}

0001665a <_Balloc>:
   1665a:	b570      	push	{r4, r5, r6, lr}
   1665c:	6a46      	ldr	r6, [r0, #36]	; 0x24
   1665e:	4604      	mov	r4, r0
   16660:	460d      	mov	r5, r1
   16662:	b93e      	cbnz	r6, 16674 <_Balloc+0x1a>
   16664:	2010      	movs	r0, #16
   16666:	f7fa f997 	bl	10998 <malloc>
   1666a:	6260      	str	r0, [r4, #36]	; 0x24
   1666c:	6006      	str	r6, [r0, #0]
   1666e:	60c6      	str	r6, [r0, #12]
   16670:	e9c0 6601 	strd	r6, r6, [r0, #4]
   16674:	6a66      	ldr	r6, [r4, #36]	; 0x24
   16676:	68f3      	ldr	r3, [r6, #12]
   16678:	b183      	cbz	r3, 1669c <_Balloc+0x42>
   1667a:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1667c:	68db      	ldr	r3, [r3, #12]
   1667e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
   16682:	b9b8      	cbnz	r0, 166b4 <_Balloc+0x5a>
   16684:	2101      	movs	r1, #1
   16686:	4620      	mov	r0, r4
   16688:	fa01 f605 	lsl.w	r6, r1, r5
   1668c:	1d72      	adds	r2, r6, #5
   1668e:	0092      	lsls	r2, r2, #2
   16690:	f000 faa5 	bl	16bde <_calloc_r>
   16694:	b160      	cbz	r0, 166b0 <_Balloc+0x56>
   16696:	e9c0 5601 	strd	r5, r6, [r0, #4]
   1669a:	e00e      	b.n	166ba <_Balloc+0x60>
   1669c:	2221      	movs	r2, #33	; 0x21
   1669e:	2104      	movs	r1, #4
   166a0:	4620      	mov	r0, r4
   166a2:	f000 fa9c 	bl	16bde <_calloc_r>
   166a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   166a8:	60f0      	str	r0, [r6, #12]
   166aa:	68db      	ldr	r3, [r3, #12]
   166ac:	2b00      	cmp	r3, #0
   166ae:	d1e4      	bne.n	1667a <_Balloc+0x20>
   166b0:	2000      	movs	r0, #0
   166b2:	bd70      	pop	{r4, r5, r6, pc}
   166b4:	6802      	ldr	r2, [r0, #0]
   166b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
   166ba:	2300      	movs	r3, #0
   166bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
   166c0:	e7f7      	b.n	166b2 <_Balloc+0x58>

000166c2 <_Bfree>:
   166c2:	b570      	push	{r4, r5, r6, lr}
   166c4:	6a46      	ldr	r6, [r0, #36]	; 0x24
   166c6:	4605      	mov	r5, r0
   166c8:	460c      	mov	r4, r1
   166ca:	b93e      	cbnz	r6, 166dc <_Bfree+0x1a>
   166cc:	2010      	movs	r0, #16
   166ce:	f7fa f963 	bl	10998 <malloc>
   166d2:	6268      	str	r0, [r5, #36]	; 0x24
   166d4:	6006      	str	r6, [r0, #0]
   166d6:	60c6      	str	r6, [r0, #12]
   166d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
   166dc:	b13c      	cbz	r4, 166ee <_Bfree+0x2c>
   166de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   166e0:	6862      	ldr	r2, [r4, #4]
   166e2:	68db      	ldr	r3, [r3, #12]
   166e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   166e8:	6021      	str	r1, [r4, #0]
   166ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
   166ee:	bd70      	pop	{r4, r5, r6, pc}

000166f0 <__multadd>:
   166f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   166f4:	4607      	mov	r7, r0
   166f6:	4698      	mov	r8, r3
   166f8:	460c      	mov	r4, r1
   166fa:	690e      	ldr	r6, [r1, #16]
   166fc:	f101 0014 	add.w	r0, r1, #20
   16700:	2300      	movs	r3, #0
   16702:	6805      	ldr	r5, [r0, #0]
   16704:	3301      	adds	r3, #1
   16706:	b2a9      	uxth	r1, r5
   16708:	429e      	cmp	r6, r3
   1670a:	ea4f 4515 	mov.w	r5, r5, lsr #16
   1670e:	fb02 8101 	mla	r1, r2, r1, r8
   16712:	ea4f 4c11 	mov.w	ip, r1, lsr #16
   16716:	b289      	uxth	r1, r1
   16718:	fb02 c505 	mla	r5, r2, r5, ip
   1671c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
   16720:	ea4f 4815 	mov.w	r8, r5, lsr #16
   16724:	f840 1b04 	str.w	r1, [r0], #4
   16728:	dceb      	bgt.n	16702 <__multadd+0x12>
   1672a:	f1b8 0f00 	cmp.w	r8, #0
   1672e:	d01b      	beq.n	16768 <__multadd+0x78>
   16730:	68a3      	ldr	r3, [r4, #8]
   16732:	42b3      	cmp	r3, r6
   16734:	dc12      	bgt.n	1675c <__multadd+0x6c>
   16736:	6861      	ldr	r1, [r4, #4]
   16738:	4638      	mov	r0, r7
   1673a:	3101      	adds	r1, #1
   1673c:	f7ff ff8d 	bl	1665a <_Balloc>
   16740:	6922      	ldr	r2, [r4, #16]
   16742:	4605      	mov	r5, r0
   16744:	f104 010c 	add.w	r1, r4, #12
   16748:	3202      	adds	r2, #2
   1674a:	300c      	adds	r0, #12
   1674c:	0092      	lsls	r2, r2, #2
   1674e:	f7ff fcce 	bl	160ee <memcpy>
   16752:	4621      	mov	r1, r4
   16754:	462c      	mov	r4, r5
   16756:	4638      	mov	r0, r7
   16758:	f7ff ffb3 	bl	166c2 <_Bfree>
   1675c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
   16760:	3601      	adds	r6, #1
   16762:	f8c3 8014 	str.w	r8, [r3, #20]
   16766:	6126      	str	r6, [r4, #16]
   16768:	4620      	mov	r0, r4
   1676a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0001676e <__hi0bits>:
   1676e:	0c02      	lsrs	r2, r0, #16
   16770:	4603      	mov	r3, r0
   16772:	0412      	lsls	r2, r2, #16
   16774:	b9ca      	cbnz	r2, 167aa <__hi0bits+0x3c>
   16776:	0403      	lsls	r3, r0, #16
   16778:	2010      	movs	r0, #16
   1677a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   1677e:	bf04      	itt	eq
   16780:	021b      	lsleq	r3, r3, #8
   16782:	3008      	addeq	r0, #8
   16784:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   16788:	bf04      	itt	eq
   1678a:	011b      	lsleq	r3, r3, #4
   1678c:	3004      	addeq	r0, #4
   1678e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   16792:	bf04      	itt	eq
   16794:	009b      	lsleq	r3, r3, #2
   16796:	3002      	addeq	r0, #2
   16798:	2b00      	cmp	r3, #0
   1679a:	db05      	blt.n	167a8 <__hi0bits+0x3a>
   1679c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   167a0:	f100 0001 	add.w	r0, r0, #1
   167a4:	bf08      	it	eq
   167a6:	2020      	moveq	r0, #32
   167a8:	4770      	bx	lr
   167aa:	2000      	movs	r0, #0
   167ac:	e7e5      	b.n	1677a <__hi0bits+0xc>

000167ae <__lo0bits>:
   167ae:	6803      	ldr	r3, [r0, #0]
   167b0:	4602      	mov	r2, r0
   167b2:	f013 0007 	ands.w	r0, r3, #7
   167b6:	d00b      	beq.n	167d0 <__lo0bits+0x22>
   167b8:	07d9      	lsls	r1, r3, #31
   167ba:	d422      	bmi.n	16802 <__lo0bits+0x54>
   167bc:	0798      	lsls	r0, r3, #30
   167be:	bf47      	ittee	mi
   167c0:	085b      	lsrmi	r3, r3, #1
   167c2:	2001      	movmi	r0, #1
   167c4:	089b      	lsrpl	r3, r3, #2
   167c6:	2002      	movpl	r0, #2
   167c8:	bf4c      	ite	mi
   167ca:	6013      	strmi	r3, [r2, #0]
   167cc:	6013      	strpl	r3, [r2, #0]
   167ce:	4770      	bx	lr
   167d0:	b299      	uxth	r1, r3
   167d2:	b909      	cbnz	r1, 167d8 <__lo0bits+0x2a>
   167d4:	0c1b      	lsrs	r3, r3, #16
   167d6:	2010      	movs	r0, #16
   167d8:	f013 0fff 	tst.w	r3, #255	; 0xff
   167dc:	bf04      	itt	eq
   167de:	0a1b      	lsreq	r3, r3, #8
   167e0:	3008      	addeq	r0, #8
   167e2:	0719      	lsls	r1, r3, #28
   167e4:	bf04      	itt	eq
   167e6:	091b      	lsreq	r3, r3, #4
   167e8:	3004      	addeq	r0, #4
   167ea:	0799      	lsls	r1, r3, #30
   167ec:	bf04      	itt	eq
   167ee:	089b      	lsreq	r3, r3, #2
   167f0:	3002      	addeq	r0, #2
   167f2:	07d9      	lsls	r1, r3, #31
   167f4:	d403      	bmi.n	167fe <__lo0bits+0x50>
   167f6:	085b      	lsrs	r3, r3, #1
   167f8:	f100 0001 	add.w	r0, r0, #1
   167fc:	d003      	beq.n	16806 <__lo0bits+0x58>
   167fe:	6013      	str	r3, [r2, #0]
   16800:	4770      	bx	lr
   16802:	2000      	movs	r0, #0
   16804:	4770      	bx	lr
   16806:	2020      	movs	r0, #32
   16808:	4770      	bx	lr

0001680a <__i2b>:
   1680a:	b510      	push	{r4, lr}
   1680c:	460c      	mov	r4, r1
   1680e:	2101      	movs	r1, #1
   16810:	f7ff ff23 	bl	1665a <_Balloc>
   16814:	2201      	movs	r2, #1
   16816:	6144      	str	r4, [r0, #20]
   16818:	6102      	str	r2, [r0, #16]
   1681a:	bd10      	pop	{r4, pc}

0001681c <__multiply>:
   1681c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16820:	4615      	mov	r5, r2
   16822:	690a      	ldr	r2, [r1, #16]
   16824:	460c      	mov	r4, r1
   16826:	b085      	sub	sp, #20
   16828:	692b      	ldr	r3, [r5, #16]
   1682a:	429a      	cmp	r2, r3
   1682c:	bfbe      	ittt	lt
   1682e:	460b      	movlt	r3, r1
   16830:	462c      	movlt	r4, r5
   16832:	461d      	movlt	r5, r3
   16834:	6927      	ldr	r7, [r4, #16]
   16836:	68a3      	ldr	r3, [r4, #8]
   16838:	f8d5 9010 	ldr.w	r9, [r5, #16]
   1683c:	6861      	ldr	r1, [r4, #4]
   1683e:	eb07 0609 	add.w	r6, r7, r9
   16842:	42b3      	cmp	r3, r6
   16844:	bfb8      	it	lt
   16846:	3101      	addlt	r1, #1
   16848:	f7ff ff07 	bl	1665a <_Balloc>
   1684c:	f100 0114 	add.w	r1, r0, #20
   16850:	2200      	movs	r2, #0
   16852:	eb01 0886 	add.w	r8, r1, r6, lsl #2
   16856:	460b      	mov	r3, r1
   16858:	4543      	cmp	r3, r8
   1685a:	d31d      	bcc.n	16898 <__multiply+0x7c>
   1685c:	f104 0314 	add.w	r3, r4, #20
   16860:	f105 0214 	add.w	r2, r5, #20
   16864:	f104 0515 	add.w	r5, r4, #21
   16868:	eb03 0787 	add.w	r7, r3, r7, lsl #2
   1686c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
   16870:	9302      	str	r3, [sp, #8]
   16872:	1b3b      	subs	r3, r7, r4
   16874:	3b15      	subs	r3, #21
   16876:	f023 0303 	bic.w	r3, r3, #3
   1687a:	3304      	adds	r3, #4
   1687c:	42af      	cmp	r7, r5
   1687e:	bf38      	it	cc
   16880:	2304      	movcc	r3, #4
   16882:	9301      	str	r3, [sp, #4]
   16884:	9b02      	ldr	r3, [sp, #8]
   16886:	9203      	str	r2, [sp, #12]
   16888:	4293      	cmp	r3, r2
   1688a:	d808      	bhi.n	1689e <__multiply+0x82>
   1688c:	2e00      	cmp	r6, #0
   1688e:	dc5a      	bgt.n	16946 <__multiply+0x12a>
   16890:	6106      	str	r6, [r0, #16]
   16892:	b005      	add	sp, #20
   16894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16898:	f843 2b04 	str.w	r2, [r3], #4
   1689c:	e7dc      	b.n	16858 <__multiply+0x3c>
   1689e:	f8b2 a000 	ldrh.w	sl, [r2]
   168a2:	f1ba 0f00 	cmp.w	sl, #0
   168a6:	d024      	beq.n	168f2 <__multiply+0xd6>
   168a8:	f104 0e14 	add.w	lr, r4, #20
   168ac:	4689      	mov	r9, r1
   168ae:	f04f 0c00 	mov.w	ip, #0
   168b2:	f85e 5b04 	ldr.w	r5, [lr], #4
   168b6:	f8d9 b000 	ldr.w	fp, [r9]
   168ba:	b2ab      	uxth	r3, r5
   168bc:	4577      	cmp	r7, lr
   168be:	fa1f fb8b 	uxth.w	fp, fp
   168c2:	fb0a b303 	mla	r3, sl, r3, fp
   168c6:	ea4f 4b15 	mov.w	fp, r5, lsr #16
   168ca:	f8d9 5000 	ldr.w	r5, [r9]
   168ce:	4463      	add	r3, ip
   168d0:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   168d4:	fb0a c50b 	mla	r5, sl, fp, ip
   168d8:	eb05 4513 	add.w	r5, r5, r3, lsr #16
   168dc:	b29b      	uxth	r3, r3
   168de:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   168e2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
   168e6:	f849 3b04 	str.w	r3, [r9], #4
   168ea:	d8e2      	bhi.n	168b2 <__multiply+0x96>
   168ec:	9b01      	ldr	r3, [sp, #4]
   168ee:	f841 c003 	str.w	ip, [r1, r3]
   168f2:	9b03      	ldr	r3, [sp, #12]
   168f4:	3204      	adds	r2, #4
   168f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
   168fa:	f1b9 0f00 	cmp.w	r9, #0
   168fe:	d020      	beq.n	16942 <__multiply+0x126>
   16900:	680b      	ldr	r3, [r1, #0]
   16902:	f104 0c14 	add.w	ip, r4, #20
   16906:	468e      	mov	lr, r1
   16908:	f04f 0a00 	mov.w	sl, #0
   1690c:	f8bc 5000 	ldrh.w	r5, [ip]
   16910:	b29b      	uxth	r3, r3
   16912:	f8be b002 	ldrh.w	fp, [lr, #2]
   16916:	fb09 b505 	mla	r5, r9, r5, fp
   1691a:	44aa      	add	sl, r5
   1691c:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
   16920:	f84e 3b04 	str.w	r3, [lr], #4
   16924:	f85c 3b04 	ldr.w	r3, [ip], #4
   16928:	f8be 5000 	ldrh.w	r5, [lr]
   1692c:	0c1b      	lsrs	r3, r3, #16
   1692e:	4567      	cmp	r7, ip
   16930:	fb09 5303 	mla	r3, r9, r3, r5
   16934:	eb03 431a 	add.w	r3, r3, sl, lsr #16
   16938:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   1693c:	d8e6      	bhi.n	1690c <__multiply+0xf0>
   1693e:	9d01      	ldr	r5, [sp, #4]
   16940:	514b      	str	r3, [r1, r5]
   16942:	3104      	adds	r1, #4
   16944:	e79e      	b.n	16884 <__multiply+0x68>
   16946:	f858 3d04 	ldr.w	r3, [r8, #-4]!
   1694a:	2b00      	cmp	r3, #0
   1694c:	d1a0      	bne.n	16890 <__multiply+0x74>
   1694e:	3e01      	subs	r6, #1
   16950:	e79c      	b.n	1688c <__multiply+0x70>

00016952 <__lshift>:
   16952:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   16956:	460c      	mov	r4, r1
   16958:	4607      	mov	r7, r0
   1695a:	4691      	mov	r9, r2
   1695c:	ea4f 1a62 	mov.w	sl, r2, asr #5
   16960:	6923      	ldr	r3, [r4, #16]
   16962:	6849      	ldr	r1, [r1, #4]
   16964:	eb03 1862 	add.w	r8, r3, r2, asr #5
   16968:	68a3      	ldr	r3, [r4, #8]
   1696a:	f108 0601 	add.w	r6, r8, #1
   1696e:	42b3      	cmp	r3, r6
   16970:	db3f      	blt.n	169f2 <__lshift+0xa0>
   16972:	4638      	mov	r0, r7
   16974:	f7ff fe71 	bl	1665a <_Balloc>
   16978:	2300      	movs	r3, #0
   1697a:	4605      	mov	r5, r0
   1697c:	f100 0114 	add.w	r1, r0, #20
   16980:	f100 0210 	add.w	r2, r0, #16
   16984:	4618      	mov	r0, r3
   16986:	4553      	cmp	r3, sl
   16988:	db36      	blt.n	169f8 <__lshift+0xa6>
   1698a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
   1698e:	f104 0314 	add.w	r3, r4, #20
   16992:	6920      	ldr	r0, [r4, #16]
   16994:	f019 091f 	ands.w	r9, r9, #31
   16998:	eb01 018a 	add.w	r1, r1, sl, lsl #2
   1699c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
   169a0:	d02e      	beq.n	16a00 <__lshift+0xae>
   169a2:	f1c9 0e20 	rsb	lr, r9, #32
   169a6:	468a      	mov	sl, r1
   169a8:	2200      	movs	r2, #0
   169aa:	6818      	ldr	r0, [r3, #0]
   169ac:	fa00 f009 	lsl.w	r0, r0, r9
   169b0:	4302      	orrs	r2, r0
   169b2:	f84a 2b04 	str.w	r2, [sl], #4
   169b6:	f853 2b04 	ldr.w	r2, [r3], #4
   169ba:	459c      	cmp	ip, r3
   169bc:	fa22 f20e 	lsr.w	r2, r2, lr
   169c0:	d8f3      	bhi.n	169aa <__lshift+0x58>
   169c2:	ebac 0304 	sub.w	r3, ip, r4
   169c6:	f104 0015 	add.w	r0, r4, #21
   169ca:	3b15      	subs	r3, #21
   169cc:	f023 0303 	bic.w	r3, r3, #3
   169d0:	3304      	adds	r3, #4
   169d2:	4560      	cmp	r0, ip
   169d4:	bf88      	it	hi
   169d6:	2304      	movhi	r3, #4
   169d8:	50ca      	str	r2, [r1, r3]
   169da:	b10a      	cbz	r2, 169e0 <__lshift+0x8e>
   169dc:	f108 0602 	add.w	r6, r8, #2
   169e0:	3e01      	subs	r6, #1
   169e2:	4638      	mov	r0, r7
   169e4:	4621      	mov	r1, r4
   169e6:	612e      	str	r6, [r5, #16]
   169e8:	f7ff fe6b 	bl	166c2 <_Bfree>
   169ec:	4628      	mov	r0, r5
   169ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   169f2:	3101      	adds	r1, #1
   169f4:	005b      	lsls	r3, r3, #1
   169f6:	e7ba      	b.n	1696e <__lshift+0x1c>
   169f8:	3301      	adds	r3, #1
   169fa:	f842 0f04 	str.w	r0, [r2, #4]!
   169fe:	e7c2      	b.n	16986 <__lshift+0x34>
   16a00:	3904      	subs	r1, #4
   16a02:	f853 2b04 	ldr.w	r2, [r3], #4
   16a06:	459c      	cmp	ip, r3
   16a08:	f841 2f04 	str.w	r2, [r1, #4]!
   16a0c:	d8f9      	bhi.n	16a02 <__lshift+0xb0>
   16a0e:	e7e7      	b.n	169e0 <__lshift+0x8e>

00016a10 <__mcmp>:
   16a10:	4603      	mov	r3, r0
   16a12:	690a      	ldr	r2, [r1, #16]
   16a14:	6900      	ldr	r0, [r0, #16]
   16a16:	1a80      	subs	r0, r0, r2
   16a18:	b530      	push	{r4, r5, lr}
   16a1a:	d10d      	bne.n	16a38 <__mcmp+0x28>
   16a1c:	3314      	adds	r3, #20
   16a1e:	3114      	adds	r1, #20
   16a20:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   16a24:	eb01 0182 	add.w	r1, r1, r2, lsl #2
   16a28:	f854 5d04 	ldr.w	r5, [r4, #-4]!
   16a2c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   16a30:	4295      	cmp	r5, r2
   16a32:	d002      	beq.n	16a3a <__mcmp+0x2a>
   16a34:	d304      	bcc.n	16a40 <__mcmp+0x30>
   16a36:	2001      	movs	r0, #1
   16a38:	bd30      	pop	{r4, r5, pc}
   16a3a:	42a3      	cmp	r3, r4
   16a3c:	d3f4      	bcc.n	16a28 <__mcmp+0x18>
   16a3e:	e7fb      	b.n	16a38 <__mcmp+0x28>
   16a40:	f04f 30ff 	mov.w	r0, #4294967295
   16a44:	e7f8      	b.n	16a38 <__mcmp+0x28>

00016a46 <__mdiff>:
   16a46:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16a4a:	460c      	mov	r4, r1
   16a4c:	4606      	mov	r6, r0
   16a4e:	4611      	mov	r1, r2
   16a50:	4692      	mov	sl, r2
   16a52:	4620      	mov	r0, r4
   16a54:	f7ff ffdc 	bl	16a10 <__mcmp>
   16a58:	1e05      	subs	r5, r0, #0
   16a5a:	d108      	bne.n	16a6e <__mdiff+0x28>
   16a5c:	4629      	mov	r1, r5
   16a5e:	4630      	mov	r0, r6
   16a60:	f7ff fdfb 	bl	1665a <_Balloc>
   16a64:	2301      	movs	r3, #1
   16a66:	e9c0 3504 	strd	r3, r5, [r0, #16]
   16a6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16a6e:	bfa3      	ittte	ge
   16a70:	4653      	movge	r3, sl
   16a72:	46a2      	movge	sl, r4
   16a74:	2500      	movge	r5, #0
   16a76:	2501      	movlt	r5, #1
   16a78:	bfa8      	it	ge
   16a7a:	461c      	movge	r4, r3
   16a7c:	f8da 1004 	ldr.w	r1, [sl, #4]
   16a80:	4630      	mov	r0, r6
   16a82:	f7ff fdea 	bl	1665a <_Balloc>
   16a86:	f104 0914 	add.w	r9, r4, #20
   16a8a:	f8da 7010 	ldr.w	r7, [sl, #16]
   16a8e:	f100 0814 	add.w	r8, r0, #20
   16a92:	6926      	ldr	r6, [r4, #16]
   16a94:	f10a 0210 	add.w	r2, sl, #16
   16a98:	60c5      	str	r5, [r0, #12]
   16a9a:	f10a 0514 	add.w	r5, sl, #20
   16a9e:	eb09 0686 	add.w	r6, r9, r6, lsl #2
   16aa2:	46c2      	mov	sl, r8
   16aa4:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
   16aa8:	f04f 0c00 	mov.w	ip, #0
   16aac:	f852 bf04 	ldr.w	fp, [r2, #4]!
   16ab0:	f859 3b04 	ldr.w	r3, [r9], #4
   16ab4:	fa1f f18b 	uxth.w	r1, fp
   16ab8:	454e      	cmp	r6, r9
   16aba:	4461      	add	r1, ip
   16abc:	fa1f fc83 	uxth.w	ip, r3
   16ac0:	ea4f 4313 	mov.w	r3, r3, lsr #16
   16ac4:	eba1 010c 	sub.w	r1, r1, ip
   16ac8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
   16acc:	eb03 4321 	add.w	r3, r3, r1, asr #16
   16ad0:	b289      	uxth	r1, r1
   16ad2:	ea4f 4c23 	mov.w	ip, r3, asr #16
   16ad6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
   16ada:	f84a 3b04 	str.w	r3, [sl], #4
   16ade:	d8e5      	bhi.n	16aac <__mdiff+0x66>
   16ae0:	1b33      	subs	r3, r6, r4
   16ae2:	3415      	adds	r4, #21
   16ae4:	3b15      	subs	r3, #21
   16ae6:	f023 0303 	bic.w	r3, r3, #3
   16aea:	3304      	adds	r3, #4
   16aec:	42a6      	cmp	r6, r4
   16aee:	bf38      	it	cc
   16af0:	2304      	movcc	r3, #4
   16af2:	441d      	add	r5, r3
   16af4:	4443      	add	r3, r8
   16af6:	462c      	mov	r4, r5
   16af8:	461e      	mov	r6, r3
   16afa:	4574      	cmp	r4, lr
   16afc:	d30e      	bcc.n	16b1c <__mdiff+0xd6>
   16afe:	f10e 0203 	add.w	r2, lr, #3
   16b02:	1b52      	subs	r2, r2, r5
   16b04:	3d03      	subs	r5, #3
   16b06:	f022 0203 	bic.w	r2, r2, #3
   16b0a:	45ae      	cmp	lr, r5
   16b0c:	bf38      	it	cc
   16b0e:	2200      	movcc	r2, #0
   16b10:	441a      	add	r2, r3
   16b12:	f852 3d04 	ldr.w	r3, [r2, #-4]!
   16b16:	b18b      	cbz	r3, 16b3c <__mdiff+0xf6>
   16b18:	6107      	str	r7, [r0, #16]
   16b1a:	e7a6      	b.n	16a6a <__mdiff+0x24>
   16b1c:	f854 8b04 	ldr.w	r8, [r4], #4
   16b20:	fa1f f288 	uxth.w	r2, r8
   16b24:	4462      	add	r2, ip
   16b26:	1411      	asrs	r1, r2, #16
   16b28:	b292      	uxth	r2, r2
   16b2a:	eb01 4118 	add.w	r1, r1, r8, lsr #16
   16b2e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   16b32:	ea4f 4c21 	mov.w	ip, r1, asr #16
   16b36:	f846 2b04 	str.w	r2, [r6], #4
   16b3a:	e7de      	b.n	16afa <__mdiff+0xb4>
   16b3c:	3f01      	subs	r7, #1
   16b3e:	e7e8      	b.n	16b12 <__mdiff+0xcc>

00016b40 <__d2b>:
   16b40:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   16b44:	461c      	mov	r4, r3
   16b46:	2101      	movs	r1, #1
   16b48:	4690      	mov	r8, r2
   16b4a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
   16b4e:	f7ff fd84 	bl	1665a <_Balloc>
   16b52:	f3c4 0313 	ubfx	r3, r4, #0, #20
   16b56:	f3c4 540a 	ubfx	r4, r4, #20, #11
   16b5a:	4607      	mov	r7, r0
   16b5c:	bb2c      	cbnz	r4, 16baa <__d2b+0x6a>
   16b5e:	9301      	str	r3, [sp, #4]
   16b60:	f1b8 0300 	subs.w	r3, r8, #0
   16b64:	d026      	beq.n	16bb4 <__d2b+0x74>
   16b66:	4668      	mov	r0, sp
   16b68:	9300      	str	r3, [sp, #0]
   16b6a:	f7ff fe20 	bl	167ae <__lo0bits>
   16b6e:	9900      	ldr	r1, [sp, #0]
   16b70:	b1f0      	cbz	r0, 16bb0 <__d2b+0x70>
   16b72:	9a01      	ldr	r2, [sp, #4]
   16b74:	f1c0 0320 	rsb	r3, r0, #32
   16b78:	fa02 f303 	lsl.w	r3, r2, r3
   16b7c:	40c2      	lsrs	r2, r0
   16b7e:	430b      	orrs	r3, r1
   16b80:	9201      	str	r2, [sp, #4]
   16b82:	617b      	str	r3, [r7, #20]
   16b84:	9b01      	ldr	r3, [sp, #4]
   16b86:	2b00      	cmp	r3, #0
   16b88:	61bb      	str	r3, [r7, #24]
   16b8a:	bf14      	ite	ne
   16b8c:	2102      	movne	r1, #2
   16b8e:	2101      	moveq	r1, #1
   16b90:	6139      	str	r1, [r7, #16]
   16b92:	b1c4      	cbz	r4, 16bc6 <__d2b+0x86>
   16b94:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
   16b98:	4404      	add	r4, r0
   16b9a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   16b9e:	6034      	str	r4, [r6, #0]
   16ba0:	6028      	str	r0, [r5, #0]
   16ba2:	4638      	mov	r0, r7
   16ba4:	b002      	add	sp, #8
   16ba6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   16baa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   16bae:	e7d6      	b.n	16b5e <__d2b+0x1e>
   16bb0:	6179      	str	r1, [r7, #20]
   16bb2:	e7e7      	b.n	16b84 <__d2b+0x44>
   16bb4:	a801      	add	r0, sp, #4
   16bb6:	f7ff fdfa 	bl	167ae <__lo0bits>
   16bba:	9b01      	ldr	r3, [sp, #4]
   16bbc:	2101      	movs	r1, #1
   16bbe:	3020      	adds	r0, #32
   16bc0:	617b      	str	r3, [r7, #20]
   16bc2:	6139      	str	r1, [r7, #16]
   16bc4:	e7e5      	b.n	16b92 <__d2b+0x52>
   16bc6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
   16bca:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   16bce:	6030      	str	r0, [r6, #0]
   16bd0:	6918      	ldr	r0, [r3, #16]
   16bd2:	f7ff fdcc 	bl	1676e <__hi0bits>
   16bd6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
   16bda:	6029      	str	r1, [r5, #0]
   16bdc:	e7e1      	b.n	16ba2 <__d2b+0x62>

00016bde <_calloc_r>:
   16bde:	b538      	push	{r3, r4, r5, lr}
   16be0:	fb02 f501 	mul.w	r5, r2, r1
   16be4:	4629      	mov	r1, r5
   16be6:	f7f9 ff35 	bl	10a54 <_malloc_r>
   16bea:	4604      	mov	r4, r0
   16bec:	b118      	cbz	r0, 16bf6 <_calloc_r+0x18>
   16bee:	462a      	mov	r2, r5
   16bf0:	2100      	movs	r1, #0
   16bf2:	f7ff fa89 	bl	16108 <memset>
   16bf6:	4620      	mov	r0, r4
   16bf8:	bd38      	pop	{r3, r4, r5, pc}

00016bfa <__sread>:
   16bfa:	b510      	push	{r4, lr}
   16bfc:	460c      	mov	r4, r1
   16bfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   16c02:	f7fb f821 	bl	11c48 <_read_r>
   16c06:	2800      	cmp	r0, #0
   16c08:	bfab      	itete	ge
   16c0a:	6d63      	ldrge	r3, [r4, #84]	; 0x54
   16c0c:	89a3      	ldrhlt	r3, [r4, #12]
   16c0e:	181b      	addge	r3, r3, r0
   16c10:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
   16c14:	bfac      	ite	ge
   16c16:	6563      	strge	r3, [r4, #84]	; 0x54
   16c18:	81a3      	strhlt	r3, [r4, #12]
   16c1a:	bd10      	pop	{r4, pc}

00016c1c <__swrite>:
   16c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   16c20:	461f      	mov	r7, r3
   16c22:	898b      	ldrh	r3, [r1, #12]
   16c24:	4605      	mov	r5, r0
   16c26:	460c      	mov	r4, r1
   16c28:	05db      	lsls	r3, r3, #23
   16c2a:	4616      	mov	r6, r2
   16c2c:	d505      	bpl.n	16c3a <__swrite+0x1e>
   16c2e:	2302      	movs	r3, #2
   16c30:	2200      	movs	r2, #0
   16c32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   16c36:	f7fa fff5 	bl	11c24 <_lseek_r>
   16c3a:	89a3      	ldrh	r3, [r4, #12]
   16c3c:	4632      	mov	r2, r6
   16c3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   16c42:	4628      	mov	r0, r5
   16c44:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   16c48:	81a3      	strh	r3, [r4, #12]
   16c4a:	463b      	mov	r3, r7
   16c4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   16c50:	f7fa bfa4 	b.w	11b9c <_write_r>

00016c54 <__sseek>:
   16c54:	b510      	push	{r4, lr}
   16c56:	460c      	mov	r4, r1
   16c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   16c5c:	f7fa ffe2 	bl	11c24 <_lseek_r>
   16c60:	1c43      	adds	r3, r0, #1
   16c62:	89a3      	ldrh	r3, [r4, #12]
   16c64:	bf15      	itete	ne
   16c66:	6560      	strne	r0, [r4, #84]	; 0x54
   16c68:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   16c6c:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   16c70:	81a3      	strheq	r3, [r4, #12]
   16c72:	bf18      	it	ne
   16c74:	81a3      	strhne	r3, [r4, #12]
   16c76:	bd10      	pop	{r4, pc}

00016c78 <__sclose>:
   16c78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   16c7c:	f7fa bfa0 	b.w	11bc0 <_close_r>

00016c80 <__ascii_mbtowc>:
   16c80:	b082      	sub	sp, #8
   16c82:	b901      	cbnz	r1, 16c86 <__ascii_mbtowc+0x6>
   16c84:	a901      	add	r1, sp, #4
   16c86:	b142      	cbz	r2, 16c9a <__ascii_mbtowc+0x1a>
   16c88:	b14b      	cbz	r3, 16c9e <__ascii_mbtowc+0x1e>
   16c8a:	7813      	ldrb	r3, [r2, #0]
   16c8c:	600b      	str	r3, [r1, #0]
   16c8e:	7812      	ldrb	r2, [r2, #0]
   16c90:	1e10      	subs	r0, r2, #0
   16c92:	bf18      	it	ne
   16c94:	2001      	movne	r0, #1
   16c96:	b002      	add	sp, #8
   16c98:	4770      	bx	lr
   16c9a:	4610      	mov	r0, r2
   16c9c:	e7fb      	b.n	16c96 <__ascii_mbtowc+0x16>
   16c9e:	f06f 0001 	mvn.w	r0, #1
   16ca2:	e7f8      	b.n	16c96 <__ascii_mbtowc+0x16>

00016ca4 <__ascii_wctomb>:
   16ca4:	4603      	mov	r3, r0
   16ca6:	4608      	mov	r0, r1
   16ca8:	b141      	cbz	r1, 16cbc <__ascii_wctomb+0x18>
   16caa:	2aff      	cmp	r2, #255	; 0xff
   16cac:	d904      	bls.n	16cb8 <__ascii_wctomb+0x14>
   16cae:	228a      	movs	r2, #138	; 0x8a
   16cb0:	f04f 30ff 	mov.w	r0, #4294967295
   16cb4:	601a      	str	r2, [r3, #0]
   16cb6:	4770      	bx	lr
   16cb8:	2001      	movs	r0, #1
   16cba:	700a      	strb	r2, [r1, #0]
   16cbc:	4770      	bx	lr
	...

00016cc0 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
   16cc0:	f7ef b8b4 	b.w	5e2c <SystemInit>
