12:45:24 INFO  : Registering command handlers for SDK TCF services
12:45:25 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_matrix\lab_matrix.sdk\temp_xsdb_launch_script.tcl
12:45:29 INFO  : XSCT server has started successfully.
12:45:39 INFO  : Successfully done setting XSCT server connection channel  
12:45:39 INFO  : Successfully done setting SDK workspace  
12:45:39 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_matrix/lab_matrix.sdk/system_wrapper.hdf.
12:55:23 INFO  : No changes in MSS file content so not generating sources.
13:06:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
13:06:16 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_matrix/lab_matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:07:12 INFO  : Processor reset is completed for ps7_cortexa9_0
13:08:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
13:08:56 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_matrix/lab_matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:09:04 INFO  : Processor reset is completed for ps7_cortexa9_0
13:09:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
13:09:57 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_matrix/lab_matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:10:04 INFO  : Processor reset is completed for ps7_cortexa9_0
13:11:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
13:11:35 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_matrix/lab_matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:11:42 INFO  : Processor reset is completed for ps7_cortexa9_0
13:12:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
13:12:07 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_matrix/lab_matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:12:20 INFO  : Processor reset is completed for ps7_cortexa9_0
13:12:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
13:12:56 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_matrix/lab_matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:13:04 INFO  : ps7_init is completed.
13:13:04 INFO  : ps7_post_config is completed.
13:13:04 INFO  : Processor reset is completed for ps7_cortexa9_0
13:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
13:14:31 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_matrix/lab_matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:14:52 INFO  : Processor reset is completed for ps7_cortexa9_0
13:15:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
13:15:19 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_matrix/lab_matrix.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:15:32 INFO  : ps7_init is completed.
13:15:33 INFO  : ps7_post_config is completed.
13:15:33 INFO  : Processor reset is completed for ps7_cortexa9_0
13:16:02 INFO  : Processor reset is completed for ps7_cortexa9_0
13:17:46 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:16:38 INFO  : Registering command handlers for SDK TCF services
10:16:39 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_matrix\lab_matrix.sdk\temp_xsdb_launch_script.tcl
10:16:43 INFO  : XSCT server has started successfully.
10:16:43 INFO  : Successfully done setting XSCT server connection channel  
10:16:54 INFO  : Successfully done setting SDK workspace  
10:16:54 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_matrix/lab_matrix.sdk/system_wrapper.hdf.
10:16:54 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
10:16:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537863181231,  Project:1537612805004
10:16:57 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_matrix/lab_matrix.sdk/system_wrapper.hdf.
10:16:58 INFO  : Copied contents of D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_matrix/lab_matrix.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
10:17:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:17:11 INFO  : 
10:17:12 INFO  : Updating hardware inferred compiler options for matrix.
10:17:12 INFO  : Clearing existing target manager status.
10:17:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:17:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:14:21 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:19:06 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_matrix\lab_matrix.sdk\temp_xsdb_launch_script.tcl
14:19:10 INFO  : XSCT server has started successfully.
14:19:13 INFO  : Successfully done setting XSCT server connection channel  
14:19:13 INFO  : Successfully done setting SDK workspace  
14:19:16 INFO  : Registering command handlers for SDK TCF services
14:19:35 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_matrix/lab_matrix.sdk/system_wrapper.hdf.
14:19:35 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
