// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

// DATE "02/18/2015 21:57:19"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module register_file (
	clk,
	rs1,
	rs2,
	rd,
	write_data,
	condition_bit,
	reg_write,
	label_read,
	label_write,
	label_rs,
	regA_o,
	regB_o);
input 	clk;
input 	[2:0] rs1;
input 	[2:0] rs2;
input 	[2:0] rd;
input 	[7:0] write_data;
input 	condition_bit;
input 	reg_write;
input 	label_read;
input 	label_write;
input 	[3:0] label_rs;
output 	[7:0] regA_o;
output 	[7:0] regB_o;

// Design Ports Information
// label_rs[3]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA_o[0]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA_o[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA_o[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA_o[3]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA_o[4]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA_o[5]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA_o[6]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA_o[7]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB_o[0]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB_o[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB_o[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB_o[3]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB_o[4]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB_o[5]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB_o[6]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB_o[7]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1[1]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// label_read	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// label_rs[1]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// label_rs[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// label_rs[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2[0]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2[1]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// condition_bit	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[0]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[2]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[1]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[0]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[1]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[2]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[3]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[4]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[5]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[6]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[7]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// label_write	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab2_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \label_rs[3]~input_o ;
wire \regA_o[0]~output_o ;
wire \regA_o[1]~output_o ;
wire \regA_o[2]~output_o ;
wire \regA_o[3]~output_o ;
wire \regA_o[4]~output_o ;
wire \regA_o[5]~output_o ;
wire \regA_o[6]~output_o ;
wire \regA_o[7]~output_o ;
wire \regB_o[0]~output_o ;
wire \regB_o[1]~output_o ;
wire \regB_o[2]~output_o ;
wire \regB_o[3]~output_o ;
wire \regB_o[4]~output_o ;
wire \regB_o[5]~output_o ;
wire \regB_o[6]~output_o ;
wire \regB_o[7]~output_o ;
wire \label_read~input_o ;
wire \rs1[1]~input_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \condition_bit~input_o ;
wire \reg_write~input_o ;
wire \general_registers[5][0]~0_combout ;
wire \general_registers[5][0]~q ;
wire \rs1[0]~input_o ;
wire \write_data[0]~input_o ;
wire \general_registers[4][0]~feeder_combout ;
wire \rd[2]~input_o ;
wire \rd[1]~input_o ;
wire \rd[0]~input_o ;
wire \Decoder0~0_combout ;
wire \general_registers[4][0]~q ;
wire \regA~0_combout ;
wire \general_registers[6][0]~feeder_combout ;
wire \Decoder0~1_combout ;
wire \general_registers[6][0]~q ;
wire \regA~1_combout ;
wire \general_registers[1][0]~feeder_combout ;
wire \Decoder0~3_combout ;
wire \general_registers[1][0]~q ;
wire \Decoder0~4_combout ;
wire \general_registers[0][0]~q ;
wire \Mux15~0_combout ;
wire \general_registers[3][0]~feeder_combout ;
wire \Decoder0~5_combout ;
wire \general_registers[3][0]~q ;
wire \general_registers[2][0]~feeder_combout ;
wire \Decoder0~2_combout ;
wire \general_registers[2][0]~q ;
wire \Mux15~1_combout ;
wire \rs1[2]~input_o ;
wire \regA~2_combout ;
wire \label_rs[1]~input_o ;
wire \label_rs[0]~input_o ;
wire \regA~4_combout ;
wire \label_rs[2]~input_o ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \regA~3_combout ;
wire \regA~5_combout ;
wire \regA~6_combout ;
wire \regA~8_combout ;
wire \regA~7_combout ;
wire \write_data[1]~input_o ;
wire \general_registers[4][1]~q ;
wire \general_registers[6][1]~q ;
wire \regA~11_combout ;
wire \general_registers[3][1]~q ;
wire \general_registers[2][1]~q ;
wire \general_registers[0][1]~q ;
wire \general_registers[1][1]~q ;
wire \regA~9_combout ;
wire \regA~10_combout ;
wire \regA~12_combout ;
wire \regA~13_combout ;
wire \write_data[2]~input_o ;
wire \general_registers[2][2]~q ;
wire \general_registers[0][2]~q ;
wire \regA~14_combout ;
wire \general_registers[3][2]~q ;
wire \general_registers[1][2]~q ;
wire \regA~15_combout ;
wire \general_registers[4][2]~q ;
wire \general_registers[6][2]~q ;
wire \regA~16_combout ;
wire \regA~17_combout ;
wire \write_data[3]~input_o ;
wire \general_registers[3][3]~q ;
wire \general_registers[2][3]~q ;
wire \general_registers[0][3]~q ;
wire \general_registers[1][3]~q ;
wire \regA~18_combout ;
wire \regA~19_combout ;
wire \general_registers[4][3]~q ;
wire \general_registers[6][3]~q ;
wire \regA~20_combout ;
wire \regA~21_combout ;
wire \write_data[4]~input_o ;
wire \general_registers[6][4]~q ;
wire \general_registers[4][4]~q ;
wire \regA~24_combout ;
wire \general_registers[3][4]~q ;
wire \general_registers[0][4]~q ;
wire \general_registers[2][4]~q ;
wire \regA~22_combout ;
wire \general_registers[1][4]~q ;
wire \regA~23_combout ;
wire \regA~25_combout ;
wire \write_data[5]~input_o ;
wire \general_registers[4][5]~q ;
wire \general_registers[6][5]~q ;
wire \regA~28_combout ;
wire \general_registers[3][5]~q ;
wire \general_registers[2][5]~q ;
wire \general_registers[0][5]~q ;
wire \general_registers[1][5]~q ;
wire \regA~26_combout ;
wire \regA~27_combout ;
wire \regA~29_combout ;
wire \write_data[6]~input_o ;
wire \general_registers[0][6]~q ;
wire \general_registers[2][6]~q ;
wire \regA~30_combout ;
wire \general_registers[1][6]~q ;
wire \general_registers[3][6]~q ;
wire \regA~31_combout ;
wire \general_registers[6][6]~q ;
wire \general_registers[4][6]~q ;
wire \regA~32_combout ;
wire \regA~33_combout ;
wire \write_data[7]~input_o ;
wire \general_registers[1][7]~q ;
wire \general_registers[0][7]~q ;
wire \regA~34_combout ;
wire \general_registers[2][7]~q ;
wire \general_registers[3][7]~q ;
wire \regA~35_combout ;
wire \general_registers[4][7]~q ;
wire \general_registers[6][7]~q ;
wire \regA~36_combout ;
wire \regA~37_combout ;
wire \rs2[1]~input_o ;
wire \rs2[0]~input_o ;
wire \regB~17_combout ;
wire \Mux23~0_combout ;
wire \Mux23~1_combout ;
wire \regB~16_combout ;
wire \rs2[2]~input_o ;
wire \regB~18_combout ;
wire \label_write~input_o ;
wire \label_registers~78_combout ;
wire \label_registers~79_combout ;
wire \label_registers~8_q ;
wire \label_registers~83_combout ;
wire \label_registers~24_q ;
wire \label_registers~80_combout ;
wire \label_registers~82_combout ;
wire \label_registers~0_q ;
wire \label_registers~81_combout ;
wire \label_registers~16_q ;
wire \label_registers~48_combout ;
wire \label_registers~49_combout ;
wire \label_registers~84_combout ;
wire \label_registers~85_combout ;
wire \label_registers~40_q ;
wire \label_registers~86_combout ;
wire \label_registers~32_q ;
wire \regB~14_combout ;
wire \regB~15_combout ;
wire \regB~19_combout ;
wire \regB~20_combout ;
wire \regB~21_combout ;
wire \regB~22_combout ;
wire \regB~23_combout ;
wire \regB~24_combout ;
wire \label_registers~17_q ;
wire \label_registers~25_q ;
wire \label_registers~1_q ;
wire \label_registers~9_q ;
wire \label_registers~50_combout ;
wire \label_registers~51_combout ;
wire \label_registers~41_q ;
wire \label_registers~33_q ;
wire \label_registers~52_combout ;
wire \label_registers~53_combout ;
wire \regB~25_combout ;
wire \regB~50_combout ;
wire \regB~26_combout ;
wire \regB~27_combout ;
wire \regB~28_combout ;
wire \label_registers~10feeder_combout ;
wire \label_registers~10_q ;
wire \label_registers~2_q ;
wire \label_registers~18_q ;
wire \label_registers~54_combout ;
wire \label_registers~26_q ;
wire \label_registers~55_combout ;
wire \label_registers~42_q ;
wire \label_registers~34_q ;
wire \label_registers~56_combout ;
wire \label_registers~57_combout ;
wire \regB~29_combout ;
wire \regB~51_combout ;
wire \regB~30_combout ;
wire \regB~31_combout ;
wire \label_registers~11_q ;
wire \label_registers~3_q ;
wire \label_registers~58_combout ;
wire \label_registers~19_q ;
wire \label_registers~27_q ;
wire \label_registers~59_combout ;
wire \label_registers~43_q ;
wire \label_registers~35_q ;
wire \label_registers~60_combout ;
wire \label_registers~61_combout ;
wire \regB~32_combout ;
wire \regB~33_combout ;
wire \regB~52_combout ;
wire \regB~34_combout ;
wire \regB~35_combout ;
wire \regB~36_combout ;
wire \label_registers~12_q ;
wire \label_registers~4_q ;
wire \label_registers~20_q ;
wire \label_registers~62_combout ;
wire \label_registers~28_q ;
wire \label_registers~63_combout ;
wire \label_registers~44_q ;
wire \label_registers~36_q ;
wire \label_registers~64_combout ;
wire \label_registers~65_combout ;
wire \regB~37_combout ;
wire \regB~53_combout ;
wire \regB~38_combout ;
wire \regB~39_combout ;
wire \label_registers~21_q ;
wire \label_registers~13_q ;
wire \label_registers~5_q ;
wire \label_registers~66_combout ;
wire \label_registers~29_q ;
wire \label_registers~67_combout ;
wire \label_registers~45_q ;
wire \label_registers~37_q ;
wire \label_registers~68_combout ;
wire \label_registers~69_combout ;
wire \regB~40_combout ;
wire \regB~41_combout ;
wire \regB~54_combout ;
wire \regB~42_combout ;
wire \regB~43_combout ;
wire \regB~44_combout ;
wire \label_registers~14feeder_combout ;
wire \label_registers~14_q ;
wire \label_registers~6_q ;
wire \label_registers~22_q ;
wire \label_registers~70_combout ;
wire \label_registers~30_q ;
wire \label_registers~71_combout ;
wire \label_registers~46_q ;
wire \label_registers~38_q ;
wire \label_registers~72_combout ;
wire \label_registers~73_combout ;
wire \regB~45_combout ;
wire \regB~55_combout ;
wire \regB~46_combout ;
wire \regB~47_combout ;
wire \label_registers~47_q ;
wire \label_registers~39_q ;
wire \label_registers~76_combout ;
wire \label_registers~15_q ;
wire \label_registers~7_q ;
wire \label_registers~74_combout ;
wire \label_registers~23_q ;
wire \label_registers~31_q ;
wire \label_registers~75_combout ;
wire \label_registers~77_combout ;
wire \regB~48_combout ;
wire \regB~49_combout ;
wire \regB~56_combout ;


// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \regA_o[0]~output (
	.i(\regA~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA_o[0]~output .bus_hold = "false";
defparam \regA_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \regA_o[1]~output (
	.i(\regA~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA_o[1]~output .bus_hold = "false";
defparam \regA_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \regA_o[2]~output (
	.i(\regA~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA_o[2]~output .bus_hold = "false";
defparam \regA_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \regA_o[3]~output (
	.i(\regA~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA_o[3]~output .bus_hold = "false";
defparam \regA_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \regA_o[4]~output (
	.i(\regA~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA_o[4]~output .bus_hold = "false";
defparam \regA_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \regA_o[5]~output (
	.i(\regA~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA_o[5]~output .bus_hold = "false";
defparam \regA_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \regA_o[6]~output (
	.i(\regA~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA_o[6]~output .bus_hold = "false";
defparam \regA_o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \regA_o[7]~output (
	.i(\regA~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA_o[7]~output .bus_hold = "false";
defparam \regA_o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \regB_o[0]~output (
	.i(\regB~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB_o[0]~output .bus_hold = "false";
defparam \regB_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \regB_o[1]~output (
	.i(\regB~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB_o[1]~output .bus_hold = "false";
defparam \regB_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \regB_o[2]~output (
	.i(\regB~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB_o[2]~output .bus_hold = "false";
defparam \regB_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \regB_o[3]~output (
	.i(\regB~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB_o[3]~output .bus_hold = "false";
defparam \regB_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \regB_o[4]~output (
	.i(\regB~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB_o[4]~output .bus_hold = "false";
defparam \regB_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \regB_o[5]~output (
	.i(\regB~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB_o[5]~output .bus_hold = "false";
defparam \regB_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \regB_o[6]~output (
	.i(\regB~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB_o[6]~output .bus_hold = "false";
defparam \regB_o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \regB_o[7]~output (
	.i(\regB~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB_o[7]~output .bus_hold = "false";
defparam \regB_o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \label_read~input (
	.i(label_read),
	.ibar(gnd),
	.o(\label_read~input_o ));
// synopsys translate_off
defparam \label_read~input .bus_hold = "false";
defparam \label_read~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \rs1[1]~input (
	.i(rs1[1]),
	.ibar(gnd),
	.o(\rs1[1]~input_o ));
// synopsys translate_off
defparam \rs1[1]~input .bus_hold = "false";
defparam \rs1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \condition_bit~input (
	.i(condition_bit),
	.ibar(gnd),
	.o(\condition_bit~input_o ));
// synopsys translate_off
defparam \condition_bit~input .bus_hold = "false";
defparam \condition_bit~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \reg_write~input (
	.i(reg_write),
	.ibar(gnd),
	.o(\reg_write~input_o ));
// synopsys translate_off
defparam \reg_write~input .bus_hold = "false";
defparam \reg_write~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N28
cycloneive_lcell_comb \general_registers[5][0]~0 (
// Equation(s):
// \general_registers[5][0]~0_combout  = (\reg_write~input_o  & (\condition_bit~input_o )) # (!\reg_write~input_o  & ((\general_registers[5][0]~q )))

	.dataa(gnd),
	.datab(\condition_bit~input_o ),
	.datac(\general_registers[5][0]~q ),
	.datad(\reg_write~input_o ),
	.cin(gnd),
	.combout(\general_registers[5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \general_registers[5][0]~0 .lut_mask = 16'hCCF0;
defparam \general_registers[5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y72_N29
dffeas \general_registers[5][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\general_registers[5][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[5][0] .is_wysiwyg = "true";
defparam \general_registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \rs1[0]~input (
	.i(rs1[0]),
	.ibar(gnd),
	.o(\rs1[0]~input_o ));
// synopsys translate_off
defparam \rs1[0]~input .bus_hold = "false";
defparam \rs1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N1
cycloneive_io_ibuf \write_data[0]~input (
	.i(write_data[0]),
	.ibar(gnd),
	.o(\write_data[0]~input_o ));
// synopsys translate_off
defparam \write_data[0]~input .bus_hold = "false";
defparam \write_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N24
cycloneive_lcell_comb \general_registers[4][0]~feeder (
// Equation(s):
// \general_registers[4][0]~feeder_combout  = \write_data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\write_data[0]~input_o ),
	.cin(gnd),
	.combout(\general_registers[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \general_registers[4][0]~feeder .lut_mask = 16'hFF00;
defparam \general_registers[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \rd[2]~input (
	.i(rd[2]),
	.ibar(gnd),
	.o(\rd[2]~input_o ));
// synopsys translate_off
defparam \rd[2]~input .bus_hold = "false";
defparam \rd[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \rd[1]~input (
	.i(rd[1]),
	.ibar(gnd),
	.o(\rd[1]~input_o ));
// synopsys translate_off
defparam \rd[1]~input .bus_hold = "false";
defparam \rd[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N8
cycloneive_io_ibuf \rd[0]~input (
	.i(rd[0]),
	.ibar(gnd),
	.o(\rd[0]~input_o ));
// synopsys translate_off
defparam \rd[0]~input .bus_hold = "false";
defparam \rd[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N12
cycloneive_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (\reg_write~input_o  & (\rd[2]~input_o  & (!\rd[1]~input_o  & !\rd[0]~input_o )))

	.dataa(\reg_write~input_o ),
	.datab(\rd[2]~input_o ),
	.datac(\rd[1]~input_o ),
	.datad(\rd[0]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h0008;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y72_N25
dffeas \general_registers[4][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\general_registers[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[4][0] .is_wysiwyg = "true";
defparam \general_registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N2
cycloneive_lcell_comb \regA~0 (
// Equation(s):
// \regA~0_combout  = (!\rs1[1]~input_o  & ((\rs1[0]~input_o  & (\general_registers[5][0]~q )) # (!\rs1[0]~input_o  & ((\general_registers[4][0]~q )))))

	.dataa(\rs1[1]~input_o ),
	.datab(\general_registers[5][0]~q ),
	.datac(\rs1[0]~input_o ),
	.datad(\general_registers[4][0]~q ),
	.cin(gnd),
	.combout(\regA~0_combout ),
	.cout());
// synopsys translate_off
defparam \regA~0 .lut_mask = 16'h4540;
defparam \regA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N30
cycloneive_lcell_comb \general_registers[6][0]~feeder (
// Equation(s):
// \general_registers[6][0]~feeder_combout  = \write_data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\write_data[0]~input_o ),
	.cin(gnd),
	.combout(\general_registers[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \general_registers[6][0]~feeder .lut_mask = 16'hFF00;
defparam \general_registers[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N22
cycloneive_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (\reg_write~input_o  & (\rd[2]~input_o  & (\rd[1]~input_o  & !\rd[0]~input_o )))

	.dataa(\reg_write~input_o ),
	.datab(\rd[2]~input_o ),
	.datac(\rd[1]~input_o ),
	.datad(\rd[0]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'h0080;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y72_N31
dffeas \general_registers[6][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\general_registers[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[6][0] .is_wysiwyg = "true";
defparam \general_registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N4
cycloneive_lcell_comb \regA~1 (
// Equation(s):
// \regA~1_combout  = (\regA~0_combout ) # ((\rs1[1]~input_o  & (!\rs1[0]~input_o  & \general_registers[6][0]~q )))

	.dataa(\rs1[1]~input_o ),
	.datab(\regA~0_combout ),
	.datac(\rs1[0]~input_o ),
	.datad(\general_registers[6][0]~q ),
	.cin(gnd),
	.combout(\regA~1_combout ),
	.cout());
// synopsys translate_off
defparam \regA~1 .lut_mask = 16'hCECC;
defparam \regA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N16
cycloneive_lcell_comb \general_registers[1][0]~feeder (
// Equation(s):
// \general_registers[1][0]~feeder_combout  = \write_data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\write_data[0]~input_o ),
	.cin(gnd),
	.combout(\general_registers[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \general_registers[1][0]~feeder .lut_mask = 16'hFF00;
defparam \general_registers[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N18
cycloneive_lcell_comb \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = (\reg_write~input_o  & (!\rd[2]~input_o  & (!\rd[1]~input_o  & \rd[0]~input_o )))

	.dataa(\reg_write~input_o ),
	.datab(\rd[2]~input_o ),
	.datac(\rd[1]~input_o ),
	.datad(\rd[0]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~3 .lut_mask = 16'h0200;
defparam \Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y72_N17
dffeas \general_registers[1][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\general_registers[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[1][0] .is_wysiwyg = "true";
defparam \general_registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N8
cycloneive_lcell_comb \Decoder0~4 (
// Equation(s):
// \Decoder0~4_combout  = (\reg_write~input_o  & (!\rd[2]~input_o  & (!\rd[1]~input_o  & !\rd[0]~input_o )))

	.dataa(\reg_write~input_o ),
	.datab(\rd[2]~input_o ),
	.datac(\rd[1]~input_o ),
	.datad(\rd[0]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~4 .lut_mask = 16'h0002;
defparam \Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y72_N11
dffeas \general_registers[0][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[0][0] .is_wysiwyg = "true";
defparam \general_registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N22
cycloneive_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\rs1[1]~input_o  & (((\rs1[0]~input_o )))) # (!\rs1[1]~input_o  & ((\rs1[0]~input_o  & (\general_registers[1][0]~q )) # (!\rs1[0]~input_o  & ((\general_registers[0][0]~q )))))

	.dataa(\rs1[1]~input_o ),
	.datab(\general_registers[1][0]~q ),
	.datac(\rs1[0]~input_o ),
	.datad(\general_registers[0][0]~q ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hE5E0;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N22
cycloneive_lcell_comb \general_registers[3][0]~feeder (
// Equation(s):
// \general_registers[3][0]~feeder_combout  = \write_data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\write_data[0]~input_o ),
	.cin(gnd),
	.combout(\general_registers[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \general_registers[3][0]~feeder .lut_mask = 16'hFF00;
defparam \general_registers[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N14
cycloneive_lcell_comb \Decoder0~5 (
// Equation(s):
// \Decoder0~5_combout  = (\reg_write~input_o  & (!\rd[2]~input_o  & (\rd[1]~input_o  & \rd[0]~input_o )))

	.dataa(\reg_write~input_o ),
	.datab(\rd[2]~input_o ),
	.datac(\rd[1]~input_o ),
	.datad(\rd[0]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~5 .lut_mask = 16'h2000;
defparam \Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y72_N23
dffeas \general_registers[3][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\general_registers[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[3][0] .is_wysiwyg = "true";
defparam \general_registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N20
cycloneive_lcell_comb \general_registers[2][0]~feeder (
// Equation(s):
// \general_registers[2][0]~feeder_combout  = \write_data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\write_data[0]~input_o ),
	.cin(gnd),
	.combout(\general_registers[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \general_registers[2][0]~feeder .lut_mask = 16'hFF00;
defparam \general_registers[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N0
cycloneive_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (\reg_write~input_o  & (!\rd[2]~input_o  & (\rd[1]~input_o  & !\rd[0]~input_o )))

	.dataa(\reg_write~input_o ),
	.datab(\rd[2]~input_o ),
	.datac(\rd[1]~input_o ),
	.datad(\rd[0]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = 16'h0020;
defparam \Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y72_N21
dffeas \general_registers[2][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\general_registers[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[2][0] .is_wysiwyg = "true";
defparam \general_registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N8
cycloneive_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\Mux15~0_combout  & ((\general_registers[3][0]~q ) # ((!\rs1[1]~input_o )))) # (!\Mux15~0_combout  & (((\rs1[1]~input_o  & \general_registers[2][0]~q ))))

	.dataa(\Mux15~0_combout ),
	.datab(\general_registers[3][0]~q ),
	.datac(\rs1[1]~input_o ),
	.datad(\general_registers[2][0]~q ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hDA8A;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \rs1[2]~input (
	.i(rs1[2]),
	.ibar(gnd),
	.o(\rs1[2]~input_o ));
// synopsys translate_off
defparam \rs1[2]~input .bus_hold = "false";
defparam \rs1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N26
cycloneive_lcell_comb \regA~2 (
// Equation(s):
// \regA~2_combout  = (!\label_read~input_o  & ((\rs1[2]~input_o  & (\regA~1_combout )) # (!\rs1[2]~input_o  & ((\Mux15~1_combout )))))

	.dataa(\label_read~input_o ),
	.datab(\regA~1_combout ),
	.datac(\Mux15~1_combout ),
	.datad(\rs1[2]~input_o ),
	.cin(gnd),
	.combout(\regA~2_combout ),
	.cout());
// synopsys translate_off
defparam \regA~2 .lut_mask = 16'h4450;
defparam \regA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \label_rs[1]~input (
	.i(label_rs[1]),
	.ibar(gnd),
	.o(\label_rs[1]~input_o ));
// synopsys translate_off
defparam \label_rs[1]~input .bus_hold = "false";
defparam \label_rs[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N15
cycloneive_io_ibuf \label_rs[0]~input (
	.i(label_rs[0]),
	.ibar(gnd),
	.o(\label_rs[0]~input_o ));
// synopsys translate_off
defparam \label_rs[0]~input .bus_hold = "false";
defparam \label_rs[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N10
cycloneive_lcell_comb \regA~4 (
// Equation(s):
// \regA~4_combout  = (\label_rs[1]~input_o  & (!\label_rs[0]~input_o  & \general_registers[6][0]~q ))

	.dataa(\label_rs[1]~input_o ),
	.datab(gnd),
	.datac(\label_rs[0]~input_o ),
	.datad(\general_registers[6][0]~q ),
	.cin(gnd),
	.combout(\regA~4_combout ),
	.cout());
// synopsys translate_off
defparam \regA~4 .lut_mask = 16'h0A00;
defparam \regA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \label_rs[2]~input (
	.i(label_rs[2]),
	.ibar(gnd),
	.o(\label_rs[2]~input_o ));
// synopsys translate_off
defparam \label_rs[2]~input .bus_hold = "false";
defparam \label_rs[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N0
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\label_rs[1]~input_o  & (((\label_rs[0]~input_o )))) # (!\label_rs[1]~input_o  & ((\label_rs[0]~input_o  & (\general_registers[1][0]~q )) # (!\label_rs[0]~input_o  & ((\general_registers[0][0]~q )))))

	.dataa(\label_rs[1]~input_o ),
	.datab(\general_registers[1][0]~q ),
	.datac(\label_rs[0]~input_o ),
	.datad(\general_registers[0][0]~q ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hE5E0;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N30
cycloneive_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux7~0_combout  & (((\general_registers[3][0]~q ) # (!\label_rs[1]~input_o )))) # (!\Mux7~0_combout  & (\general_registers[2][0]~q  & (\label_rs[1]~input_o )))

	.dataa(\Mux7~0_combout ),
	.datab(\general_registers[2][0]~q ),
	.datac(\label_rs[1]~input_o ),
	.datad(\general_registers[3][0]~q ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hEA4A;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N20
cycloneive_lcell_comb \regA~3 (
// Equation(s):
// \regA~3_combout  = (!\label_rs[1]~input_o  & ((\label_rs[0]~input_o  & (\general_registers[5][0]~q )) # (!\label_rs[0]~input_o  & ((\general_registers[4][0]~q )))))

	.dataa(\label_rs[1]~input_o ),
	.datab(\general_registers[5][0]~q ),
	.datac(\label_rs[0]~input_o ),
	.datad(\general_registers[4][0]~q ),
	.cin(gnd),
	.combout(\regA~3_combout ),
	.cout());
// synopsys translate_off
defparam \regA~3 .lut_mask = 16'h4540;
defparam \regA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N24
cycloneive_lcell_comb \regA~5 (
// Equation(s):
// \regA~5_combout  = (\label_rs[2]~input_o  & ((\regA~4_combout ) # ((\regA~3_combout )))) # (!\label_rs[2]~input_o  & (((\Mux7~1_combout ))))

	.dataa(\regA~4_combout ),
	.datab(\label_rs[2]~input_o ),
	.datac(\Mux7~1_combout ),
	.datad(\regA~3_combout ),
	.cin(gnd),
	.combout(\regA~5_combout ),
	.cout());
// synopsys translate_off
defparam \regA~5 .lut_mask = 16'hFCB8;
defparam \regA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N18
cycloneive_lcell_comb \regA~6 (
// Equation(s):
// \regA~6_combout  = (\regA~2_combout ) # ((\label_read~input_o  & \regA~5_combout ))

	.dataa(\label_read~input_o ),
	.datab(gnd),
	.datac(\regA~2_combout ),
	.datad(\regA~5_combout ),
	.cin(gnd),
	.combout(\regA~6_combout ),
	.cout());
// synopsys translate_off
defparam \regA~6 .lut_mask = 16'hFAF0;
defparam \regA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N12
cycloneive_lcell_comb \regA~8 (
// Equation(s):
// \regA~8_combout  = (\label_read~input_o  & ((\label_rs[0]~input_o ))) # (!\label_read~input_o  & (\rs1[0]~input_o ))

	.dataa(\rs1[0]~input_o ),
	.datab(\label_rs[0]~input_o ),
	.datac(\label_read~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regA~8_combout ),
	.cout());
// synopsys translate_off
defparam \regA~8 .lut_mask = 16'hCACA;
defparam \regA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N28
cycloneive_lcell_comb \regA~7 (
// Equation(s):
// \regA~7_combout  = (\label_read~input_o  & (\label_rs[1]~input_o )) # (!\label_read~input_o  & ((\rs1[1]~input_o )))

	.dataa(\label_rs[1]~input_o ),
	.datab(\label_read~input_o ),
	.datac(\rs1[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regA~7_combout ),
	.cout());
// synopsys translate_off
defparam \regA~7 .lut_mask = 16'hB8B8;
defparam \regA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \write_data[1]~input (
	.i(write_data[1]),
	.ibar(gnd),
	.o(\write_data[1]~input_o ));
// synopsys translate_off
defparam \write_data[1]~input .bus_hold = "false";
defparam \write_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y72_N19
dffeas \general_registers[4][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[4][1] .is_wysiwyg = "true";
defparam \general_registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y72_N29
dffeas \general_registers[6][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[6][1] .is_wysiwyg = "true";
defparam \general_registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N24
cycloneive_lcell_comb \regA~11 (
// Equation(s):
// \regA~11_combout  = (\regA~7_combout  & ((\general_registers[6][1]~q ))) # (!\regA~7_combout  & (\general_registers[4][1]~q ))

	.dataa(\regA~7_combout ),
	.datab(\general_registers[4][1]~q ),
	.datac(gnd),
	.datad(\general_registers[6][1]~q ),
	.cin(gnd),
	.combout(\regA~11_combout ),
	.cout());
// synopsys translate_off
defparam \regA~11 .lut_mask = 16'hEE44;
defparam \regA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y72_N15
dffeas \general_registers[3][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[3][1] .is_wysiwyg = "true";
defparam \general_registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y72_N5
dffeas \general_registers[2][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[2][1] .is_wysiwyg = "true";
defparam \general_registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y72_N7
dffeas \general_registers[0][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[0][1] .is_wysiwyg = "true";
defparam \general_registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y72_N29
dffeas \general_registers[1][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[1][1] .is_wysiwyg = "true";
defparam \general_registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N28
cycloneive_lcell_comb \regA~9 (
// Equation(s):
// \regA~9_combout  = (\regA~7_combout  & (((\regA~8_combout )))) # (!\regA~7_combout  & ((\regA~8_combout  & ((\general_registers[1][1]~q ))) # (!\regA~8_combout  & (\general_registers[0][1]~q ))))

	.dataa(\regA~7_combout ),
	.datab(\general_registers[0][1]~q ),
	.datac(\general_registers[1][1]~q ),
	.datad(\regA~8_combout ),
	.cin(gnd),
	.combout(\regA~9_combout ),
	.cout());
// synopsys translate_off
defparam \regA~9 .lut_mask = 16'hFA44;
defparam \regA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N4
cycloneive_lcell_comb \regA~10 (
// Equation(s):
// \regA~10_combout  = (\regA~7_combout  & ((\regA~9_combout  & (\general_registers[3][1]~q )) # (!\regA~9_combout  & ((\general_registers[2][1]~q ))))) # (!\regA~7_combout  & (((\regA~9_combout ))))

	.dataa(\regA~7_combout ),
	.datab(\general_registers[3][1]~q ),
	.datac(\general_registers[2][1]~q ),
	.datad(\regA~9_combout ),
	.cin(gnd),
	.combout(\regA~10_combout ),
	.cout());
// synopsys translate_off
defparam \regA~10 .lut_mask = 16'hDDA0;
defparam \regA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N6
cycloneive_lcell_comb \regA~12 (
// Equation(s):
// \regA~12_combout  = (\label_read~input_o  & ((\label_rs[2]~input_o ))) # (!\label_read~input_o  & (\rs1[2]~input_o ))

	.dataa(\rs1[2]~input_o ),
	.datab(\label_rs[2]~input_o ),
	.datac(\label_read~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regA~12_combout ),
	.cout());
// synopsys translate_off
defparam \regA~12 .lut_mask = 16'hCACA;
defparam \regA~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N26
cycloneive_lcell_comb \regA~13 (
// Equation(s):
// \regA~13_combout  = (\regA~12_combout  & (!\regA~8_combout  & (\regA~11_combout ))) # (!\regA~12_combout  & (((\regA~10_combout ))))

	.dataa(\regA~8_combout ),
	.datab(\regA~11_combout ),
	.datac(\regA~10_combout ),
	.datad(\regA~12_combout ),
	.cin(gnd),
	.combout(\regA~13_combout ),
	.cout());
// synopsys translate_off
defparam \regA~13 .lut_mask = 16'h44F0;
defparam \regA~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N22
cycloneive_io_ibuf \write_data[2]~input (
	.i(write_data[2]),
	.ibar(gnd),
	.o(\write_data[2]~input_o ));
// synopsys translate_off
defparam \write_data[2]~input .bus_hold = "false";
defparam \write_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y72_N1
dffeas \general_registers[2][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[2][2] .is_wysiwyg = "true";
defparam \general_registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y72_N19
dffeas \general_registers[0][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[0][2] .is_wysiwyg = "true";
defparam \general_registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N0
cycloneive_lcell_comb \regA~14 (
// Equation(s):
// \regA~14_combout  = (\regA~7_combout  & ((\regA~8_combout ) # ((\general_registers[2][2]~q )))) # (!\regA~7_combout  & (!\regA~8_combout  & ((\general_registers[0][2]~q ))))

	.dataa(\regA~7_combout ),
	.datab(\regA~8_combout ),
	.datac(\general_registers[2][2]~q ),
	.datad(\general_registers[0][2]~q ),
	.cin(gnd),
	.combout(\regA~14_combout ),
	.cout());
// synopsys translate_off
defparam \regA~14 .lut_mask = 16'hB9A8;
defparam \regA~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y72_N23
dffeas \general_registers[3][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[3][2] .is_wysiwyg = "true";
defparam \general_registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y72_N1
dffeas \general_registers[1][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[1][2] .is_wysiwyg = "true";
defparam \general_registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N0
cycloneive_lcell_comb \regA~15 (
// Equation(s):
// \regA~15_combout  = (\regA~14_combout  & ((\general_registers[3][2]~q ) # ((!\regA~8_combout )))) # (!\regA~14_combout  & (((\general_registers[1][2]~q  & \regA~8_combout ))))

	.dataa(\regA~14_combout ),
	.datab(\general_registers[3][2]~q ),
	.datac(\general_registers[1][2]~q ),
	.datad(\regA~8_combout ),
	.cin(gnd),
	.combout(\regA~15_combout ),
	.cout());
// synopsys translate_off
defparam \regA~15 .lut_mask = 16'hD8AA;
defparam \regA~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y72_N15
dffeas \general_registers[4][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[4][2] .is_wysiwyg = "true";
defparam \general_registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y72_N13
dffeas \general_registers[6][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[6][2] .is_wysiwyg = "true";
defparam \general_registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N8
cycloneive_lcell_comb \regA~16 (
// Equation(s):
// \regA~16_combout  = (\regA~7_combout  & ((\general_registers[6][2]~q ))) # (!\regA~7_combout  & (\general_registers[4][2]~q ))

	.dataa(\regA~7_combout ),
	.datab(\general_registers[4][2]~q ),
	.datac(\general_registers[6][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regA~16_combout ),
	.cout());
// synopsys translate_off
defparam \regA~16 .lut_mask = 16'hE4E4;
defparam \regA~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N6
cycloneive_lcell_comb \regA~17 (
// Equation(s):
// \regA~17_combout  = (\regA~12_combout  & (!\regA~8_combout  & ((\regA~16_combout )))) # (!\regA~12_combout  & (((\regA~15_combout ))))

	.dataa(\regA~8_combout ),
	.datab(\regA~15_combout ),
	.datac(\regA~16_combout ),
	.datad(\regA~12_combout ),
	.cin(gnd),
	.combout(\regA~17_combout ),
	.cout());
// synopsys translate_off
defparam \regA~17 .lut_mask = 16'h50CC;
defparam \regA~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \write_data[3]~input (
	.i(write_data[3]),
	.ibar(gnd),
	.o(\write_data[3]~input_o ));
// synopsys translate_off
defparam \write_data[3]~input .bus_hold = "false";
defparam \write_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y72_N11
dffeas \general_registers[3][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[3][3] .is_wysiwyg = "true";
defparam \general_registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y72_N17
dffeas \general_registers[2][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[2][3] .is_wysiwyg = "true";
defparam \general_registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y72_N31
dffeas \general_registers[0][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[0][3] .is_wysiwyg = "true";
defparam \general_registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y72_N5
dffeas \general_registers[1][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[1][3] .is_wysiwyg = "true";
defparam \general_registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N4
cycloneive_lcell_comb \regA~18 (
// Equation(s):
// \regA~18_combout  = (\regA~8_combout  & (((\general_registers[1][3]~q ) # (\regA~7_combout )))) # (!\regA~8_combout  & (\general_registers[0][3]~q  & ((!\regA~7_combout ))))

	.dataa(\general_registers[0][3]~q ),
	.datab(\regA~8_combout ),
	.datac(\general_registers[1][3]~q ),
	.datad(\regA~7_combout ),
	.cin(gnd),
	.combout(\regA~18_combout ),
	.cout());
// synopsys translate_off
defparam \regA~18 .lut_mask = 16'hCCE2;
defparam \regA~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N16
cycloneive_lcell_comb \regA~19 (
// Equation(s):
// \regA~19_combout  = (\regA~7_combout  & ((\regA~18_combout  & (\general_registers[3][3]~q )) # (!\regA~18_combout  & ((\general_registers[2][3]~q ))))) # (!\regA~7_combout  & (((\regA~18_combout ))))

	.dataa(\regA~7_combout ),
	.datab(\general_registers[3][3]~q ),
	.datac(\general_registers[2][3]~q ),
	.datad(\regA~18_combout ),
	.cin(gnd),
	.combout(\regA~19_combout ),
	.cout());
// synopsys translate_off
defparam \regA~19 .lut_mask = 16'hDDA0;
defparam \regA~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y72_N21
dffeas \general_registers[4][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[4][3] .is_wysiwyg = "true";
defparam \general_registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y72_N7
dffeas \general_registers[6][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[6][3] .is_wysiwyg = "true";
defparam \general_registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N6
cycloneive_lcell_comb \regA~20 (
// Equation(s):
// \regA~20_combout  = (\regA~7_combout  & ((\general_registers[6][3]~q ))) # (!\regA~7_combout  & (\general_registers[4][3]~q ))

	.dataa(gnd),
	.datab(\general_registers[4][3]~q ),
	.datac(\general_registers[6][3]~q ),
	.datad(\regA~7_combout ),
	.cin(gnd),
	.combout(\regA~20_combout ),
	.cout());
// synopsys translate_off
defparam \regA~20 .lut_mask = 16'hF0CC;
defparam \regA~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N16
cycloneive_lcell_comb \regA~21 (
// Equation(s):
// \regA~21_combout  = (\regA~12_combout  & (((!\regA~8_combout  & \regA~20_combout )))) # (!\regA~12_combout  & (\regA~19_combout ))

	.dataa(\regA~12_combout ),
	.datab(\regA~19_combout ),
	.datac(\regA~8_combout ),
	.datad(\regA~20_combout ),
	.cin(gnd),
	.combout(\regA~21_combout ),
	.cout());
// synopsys translate_off
defparam \regA~21 .lut_mask = 16'h4E44;
defparam \regA~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \write_data[4]~input (
	.i(write_data[4]),
	.ibar(gnd),
	.o(\write_data[4]~input_o ));
// synopsys translate_off
defparam \write_data[4]~input .bus_hold = "false";
defparam \write_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y72_N17
dffeas \general_registers[6][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[6][4] .is_wysiwyg = "true";
defparam \general_registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y72_N3
dffeas \general_registers[4][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[4][4] .is_wysiwyg = "true";
defparam \general_registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N4
cycloneive_lcell_comb \regA~24 (
// Equation(s):
// \regA~24_combout  = (\regA~7_combout  & (\general_registers[6][4]~q )) # (!\regA~7_combout  & ((\general_registers[4][4]~q )))

	.dataa(\regA~7_combout ),
	.datab(\general_registers[6][4]~q ),
	.datac(gnd),
	.datad(\general_registers[4][4]~q ),
	.cin(gnd),
	.combout(\regA~24_combout ),
	.cout());
// synopsys translate_off
defparam \regA~24 .lut_mask = 16'hDD88;
defparam \regA~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y72_N31
dffeas \general_registers[3][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[3][4] .is_wysiwyg = "true";
defparam \general_registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y72_N15
dffeas \general_registers[0][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[0][4] .is_wysiwyg = "true";
defparam \general_registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y72_N25
dffeas \general_registers[2][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[2][4] .is_wysiwyg = "true";
defparam \general_registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N24
cycloneive_lcell_comb \regA~22 (
// Equation(s):
// \regA~22_combout  = (\regA~7_combout  & (((\general_registers[2][4]~q ) # (\regA~8_combout )))) # (!\regA~7_combout  & (\general_registers[0][4]~q  & ((!\regA~8_combout ))))

	.dataa(\regA~7_combout ),
	.datab(\general_registers[0][4]~q ),
	.datac(\general_registers[2][4]~q ),
	.datad(\regA~8_combout ),
	.cin(gnd),
	.combout(\regA~22_combout ),
	.cout());
// synopsys translate_off
defparam \regA~22 .lut_mask = 16'hAAE4;
defparam \regA~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y72_N21
dffeas \general_registers[1][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[1][4] .is_wysiwyg = "true";
defparam \general_registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N20
cycloneive_lcell_comb \regA~23 (
// Equation(s):
// \regA~23_combout  = (\regA~22_combout  & ((\general_registers[3][4]~q ) # ((!\regA~8_combout )))) # (!\regA~22_combout  & (((\general_registers[1][4]~q  & \regA~8_combout ))))

	.dataa(\general_registers[3][4]~q ),
	.datab(\regA~22_combout ),
	.datac(\general_registers[1][4]~q ),
	.datad(\regA~8_combout ),
	.cin(gnd),
	.combout(\regA~23_combout ),
	.cout());
// synopsys translate_off
defparam \regA~23 .lut_mask = 16'hB8CC;
defparam \regA~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N10
cycloneive_lcell_comb \regA~25 (
// Equation(s):
// \regA~25_combout  = (\regA~12_combout  & (!\regA~8_combout  & (\regA~24_combout ))) # (!\regA~12_combout  & (((\regA~23_combout ))))

	.dataa(\regA~8_combout ),
	.datab(\regA~24_combout ),
	.datac(\regA~23_combout ),
	.datad(\regA~12_combout ),
	.cin(gnd),
	.combout(\regA~25_combout ),
	.cout());
// synopsys translate_off
defparam \regA~25 .lut_mask = 16'h44F0;
defparam \regA~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \write_data[5]~input (
	.i(write_data[5]),
	.ibar(gnd),
	.o(\write_data[5]~input_o ));
// synopsys translate_off
defparam \write_data[5]~input .bus_hold = "false";
defparam \write_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y72_N9
dffeas \general_registers[4][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[4][5] .is_wysiwyg = "true";
defparam \general_registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y72_N27
dffeas \general_registers[6][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[6][5] .is_wysiwyg = "true";
defparam \general_registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N26
cycloneive_lcell_comb \regA~28 (
// Equation(s):
// \regA~28_combout  = (\regA~7_combout  & ((\general_registers[6][5]~q ))) # (!\regA~7_combout  & (\general_registers[4][5]~q ))

	.dataa(gnd),
	.datab(\general_registers[4][5]~q ),
	.datac(\general_registers[6][5]~q ),
	.datad(\regA~7_combout ),
	.cin(gnd),
	.combout(\regA~28_combout ),
	.cout());
// synopsys translate_off
defparam \regA~28 .lut_mask = 16'hF0CC;
defparam \regA~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y72_N31
dffeas \general_registers[3][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[3][5] .is_wysiwyg = "true";
defparam \general_registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y72_N13
dffeas \general_registers[2][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[2][5] .is_wysiwyg = "true";
defparam \general_registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y72_N3
dffeas \general_registers[0][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[0][5] .is_wysiwyg = "true";
defparam \general_registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y72_N21
dffeas \general_registers[1][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[1][5] .is_wysiwyg = "true";
defparam \general_registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N20
cycloneive_lcell_comb \regA~26 (
// Equation(s):
// \regA~26_combout  = (\regA~8_combout  & (((\general_registers[1][5]~q ) # (\regA~7_combout )))) # (!\regA~8_combout  & (\general_registers[0][5]~q  & ((!\regA~7_combout ))))

	.dataa(\general_registers[0][5]~q ),
	.datab(\regA~8_combout ),
	.datac(\general_registers[1][5]~q ),
	.datad(\regA~7_combout ),
	.cin(gnd),
	.combout(\regA~26_combout ),
	.cout());
// synopsys translate_off
defparam \regA~26 .lut_mask = 16'hCCE2;
defparam \regA~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N12
cycloneive_lcell_comb \regA~27 (
// Equation(s):
// \regA~27_combout  = (\regA~7_combout  & ((\regA~26_combout  & (\general_registers[3][5]~q )) # (!\regA~26_combout  & ((\general_registers[2][5]~q ))))) # (!\regA~7_combout  & (((\regA~26_combout ))))

	.dataa(\regA~7_combout ),
	.datab(\general_registers[3][5]~q ),
	.datac(\general_registers[2][5]~q ),
	.datad(\regA~26_combout ),
	.cin(gnd),
	.combout(\regA~27_combout ),
	.cout());
// synopsys translate_off
defparam \regA~27 .lut_mask = 16'hDDA0;
defparam \regA~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N10
cycloneive_lcell_comb \regA~29 (
// Equation(s):
// \regA~29_combout  = (\regA~12_combout  & (\regA~28_combout  & (!\regA~8_combout ))) # (!\regA~12_combout  & (((\regA~27_combout ))))

	.dataa(\regA~28_combout ),
	.datab(\regA~12_combout ),
	.datac(\regA~8_combout ),
	.datad(\regA~27_combout ),
	.cin(gnd),
	.combout(\regA~29_combout ),
	.cout());
// synopsys translate_off
defparam \regA~29 .lut_mask = 16'h3B08;
defparam \regA~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \write_data[6]~input (
	.i(write_data[6]),
	.ibar(gnd),
	.o(\write_data[6]~input_o ));
// synopsys translate_off
defparam \write_data[6]~input .bus_hold = "false";
defparam \write_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y72_N27
dffeas \general_registers[0][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[0][6] .is_wysiwyg = "true";
defparam \general_registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y72_N29
dffeas \general_registers[2][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[2][6] .is_wysiwyg = "true";
defparam \general_registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N28
cycloneive_lcell_comb \regA~30 (
// Equation(s):
// \regA~30_combout  = (\regA~8_combout  & (((\regA~7_combout )))) # (!\regA~8_combout  & ((\regA~7_combout  & ((\general_registers[2][6]~q ))) # (!\regA~7_combout  & (\general_registers[0][6]~q ))))

	.dataa(\general_registers[0][6]~q ),
	.datab(\regA~8_combout ),
	.datac(\general_registers[2][6]~q ),
	.datad(\regA~7_combout ),
	.cin(gnd),
	.combout(\regA~30_combout ),
	.cout());
// synopsys translate_off
defparam \regA~30 .lut_mask = 16'hFC22;
defparam \regA~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y72_N17
dffeas \general_registers[1][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[1][6] .is_wysiwyg = "true";
defparam \general_registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y72_N19
dffeas \general_registers[3][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[3][6] .is_wysiwyg = "true";
defparam \general_registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N16
cycloneive_lcell_comb \regA~31 (
// Equation(s):
// \regA~31_combout  = (\regA~8_combout  & ((\regA~30_combout  & ((\general_registers[3][6]~q ))) # (!\regA~30_combout  & (\general_registers[1][6]~q )))) # (!\regA~8_combout  & (\regA~30_combout ))

	.dataa(\regA~8_combout ),
	.datab(\regA~30_combout ),
	.datac(\general_registers[1][6]~q ),
	.datad(\general_registers[3][6]~q ),
	.cin(gnd),
	.combout(\regA~31_combout ),
	.cout());
// synopsys translate_off
defparam \regA~31 .lut_mask = 16'hEC64;
defparam \regA~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y72_N21
dffeas \general_registers[6][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[6][6] .is_wysiwyg = "true";
defparam \general_registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y72_N27
dffeas \general_registers[4][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[4][6] .is_wysiwyg = "true";
defparam \general_registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N12
cycloneive_lcell_comb \regA~32 (
// Equation(s):
// \regA~32_combout  = (\regA~7_combout  & (\general_registers[6][6]~q )) # (!\regA~7_combout  & ((\general_registers[4][6]~q )))

	.dataa(\regA~7_combout ),
	.datab(gnd),
	.datac(\general_registers[6][6]~q ),
	.datad(\general_registers[4][6]~q ),
	.cin(gnd),
	.combout(\regA~32_combout ),
	.cout());
// synopsys translate_off
defparam \regA~32 .lut_mask = 16'hF5A0;
defparam \regA~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N2
cycloneive_lcell_comb \regA~33 (
// Equation(s):
// \regA~33_combout  = (\regA~12_combout  & (!\regA~8_combout  & ((\regA~32_combout )))) # (!\regA~12_combout  & (((\regA~31_combout ))))

	.dataa(\regA~8_combout ),
	.datab(\regA~12_combout ),
	.datac(\regA~31_combout ),
	.datad(\regA~32_combout ),
	.cin(gnd),
	.combout(\regA~33_combout ),
	.cout());
// synopsys translate_off
defparam \regA~33 .lut_mask = 16'h7430;
defparam \regA~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N22
cycloneive_io_ibuf \write_data[7]~input (
	.i(write_data[7]),
	.ibar(gnd),
	.o(\write_data[7]~input_o ));
// synopsys translate_off
defparam \write_data[7]~input .bus_hold = "false";
defparam \write_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y72_N25
dffeas \general_registers[1][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[1][7] .is_wysiwyg = "true";
defparam \general_registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y72_N23
dffeas \general_registers[0][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[0][7] .is_wysiwyg = "true";
defparam \general_registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N24
cycloneive_lcell_comb \regA~34 (
// Equation(s):
// \regA~34_combout  = (\regA~8_combout  & ((\regA~7_combout ) # ((\general_registers[1][7]~q )))) # (!\regA~8_combout  & (!\regA~7_combout  & ((\general_registers[0][7]~q ))))

	.dataa(\regA~8_combout ),
	.datab(\regA~7_combout ),
	.datac(\general_registers[1][7]~q ),
	.datad(\general_registers[0][7]~q ),
	.cin(gnd),
	.combout(\regA~34_combout ),
	.cout());
// synopsys translate_off
defparam \regA~34 .lut_mask = 16'hB9A8;
defparam \regA~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y72_N9
dffeas \general_registers[2][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[2][7] .is_wysiwyg = "true";
defparam \general_registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y72_N15
dffeas \general_registers[3][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[3][7] .is_wysiwyg = "true";
defparam \general_registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N8
cycloneive_lcell_comb \regA~35 (
// Equation(s):
// \regA~35_combout  = (\regA~7_combout  & ((\regA~34_combout  & ((\general_registers[3][7]~q ))) # (!\regA~34_combout  & (\general_registers[2][7]~q )))) # (!\regA~7_combout  & (\regA~34_combout ))

	.dataa(\regA~7_combout ),
	.datab(\regA~34_combout ),
	.datac(\general_registers[2][7]~q ),
	.datad(\general_registers[3][7]~q ),
	.cin(gnd),
	.combout(\regA~35_combout ),
	.cout());
// synopsys translate_off
defparam \regA~35 .lut_mask = 16'hEC64;
defparam \regA~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y72_N23
dffeas \general_registers[4][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[4][7] .is_wysiwyg = "true";
defparam \general_registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y72_N1
dffeas \general_registers[6][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \general_registers[6][7] .is_wysiwyg = "true";
defparam \general_registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N0
cycloneive_lcell_comb \regA~36 (
// Equation(s):
// \regA~36_combout  = (\regA~7_combout  & ((\general_registers[6][7]~q ))) # (!\regA~7_combout  & (\general_registers[4][7]~q ))

	.dataa(gnd),
	.datab(\general_registers[4][7]~q ),
	.datac(\general_registers[6][7]~q ),
	.datad(\regA~7_combout ),
	.cin(gnd),
	.combout(\regA~36_combout ),
	.cout());
// synopsys translate_off
defparam \regA~36 .lut_mask = 16'hF0CC;
defparam \regA~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y72_N14
cycloneive_lcell_comb \regA~37 (
// Equation(s):
// \regA~37_combout  = (\regA~12_combout  & (((\regA~36_combout  & !\regA~8_combout )))) # (!\regA~12_combout  & (\regA~35_combout ))

	.dataa(\regA~12_combout ),
	.datab(\regA~35_combout ),
	.datac(\regA~36_combout ),
	.datad(\regA~8_combout ),
	.cin(gnd),
	.combout(\regA~37_combout ),
	.cout());
// synopsys translate_off
defparam \regA~37 .lut_mask = 16'h44E4;
defparam \regA~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \rs2[1]~input (
	.i(rs2[1]),
	.ibar(gnd),
	.o(\rs2[1]~input_o ));
// synopsys translate_off
defparam \rs2[1]~input .bus_hold = "false";
defparam \rs2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \rs2[0]~input (
	.i(rs2[0]),
	.ibar(gnd),
	.o(\rs2[0]~input_o ));
// synopsys translate_off
defparam \rs2[0]~input .bus_hold = "false";
defparam \rs2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N14
cycloneive_lcell_comb \regB~17 (
// Equation(s):
// \regB~17_combout  = (\rs2[1]~input_o  & (\general_registers[6][0]~q  & !\rs2[0]~input_o ))

	.dataa(\rs2[1]~input_o ),
	.datab(gnd),
	.datac(\general_registers[6][0]~q ),
	.datad(\rs2[0]~input_o ),
	.cin(gnd),
	.combout(\regB~17_combout ),
	.cout());
// synopsys translate_off
defparam \regB~17 .lut_mask = 16'h00A0;
defparam \regB~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N10
cycloneive_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\rs2[1]~input_o  & ((\general_registers[2][0]~q ) # ((\rs2[0]~input_o )))) # (!\rs2[1]~input_o  & (((\general_registers[0][0]~q  & !\rs2[0]~input_o ))))

	.dataa(\rs2[1]~input_o ),
	.datab(\general_registers[2][0]~q ),
	.datac(\general_registers[0][0]~q ),
	.datad(\rs2[0]~input_o ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hAAD8;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N0
cycloneive_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\Mux23~0_combout  & ((\general_registers[3][0]~q ) # ((!\rs2[0]~input_o )))) # (!\Mux23~0_combout  & (((\rs2[0]~input_o  & \general_registers[1][0]~q ))))

	.dataa(\general_registers[3][0]~q ),
	.datab(\Mux23~0_combout ),
	.datac(\rs2[0]~input_o ),
	.datad(\general_registers[1][0]~q ),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'hBC8C;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N4
cycloneive_lcell_comb \regB~16 (
// Equation(s):
// \regB~16_combout  = (!\rs2[1]~input_o  & ((\rs2[0]~input_o  & ((\general_registers[5][0]~q ))) # (!\rs2[0]~input_o  & (\general_registers[4][0]~q ))))

	.dataa(\rs2[1]~input_o ),
	.datab(\general_registers[4][0]~q ),
	.datac(\rs2[0]~input_o ),
	.datad(\general_registers[5][0]~q ),
	.cin(gnd),
	.combout(\regB~16_combout ),
	.cout());
// synopsys translate_off
defparam \regB~16 .lut_mask = 16'h5404;
defparam \regB~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \rs2[2]~input (
	.i(rs2[2]),
	.ibar(gnd),
	.o(\rs2[2]~input_o ));
// synopsys translate_off
defparam \rs2[2]~input .bus_hold = "false";
defparam \rs2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N6
cycloneive_lcell_comb \regB~18 (
// Equation(s):
// \regB~18_combout  = (\rs2[2]~input_o  & ((\regB~17_combout ) # ((\regB~16_combout )))) # (!\rs2[2]~input_o  & (((\Mux23~1_combout ))))

	.dataa(\regB~17_combout ),
	.datab(\Mux23~1_combout ),
	.datac(\regB~16_combout ),
	.datad(\rs2[2]~input_o ),
	.cin(gnd),
	.combout(\regB~18_combout ),
	.cout());
// synopsys translate_off
defparam \regB~18 .lut_mask = 16'hFACC;
defparam \regB~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N15
cycloneive_io_ibuf \label_write~input (
	.i(label_write),
	.ibar(gnd),
	.o(\label_write~input_o ));
// synopsys translate_off
defparam \label_write~input .bus_hold = "false";
defparam \label_write~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N20
cycloneive_lcell_comb \label_registers~78 (
// Equation(s):
// \label_registers~78_combout  = (!\reg_write~input_o  & (!\rd[2]~input_o  & (\label_write~input_o  & \rd[0]~input_o )))

	.dataa(\reg_write~input_o ),
	.datab(\rd[2]~input_o ),
	.datac(\label_write~input_o ),
	.datad(\rd[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~78_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~78 .lut_mask = 16'h1000;
defparam \label_registers~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N28
cycloneive_lcell_comb \label_registers~79 (
// Equation(s):
// \label_registers~79_combout  = (\label_registers~78_combout  & !\rd[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\label_registers~78_combout ),
	.datad(\rd[1]~input_o ),
	.cin(gnd),
	.combout(\label_registers~79_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~79 .lut_mask = 16'h00F0;
defparam \label_registers~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y72_N29
dffeas \label_registers~8 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~8 .is_wysiwyg = "true";
defparam \label_registers~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N10
cycloneive_lcell_comb \label_registers~83 (
// Equation(s):
// \label_registers~83_combout  = (\label_registers~78_combout  & \rd[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\label_registers~78_combout ),
	.datad(\rd[1]~input_o ),
	.cin(gnd),
	.combout(\label_registers~83_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~83 .lut_mask = 16'hF000;
defparam \label_registers~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y72_N19
dffeas \label_registers~24 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~24 .is_wysiwyg = "true";
defparam \label_registers~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N26
cycloneive_lcell_comb \label_registers~80 (
// Equation(s):
// \label_registers~80_combout  = (!\reg_write~input_o  & (!\rd[2]~input_o  & (\label_write~input_o  & !\rd[0]~input_o )))

	.dataa(\reg_write~input_o ),
	.datab(\rd[2]~input_o ),
	.datac(\label_write~input_o ),
	.datad(\rd[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~80_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~80 .lut_mask = 16'h0010;
defparam \label_registers~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N10
cycloneive_lcell_comb \label_registers~82 (
// Equation(s):
// \label_registers~82_combout  = (\label_registers~80_combout  & !\rd[1]~input_o )

	.dataa(\label_registers~80_combout ),
	.datab(gnd),
	.datac(\rd[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\label_registers~82_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~82 .lut_mask = 16'h0A0A;
defparam \label_registers~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y72_N31
dffeas \label_registers~0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~0 .is_wysiwyg = "true";
defparam \label_registers~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N24
cycloneive_lcell_comb \label_registers~81 (
// Equation(s):
// \label_registers~81_combout  = (\label_registers~80_combout  & \rd[1]~input_o )

	.dataa(\label_registers~80_combout ),
	.datab(gnd),
	.datac(\rd[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\label_registers~81_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~81 .lut_mask = 16'hA0A0;
defparam \label_registers~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y72_N25
dffeas \label_registers~16 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~16 .is_wysiwyg = "true";
defparam \label_registers~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y72_N30
cycloneive_lcell_comb \label_registers~48 (
// Equation(s):
// \label_registers~48_combout  = (\label_rs[0]~input_o  & (\label_rs[1]~input_o )) # (!\label_rs[0]~input_o  & ((\label_rs[1]~input_o  & ((\label_registers~16_q ))) # (!\label_rs[1]~input_o  & (\label_registers~0_q ))))

	.dataa(\label_rs[0]~input_o ),
	.datab(\label_rs[1]~input_o ),
	.datac(\label_registers~0_q ),
	.datad(\label_registers~16_q ),
	.cin(gnd),
	.combout(\label_registers~48_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~48 .lut_mask = 16'hDC98;
defparam \label_registers~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N18
cycloneive_lcell_comb \label_registers~49 (
// Equation(s):
// \label_registers~49_combout  = (\label_rs[0]~input_o  & ((\label_registers~48_combout  & ((\label_registers~24_q ))) # (!\label_registers~48_combout  & (\label_registers~8_q )))) # (!\label_rs[0]~input_o  & (((\label_registers~48_combout ))))

	.dataa(\label_rs[0]~input_o ),
	.datab(\label_registers~8_q ),
	.datac(\label_registers~24_q ),
	.datad(\label_registers~48_combout ),
	.cin(gnd),
	.combout(\label_registers~49_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~49 .lut_mask = 16'hF588;
defparam \label_registers~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N4
cycloneive_lcell_comb \label_registers~84 (
// Equation(s):
// \label_registers~84_combout  = (\label_write~input_o  & (\rd[2]~input_o  & (!\rd[1]~input_o  & !\reg_write~input_o )))

	.dataa(\label_write~input_o ),
	.datab(\rd[2]~input_o ),
	.datac(\rd[1]~input_o ),
	.datad(\reg_write~input_o ),
	.cin(gnd),
	.combout(\label_registers~84_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~84 .lut_mask = 16'h0008;
defparam \label_registers~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N6
cycloneive_lcell_comb \label_registers~85 (
// Equation(s):
// \label_registers~85_combout  = (\label_registers~84_combout  & \rd[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\label_registers~84_combout ),
	.datad(\rd[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~85_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~85 .lut_mask = 16'hF000;
defparam \label_registers~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N29
dffeas \label_registers~40 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~40 .is_wysiwyg = "true";
defparam \label_registers~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y72_N28
cycloneive_lcell_comb \label_registers~86 (
// Equation(s):
// \label_registers~86_combout  = (\label_registers~84_combout  & !\rd[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\label_registers~84_combout ),
	.datad(\rd[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~86_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~86 .lut_mask = 16'h00F0;
defparam \label_registers~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N27
dffeas \label_registers~32 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~32 .is_wysiwyg = "true";
defparam \label_registers~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N26
cycloneive_lcell_comb \regB~14 (
// Equation(s):
// \regB~14_combout  = (\label_rs[0]~input_o  & (\label_registers~40_q )) # (!\label_rs[0]~input_o  & ((\label_registers~32_q )))

	.dataa(gnd),
	.datab(\label_registers~40_q ),
	.datac(\label_registers~32_q ),
	.datad(\label_rs[0]~input_o ),
	.cin(gnd),
	.combout(\regB~14_combout ),
	.cout());
// synopsys translate_off
defparam \regB~14 .lut_mask = 16'hCCF0;
defparam \regB~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N0
cycloneive_lcell_comb \regB~15 (
// Equation(s):
// \regB~15_combout  = (\label_rs[2]~input_o  & (((!\label_rs[1]~input_o  & \regB~14_combout )))) # (!\label_rs[2]~input_o  & (\label_registers~49_combout ))

	.dataa(\label_rs[2]~input_o ),
	.datab(\label_registers~49_combout ),
	.datac(\label_rs[1]~input_o ),
	.datad(\regB~14_combout ),
	.cin(gnd),
	.combout(\regB~15_combout ),
	.cout());
// synopsys translate_off
defparam \regB~15 .lut_mask = 16'h4E44;
defparam \regB~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N28
cycloneive_lcell_comb \regB~19 (
// Equation(s):
// \regB~19_combout  = (\label_read~input_o  & ((\regB~15_combout ))) # (!\label_read~input_o  & (\regB~18_combout ))

	.dataa(\regB~18_combout ),
	.datab(\label_read~input_o ),
	.datac(gnd),
	.datad(\regB~15_combout ),
	.cin(gnd),
	.combout(\regB~19_combout ),
	.cout());
// synopsys translate_off
defparam \regB~19 .lut_mask = 16'hEE22;
defparam \regB~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N26
cycloneive_lcell_comb \regB~20 (
// Equation(s):
// \regB~20_combout  = (\label_read~input_o ) # ((\rs2[2]~input_o  & \rs2[1]~input_o ))

	.dataa(\rs2[2]~input_o ),
	.datab(gnd),
	.datac(\rs2[1]~input_o ),
	.datad(\label_read~input_o ),
	.cin(gnd),
	.combout(\regB~20_combout ),
	.cout());
// synopsys translate_off
defparam \regB~20 .lut_mask = 16'hFFA0;
defparam \regB~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N12
cycloneive_lcell_comb \regB~21 (
// Equation(s):
// \regB~21_combout  = (\rs2[2]~input_o  & !\label_read~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rs2[2]~input_o ),
	.datad(\label_read~input_o ),
	.cin(gnd),
	.combout(\regB~21_combout ),
	.cout());
// synopsys translate_off
defparam \regB~21 .lut_mask = 16'h00F0;
defparam \regB~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N6
cycloneive_lcell_comb \regB~22 (
// Equation(s):
// \regB~22_combout  = (\rs2[0]~input_o  & ((\rs2[1]~input_o ) # ((\general_registers[1][1]~q )))) # (!\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\general_registers[0][1]~q )))

	.dataa(\rs2[0]~input_o ),
	.datab(\rs2[1]~input_o ),
	.datac(\general_registers[0][1]~q ),
	.datad(\general_registers[1][1]~q ),
	.cin(gnd),
	.combout(\regB~22_combout ),
	.cout());
// synopsys translate_off
defparam \regB~22 .lut_mask = 16'hBA98;
defparam \regB~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N14
cycloneive_lcell_comb \regB~23 (
// Equation(s):
// \regB~23_combout  = (\rs2[1]~input_o  & ((\regB~22_combout  & (\general_registers[3][1]~q )) # (!\regB~22_combout  & ((\general_registers[2][1]~q ))))) # (!\rs2[1]~input_o  & (\regB~22_combout ))

	.dataa(\rs2[1]~input_o ),
	.datab(\regB~22_combout ),
	.datac(\general_registers[3][1]~q ),
	.datad(\general_registers[2][1]~q ),
	.cin(gnd),
	.combout(\regB~23_combout ),
	.cout());
// synopsys translate_off
defparam \regB~23 .lut_mask = 16'hE6C4;
defparam \regB~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y72_N18
cycloneive_lcell_comb \regB~24 (
// Equation(s):
// \regB~24_combout  = (\regB~21_combout  & ((\regB~20_combout ) # ((\general_registers[4][1]~q )))) # (!\regB~21_combout  & (!\regB~20_combout  & ((\regB~23_combout ))))

	.dataa(\regB~21_combout ),
	.datab(\regB~20_combout ),
	.datac(\general_registers[4][1]~q ),
	.datad(\regB~23_combout ),
	.cin(gnd),
	.combout(\regB~24_combout ),
	.cout());
// synopsys translate_off
defparam \regB~24 .lut_mask = 16'hB9A8;
defparam \regB~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y72_N9
dffeas \label_registers~17 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~17 .is_wysiwyg = "true";
defparam \label_registers~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y72_N15
dffeas \label_registers~25 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~25 .is_wysiwyg = "true";
defparam \label_registers~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y72_N15
dffeas \label_registers~1 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~1 .is_wysiwyg = "true";
defparam \label_registers~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y72_N17
dffeas \label_registers~9 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~9 .is_wysiwyg = "true";
defparam \label_registers~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y72_N14
cycloneive_lcell_comb \label_registers~50 (
// Equation(s):
// \label_registers~50_combout  = (\label_rs[0]~input_o  & ((\label_rs[1]~input_o ) # ((\label_registers~9_q )))) # (!\label_rs[0]~input_o  & (!\label_rs[1]~input_o  & (\label_registers~1_q )))

	.dataa(\label_rs[0]~input_o ),
	.datab(\label_rs[1]~input_o ),
	.datac(\label_registers~1_q ),
	.datad(\label_registers~9_q ),
	.cin(gnd),
	.combout(\label_registers~50_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~50 .lut_mask = 16'hBA98;
defparam \label_registers~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N14
cycloneive_lcell_comb \label_registers~51 (
// Equation(s):
// \label_registers~51_combout  = (\label_rs[1]~input_o  & ((\label_registers~50_combout  & ((\label_registers~25_q ))) # (!\label_registers~50_combout  & (\label_registers~17_q )))) # (!\label_rs[1]~input_o  & (((\label_registers~50_combout ))))

	.dataa(\label_registers~17_q ),
	.datab(\label_rs[1]~input_o ),
	.datac(\label_registers~25_q ),
	.datad(\label_registers~50_combout ),
	.cin(gnd),
	.combout(\label_registers~51_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~51 .lut_mask = 16'hF388;
defparam \label_registers~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N9
dffeas \label_registers~41 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~41 .is_wysiwyg = "true";
defparam \label_registers~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y72_N19
dffeas \label_registers~33 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~33 .is_wysiwyg = "true";
defparam \label_registers~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N18
cycloneive_lcell_comb \label_registers~52 (
// Equation(s):
// \label_registers~52_combout  = (\label_rs[0]~input_o  & (\label_registers~41_q )) # (!\label_rs[0]~input_o  & ((\label_registers~33_q )))

	.dataa(gnd),
	.datab(\label_registers~41_q ),
	.datac(\label_registers~33_q ),
	.datad(\label_rs[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~52_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~52 .lut_mask = 16'hCCF0;
defparam \label_registers~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N24
cycloneive_lcell_comb \label_registers~53 (
// Equation(s):
// \label_registers~53_combout  = (\label_rs[2]~input_o  & (!\label_rs[1]~input_o  & ((\label_registers~52_combout )))) # (!\label_rs[2]~input_o  & (((\label_registers~51_combout ))))

	.dataa(\label_rs[2]~input_o ),
	.datab(\label_rs[1]~input_o ),
	.datac(\label_registers~51_combout ),
	.datad(\label_registers~52_combout ),
	.cin(gnd),
	.combout(\label_registers~53_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~53 .lut_mask = 16'h7250;
defparam \label_registers~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y72_N28
cycloneive_lcell_comb \regB~25 (
// Equation(s):
// \regB~25_combout  = (\regB~20_combout  & ((\regB~24_combout  & (\general_registers[6][1]~q )) # (!\regB~24_combout  & ((\label_registers~53_combout ))))) # (!\regB~20_combout  & (\regB~24_combout ))

	.dataa(\regB~20_combout ),
	.datab(\regB~24_combout ),
	.datac(\general_registers[6][1]~q ),
	.datad(\label_registers~53_combout ),
	.cin(gnd),
	.combout(\regB~25_combout ),
	.cout());
// synopsys translate_off
defparam \regB~25 .lut_mask = 16'hE6C4;
defparam \regB~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y72_N24
cycloneive_lcell_comb \regB~50 (
// Equation(s):
// \regB~50_combout  = (\regB~25_combout  & ((\label_read~input_o ) # ((!\rs2[2]~input_o ) # (!\rs2[0]~input_o ))))

	.dataa(\label_read~input_o ),
	.datab(\rs2[0]~input_o ),
	.datac(\rs2[2]~input_o ),
	.datad(\regB~25_combout ),
	.cin(gnd),
	.combout(\regB~50_combout ),
	.cout());
// synopsys translate_off
defparam \regB~50 .lut_mask = 16'hBF00;
defparam \regB~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N18
cycloneive_lcell_comb \regB~26 (
// Equation(s):
// \regB~26_combout  = (\rs2[0]~input_o  & (\rs2[1]~input_o )) # (!\rs2[0]~input_o  & ((\rs2[1]~input_o  & ((\general_registers[2][2]~q ))) # (!\rs2[1]~input_o  & (\general_registers[0][2]~q ))))

	.dataa(\rs2[0]~input_o ),
	.datab(\rs2[1]~input_o ),
	.datac(\general_registers[0][2]~q ),
	.datad(\general_registers[2][2]~q ),
	.cin(gnd),
	.combout(\regB~26_combout ),
	.cout());
// synopsys translate_off
defparam \regB~26 .lut_mask = 16'hDC98;
defparam \regB~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N22
cycloneive_lcell_comb \regB~27 (
// Equation(s):
// \regB~27_combout  = (\rs2[0]~input_o  & ((\regB~26_combout  & ((\general_registers[3][2]~q ))) # (!\regB~26_combout  & (\general_registers[1][2]~q )))) # (!\rs2[0]~input_o  & (((\regB~26_combout ))))

	.dataa(\general_registers[1][2]~q ),
	.datab(\rs2[0]~input_o ),
	.datac(\general_registers[3][2]~q ),
	.datad(\regB~26_combout ),
	.cin(gnd),
	.combout(\regB~27_combout ),
	.cout());
// synopsys translate_off
defparam \regB~27 .lut_mask = 16'hF388;
defparam \regB~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y72_N14
cycloneive_lcell_comb \regB~28 (
// Equation(s):
// \regB~28_combout  = (\regB~20_combout  & (((\regB~21_combout )))) # (!\regB~20_combout  & ((\regB~21_combout  & ((\general_registers[4][2]~q ))) # (!\regB~21_combout  & (\regB~27_combout ))))

	.dataa(\regB~20_combout ),
	.datab(\regB~27_combout ),
	.datac(\general_registers[4][2]~q ),
	.datad(\regB~21_combout ),
	.cin(gnd),
	.combout(\regB~28_combout ),
	.cout());
// synopsys translate_off
defparam \regB~28 .lut_mask = 16'hFA44;
defparam \regB~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N6
cycloneive_lcell_comb \label_registers~10feeder (
// Equation(s):
// \label_registers~10feeder_combout  = \write_data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\write_data[2]~input_o ),
	.cin(gnd),
	.combout(\label_registers~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~10feeder .lut_mask = 16'hFF00;
defparam \label_registers~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y72_N7
dffeas \label_registers~10 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\label_registers~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\label_registers~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~10 .is_wysiwyg = "true";
defparam \label_registers~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y72_N19
dffeas \label_registers~2 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~2 .is_wysiwyg = "true";
defparam \label_registers~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y72_N1
dffeas \label_registers~18 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~18 .is_wysiwyg = "true";
defparam \label_registers~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y72_N18
cycloneive_lcell_comb \label_registers~54 (
// Equation(s):
// \label_registers~54_combout  = (\label_rs[0]~input_o  & (\label_rs[1]~input_o )) # (!\label_rs[0]~input_o  & ((\label_rs[1]~input_o  & ((\label_registers~18_q ))) # (!\label_rs[1]~input_o  & (\label_registers~2_q ))))

	.dataa(\label_rs[0]~input_o ),
	.datab(\label_rs[1]~input_o ),
	.datac(\label_registers~2_q ),
	.datad(\label_registers~18_q ),
	.cin(gnd),
	.combout(\label_registers~54_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~54 .lut_mask = 16'hDC98;
defparam \label_registers~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y72_N21
dffeas \label_registers~26 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~26 .is_wysiwyg = "true";
defparam \label_registers~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N20
cycloneive_lcell_comb \label_registers~55 (
// Equation(s):
// \label_registers~55_combout  = (\label_registers~54_combout  & (((\label_registers~26_q ) # (!\label_rs[0]~input_o )))) # (!\label_registers~54_combout  & (\label_registers~10_q  & ((\label_rs[0]~input_o ))))

	.dataa(\label_registers~10_q ),
	.datab(\label_registers~54_combout ),
	.datac(\label_registers~26_q ),
	.datad(\label_rs[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~55_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~55 .lut_mask = 16'hE2CC;
defparam \label_registers~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N5
dffeas \label_registers~42 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~42 .is_wysiwyg = "true";
defparam \label_registers~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y72_N31
dffeas \label_registers~34 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~34 .is_wysiwyg = "true";
defparam \label_registers~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N30
cycloneive_lcell_comb \label_registers~56 (
// Equation(s):
// \label_registers~56_combout  = (\label_rs[0]~input_o  & (\label_registers~42_q )) # (!\label_rs[0]~input_o  & ((\label_registers~34_q )))

	.dataa(gnd),
	.datab(\label_registers~42_q ),
	.datac(\label_registers~34_q ),
	.datad(\label_rs[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~56_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~56 .lut_mask = 16'hCCF0;
defparam \label_registers~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N26
cycloneive_lcell_comb \label_registers~57 (
// Equation(s):
// \label_registers~57_combout  = (\label_rs[2]~input_o  & (((!\label_rs[1]~input_o  & \label_registers~56_combout )))) # (!\label_rs[2]~input_o  & (\label_registers~55_combout ))

	.dataa(\label_rs[2]~input_o ),
	.datab(\label_registers~55_combout ),
	.datac(\label_rs[1]~input_o ),
	.datad(\label_registers~56_combout ),
	.cin(gnd),
	.combout(\label_registers~57_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~57 .lut_mask = 16'h4E44;
defparam \label_registers~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y72_N12
cycloneive_lcell_comb \regB~29 (
// Equation(s):
// \regB~29_combout  = (\regB~20_combout  & ((\regB~28_combout  & (\general_registers[6][2]~q )) # (!\regB~28_combout  & ((\label_registers~57_combout ))))) # (!\regB~20_combout  & (\regB~28_combout ))

	.dataa(\regB~20_combout ),
	.datab(\regB~28_combout ),
	.datac(\general_registers[6][2]~q ),
	.datad(\label_registers~57_combout ),
	.cin(gnd),
	.combout(\regB~29_combout ),
	.cout());
// synopsys translate_off
defparam \regB~29 .lut_mask = 16'hE6C4;
defparam \regB~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y72_N10
cycloneive_lcell_comb \regB~51 (
// Equation(s):
// \regB~51_combout  = (\regB~29_combout  & ((\label_read~input_o ) # ((!\rs2[2]~input_o ) # (!\rs2[0]~input_o ))))

	.dataa(\label_read~input_o ),
	.datab(\rs2[0]~input_o ),
	.datac(\rs2[2]~input_o ),
	.datad(\regB~29_combout ),
	.cin(gnd),
	.combout(\regB~51_combout ),
	.cout());
// synopsys translate_off
defparam \regB~51 .lut_mask = 16'hBF00;
defparam \regB~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N30
cycloneive_lcell_comb \regB~30 (
// Equation(s):
// \regB~30_combout  = (\rs2[1]~input_o  & (((\rs2[0]~input_o )))) # (!\rs2[1]~input_o  & ((\rs2[0]~input_o  & (\general_registers[1][3]~q )) # (!\rs2[0]~input_o  & ((\general_registers[0][3]~q )))))

	.dataa(\rs2[1]~input_o ),
	.datab(\general_registers[1][3]~q ),
	.datac(\general_registers[0][3]~q ),
	.datad(\rs2[0]~input_o ),
	.cin(gnd),
	.combout(\regB~30_combout ),
	.cout());
// synopsys translate_off
defparam \regB~30 .lut_mask = 16'hEE50;
defparam \regB~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N10
cycloneive_lcell_comb \regB~31 (
// Equation(s):
// \regB~31_combout  = (\regB~30_combout  & (((\general_registers[3][3]~q )) # (!\rs2[1]~input_o ))) # (!\regB~30_combout  & (\rs2[1]~input_o  & ((\general_registers[2][3]~q ))))

	.dataa(\regB~30_combout ),
	.datab(\rs2[1]~input_o ),
	.datac(\general_registers[3][3]~q ),
	.datad(\general_registers[2][3]~q ),
	.cin(gnd),
	.combout(\regB~31_combout ),
	.cout());
// synopsys translate_off
defparam \regB~31 .lut_mask = 16'hE6A2;
defparam \regB~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y72_N7
dffeas \label_registers~11 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~11 .is_wysiwyg = "true";
defparam \label_registers~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y72_N3
dffeas \label_registers~3 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~3 .is_wysiwyg = "true";
defparam \label_registers~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y72_N2
cycloneive_lcell_comb \label_registers~58 (
// Equation(s):
// \label_registers~58_combout  = (\label_rs[1]~input_o  & (((\label_rs[0]~input_o )))) # (!\label_rs[1]~input_o  & ((\label_rs[0]~input_o  & (\label_registers~11_q )) # (!\label_rs[0]~input_o  & ((\label_registers~3_q )))))

	.dataa(\label_registers~11_q ),
	.datab(\label_rs[1]~input_o ),
	.datac(\label_registers~3_q ),
	.datad(\label_rs[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~58_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~58 .lut_mask = 16'hEE30;
defparam \label_registers~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y72_N29
dffeas \label_registers~19 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~19 .is_wysiwyg = "true";
defparam \label_registers~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y72_N5
dffeas \label_registers~27 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~27 .is_wysiwyg = "true";
defparam \label_registers~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N4
cycloneive_lcell_comb \label_registers~59 (
// Equation(s):
// \label_registers~59_combout  = (\label_registers~58_combout  & (((\label_registers~27_q ) # (!\label_rs[1]~input_o )))) # (!\label_registers~58_combout  & (\label_registers~19_q  & ((\label_rs[1]~input_o ))))

	.dataa(\label_registers~58_combout ),
	.datab(\label_registers~19_q ),
	.datac(\label_registers~27_q ),
	.datad(\label_rs[1]~input_o ),
	.cin(gnd),
	.combout(\label_registers~59_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~59 .lut_mask = 16'hE4AA;
defparam \label_registers~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N1
dffeas \label_registers~43 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~43 .is_wysiwyg = "true";
defparam \label_registers~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y72_N15
dffeas \label_registers~35 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~35 .is_wysiwyg = "true";
defparam \label_registers~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N14
cycloneive_lcell_comb \label_registers~60 (
// Equation(s):
// \label_registers~60_combout  = (\label_rs[0]~input_o  & (\label_registers~43_q )) # (!\label_rs[0]~input_o  & ((\label_registers~35_q )))

	.dataa(gnd),
	.datab(\label_registers~43_q ),
	.datac(\label_registers~35_q ),
	.datad(\label_rs[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~60_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~60 .lut_mask = 16'hCCF0;
defparam \label_registers~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N30
cycloneive_lcell_comb \label_registers~61 (
// Equation(s):
// \label_registers~61_combout  = (\label_rs[2]~input_o  & (((\label_registers~60_combout  & !\label_rs[1]~input_o )))) # (!\label_rs[2]~input_o  & (\label_registers~59_combout ))

	.dataa(\label_rs[2]~input_o ),
	.datab(\label_registers~59_combout ),
	.datac(\label_registers~60_combout ),
	.datad(\label_rs[1]~input_o ),
	.cin(gnd),
	.combout(\label_registers~61_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~61 .lut_mask = 16'h44E4;
defparam \label_registers~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N8
cycloneive_lcell_comb \regB~32 (
// Equation(s):
// \regB~32_combout  = (\regB~21_combout  & (((\regB~20_combout )))) # (!\regB~21_combout  & ((\regB~20_combout  & ((\label_registers~61_combout ))) # (!\regB~20_combout  & (\regB~31_combout ))))

	.dataa(\regB~31_combout ),
	.datab(\regB~21_combout ),
	.datac(\regB~20_combout ),
	.datad(\label_registers~61_combout ),
	.cin(gnd),
	.combout(\regB~32_combout ),
	.cout());
// synopsys translate_off
defparam \regB~32 .lut_mask = 16'hF2C2;
defparam \regB~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N20
cycloneive_lcell_comb \regB~33 (
// Equation(s):
// \regB~33_combout  = (\regB~32_combout  & (((\general_registers[6][3]~q )) # (!\regB~21_combout ))) # (!\regB~32_combout  & (\regB~21_combout  & (\general_registers[4][3]~q )))

	.dataa(\regB~32_combout ),
	.datab(\regB~21_combout ),
	.datac(\general_registers[4][3]~q ),
	.datad(\general_registers[6][3]~q ),
	.cin(gnd),
	.combout(\regB~33_combout ),
	.cout());
// synopsys translate_off
defparam \regB~33 .lut_mask = 16'hEA62;
defparam \regB~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N2
cycloneive_lcell_comb \regB~52 (
// Equation(s):
// \regB~52_combout  = (\regB~33_combout  & ((\label_read~input_o ) # ((!\rs2[0]~input_o ) # (!\rs2[2]~input_o ))))

	.dataa(\regB~33_combout ),
	.datab(\label_read~input_o ),
	.datac(\rs2[2]~input_o ),
	.datad(\rs2[0]~input_o ),
	.cin(gnd),
	.combout(\regB~52_combout ),
	.cout());
// synopsys translate_off
defparam \regB~52 .lut_mask = 16'h8AAA;
defparam \regB~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N14
cycloneive_lcell_comb \regB~34 (
// Equation(s):
// \regB~34_combout  = (\rs2[0]~input_o  & (\rs2[1]~input_o )) # (!\rs2[0]~input_o  & ((\rs2[1]~input_o  & ((\general_registers[2][4]~q ))) # (!\rs2[1]~input_o  & (\general_registers[0][4]~q ))))

	.dataa(\rs2[0]~input_o ),
	.datab(\rs2[1]~input_o ),
	.datac(\general_registers[0][4]~q ),
	.datad(\general_registers[2][4]~q ),
	.cin(gnd),
	.combout(\regB~34_combout ),
	.cout());
// synopsys translate_off
defparam \regB~34 .lut_mask = 16'hDC98;
defparam \regB~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N30
cycloneive_lcell_comb \regB~35 (
// Equation(s):
// \regB~35_combout  = (\regB~34_combout  & (((\general_registers[3][4]~q )) # (!\rs2[0]~input_o ))) # (!\regB~34_combout  & (\rs2[0]~input_o  & ((\general_registers[1][4]~q ))))

	.dataa(\regB~34_combout ),
	.datab(\rs2[0]~input_o ),
	.datac(\general_registers[3][4]~q ),
	.datad(\general_registers[1][4]~q ),
	.cin(gnd),
	.combout(\regB~35_combout ),
	.cout());
// synopsys translate_off
defparam \regB~35 .lut_mask = 16'hE6A2;
defparam \regB~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y72_N2
cycloneive_lcell_comb \regB~36 (
// Equation(s):
// \regB~36_combout  = (\regB~20_combout  & (((\regB~21_combout )))) # (!\regB~20_combout  & ((\regB~21_combout  & ((\general_registers[4][4]~q ))) # (!\regB~21_combout  & (\regB~35_combout ))))

	.dataa(\regB~20_combout ),
	.datab(\regB~35_combout ),
	.datac(\general_registers[4][4]~q ),
	.datad(\regB~21_combout ),
	.cin(gnd),
	.combout(\regB~36_combout ),
	.cout());
// synopsys translate_off
defparam \regB~36 .lut_mask = 16'hFA44;
defparam \regB~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y72_N13
dffeas \label_registers~12 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~12 .is_wysiwyg = "true";
defparam \label_registers~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y72_N23
dffeas \label_registers~4 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~4 .is_wysiwyg = "true";
defparam \label_registers~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y72_N17
dffeas \label_registers~20 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~20 .is_wysiwyg = "true";
defparam \label_registers~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y72_N22
cycloneive_lcell_comb \label_registers~62 (
// Equation(s):
// \label_registers~62_combout  = (\label_rs[0]~input_o  & (\label_rs[1]~input_o )) # (!\label_rs[0]~input_o  & ((\label_rs[1]~input_o  & ((\label_registers~20_q ))) # (!\label_rs[1]~input_o  & (\label_registers~4_q ))))

	.dataa(\label_rs[0]~input_o ),
	.datab(\label_rs[1]~input_o ),
	.datac(\label_registers~4_q ),
	.datad(\label_registers~20_q ),
	.cin(gnd),
	.combout(\label_registers~62_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~62 .lut_mask = 16'hDC98;
defparam \label_registers~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y72_N3
dffeas \label_registers~28 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~28 .is_wysiwyg = "true";
defparam \label_registers~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N2
cycloneive_lcell_comb \label_registers~63 (
// Equation(s):
// \label_registers~63_combout  = (\label_registers~62_combout  & (((\label_registers~28_q ) # (!\label_rs[0]~input_o )))) # (!\label_registers~62_combout  & (\label_registers~12_q  & ((\label_rs[0]~input_o ))))

	.dataa(\label_registers~12_q ),
	.datab(\label_registers~62_combout ),
	.datac(\label_registers~28_q ),
	.datad(\label_rs[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~63_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~63 .lut_mask = 16'hE2CC;
defparam \label_registers~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N17
dffeas \label_registers~44 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~44 .is_wysiwyg = "true";
defparam \label_registers~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y72_N7
dffeas \label_registers~36 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~36 .is_wysiwyg = "true";
defparam \label_registers~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N6
cycloneive_lcell_comb \label_registers~64 (
// Equation(s):
// \label_registers~64_combout  = (\label_rs[0]~input_o  & (\label_registers~44_q )) # (!\label_rs[0]~input_o  & ((\label_registers~36_q )))

	.dataa(gnd),
	.datab(\label_registers~44_q ),
	.datac(\label_registers~36_q ),
	.datad(\label_rs[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~64_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~64 .lut_mask = 16'hCCF0;
defparam \label_registers~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N4
cycloneive_lcell_comb \label_registers~65 (
// Equation(s):
// \label_registers~65_combout  = (\label_rs[2]~input_o  & (!\label_rs[1]~input_o  & ((\label_registers~64_combout )))) # (!\label_rs[2]~input_o  & (((\label_registers~63_combout ))))

	.dataa(\label_rs[1]~input_o ),
	.datab(\label_registers~63_combout ),
	.datac(\label_registers~64_combout ),
	.datad(\label_rs[2]~input_o ),
	.cin(gnd),
	.combout(\label_registers~65_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~65 .lut_mask = 16'h50CC;
defparam \label_registers~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y72_N16
cycloneive_lcell_comb \regB~37 (
// Equation(s):
// \regB~37_combout  = (\regB~20_combout  & ((\regB~36_combout  & (\general_registers[6][4]~q )) # (!\regB~36_combout  & ((\label_registers~65_combout ))))) # (!\regB~20_combout  & (\regB~36_combout ))

	.dataa(\regB~20_combout ),
	.datab(\regB~36_combout ),
	.datac(\general_registers[6][4]~q ),
	.datad(\label_registers~65_combout ),
	.cin(gnd),
	.combout(\regB~37_combout ),
	.cout());
// synopsys translate_off
defparam \regB~37 .lut_mask = 16'hE6C4;
defparam \regB~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y72_N0
cycloneive_lcell_comb \regB~53 (
// Equation(s):
// \regB~53_combout  = (\regB~37_combout  & ((\label_read~input_o ) # ((!\rs2[2]~input_o ) # (!\rs2[0]~input_o ))))

	.dataa(\label_read~input_o ),
	.datab(\rs2[0]~input_o ),
	.datac(\rs2[2]~input_o ),
	.datad(\regB~37_combout ),
	.cin(gnd),
	.combout(\regB~53_combout ),
	.cout());
// synopsys translate_off
defparam \regB~53 .lut_mask = 16'hBF00;
defparam \regB~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N2
cycloneive_lcell_comb \regB~38 (
// Equation(s):
// \regB~38_combout  = (\rs2[1]~input_o  & (((\rs2[0]~input_o )))) # (!\rs2[1]~input_o  & ((\rs2[0]~input_o  & (\general_registers[1][5]~q )) # (!\rs2[0]~input_o  & ((\general_registers[0][5]~q )))))

	.dataa(\general_registers[1][5]~q ),
	.datab(\rs2[1]~input_o ),
	.datac(\general_registers[0][5]~q ),
	.datad(\rs2[0]~input_o ),
	.cin(gnd),
	.combout(\regB~38_combout ),
	.cout());
// synopsys translate_off
defparam \regB~38 .lut_mask = 16'hEE30;
defparam \regB~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N30
cycloneive_lcell_comb \regB~39 (
// Equation(s):
// \regB~39_combout  = (\rs2[1]~input_o  & ((\regB~38_combout  & ((\general_registers[3][5]~q ))) # (!\regB~38_combout  & (\general_registers[2][5]~q )))) # (!\rs2[1]~input_o  & (((\regB~38_combout ))))

	.dataa(\general_registers[2][5]~q ),
	.datab(\rs2[1]~input_o ),
	.datac(\general_registers[3][5]~q ),
	.datad(\regB~38_combout ),
	.cin(gnd),
	.combout(\regB~39_combout ),
	.cout());
// synopsys translate_off
defparam \regB~39 .lut_mask = 16'hF388;
defparam \regB~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y72_N13
dffeas \label_registers~21 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~21 .is_wysiwyg = "true";
defparam \label_registers~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y72_N9
dffeas \label_registers~13 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~13 .is_wysiwyg = "true";
defparam \label_registers~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y72_N7
dffeas \label_registers~5 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~5 .is_wysiwyg = "true";
defparam \label_registers~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y72_N6
cycloneive_lcell_comb \label_registers~66 (
// Equation(s):
// \label_registers~66_combout  = (\label_rs[0]~input_o  & ((\label_registers~13_q ) # ((\label_rs[1]~input_o )))) # (!\label_rs[0]~input_o  & (((\label_registers~5_q  & !\label_rs[1]~input_o ))))

	.dataa(\label_rs[0]~input_o ),
	.datab(\label_registers~13_q ),
	.datac(\label_registers~5_q ),
	.datad(\label_rs[1]~input_o ),
	.cin(gnd),
	.combout(\label_registers~66_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~66 .lut_mask = 16'hAAD8;
defparam \label_registers~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y72_N27
dffeas \label_registers~29 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~29 .is_wysiwyg = "true";
defparam \label_registers~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N26
cycloneive_lcell_comb \label_registers~67 (
// Equation(s):
// \label_registers~67_combout  = (\label_registers~66_combout  & (((\label_registers~29_q ) # (!\label_rs[1]~input_o )))) # (!\label_registers~66_combout  & (\label_registers~21_q  & ((\label_rs[1]~input_o ))))

	.dataa(\label_registers~21_q ),
	.datab(\label_registers~66_combout ),
	.datac(\label_registers~29_q ),
	.datad(\label_rs[1]~input_o ),
	.cin(gnd),
	.combout(\label_registers~67_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~67 .lut_mask = 16'hE2CC;
defparam \label_registers~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N25
dffeas \label_registers~45 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~45 .is_wysiwyg = "true";
defparam \label_registers~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y72_N11
dffeas \label_registers~37 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~37 .is_wysiwyg = "true";
defparam \label_registers~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N10
cycloneive_lcell_comb \label_registers~68 (
// Equation(s):
// \label_registers~68_combout  = (\label_rs[0]~input_o  & (\label_registers~45_q )) # (!\label_rs[0]~input_o  & ((\label_registers~37_q )))

	.dataa(gnd),
	.datab(\label_registers~45_q ),
	.datac(\label_registers~37_q ),
	.datad(\label_rs[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~68_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~68 .lut_mask = 16'hCCF0;
defparam \label_registers~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N12
cycloneive_lcell_comb \label_registers~69 (
// Equation(s):
// \label_registers~69_combout  = (\label_rs[2]~input_o  & (((\label_registers~68_combout  & !\label_rs[1]~input_o )))) # (!\label_rs[2]~input_o  & (\label_registers~67_combout ))

	.dataa(\label_registers~67_combout ),
	.datab(\label_registers~68_combout ),
	.datac(\label_rs[2]~input_o ),
	.datad(\label_rs[1]~input_o ),
	.cin(gnd),
	.combout(\label_registers~69_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~69 .lut_mask = 16'h0ACA;
defparam \label_registers~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N18
cycloneive_lcell_comb \regB~40 (
// Equation(s):
// \regB~40_combout  = (\regB~21_combout  & (((\regB~20_combout )))) # (!\regB~21_combout  & ((\regB~20_combout  & ((\label_registers~69_combout ))) # (!\regB~20_combout  & (\regB~39_combout ))))

	.dataa(\regB~39_combout ),
	.datab(\regB~21_combout ),
	.datac(\regB~20_combout ),
	.datad(\label_registers~69_combout ),
	.cin(gnd),
	.combout(\regB~40_combout ),
	.cout());
// synopsys translate_off
defparam \regB~40 .lut_mask = 16'hF2C2;
defparam \regB~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N8
cycloneive_lcell_comb \regB~41 (
// Equation(s):
// \regB~41_combout  = (\regB~21_combout  & ((\regB~40_combout  & (\general_registers[6][5]~q )) # (!\regB~40_combout  & ((\general_registers[4][5]~q ))))) # (!\regB~21_combout  & (((\regB~40_combout ))))

	.dataa(\regB~21_combout ),
	.datab(\general_registers[6][5]~q ),
	.datac(\general_registers[4][5]~q ),
	.datad(\regB~40_combout ),
	.cin(gnd),
	.combout(\regB~41_combout ),
	.cout());
// synopsys translate_off
defparam \regB~41 .lut_mask = 16'hDDA0;
defparam \regB~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N16
cycloneive_lcell_comb \regB~54 (
// Equation(s):
// \regB~54_combout  = (\regB~41_combout  & (((\label_read~input_o ) # (!\rs2[2]~input_o )) # (!\rs2[0]~input_o )))

	.dataa(\rs2[0]~input_o ),
	.datab(\label_read~input_o ),
	.datac(\rs2[2]~input_o ),
	.datad(\regB~41_combout ),
	.cin(gnd),
	.combout(\regB~54_combout ),
	.cout());
// synopsys translate_off
defparam \regB~54 .lut_mask = 16'hDF00;
defparam \regB~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N26
cycloneive_lcell_comb \regB~42 (
// Equation(s):
// \regB~42_combout  = (\rs2[0]~input_o  & (\rs2[1]~input_o )) # (!\rs2[0]~input_o  & ((\rs2[1]~input_o  & ((\general_registers[2][6]~q ))) # (!\rs2[1]~input_o  & (\general_registers[0][6]~q ))))

	.dataa(\rs2[0]~input_o ),
	.datab(\rs2[1]~input_o ),
	.datac(\general_registers[0][6]~q ),
	.datad(\general_registers[2][6]~q ),
	.cin(gnd),
	.combout(\regB~42_combout ),
	.cout());
// synopsys translate_off
defparam \regB~42 .lut_mask = 16'hDC98;
defparam \regB~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y72_N18
cycloneive_lcell_comb \regB~43 (
// Equation(s):
// \regB~43_combout  = (\regB~42_combout  & (((\general_registers[3][6]~q )) # (!\rs2[0]~input_o ))) # (!\regB~42_combout  & (\rs2[0]~input_o  & ((\general_registers[1][6]~q ))))

	.dataa(\regB~42_combout ),
	.datab(\rs2[0]~input_o ),
	.datac(\general_registers[3][6]~q ),
	.datad(\general_registers[1][6]~q ),
	.cin(gnd),
	.combout(\regB~43_combout ),
	.cout());
// synopsys translate_off
defparam \regB~43 .lut_mask = 16'hE6A2;
defparam \regB~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y72_N26
cycloneive_lcell_comb \regB~44 (
// Equation(s):
// \regB~44_combout  = (\regB~20_combout  & (((\regB~21_combout )))) # (!\regB~20_combout  & ((\regB~21_combout  & ((\general_registers[4][6]~q ))) # (!\regB~21_combout  & (\regB~43_combout ))))

	.dataa(\regB~20_combout ),
	.datab(\regB~43_combout ),
	.datac(\general_registers[4][6]~q ),
	.datad(\regB~21_combout ),
	.cin(gnd),
	.combout(\regB~44_combout ),
	.cout());
// synopsys translate_off
defparam \regB~44 .lut_mask = 16'hFA44;
defparam \regB~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N10
cycloneive_lcell_comb \label_registers~14feeder (
// Equation(s):
// \label_registers~14feeder_combout  = \write_data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\write_data[6]~input_o ),
	.cin(gnd),
	.combout(\label_registers~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~14feeder .lut_mask = 16'hFF00;
defparam \label_registers~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y72_N11
dffeas \label_registers~14 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\label_registers~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\label_registers~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~14 .is_wysiwyg = "true";
defparam \label_registers~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y72_N11
dffeas \label_registers~6 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~6 .is_wysiwyg = "true";
defparam \label_registers~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y72_N21
dffeas \label_registers~22 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~22 .is_wysiwyg = "true";
defparam \label_registers~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y72_N10
cycloneive_lcell_comb \label_registers~70 (
// Equation(s):
// \label_registers~70_combout  = (\label_rs[0]~input_o  & (\label_rs[1]~input_o )) # (!\label_rs[0]~input_o  & ((\label_rs[1]~input_o  & ((\label_registers~22_q ))) # (!\label_rs[1]~input_o  & (\label_registers~6_q ))))

	.dataa(\label_rs[0]~input_o ),
	.datab(\label_rs[1]~input_o ),
	.datac(\label_registers~6_q ),
	.datad(\label_registers~22_q ),
	.cin(gnd),
	.combout(\label_registers~70_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~70 .lut_mask = 16'hDC98;
defparam \label_registers~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y72_N17
dffeas \label_registers~30 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~30 .is_wysiwyg = "true";
defparam \label_registers~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N16
cycloneive_lcell_comb \label_registers~71 (
// Equation(s):
// \label_registers~71_combout  = (\label_registers~70_combout  & (((\label_registers~30_q ) # (!\label_rs[0]~input_o )))) # (!\label_registers~70_combout  & (\label_registers~14_q  & ((\label_rs[0]~input_o ))))

	.dataa(\label_registers~14_q ),
	.datab(\label_registers~70_combout ),
	.datac(\label_registers~30_q ),
	.datad(\label_rs[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~71_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~71 .lut_mask = 16'hE2CC;
defparam \label_registers~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N13
dffeas \label_registers~46 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~46 .is_wysiwyg = "true";
defparam \label_registers~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y72_N23
dffeas \label_registers~38 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~38 .is_wysiwyg = "true";
defparam \label_registers~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N22
cycloneive_lcell_comb \label_registers~72 (
// Equation(s):
// \label_registers~72_combout  = (\label_rs[0]~input_o  & (\label_registers~46_q )) # (!\label_rs[0]~input_o  & ((\label_registers~38_q )))

	.dataa(\label_registers~46_q ),
	.datab(gnd),
	.datac(\label_registers~38_q ),
	.datad(\label_rs[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~72_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~72 .lut_mask = 16'hAAF0;
defparam \label_registers~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N22
cycloneive_lcell_comb \label_registers~73 (
// Equation(s):
// \label_registers~73_combout  = (\label_rs[2]~input_o  & (((!\label_rs[1]~input_o  & \label_registers~72_combout )))) # (!\label_rs[2]~input_o  & (\label_registers~71_combout ))

	.dataa(\label_rs[2]~input_o ),
	.datab(\label_registers~71_combout ),
	.datac(\label_rs[1]~input_o ),
	.datad(\label_registers~72_combout ),
	.cin(gnd),
	.combout(\label_registers~73_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~73 .lut_mask = 16'h4E44;
defparam \label_registers~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y72_N20
cycloneive_lcell_comb \regB~45 (
// Equation(s):
// \regB~45_combout  = (\regB~44_combout  & (((\general_registers[6][6]~q ) # (!\regB~20_combout )))) # (!\regB~44_combout  & (\label_registers~73_combout  & ((\regB~20_combout ))))

	.dataa(\regB~44_combout ),
	.datab(\label_registers~73_combout ),
	.datac(\general_registers[6][6]~q ),
	.datad(\regB~20_combout ),
	.cin(gnd),
	.combout(\regB~45_combout ),
	.cout());
// synopsys translate_off
defparam \regB~45 .lut_mask = 16'hE4AA;
defparam \regB~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y72_N22
cycloneive_lcell_comb \regB~55 (
// Equation(s):
// \regB~55_combout  = (\regB~45_combout  & ((\label_read~input_o ) # ((!\rs2[2]~input_o ) # (!\rs2[0]~input_o ))))

	.dataa(\label_read~input_o ),
	.datab(\rs2[0]~input_o ),
	.datac(\rs2[2]~input_o ),
	.datad(\regB~45_combout ),
	.cin(gnd),
	.combout(\regB~55_combout ),
	.cout());
// synopsys translate_off
defparam \regB~55 .lut_mask = 16'hBF00;
defparam \regB~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N22
cycloneive_lcell_comb \regB~46 (
// Equation(s):
// \regB~46_combout  = (\rs2[0]~input_o  & ((\rs2[1]~input_o ) # ((\general_registers[1][7]~q )))) # (!\rs2[0]~input_o  & (!\rs2[1]~input_o  & (\general_registers[0][7]~q )))

	.dataa(\rs2[0]~input_o ),
	.datab(\rs2[1]~input_o ),
	.datac(\general_registers[0][7]~q ),
	.datad(\general_registers[1][7]~q ),
	.cin(gnd),
	.combout(\regB~46_combout ),
	.cout());
// synopsys translate_off
defparam \regB~46 .lut_mask = 16'hBA98;
defparam \regB~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N14
cycloneive_lcell_comb \regB~47 (
// Equation(s):
// \regB~47_combout  = (\rs2[1]~input_o  & ((\regB~46_combout  & ((\general_registers[3][7]~q ))) # (!\regB~46_combout  & (\general_registers[2][7]~q )))) # (!\rs2[1]~input_o  & (((\regB~46_combout ))))

	.dataa(\general_registers[2][7]~q ),
	.datab(\rs2[1]~input_o ),
	.datac(\general_registers[3][7]~q ),
	.datad(\regB~46_combout ),
	.cin(gnd),
	.combout(\regB~47_combout ),
	.cout());
// synopsys translate_off
defparam \regB~47 .lut_mask = 16'hF388;
defparam \regB~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y72_N21
dffeas \label_registers~47 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~85_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~47 .is_wysiwyg = "true";
defparam \label_registers~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y72_N3
dffeas \label_registers~39 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~39 .is_wysiwyg = "true";
defparam \label_registers~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y72_N2
cycloneive_lcell_comb \label_registers~76 (
// Equation(s):
// \label_registers~76_combout  = (\label_rs[0]~input_o  & (\label_registers~47_q )) # (!\label_rs[0]~input_o  & ((\label_registers~39_q )))

	.dataa(gnd),
	.datab(\label_registers~47_q ),
	.datac(\label_registers~39_q ),
	.datad(\label_rs[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~76_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~76 .lut_mask = 16'hCCF0;
defparam \label_registers~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y72_N3
dffeas \label_registers~15 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~15 .is_wysiwyg = "true";
defparam \label_registers~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y72_N27
dffeas \label_registers~7 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~7 .is_wysiwyg = "true";
defparam \label_registers~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y72_N26
cycloneive_lcell_comb \label_registers~74 (
// Equation(s):
// \label_registers~74_combout  = (\label_rs[1]~input_o  & (((\label_rs[0]~input_o )))) # (!\label_rs[1]~input_o  & ((\label_rs[0]~input_o  & (\label_registers~15_q )) # (!\label_rs[0]~input_o  & ((\label_registers~7_q )))))

	.dataa(\label_registers~15_q ),
	.datab(\label_rs[1]~input_o ),
	.datac(\label_registers~7_q ),
	.datad(\label_rs[0]~input_o ),
	.cin(gnd),
	.combout(\label_registers~74_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~74 .lut_mask = 16'hEE30;
defparam \label_registers~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y72_N5
dffeas \label_registers~23 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~23 .is_wysiwyg = "true";
defparam \label_registers~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y72_N21
dffeas \label_registers~31 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\label_registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\label_registers~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \label_registers~31 .is_wysiwyg = "true";
defparam \label_registers~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N20
cycloneive_lcell_comb \label_registers~75 (
// Equation(s):
// \label_registers~75_combout  = (\label_registers~74_combout  & (((\label_registers~31_q ) # (!\label_rs[1]~input_o )))) # (!\label_registers~74_combout  & (\label_registers~23_q  & ((\label_rs[1]~input_o ))))

	.dataa(\label_registers~74_combout ),
	.datab(\label_registers~23_q ),
	.datac(\label_registers~31_q ),
	.datad(\label_rs[1]~input_o ),
	.cin(gnd),
	.combout(\label_registers~75_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~75 .lut_mask = 16'hE4AA;
defparam \label_registers~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N22
cycloneive_lcell_comb \label_registers~77 (
// Equation(s):
// \label_registers~77_combout  = (\label_rs[2]~input_o  & (\label_registers~76_combout  & ((!\label_rs[1]~input_o )))) # (!\label_rs[2]~input_o  & (((\label_registers~75_combout ))))

	.dataa(\label_registers~76_combout ),
	.datab(\label_registers~75_combout ),
	.datac(\label_rs[2]~input_o ),
	.datad(\label_rs[1]~input_o ),
	.cin(gnd),
	.combout(\label_registers~77_combout ),
	.cout());
// synopsys translate_off
defparam \label_registers~77 .lut_mask = 16'h0CAC;
defparam \label_registers~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N12
cycloneive_lcell_comb \regB~48 (
// Equation(s):
// \regB~48_combout  = (\regB~20_combout  & ((\regB~21_combout ) # ((\label_registers~77_combout )))) # (!\regB~20_combout  & (!\regB~21_combout  & (\regB~47_combout )))

	.dataa(\regB~20_combout ),
	.datab(\regB~21_combout ),
	.datac(\regB~47_combout ),
	.datad(\label_registers~77_combout ),
	.cin(gnd),
	.combout(\regB~48_combout ),
	.cout());
// synopsys translate_off
defparam \regB~48 .lut_mask = 16'hBA98;
defparam \regB~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N22
cycloneive_lcell_comb \regB~49 (
// Equation(s):
// \regB~49_combout  = (\regB~48_combout  & ((\general_registers[6][7]~q ) # ((!\regB~21_combout )))) # (!\regB~48_combout  & (((\general_registers[4][7]~q  & \regB~21_combout ))))

	.dataa(\regB~48_combout ),
	.datab(\general_registers[6][7]~q ),
	.datac(\general_registers[4][7]~q ),
	.datad(\regB~21_combout ),
	.cin(gnd),
	.combout(\regB~49_combout ),
	.cout());
// synopsys translate_off
defparam \regB~49 .lut_mask = 16'hD8AA;
defparam \regB~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y72_N18
cycloneive_lcell_comb \regB~56 (
// Equation(s):
// \regB~56_combout  = (\regB~49_combout  & ((\label_read~input_o ) # ((!\rs2[0]~input_o ) # (!\rs2[2]~input_o ))))

	.dataa(\regB~49_combout ),
	.datab(\label_read~input_o ),
	.datac(\rs2[2]~input_o ),
	.datad(\rs2[0]~input_o ),
	.cin(gnd),
	.combout(\regB~56_combout ),
	.cout());
// synopsys translate_off
defparam \regB~56 .lut_mask = 16'h8AAA;
defparam \regB~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N22
cycloneive_io_ibuf \label_rs[3]~input (
	.i(label_rs[3]),
	.ibar(gnd),
	.o(\label_rs[3]~input_o ));
// synopsys translate_off
defparam \label_rs[3]~input .bus_hold = "false";
defparam \label_rs[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign regA_o[0] = \regA_o[0]~output_o ;

assign regA_o[1] = \regA_o[1]~output_o ;

assign regA_o[2] = \regA_o[2]~output_o ;

assign regA_o[3] = \regA_o[3]~output_o ;

assign regA_o[4] = \regA_o[4]~output_o ;

assign regA_o[5] = \regA_o[5]~output_o ;

assign regA_o[6] = \regA_o[6]~output_o ;

assign regA_o[7] = \regA_o[7]~output_o ;

assign regB_o[0] = \regB_o[0]~output_o ;

assign regB_o[1] = \regB_o[1]~output_o ;

assign regB_o[2] = \regB_o[2]~output_o ;

assign regB_o[3] = \regB_o[3]~output_o ;

assign regB_o[4] = \regB_o[4]~output_o ;

assign regB_o[5] = \regB_o[5]~output_o ;

assign regB_o[6] = \regB_o[6]~output_o ;

assign regB_o[7] = \regB_o[7]~output_o ;

endmodule
