Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov 20 20:38:46 2018
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|      8 |            1 |
|     10 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |            7 |
| No           | No                    | Yes                    |             262 |           48 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1120 |          170 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------------------------+--------------------------------+------------------+----------------+
|     Clock Signal    |                   Enable Signal                   |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------+---------------------------------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG      |                                                   |                                |                1 |              4 |
|  btSpeedGen/CLK     |                                                   |                                |                2 |              6 |
|  clk_IBUF_BUFG      | key_de/inst/inst/Ps2Interface_i/bits_count        | reset_IBUF                     |                2 |              8 |
|  btSpeedGen/CLK     |                                                   | playerCtrl_00/ibeat[7]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG      | key_de/inst/inst/Ps2Interface_i/rx_valid          | reset_IBUF                     |                2 |             16 |
|  clk_IBUF_BUFG      | key_de/inst/inst/Ps2Interface_i/rx_finish         | reset_IBUF                     |                2 |             16 |
|  playerCtrl_00/E[0] |                                                   |                                |                4 |             22 |
|  clk_IBUF_BUFG      | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | reset_IBUF                     |                5 |             22 |
|  clk_IBUF_BUFG      | key_de/key                                        | reset_IBUF                     |                9 |             34 |
|  clk_IBUF_BUFG      |                                                   | reset_IBUF                     |               48 |            262 |
|  clk_IBUF_BUFG      | key_de/op/E[0]                                    | reset_IBUF                     |              150 |           1024 |
+---------------------+---------------------------------------------------+--------------------------------+------------------+----------------+


