\hypertarget{struct_f_s_m_c___bank1_e___type_def}{\section{F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def Struct Reference}
\label{struct_f_s_m_c___bank1_e___type_def}\index{F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def}}
}


Flexible Static Memory Controller Bank1\-E.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank1_e___type_def_af48b21e4fa1f975f235bbb3a66a3d38e}{B\-W\-T\-R} \mbox{[}7\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank1\-E. 

\subsection{Member Data Documentation}
\hypertarget{struct_f_s_m_c___bank1_e___type_def_af48b21e4fa1f975f235bbb3a66a3d38e}{\index{F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def}!B\-W\-T\-R@{B\-W\-T\-R}}
\index{B\-W\-T\-R@{B\-W\-T\-R}!FSMC_Bank1E_TypeDef@{F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def}}
\subsubsection[{B\-W\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def\-::\-B\-W\-T\-R}}\label{struct_f_s_m_c___bank1_e___type_def_af48b21e4fa1f975f235bbb3a66a3d38e}
N\-O\-R/\-P\-S\-R\-A\-M write timing registers, Address offset\-: 0x104-\/0x11\-C 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
