

================================================================
== Vitis HLS Report for 'tie_off_udp'
================================================================
* Date:           Sun Dec 11 15:18:34 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_recv_krnl
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|      0 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    2|    2|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       16|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       65|     -|
|Register             |        -|      -|        6|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        6|       81|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io        |       and|   0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_98_p6  |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_56_p6    |       and|   0|  0|   2|           1|           0|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io        |        or|   0|  0|   2|           1|           1|
    |ap_block_state3           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  16|           8|           6|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  20|          4|    1|          4|
    |ap_done                         |   9|          2|    1|          2|
    |m_axis_udp_tx_TDATA_blk_n       |   9|          2|    1|          2|
    |m_axis_udp_tx_meta_TDATA_blk_n  |   9|          2|    1|          2|
    |s_axis_udp_rx_TDATA_blk_n       |   9|          2|    1|          2|
    |s_axis_udp_rx_meta_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  65|         14|    6|         14|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  3|   0|    3|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |tmp_1_reg_204  |  1|   0|    1|          0|
    |tmp_reg_180    |  1|   0|    1|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  6|   0|    6|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|                  tie_off_udp|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|                  tie_off_udp|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|                  tie_off_udp|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|                  tie_off_udp|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|                  tie_off_udp|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|                  tie_off_udp|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|                  tie_off_udp|  return value|
|s_axis_udp_rx_TDATA        |   in|  512|        axis|       s_axis_udp_rx_V_data_V|       pointer|
|s_axis_udp_rx_TVALID       |   in|    1|        axis|       s_axis_udp_rx_V_last_V|       pointer|
|s_axis_udp_rx_TREADY       |  out|    1|        axis|       s_axis_udp_rx_V_last_V|       pointer|
|s_axis_udp_rx_TLAST        |   in|    1|        axis|       s_axis_udp_rx_V_last_V|       pointer|
|s_axis_udp_rx_TKEEP        |   in|   64|        axis|       s_axis_udp_rx_V_keep_V|       pointer|
|s_axis_udp_rx_TSTRB        |   in|   64|        axis|       s_axis_udp_rx_V_strb_V|       pointer|
|m_axis_udp_tx_TDATA        |  out|  512|        axis|       m_axis_udp_tx_V_data_V|       pointer|
|m_axis_udp_tx_TVALID       |  out|    1|        axis|       m_axis_udp_tx_V_last_V|       pointer|
|m_axis_udp_tx_TREADY       |   in|    1|        axis|       m_axis_udp_tx_V_last_V|       pointer|
|m_axis_udp_tx_TLAST        |  out|    1|        axis|       m_axis_udp_tx_V_last_V|       pointer|
|m_axis_udp_tx_TKEEP        |  out|   64|        axis|       m_axis_udp_tx_V_keep_V|       pointer|
|m_axis_udp_tx_TSTRB        |  out|   64|        axis|       m_axis_udp_tx_V_strb_V|       pointer|
|s_axis_udp_rx_meta_TDATA   |   in|  256|        axis|  s_axis_udp_rx_meta_V_data_V|       pointer|
|s_axis_udp_rx_meta_TVALID  |   in|    1|        axis|  s_axis_udp_rx_meta_V_last_V|       pointer|
|s_axis_udp_rx_meta_TREADY  |  out|    1|        axis|  s_axis_udp_rx_meta_V_last_V|       pointer|
|s_axis_udp_rx_meta_TLAST   |   in|    1|        axis|  s_axis_udp_rx_meta_V_last_V|       pointer|
|s_axis_udp_rx_meta_TKEEP   |   in|   32|        axis|  s_axis_udp_rx_meta_V_keep_V|       pointer|
|s_axis_udp_rx_meta_TSTRB   |   in|   32|        axis|  s_axis_udp_rx_meta_V_strb_V|       pointer|
|m_axis_udp_tx_meta_TDATA   |  out|  256|        axis|  m_axis_udp_tx_meta_V_data_V|       pointer|
|m_axis_udp_tx_meta_TVALID  |  out|    1|        axis|  m_axis_udp_tx_meta_V_last_V|       pointer|
|m_axis_udp_tx_meta_TREADY  |   in|    1|        axis|  m_axis_udp_tx_meta_V_last_V|       pointer|
|m_axis_udp_tx_meta_TLAST   |  out|    1|        axis|  m_axis_udp_tx_meta_V_last_V|       pointer|
|m_axis_udp_tx_meta_TKEEP   |  out|   32|        axis|  m_axis_udp_tx_meta_V_keep_V|       pointer|
|m_axis_udp_tx_meta_TSTRB   |  out|   32|        axis|  m_axis_udp_tx_meta_V_strb_V|       pointer|
+---------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_udp_tx_meta_V_last_V, i32 %m_axis_udp_tx_meta_V_strb_V, i32 %m_axis_udp_tx_meta_V_keep_V, i256 %m_axis_udp_tx_meta_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_udp_rx_meta_V_last_V, i32 %s_axis_udp_rx_meta_V_strb_V, i32 %s_axis_udp_rx_meta_V_keep_V, i256 %s_axis_udp_rx_meta_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_udp_tx_V_last_V, i64 %m_axis_udp_tx_V_strb_V, i64 %m_axis_udp_tx_V_keep_V, i512 %m_axis_udp_tx_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_udp_rx_V_last_V, i64 %s_axis_udp_rx_V_strb_V, i64 %s_axis_udp_rx_V_keep_V, i512 %s_axis_udp_rx_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_udp_rx_V_data_V, i64 %s_axis_udp_rx_V_keep_V, i64 %s_axis_udp_rx_V_strb_V, i1 %s_axis_udp_rx_V_last_V, i32 1"   --->   Operation 8 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln1375 = br i1 %tmp, void %._crit_edge, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1375]   --->   Operation 9 'br' 'br_ln1375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_udp_rx_V_data_V, i64 %s_axis_udp_rx_V_keep_V, i64 %s_axis_udp_rx_V_strb_V, i1 %s_axis_udp_rx_V_last_V"   --->   Operation 10 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%udp_rx_data = extractvalue i641 %empty"   --->   Operation 11 'extractvalue' 'udp_rx_data' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_i18_keep = extractvalue i641 %empty"   --->   Operation 12 'extractvalue' 'tmp_i18_keep' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_i18_strb = extractvalue i641 %empty"   --->   Operation 13 'extractvalue' 'tmp_i18_strb' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_i18_last = extractvalue i641 %empty"   --->   Operation 14 'extractvalue' 'tmp_i18_last' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %m_axis_udp_tx_V_data_V, i64 %m_axis_udp_tx_V_keep_V, i64 %m_axis_udp_tx_V_strb_V, i1 %m_axis_udp_tx_V_last_V, i512 %udp_rx_data, i64 %tmp_i18_keep, i64 %tmp_i18_strb, i1 %tmp_i18_last"   --->   Operation 15 'write' 'write_ln304' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %m_axis_udp_tx_V_data_V, i64 %m_axis_udp_tx_V_keep_V, i64 %m_axis_udp_tx_V_strb_V, i1 %m_axis_udp_tx_V_last_V, i512 %udp_rx_data, i64 %tmp_i18_keep, i64 %tmp_i18_strb, i1 %tmp_i18_last"   --->   Operation 16 'write' 'write_ln304' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1379 = br void %._crit_edge" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1379]   --->   Operation 17 'br' 'br_ln1379' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i256P0A.i32P0A.i32P0A.i1P0A, i256 %s_axis_udp_rx_meta_V_data_V, i32 %s_axis_udp_rx_meta_V_keep_V, i32 %s_axis_udp_rx_meta_V_strb_V, i1 %s_axis_udp_rx_meta_V_last_V, i32 1"   --->   Operation 18 'nbreadreq' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln1381 = br i1 %tmp_1, void %._crit_edge1, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1381]   --->   Operation 19 'br' 'br_ln1381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_67 = read i321 @_ssdm_op_Read.axis.volatile.i256P0A.i32P0A.i32P0A.i1P0A, i256 %s_axis_udp_rx_meta_V_data_V, i32 %s_axis_udp_rx_meta_V_keep_V, i32 %s_axis_udp_rx_meta_V_strb_V, i1 %s_axis_udp_rx_meta_V_last_V"   --->   Operation 20 'read' 'empty_67' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i_data = extractvalue i321 %empty_67"   --->   Operation 21 'extractvalue' 'tmp_i_data' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i_keep = extractvalue i321 %empty_67"   --->   Operation 22 'extractvalue' 'tmp_i_keep' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_i_strb = extractvalue i321 %empty_67"   --->   Operation 23 'extractvalue' 'tmp_i_strb' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i_last = extractvalue i321 %empty_67"   --->   Operation 24 'extractvalue' 'tmp_i_last' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i256P0A.i32P0A.i32P0A.i1P0A, i256 %m_axis_udp_tx_meta_V_data_V, i32 %m_axis_udp_tx_meta_V_keep_V, i32 %m_axis_udp_tx_meta_V_strb_V, i1 %m_axis_udp_tx_meta_V_last_V, i256 %tmp_i_data, i32 %tmp_i_keep, i32 %tmp_i_strb, i1 %tmp_i_last"   --->   Operation 25 'write' 'write_ln304' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i256P0A.i32P0A.i32P0A.i1P0A, i256 %m_axis_udp_tx_meta_V_data_V, i32 %m_axis_udp_tx_meta_V_keep_V, i32 %m_axis_udp_tx_meta_V_strb_V, i1 %m_axis_udp_tx_meta_V_last_V, i256 %tmp_i_data, i32 %tmp_i_keep, i32 %tmp_i_strb, i1 %tmp_i_last"   --->   Operation 26 'write' 'write_ln304' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln1385 = br void %._crit_edge1" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1385]   --->   Operation 27 'br' 'br_ln1385' <Predicate = (tmp_1)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln1386 = ret" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1386]   --->   Operation 28 'ret' 'ret_ln1386' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_udp_rx_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_udp_rx_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_udp_rx_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_udp_rx_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_udp_tx_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_udp_tx_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_udp_tx_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_udp_tx_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_udp_rx_meta_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_udp_rx_meta_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_udp_rx_meta_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_udp_rx_meta_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_udp_tx_meta_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_udp_tx_meta_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_udp_tx_meta_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_udp_tx_meta_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
tmp               (nbreadreq    ) [ 0110]
br_ln1375         (br           ) [ 0000]
empty             (read         ) [ 0000]
udp_rx_data       (extractvalue ) [ 0010]
tmp_i18_keep      (extractvalue ) [ 0010]
tmp_i18_strb      (extractvalue ) [ 0010]
tmp_i18_last      (extractvalue ) [ 0010]
write_ln304       (write        ) [ 0000]
br_ln1379         (br           ) [ 0000]
tmp_1             (nbreadreq    ) [ 0011]
br_ln1381         (br           ) [ 0000]
empty_67          (read         ) [ 0000]
tmp_i_data        (extractvalue ) [ 0001]
tmp_i_keep        (extractvalue ) [ 0001]
tmp_i_strb        (extractvalue ) [ 0001]
tmp_i_last        (extractvalue ) [ 0001]
write_ln304       (write        ) [ 0000]
br_ln1385         (br           ) [ 0000]
ret_ln1386        (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_udp_rx_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_udp_rx_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_udp_rx_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_udp_rx_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_udp_rx_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_udp_rx_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_udp_rx_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_udp_rx_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_udp_tx_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_udp_tx_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_udp_tx_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_udp_tx_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_udp_tx_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_udp_tx_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_udp_tx_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_udp_tx_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_udp_rx_meta_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_udp_rx_meta_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_udp_rx_meta_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_udp_rx_meta_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_udp_rx_meta_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_udp_rx_meta_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_udp_rx_meta_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_udp_rx_meta_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="m_axis_udp_tx_meta_V_data_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_udp_tx_meta_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="m_axis_udp_tx_meta_V_keep_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_udp_tx_meta_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="m_axis_udp_tx_meta_V_strb_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_udp_tx_meta_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="m_axis_udp_tx_meta_V_last_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_udp_tx_meta_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i256P0A.i32P0A.i32P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i256P0A.i32P0A.i32P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i256P0A.i32P0A.i32P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_nbreadreq_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="512" slack="0"/>
<pin id="59" dir="0" index="2" bw="64" slack="0"/>
<pin id="60" dir="0" index="3" bw="64" slack="0"/>
<pin id="61" dir="0" index="4" bw="1" slack="0"/>
<pin id="62" dir="0" index="5" bw="1" slack="0"/>
<pin id="63" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="empty_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="641" slack="0"/>
<pin id="72" dir="0" index="1" bw="512" slack="0"/>
<pin id="73" dir="0" index="2" bw="64" slack="0"/>
<pin id="74" dir="0" index="3" bw="64" slack="0"/>
<pin id="75" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="1" index="5" bw="641" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="512" slack="0"/>
<pin id="85" dir="0" index="2" bw="64" slack="0"/>
<pin id="86" dir="0" index="3" bw="64" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="0" index="5" bw="512" slack="0"/>
<pin id="89" dir="0" index="6" bw="64" slack="0"/>
<pin id="90" dir="0" index="7" bw="64" slack="0"/>
<pin id="91" dir="0" index="8" bw="1" slack="0"/>
<pin id="92" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_1_nbreadreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="256" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="0" index="3" bw="32" slack="0"/>
<pin id="103" dir="0" index="4" bw="1" slack="0"/>
<pin id="104" dir="0" index="5" bw="1" slack="0"/>
<pin id="105" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="empty_67_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="321" slack="0"/>
<pin id="114" dir="0" index="1" bw="256" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="0" index="3" bw="32" slack="0"/>
<pin id="117" dir="0" index="4" bw="1" slack="0"/>
<pin id="118" dir="1" index="5" bw="321" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_67/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="256" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="0" index="3" bw="32" slack="0"/>
<pin id="129" dir="0" index="4" bw="1" slack="0"/>
<pin id="130" dir="0" index="5" bw="256" slack="0"/>
<pin id="131" dir="0" index="6" bw="32" slack="0"/>
<pin id="132" dir="0" index="7" bw="32" slack="0"/>
<pin id="133" dir="0" index="8" bw="1" slack="0"/>
<pin id="134" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="udp_rx_data_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="641" slack="0"/>
<pin id="142" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="udp_rx_data/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_i18_keep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="641" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i18_keep/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_i18_strb_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="641" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i18_strb/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_i18_last_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="641" slack="0"/>
<pin id="157" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i18_last/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_i_data_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="321" slack="0"/>
<pin id="162" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i_data/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_i_keep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="321" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i_keep/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_i_strb_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="321" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i_strb/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_i_last_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="321" slack="0"/>
<pin id="177" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i_last/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="tmp_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="184" class="1005" name="udp_rx_data_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="512" slack="1"/>
<pin id="186" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="udp_rx_data "/>
</bind>
</comp>

<comp id="189" class="1005" name="tmp_i18_keep_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i18_keep "/>
</bind>
</comp>

<comp id="194" class="1005" name="tmp_i18_strb_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="1"/>
<pin id="196" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i18_strb "/>
</bind>
</comp>

<comp id="199" class="1005" name="tmp_i18_last_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i18_last "/>
</bind>
</comp>

<comp id="204" class="1005" name="tmp_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="208" class="1005" name="tmp_i_data_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="256" slack="1"/>
<pin id="210" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_data "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_i_keep_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_keep "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_i_strb_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_strb "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_i_last_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="44" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="69"><net_src comp="36" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="119"><net_src comp="52" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="143"><net_src comp="70" pin="5"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="82" pin=5"/></net>

<net id="148"><net_src comp="70" pin="5"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="82" pin=6"/></net>

<net id="153"><net_src comp="70" pin="5"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="82" pin=7"/></net>

<net id="158"><net_src comp="70" pin="5"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="82" pin=8"/></net>

<net id="163"><net_src comp="112" pin="5"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="168"><net_src comp="112" pin="5"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="124" pin=6"/></net>

<net id="173"><net_src comp="112" pin="5"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="124" pin=7"/></net>

<net id="178"><net_src comp="112" pin="5"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="124" pin=8"/></net>

<net id="183"><net_src comp="56" pin="6"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="140" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="82" pin=5"/></net>

<net id="192"><net_src comp="145" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="82" pin=6"/></net>

<net id="197"><net_src comp="150" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="82" pin=7"/></net>

<net id="202"><net_src comp="155" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="82" pin=8"/></net>

<net id="207"><net_src comp="98" pin="6"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="160" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="216"><net_src comp="165" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="124" pin=6"/></net>

<net id="221"><net_src comp="170" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="124" pin=7"/></net>

<net id="226"><net_src comp="175" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="124" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_udp_rx_V_data_V | {}
	Port: s_axis_udp_rx_V_keep_V | {}
	Port: s_axis_udp_rx_V_strb_V | {}
	Port: s_axis_udp_rx_V_last_V | {}
	Port: m_axis_udp_tx_V_data_V | {2 }
	Port: m_axis_udp_tx_V_keep_V | {2 }
	Port: m_axis_udp_tx_V_strb_V | {2 }
	Port: m_axis_udp_tx_V_last_V | {2 }
	Port: s_axis_udp_rx_meta_V_data_V | {}
	Port: s_axis_udp_rx_meta_V_keep_V | {}
	Port: s_axis_udp_rx_meta_V_strb_V | {}
	Port: s_axis_udp_rx_meta_V_last_V | {}
	Port: m_axis_udp_tx_meta_V_data_V | {3 }
	Port: m_axis_udp_tx_meta_V_keep_V | {3 }
	Port: m_axis_udp_tx_meta_V_strb_V | {3 }
	Port: m_axis_udp_tx_meta_V_last_V | {3 }
 - Input state : 
	Port: tie_off_udp : s_axis_udp_rx_V_data_V | {1 }
	Port: tie_off_udp : s_axis_udp_rx_V_keep_V | {1 }
	Port: tie_off_udp : s_axis_udp_rx_V_strb_V | {1 }
	Port: tie_off_udp : s_axis_udp_rx_V_last_V | {1 }
	Port: tie_off_udp : m_axis_udp_tx_V_data_V | {}
	Port: tie_off_udp : m_axis_udp_tx_V_keep_V | {}
	Port: tie_off_udp : m_axis_udp_tx_V_strb_V | {}
	Port: tie_off_udp : m_axis_udp_tx_V_last_V | {}
	Port: tie_off_udp : s_axis_udp_rx_meta_V_data_V | {2 }
	Port: tie_off_udp : s_axis_udp_rx_meta_V_keep_V | {2 }
	Port: tie_off_udp : s_axis_udp_rx_meta_V_strb_V | {2 }
	Port: tie_off_udp : s_axis_udp_rx_meta_V_last_V | {2 }
	Port: tie_off_udp : m_axis_udp_tx_meta_V_data_V | {}
	Port: tie_off_udp : m_axis_udp_tx_meta_V_keep_V | {}
	Port: tie_off_udp : m_axis_udp_tx_meta_V_strb_V | {}
	Port: tie_off_udp : m_axis_udp_tx_meta_V_last_V | {}
  - Chain level:
	State 1
		write_ln304 : 1
	State 2
		write_ln304 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|
| Operation|    Functional Unit    |
|----------|-----------------------|
| nbreadreq|  tmp_nbreadreq_fu_56  |
|          | tmp_1_nbreadreq_fu_98 |
|----------|-----------------------|
|   read   |    empty_read_fu_70   |
|          |  empty_67_read_fu_112 |
|----------|-----------------------|
|   write  |    grp_write_fu_82    |
|          |    grp_write_fu_124   |
|----------|-----------------------|
|          |   udp_rx_data_fu_140  |
|          |  tmp_i18_keep_fu_145  |
|          |  tmp_i18_strb_fu_150  |
|extractvalue|  tmp_i18_last_fu_155  |
|          |   tmp_i_data_fu_160   |
|          |   tmp_i_keep_fu_165   |
|          |   tmp_i_strb_fu_170   |
|          |   tmp_i_last_fu_175   |
|----------|-----------------------|
|   Total  |                       |
|----------|-----------------------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    tmp_1_reg_204   |    1   |
|tmp_i18_keep_reg_189|   64   |
|tmp_i18_last_reg_199|    1   |
|tmp_i18_strb_reg_194|   64   |
| tmp_i_data_reg_208 |   256  |
| tmp_i_keep_reg_213 |   32   |
| tmp_i_last_reg_223 |    1   |
| tmp_i_strb_reg_218 |   32   |
|     tmp_reg_180    |    1   |
| udp_rx_data_reg_184|   512  |
+--------------------+--------+
|        Total       |   964  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_82 |  p5  |   2  |  512 |  1024  ||    9    |
|  grp_write_fu_82 |  p6  |   2  |  64  |   128  ||    9    |
|  grp_write_fu_82 |  p7  |   2  |  64  |   128  ||    9    |
|  grp_write_fu_82 |  p8  |   2  |   1  |    2   ||    9    |
| grp_write_fu_124 |  p5  |   2  |  256 |   512  ||    9    |
| grp_write_fu_124 |  p6  |   2  |  32  |   64   ||    9    |
| grp_write_fu_124 |  p7  |   2  |  32  |   64   ||    9    |
| grp_write_fu_124 |  p8  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1924  ||  3.096  ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   964  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   964  |   72   |
+-----------+--------+--------+--------+
