-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity module1_packet_detect is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_in_empty_n : IN STD_LOGIC;
    data_in_read : OUT STD_LOGIC;
    data_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_out_full_n : IN STD_LOGIC;
    data_out_write : OUT STD_LOGIC;
    startOffset_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    startOffset_out_full_n : IN STD_LOGIC;
    startOffset_out_write : OUT STD_LOGIC;
    num_samples : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of module1_packet_detect is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "module1_packet_detect_module1_packet_detect,hls_ip_2024_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.510000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2458,HLS_SYN_LUT=2302,HLS_VERSION=2024_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal startOffset_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal num_samples_read_reg_76 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_start : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_done : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_idle : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_ready : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_data_in_read : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_data_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_data_out_write : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out_4_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out_4_write : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_detected_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_detected_out_ap_vld : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out_ap_vld : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_block_state3 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component module1_packet_detect_module1_packet_detect_Pipeline_STREAM_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        data_in_empty_n : IN STD_LOGIC;
        data_in_read : OUT STD_LOGIC;
        data_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_out_full_n : IN STD_LOGIC;
        data_out_write : OUT STD_LOGIC;
        startOffset_out_4_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        startOffset_out_4_full_n : IN STD_LOGIC;
        startOffset_out_4_write : OUT STD_LOGIC;
        num_samples : IN STD_LOGIC_VECTOR (31 downto 0);
        detected_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        detected_out_ap_vld : OUT STD_LOGIC;
        startOffset_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        startOffset_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55 : component module1_packet_detect_module1_packet_detect_Pipeline_STREAM_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_start,
        ap_done => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_done,
        ap_idle => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_idle,
        ap_ready => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_ready,
        data_in_dout => data_in_dout,
        data_in_empty_n => data_in_empty_n,
        data_in_read => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_data_in_read,
        data_out_din => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_data_out_din,
        data_out_full_n => data_out_full_n,
        data_out_write => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_data_out_write,
        startOffset_out_4_din => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out_4_din,
        startOffset_out_4_full_n => startOffset_out_full_n,
        startOffset_out_4_write => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out_4_write,
        num_samples => num_samples_read_reg_76,
        detected_out => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_detected_out,
        detected_out_ap_vld => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_detected_out_ap_vld,
        startOffset_out => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out,
        startOffset_out_ap_vld => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_ready = ap_const_logic_1)) then 
                    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                num_samples_read_reg_76 <= num_samples;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_done, ap_CS_fsm_state2, ap_block_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_done)
    begin
        if ((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3)
    begin
        if ((ap_const_boolean_1 = ap_block_state3)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state3_assign_proc : process(startOffset_out_full_n, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_detected_out)
    begin
                ap_block_state3 <= ((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_detected_out = ap_const_lv1_0) and (startOffset_out_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state3, ap_block_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, ap_block_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    data_in_read <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_data_in_read;
    data_out_din <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_data_out_din;
    data_out_write <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_data_out_write;
    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_start <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_ap_start_reg;

    startOffset_out_blk_n_assign_proc : process(startOffset_out_full_n, ap_CS_fsm_state3, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_detected_out)
    begin
        if (((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_detected_out = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            startOffset_out_blk_n <= startOffset_out_full_n;
        else 
            startOffset_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    startOffset_out_din_assign_proc : process(ap_CS_fsm_state3, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out_4_din, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_detected_out, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out, ap_CS_fsm_state2, ap_block_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_state3) and (grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_detected_out = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            startOffset_out_din <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            startOffset_out_din <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out_4_din;
        else 
            startOffset_out_din <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out_4_din;
        end if; 
    end process;


    startOffset_out_write_assign_proc : process(ap_CS_fsm_state3, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out_4_write, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_detected_out, ap_CS_fsm_state2, ap_block_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_state3) and (grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_detected_out = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            startOffset_out_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            startOffset_out_write <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55_startOffset_out_4_write;
        else 
            startOffset_out_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
