\hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants}{}\doxysection{STM32\+F429I DISCOVERY SDRAM Exported Constants}
\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants}\index{STM32F429I DISCOVERY SDRAM Exported Constants@{STM32F429I DISCOVERY SDRAM Exported Constants}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga20f2516099c6369bf4b608dbed7816e2}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga20f2516099c6369bf4b608dbed7816e2}} 
\#define {\bfseries SDRAM\+\_\+\+OK}~((uint8\+\_\+t)0x00)
\begin{DoxyCompactList}\small\item\em SDRAM status structure definition. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga8ff2f0102d6c79d683e696efd92cd046}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga8ff2f0102d6c79d683e696efd92cd046}} 
\#define {\bfseries SDRAM\+\_\+\+ERROR}~((uint8\+\_\+t)0x01)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gac5c277aac79e1287283a7d1d2509845d}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gac5c277aac79e1287283a7d1d2509845d}} 
\#define {\bfseries SDRAM\+\_\+\+DEVICE\+\_\+\+ADDR}~((uint32\+\_\+t)0x\+D0000000)
\begin{DoxyCompactList}\small\item\em FMC SDRAM Bank address. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga1f4e070fe085fbbcf5f2e8d8e927153b}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga1f4e070fe085fbbcf5f2e8d8e927153b}} 
\#define {\bfseries SDRAM\+\_\+\+DEVICE\+\_\+\+SIZE}~((uint32\+\_\+t)0x800000)  /$\ast$ SDRAM device size in Bytes $\ast$/
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gaadf06f03f7416ca162e94c45d0af85bb}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gaadf06f03f7416ca162e94c45d0af85bb}} 
\#define {\bfseries SDRAM\+\_\+\+MEMORY\+\_\+\+WIDTH}~FMC\+\_\+\+SDRAM\+\_\+\+MEM\+\_\+\+BUS\+\_\+\+WIDTH\+\_\+16
\begin{DoxyCompactList}\small\item\em FMC SDRAM Memory Width. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga935fc7e34ca3d0dd10db76090281c9a3}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga935fc7e34ca3d0dd10db76090281c9a3}} 
\#define {\bfseries SDRAM\+\_\+\+CAS\+\_\+\+LATENCY}~FMC\+\_\+\+SDRAM\+\_\+\+CAS\+\_\+\+LATENCY\+\_\+3
\begin{DoxyCompactList}\small\item\em FMC SDRAM CAS Latency. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gae87108dbdd1f30cb7c326692122a6f60}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gae87108dbdd1f30cb7c326692122a6f60}} 
\#define {\bfseries SDCLOCK\+\_\+\+PERIOD}~FMC\+\_\+\+SDRAM\+\_\+\+CLOCK\+\_\+\+PERIOD\+\_\+2    /$\ast$ Default configuration used with LCD $\ast$/
\begin{DoxyCompactList}\small\item\em FMC SDRAM Memory clock period. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga6979553dc2f22b00a2cda21a1b5d142b}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga6979553dc2f22b00a2cda21a1b5d142b}} 
\#define {\bfseries SDRAM\+\_\+\+READBURST}~FMC\+\_\+\+SDRAM\+\_\+\+RBURST\+\_\+\+DISABLE    /$\ast$ Default configuration used with LCD $\ast$/
\begin{DoxyCompactList}\small\item\em FMC SDRAM Memory Read Burst feature. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gabc1f890aab54c0fb4e137a46abce08ee}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gabc1f890aab54c0fb4e137a46abce08ee}} 
\#define {\bfseries REFRESH\+\_\+\+COUNT}~((uint32\+\_\+t)1386)   /$\ast$ SDRAM refresh counter $\ast$/
\begin{DoxyCompactList}\small\item\em FMC SDRAM Bank Remap. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga16ba60f030cd56f8b4c8cf72b9e6e827}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga16ba60f030cd56f8b4c8cf72b9e6e827}} 
\#define {\bfseries SDRAM\+\_\+\+TIMEOUT}~((uint32\+\_\+t)0x\+FFFF)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gae0987ed452b918f08db692739836370e}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gae0987ed452b918f08db692739836370e}} 
\#define {\bfseries \+\_\+\+\_\+\+DMAx\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gac5308e83f3da1cbd49cab3c500b92f0a}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gac5308e83f3da1cbd49cab3c500b92f0a}} 
\#define {\bfseries SDRAM\+\_\+\+DMAx\+\_\+\+CHANNEL}~\mbox{\hyperlink{group___d_m_a___channel__selection_gabd7de138931e93a90fc6c4eab5916bbe}{DMA\+\_\+\+CHANNEL\+\_\+0}}
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga6f8b7c9739c8925dd5f01ae7fc810cf2}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga6f8b7c9739c8925dd5f01ae7fc810cf2}} 
\#define {\bfseries SDRAM\+\_\+\+DMAx\+\_\+\+STREAM}~DMA2\+\_\+\+Stream0
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gaa78d3f363ae09d030b9931eb8a2833ec}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gaa78d3f363ae09d030b9931eb8a2833ec}} 
\#define {\bfseries SDRAM\+\_\+\+DMAx\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{DMA2\+\_\+\+Stream0\+\_\+\+IRQn}}
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gaf51c2615f9db85d0b3d462b65eade98e}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gaf51c2615f9db85d0b3d462b65eade98e}} 
\#define {\bfseries SDRAM\+\_\+\+DMAx\+\_\+\+IRQHandler}~DMA2\+\_\+\+Stream0\+\_\+\+IRQHandler
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga61068cf2e3c483f373eae24f1b5c3443}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga61068cf2e3c483f373eae24f1b5c3443}} 
\#define {\bfseries SDRAM\+\_\+\+MODEREG\+\_\+\+BURST\+\_\+\+LENGTH\+\_\+1}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em FMC SDRAM Mode definition register defines. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga9fc6a3f577d4d42a513126d72bfaf404}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga9fc6a3f577d4d42a513126d72bfaf404}} 
\#define {\bfseries SDRAM\+\_\+\+MODEREG\+\_\+\+BURST\+\_\+\+LENGTH\+\_\+2}~((uint16\+\_\+t)0x0001)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gad7260e42b0f446bcca111ed1c2460fcf}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gad7260e42b0f446bcca111ed1c2460fcf}} 
\#define {\bfseries SDRAM\+\_\+\+MODEREG\+\_\+\+BURST\+\_\+\+LENGTH\+\_\+4}~((uint16\+\_\+t)0x0002)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga8099aeb08148f1a3496f1b85c321c735}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga8099aeb08148f1a3496f1b85c321c735}} 
\#define {\bfseries SDRAM\+\_\+\+MODEREG\+\_\+\+BURST\+\_\+\+LENGTH\+\_\+8}~((uint16\+\_\+t)0x0004)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gaa2c532f3d1462c38d1abf5e080363acc}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gaa2c532f3d1462c38d1abf5e080363acc}} 
\#define {\bfseries SDRAM\+\_\+\+MODEREG\+\_\+\+BURST\+\_\+\+TYPE\+\_\+\+SEQUENTIAL}~((uint16\+\_\+t)0x0000)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gaa874d1e0e48162b82282fe56334160c5}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_gaa874d1e0e48162b82282fe56334160c5}} 
\#define {\bfseries SDRAM\+\_\+\+MODEREG\+\_\+\+BURST\+\_\+\+TYPE\+\_\+\+INTERLEAVED}~((uint16\+\_\+t)0x0008)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga91a6525b91764c093fa2f96ef20b9b40}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga91a6525b91764c093fa2f96ef20b9b40}} 
\#define {\bfseries SDRAM\+\_\+\+MODEREG\+\_\+\+CAS\+\_\+\+LATENCY\+\_\+2}~((uint16\+\_\+t)0x0020)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga214d69a120da2d812bdae62420965884}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga214d69a120da2d812bdae62420965884}} 
\#define {\bfseries SDRAM\+\_\+\+MODEREG\+\_\+\+CAS\+\_\+\+LATENCY\+\_\+3}~((uint16\+\_\+t)0x0030)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga0565961aa69d688c27e2d9e32e3a80e0}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga0565961aa69d688c27e2d9e32e3a80e0}} 
\#define {\bfseries SDRAM\+\_\+\+MODEREG\+\_\+\+OPERATING\+\_\+\+MODE\+\_\+\+STANDARD}~((uint16\+\_\+t)0x0000)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga58d6b913fe75b3ba070fca979144d13f}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga58d6b913fe75b3ba070fca979144d13f}} 
\#define {\bfseries SDRAM\+\_\+\+MODEREG\+\_\+\+WRITEBURST\+\_\+\+MODE\+\_\+\+PROGRAMMED}~((uint16\+\_\+t)0x0000)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga54dc88e23250d2904be75f94cfdf699f}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___s_d_r_a_m___exported___constants_ga54dc88e23250d2904be75f94cfdf699f}} 
\#define {\bfseries SDRAM\+\_\+\+MODEREG\+\_\+\+WRITEBURST\+\_\+\+MODE\+\_\+\+SINGLE}~((uint16\+\_\+t)0x0200)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
