# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ECE\ 385\ Quartus/Practise/multiplier {D:/ECE 385 Quartus/Practise/multiplier/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:05 on Sep 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE 385 Quartus/Practise/multiplier" D:/ECE 385 Quartus/Practise/multiplier/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 17:26:05 on Sep 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE\ 385\ Quartus/Practise/multiplier {D:/ECE 385 Quartus/Practise/multiplier/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:05 on Sep 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE 385 Quartus/Practise/multiplier" D:/ECE 385 Quartus/Practise/multiplier/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module x_ff
# 
# Top level modules:
# 	reg_8
# 	x_ff
# End time: 17:26:05 on Sep 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE\ 385\ Quartus/Practise/multiplier {D:/ECE 385 Quartus/Practise/multiplier/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:06 on Sep 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE 385 Quartus/Practise/multiplier" D:/ECE 385 Quartus/Practise/multiplier/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:26:06 on Sep 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE\ 385\ Quartus/Practise/multiplier {D:/ECE 385 Quartus/Practise/multiplier/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:06 on Sep 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE 385 Quartus/Practise/multiplier" D:/ECE 385 Quartus/Practise/multiplier/adder.sv 
# -- Compiling module Adder9bit
# -- Compiling module adder4
# -- Compiling module full_adder
# 
# Top level modules:
# 	Adder9bit
# End time: 17:26:06 on Sep 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE\ 385\ Quartus/Practise/multiplier {D:/ECE 385 Quartus/Practise/multiplier/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:06 on Sep 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE 385 Quartus/Practise/multiplier" D:/ECE 385 Quartus/Practise/multiplier/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 17:26:06 on Sep 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE\ 385\ Quartus/Practise/multiplier {D:/ECE 385 Quartus/Practise/multiplier/sync.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:06 on Sep 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE 385 Quartus/Practise/multiplier" D:/ECE 385 Quartus/Practise/multiplier/sync.sv 
# -- Compiling module sync
# 
# Top level modules:
# 	sync
# End time: 17:26:06 on Sep 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/ECE\ 385\ Quartus/Practise/multiplier {D:/ECE 385 Quartus/Practise/multiplier/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:06 on Sep 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE 385 Quartus/Practise/multiplier" D:/ECE 385 Quartus/Practise/multiplier/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:26:06 on Sep 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:26:06 on Sep 25,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.sync
# Loading work.control
# Loading work.Adder9bit
# Loading work.adder4
# Loading work.full_adder
# Loading work.x_ff
# Loading work.reg_8
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-8315) D:/ECE 385 Quartus/Practise/multiplier/control.sv(18): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/multiplier1/control1
# ** Warning: (vsim-8315) D:/ECE 385 Quartus/Practise/multiplier/control.sv(18): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/multiplier1/control1
# Break key hit
# Break in NamedBeginStat CLOCK_GENERATION at D:/ECE 385 Quartus/Practise/multiplier/testbench.sv line 21
# End time: 19:43:51 on Sep 25,2020, Elapsed time: 2:17:45
# Errors: 0, Warnings: 2
