
IMU_Kalman.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000cc  00800100  00001f08  00001f9c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001f08  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000002a5  008001cc  008001cc  00002068  2**0
                  ALLOC
  3 .debug_aranges 000008a0  00000000  00000000  00002068  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00001788  00000000  00000000  00002908  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000ad64  00000000  00000000  00004090  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000021ac  00000000  00000000  0000edf4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00005774  00000000  00000000  00010fa0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000fe0  00000000  00000000  00016714  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00002b3b  00000000  00000000  000176f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00004f9a  00000000  00000000  0001a22f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000820  00000000  00000000  0001f1c9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
  // set address of targeted slave
  txAddress = address;
  // reset tx buffer iterator vars
  txBufferIndex = 0;
  txBufferLength = 0;
}
       0:	0c 94 66 00 	jmp	0xcc	; 0xcc <__ctors_end>
}

void SPIClass::setDataMode(uint8_t mode)
{
  SPCR = (SPCR & ~SPI_MODE_MASK) | mode;
}
       4:	0c 94 0e 0d 	jmp	0x1a1c	; 0x1a1c <__vector_1>
	datacount = 0;						// Initial value of 0.  this counter increments whenever new data is available, and decrements when it is read
	identity = 0;						// Initial value of 0.  stores the identity code of the MPU6000 processor
	Gyro_Select = SEL_GYRO_DEFAULT;		// Initial value of default.  stores the gyroscope scale selection
	Accel_Select = SEL_ACCEL_DEFAULT;	// Initial value of default.  stores the accelerometer scale selection
	return;
}
       8:	0c 94 3b 0d 	jmp	0x1a76	; 0x1a76 <__vector_2>
	est_cov_aposteriori[1] = 0;				// Initial value of 0.  a-posteriori estimate covariance matrix (calculated after estimates are updated with measurements)
	est_cov_aposteriori[2] = 0;				// Initial value of 0.  a-posteriori estimate covariance matrix (calculated after estimates are updated with measurements)
	est_cov_aposteriori[3] = 0;				// Initial value of 0.  a-posteriori estimate covariance matrix (calculated after estimates are updated with measurements)

	return;
} // end of GyroKalman()
       c:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
 * Description:	Increments counter which tells new data is ready
 */
void HMC5883::data_int(void) {
	datacount++;
	return;
}
      10:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
      14:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
    n += write(*buffer++);
  }
  return n;
}

size_t Print::print(const __FlashStringHelper *ifsh)
      18:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
#endif
    }
  }
}

void detachInterrupt(uint8_t interruptNum) {
      1c:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
	timer0_millis = m;
	timer0_overflow_count++;
}

unsigned long millis()
{
      20:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>

	SREG = oldSREG;
}

int digitalRead(uint8_t pin)
{
      24:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      28:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      2c:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      30:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      34:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      38:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      3c:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      40:	0c 94 77 0d 	jmp	0x1aee	; 0x1aee <__vector_16>
      44:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      48:	0c 94 bb 09 	jmp	0x1376	; 0x1376 <__vector_18>
      4c:	0c 94 09 0a 	jmp	0x1412	; 0x1412 <__vector_19>
      50:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      54:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      58:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      5c:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      60:	0c 94 6f 01 	jmp	0x2de	; 0x2de <__vector_24>
      64:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>

00000068 <port_to_mode_PGM>:
      68:	00 00 00 00 24 00 27 00 2a 00                       ....$.'.*.

00000072 <port_to_output_PGM>:
      72:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

0000007c <port_to_input_PGM>:
      7c:	00 00 00 00 23 00 26 00 29 00                       ....#.&.).

00000086 <digital_pin_to_port_PGM>:
      86:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
      96:	03 03 03 03                                         ....

0000009a <digital_pin_to_bit_mask_PGM>:
      9a:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
      aa:	04 08 10 20                                         ... 

000000ae <digital_pin_to_timer_PGM>:
      ae:	00 00 00 07 00 02 01 00 00 03 04 06 00 00 00 00     ................
      be:	00 00 00 00                                         ....

000000c2 <__ctors_start>:
      c2:	db 03       	fmulsu	r21, r19
      c4:	22 05       	cpc	r18, r2
      c6:	d1 06       	cpc	r13, r17
      c8:	f8 06       	cpc	r15, r24
      ca:	75 0b       	sbc	r23, r21

000000cc <__ctors_end>:
      cc:	11 24       	eor	r1, r1
      ce:	1f be       	out	0x3f, r1	; 63
      d0:	cf ef       	ldi	r28, 0xFF	; 255
      d2:	d8 e0       	ldi	r29, 0x08	; 8
      d4:	de bf       	out	0x3e, r29	; 62
      d6:	cd bf       	out	0x3d, r28	; 61

000000d8 <__do_copy_data>:
      d8:	11 e0       	ldi	r17, 0x01	; 1
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b1 e0       	ldi	r27, 0x01	; 1
      de:	e8 e0       	ldi	r30, 0x08	; 8
      e0:	ff e1       	ldi	r31, 0x1F	; 31
      e2:	02 c0       	rjmp	.+4      	; 0xe8 <.do_copy_data_start>

000000e4 <.do_copy_data_loop>:
      e4:	05 90       	lpm	r0, Z+
      e6:	0d 92       	st	X+, r0

000000e8 <.do_copy_data_start>:
      e8:	ac 3c       	cpi	r26, 0xCC	; 204
      ea:	b1 07       	cpc	r27, r17
      ec:	d9 f7       	brne	.-10     	; 0xe4 <.do_copy_data_loop>

000000ee <__do_clear_bss>:
      ee:	14 e0       	ldi	r17, 0x04	; 4
      f0:	ac ec       	ldi	r26, 0xCC	; 204
      f2:	b1 e0       	ldi	r27, 0x01	; 1
      f4:	01 c0       	rjmp	.+2      	; 0xf8 <.do_clear_bss_start>

000000f6 <.do_clear_bss_loop>:
      f6:	1d 92       	st	X+, r1

000000f8 <.do_clear_bss_start>:
      f8:	a1 37       	cpi	r26, 0x71	; 113
      fa:	b1 07       	cpc	r27, r17
      fc:	e1 f7       	brne	.-8      	; 0xf6 <.do_clear_bss_loop>

000000fe <__do_global_ctors>:
      fe:	10 e0       	ldi	r17, 0x00	; 0
     100:	cc ec       	ldi	r28, 0xCC	; 204
     102:	d0 e0       	ldi	r29, 0x00	; 0
     104:	04 c0       	rjmp	.+8      	; 0x10e <.do_global_ctors_start>

00000106 <.do_global_ctors_loop>:
     106:	22 97       	sbiw	r28, 0x02	; 2
     108:	fe 01       	movw	r30, r28
     10a:	0e 94 7e 0f 	call	0x1efc	; 0x1efc <__tablejump__>

0000010e <.do_global_ctors_start>:
     10e:	c2 3c       	cpi	r28, 0xC2	; 194
     110:	d1 07       	cpc	r29, r17
     112:	c9 f7       	brne	.-14     	; 0x106 <.do_global_ctors_loop>
     114:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <main>
     118:	0c 94 82 0f 	jmp	0x1f04	; 0x1f04 <_exit>

0000011c <__bad_interrupt>:
     11c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000120 <twi_setAddress>:
 * Output   none
 */
void twi_setAddress(uint8_t address)
{
  // set twi slave address (skip over TWGCE bit)
  TWAR = address << 1;
     120:	88 0f       	add	r24, r24
     122:	80 93 ba 00 	sts	0x00BA, r24
}
     126:	08 95       	ret

00000128 <twi_readFrom>:
 *          length: number of bytes to read into array
 *          sendStop: Boolean indicating whether to send a stop at the end
 * Output   number of bytes read
 */
uint8_t twi_readFrom(uint8_t address, uint8_t* data, uint8_t length, uint8_t sendStop)
{
     128:	38 2f       	mov	r19, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
     12a:	41 32       	cpi	r20, 0x21	; 33
     12c:	10 f0       	brcs	.+4      	; 0x132 <twi_readFrom+0xa>
     12e:	40 e0       	ldi	r20, 0x00	; 0
     130:	42 c0       	rjmp	.+132    	; 0x1b6 <twi_readFrom+0x8e>
    return 0;
  }

  // wait until twi is ready, become master receiver
  while(TWI_READY != twi_state){
     132:	80 91 cc 01 	lds	r24, 0x01CC
     136:	88 23       	and	r24, r24
     138:	e1 f7       	brne	.-8      	; 0x132 <twi_readFrom+0xa>
    continue;
  }
  twi_state = TWI_MRX;
     13a:	91 e0       	ldi	r25, 0x01	; 1
     13c:	90 93 cc 01 	sts	0x01CC, r25
  twi_sendStop = sendStop;
     140:	20 93 ce 01 	sts	0x01CE, r18
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
     144:	8f ef       	ldi	r24, 0xFF	; 255
     146:	80 93 39 02 	sts	0x0239, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
     14a:	10 92 f4 01 	sts	0x01F4, r1
  twi_masterBufferLength = length-1;  // This is not intuitive, read on...
     14e:	41 50       	subi	r20, 0x01	; 1
     150:	40 93 f5 01 	sts	0x01F5, r20
     154:	4f 5f       	subi	r20, 0xFF	; 255
  // Therefor we must actually set NACK when the _next_ to last byte is
  // received, causing that NACK to be sent in response to receiving the last
  // expected byte of data.

  // build sla+w, slave device address + w bit
  twi_slarw = TW_READ;
     156:	90 93 cd 01 	sts	0x01CD, r25
  twi_slarw |= address << 1;
     15a:	80 91 cd 01 	lds	r24, 0x01CD
     15e:	33 0f       	add	r19, r19
     160:	83 2b       	or	r24, r19
     162:	80 93 cd 01 	sts	0x01CD, r24

  if (true == twi_inRepStart) {
     166:	80 91 cf 01 	lds	r24, 0x01CF
     16a:	81 30       	cpi	r24, 0x01	; 1
     16c:	41 f4       	brne	.+16     	; 0x17e <twi_readFrom+0x56>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
     16e:	10 92 cf 01 	sts	0x01CF, r1
    TWDR = twi_slarw;
     172:	80 91 cd 01 	lds	r24, 0x01CD
     176:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
     17a:	85 ec       	ldi	r24, 0xC5	; 197
     17c:	01 c0       	rjmp	.+2      	; 0x180 <twi_readFrom+0x58>
  }
  else
    // send start condition
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTA);
     17e:	85 ee       	ldi	r24, 0xE5	; 229
     180:	80 93 bc 00 	sts	0x00BC, r24

  // wait for read operation to complete
  while(TWI_MRX == twi_state){
     184:	80 91 cc 01 	lds	r24, 0x01CC
     188:	81 30       	cpi	r24, 0x01	; 1
     18a:	e1 f3       	breq	.-8      	; 0x184 <twi_readFrom+0x5c>
    continue;
  }

  if (twi_masterBufferIndex < length)
     18c:	80 91 f4 01 	lds	r24, 0x01F4
     190:	84 17       	cp	r24, r20
     192:	10 f4       	brcc	.+4      	; 0x198 <twi_readFrom+0x70>
    length = twi_masterBufferIndex;
     194:	40 91 f4 01 	lds	r20, 0x01F4
     198:	20 e0       	ldi	r18, 0x00	; 0
     19a:	30 e0       	ldi	r19, 0x00	; 0
     19c:	0a c0       	rjmp	.+20     	; 0x1b2 <twi_readFrom+0x8a>

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    data[i] = twi_masterBuffer[i];
     19e:	fb 01       	movw	r30, r22
     1a0:	e2 0f       	add	r30, r18
     1a2:	f3 1f       	adc	r31, r19
     1a4:	d9 01       	movw	r26, r18
     1a6:	ac 52       	subi	r26, 0x2C	; 44
     1a8:	be 4f       	sbci	r27, 0xFE	; 254
     1aa:	8c 91       	ld	r24, X
     1ac:	80 83       	st	Z, r24
     1ae:	2f 5f       	subi	r18, 0xFF	; 255
     1b0:	3f 4f       	sbci	r19, 0xFF	; 255

  if (twi_masterBufferIndex < length)
    length = twi_masterBufferIndex;

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
     1b2:	24 17       	cp	r18, r20
     1b4:	a0 f3       	brcs	.-24     	; 0x19e <twi_readFrom+0x76>
    data[i] = twi_masterBuffer[i];
  }
	
  return length;
}
     1b6:	84 2f       	mov	r24, r20
     1b8:	08 95       	ret

000001ba <twi_writeTo>:
 *          2 .. address send, NACK received
 *          3 .. data send, NACK received
 *          4 .. other twi error (lost bus arbitration, bus error, ..)
 */
uint8_t twi_writeTo(uint8_t address, uint8_t* data, uint8_t length, uint8_t wait, uint8_t sendStop)
{
     1ba:	0f 93       	push	r16
     1bc:	1f 93       	push	r17
     1be:	58 2f       	mov	r21, r24
     1c0:	12 2f       	mov	r17, r18
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
     1c2:	41 32       	cpi	r20, 0x21	; 33
     1c4:	10 f0       	brcs	.+4      	; 0x1ca <twi_writeTo+0x10>
     1c6:	81 e0       	ldi	r24, 0x01	; 1
     1c8:	4a c0       	rjmp	.+148    	; 0x25e <twi_writeTo+0xa4>
    return 1;
  }

  // wait until twi is ready, become master transmitter
  while(TWI_READY != twi_state){
     1ca:	80 91 cc 01 	lds	r24, 0x01CC
     1ce:	88 23       	and	r24, r24
     1d0:	e1 f7       	brne	.-8      	; 0x1ca <twi_writeTo+0x10>
    continue;
  }
  twi_state = TWI_MTX;
     1d2:	82 e0       	ldi	r24, 0x02	; 2
     1d4:	80 93 cc 01 	sts	0x01CC, r24
  twi_sendStop = sendStop;
     1d8:	00 93 ce 01 	sts	0x01CE, r16
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
     1dc:	8f ef       	ldi	r24, 0xFF	; 255
     1de:	80 93 39 02 	sts	0x0239, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
     1e2:	10 92 f4 01 	sts	0x01F4, r1
  twi_masterBufferLength = length;
     1e6:	40 93 f5 01 	sts	0x01F5, r20
     1ea:	a4 ed       	ldi	r26, 0xD4	; 212
     1ec:	b1 e0       	ldi	r27, 0x01	; 1
     1ee:	fb 01       	movw	r30, r22
     1f0:	02 c0       	rjmp	.+4      	; 0x1f6 <twi_writeTo+0x3c>
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    twi_masterBuffer[i] = data[i];
     1f2:	81 91       	ld	r24, Z+
     1f4:	8d 93       	st	X+, r24
  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
  twi_masterBufferLength = length;
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
     1f6:	8e 2f       	mov	r24, r30
     1f8:	86 1b       	sub	r24, r22
     1fa:	84 17       	cp	r24, r20
     1fc:	d0 f3       	brcs	.-12     	; 0x1f2 <twi_writeTo+0x38>
    twi_masterBuffer[i] = data[i];
  }
  
  // build sla+w, slave device address + w bit
  twi_slarw = TW_WRITE;
     1fe:	10 92 cd 01 	sts	0x01CD, r1
  twi_slarw |= address << 1;
     202:	80 91 cd 01 	lds	r24, 0x01CD
     206:	55 0f       	add	r21, r21
     208:	85 2b       	or	r24, r21
     20a:	80 93 cd 01 	sts	0x01CD, r24
  
  // if we're in a repeated start, then we've already sent the START
  // in the ISR. Don't do it again.
  //
  if (true == twi_inRepStart) {
     20e:	80 91 cf 01 	lds	r24, 0x01CF
     212:	81 30       	cpi	r24, 0x01	; 1
     214:	41 f4       	brne	.+16     	; 0x226 <twi_writeTo+0x6c>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
     216:	10 92 cf 01 	sts	0x01CF, r1
    TWDR = twi_slarw;				
     21a:	80 91 cd 01 	lds	r24, 0x01CD
     21e:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
     222:	85 ec       	ldi	r24, 0xC5	; 197
     224:	01 c0       	rjmp	.+2      	; 0x228 <twi_writeTo+0x6e>
  }
  else
    // send start condition
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE) | _BV(TWSTA);	// enable INTs
     226:	85 ee       	ldi	r24, 0xE5	; 229
     228:	80 93 bc 00 	sts	0x00BC, r24

  // wait for write operation to complete
  while(wait && (TWI_MTX == twi_state)){
     22c:	11 23       	and	r17, r17
     22e:	21 f0       	breq	.+8      	; 0x238 <twi_writeTo+0x7e>
     230:	80 91 cc 01 	lds	r24, 0x01CC
     234:	82 30       	cpi	r24, 0x02	; 2
     236:	e1 f3       	breq	.-8      	; 0x230 <twi_writeTo+0x76>
    continue;
  }
  
  if (twi_error == 0xFF)
     238:	80 91 39 02 	lds	r24, 0x0239
     23c:	8f 3f       	cpi	r24, 0xFF	; 255
     23e:	11 f4       	brne	.+4      	; 0x244 <twi_writeTo+0x8a>
     240:	80 e0       	ldi	r24, 0x00	; 0
     242:	0d c0       	rjmp	.+26     	; 0x25e <twi_writeTo+0xa4>
    return 0;	// success
  else if (twi_error == TW_MT_SLA_NACK)
     244:	80 91 39 02 	lds	r24, 0x0239
     248:	80 32       	cpi	r24, 0x20	; 32
     24a:	11 f4       	brne	.+4      	; 0x250 <twi_writeTo+0x96>
     24c:	82 e0       	ldi	r24, 0x02	; 2
     24e:	07 c0       	rjmp	.+14     	; 0x25e <twi_writeTo+0xa4>
    return 2;	// error: address send, nack received
  else if (twi_error == TW_MT_DATA_NACK)
     250:	80 91 39 02 	lds	r24, 0x0239
     254:	80 33       	cpi	r24, 0x30	; 48
     256:	11 f0       	breq	.+4      	; 0x25c <twi_writeTo+0xa2>
     258:	84 e0       	ldi	r24, 0x04	; 4
     25a:	01 c0       	rjmp	.+2      	; 0x25e <twi_writeTo+0xa4>
     25c:	83 e0       	ldi	r24, 0x03	; 3
    return 3;	// error: data send, nack received
  else
    return 4;	// other twi error
}
     25e:	1f 91       	pop	r17
     260:	0f 91       	pop	r16
     262:	08 95       	ret

00000264 <twi_transmit>:
 * Output   1 length too long for buffer
 *          2 not slave transmitter
 *          0 ok
 */
uint8_t twi_transmit(const uint8_t* data, uint8_t length)
{
     264:	48 2f       	mov	r20, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
     266:	61 32       	cpi	r22, 0x21	; 33
     268:	10 f0       	brcs	.+4      	; 0x26e <twi_transmit+0xa>
     26a:	81 e0       	ldi	r24, 0x01	; 1
     26c:	08 95       	ret
    return 1;
  }
  
  // ensure we are currently a slave transmitter
  if(TWI_STX != twi_state){
     26e:	80 91 cc 01 	lds	r24, 0x01CC
     272:	84 30       	cpi	r24, 0x04	; 4
     274:	11 f0       	breq	.+4      	; 0x27a <twi_transmit+0x16>
     276:	82 e0       	ldi	r24, 0x02	; 2
     278:	08 95       	ret
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
     27a:	60 93 17 02 	sts	0x0217, r22
     27e:	a6 ef       	ldi	r26, 0xF6	; 246
     280:	b1 e0       	ldi	r27, 0x01	; 1
     282:	84 2f       	mov	r24, r20
     284:	9c 01       	movw	r18, r24
     286:	f9 01       	movw	r30, r18
     288:	02 c0       	rjmp	.+4      	; 0x28e <twi_transmit+0x2a>
  for(i = 0; i < length; ++i){
    twi_txBuffer[i] = data[i];
     28a:	81 91       	ld	r24, Z+
     28c:	8d 93       	st	X+, r24
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
  for(i = 0; i < length; ++i){
     28e:	8e 2f       	mov	r24, r30
     290:	84 1b       	sub	r24, r20
     292:	86 17       	cp	r24, r22
     294:	d0 f3       	brcs	.-12     	; 0x28a <twi_transmit+0x26>
     296:	80 e0       	ldi	r24, 0x00	; 0
    twi_txBuffer[i] = data[i];
  }
  
  return 0;
}
     298:	08 95       	ret

0000029a <twi_attachSlaveRxEvent>:
 * Input    function: callback function to use
 * Output   none
 */
void twi_attachSlaveRxEvent( void (*function)(uint8_t*, int) )
{
  twi_onSlaveReceive = function;
     29a:	90 93 d3 01 	sts	0x01D3, r25
     29e:	80 93 d2 01 	sts	0x01D2, r24
}
     2a2:	08 95       	ret

000002a4 <twi_attachSlaveTxEvent>:
 * Input    function: callback function to use
 * Output   none
 */
void twi_attachSlaveTxEvent( void (*function)(void) )
{
  twi_onSlaveTransmit = function;
     2a4:	90 93 d1 01 	sts	0x01D1, r25
     2a8:	80 93 d0 01 	sts	0x01D0, r24
}
     2ac:	08 95       	ret

000002ae <twi_reply>:
 * Output   none
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
     2ae:	88 23       	and	r24, r24
     2b0:	11 f0       	breq	.+4      	; 0x2b6 <twi_reply+0x8>
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     2b2:	85 ec       	ldi	r24, 0xC5	; 197
     2b4:	01 c0       	rjmp	.+2      	; 0x2b8 <twi_reply+0xa>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     2b6:	85 e8       	ldi	r24, 0x85	; 133
     2b8:	80 93 bc 00 	sts	0x00BC, r24
     2bc:	08 95       	ret

000002be <twi_stop>:
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     2be:	85 ed       	ldi	r24, 0xD5	; 213
     2c0:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     2c4:	80 91 bc 00 	lds	r24, 0x00BC
     2c8:	84 fd       	sbrc	r24, 4
     2ca:	fc cf       	rjmp	.-8      	; 0x2c4 <twi_stop+0x6>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
     2cc:	10 92 cc 01 	sts	0x01CC, r1
}
     2d0:	08 95       	ret

000002d2 <twi_releaseBus>:
 * Output   none
 */
void twi_releaseBus(void)
{
  // release bus
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT);
     2d2:	85 ec       	ldi	r24, 0xC5	; 197
     2d4:	80 93 bc 00 	sts	0x00BC, r24

  // update twi state
  twi_state = TWI_READY;
     2d8:	10 92 cc 01 	sts	0x01CC, r1
}
     2dc:	08 95       	ret

000002de <__vector_24>:

SIGNAL(TWI_vect)
{
     2de:	1f 92       	push	r1
     2e0:	0f 92       	push	r0
     2e2:	0f b6       	in	r0, 0x3f	; 63
     2e4:	0f 92       	push	r0
     2e6:	11 24       	eor	r1, r1
     2e8:	2f 93       	push	r18
     2ea:	3f 93       	push	r19
     2ec:	4f 93       	push	r20
     2ee:	5f 93       	push	r21
     2f0:	6f 93       	push	r22
     2f2:	7f 93       	push	r23
     2f4:	8f 93       	push	r24
     2f6:	9f 93       	push	r25
     2f8:	af 93       	push	r26
     2fa:	bf 93       	push	r27
     2fc:	ef 93       	push	r30
     2fe:	ff 93       	push	r31
  switch(TW_STATUS){
     300:	80 91 b9 00 	lds	r24, 0x00B9
     304:	90 e0       	ldi	r25, 0x00	; 0
     306:	88 7f       	andi	r24, 0xF8	; 248
     308:	90 70       	andi	r25, 0x00	; 0
     30a:	80 36       	cpi	r24, 0x60	; 96
     30c:	91 05       	cpc	r25, r1
     30e:	09 f4       	brne	.+2      	; 0x312 <__vector_24+0x34>
     310:	f2 c0       	rjmp	.+484    	; 0x4f6 <__vector_24+0x218>
     312:	81 36       	cpi	r24, 0x61	; 97
     314:	91 05       	cpc	r25, r1
     316:	cc f5       	brge	.+114    	; 0x38a <__vector_24+0xac>
     318:	88 32       	cpi	r24, 0x28	; 40
     31a:	91 05       	cpc	r25, r1
     31c:	09 f4       	brne	.+2      	; 0x320 <__vector_24+0x42>
     31e:	7b c0       	rjmp	.+246    	; 0x416 <__vector_24+0x138>
     320:	89 32       	cpi	r24, 0x29	; 41
     322:	91 05       	cpc	r25, r1
     324:	b4 f4       	brge	.+44     	; 0x352 <__vector_24+0x74>
     326:	80 31       	cpi	r24, 0x10	; 16
     328:	91 05       	cpc	r25, r1
     32a:	09 f4       	brne	.+2      	; 0x32e <__vector_24+0x50>
     32c:	6f c0       	rjmp	.+222    	; 0x40c <__vector_24+0x12e>
     32e:	81 31       	cpi	r24, 0x11	; 17
     330:	91 05       	cpc	r25, r1
     332:	3c f4       	brge	.+14     	; 0x342 <__vector_24+0x64>
     334:	00 97       	sbiw	r24, 0x00	; 0
     336:	09 f4       	brne	.+2      	; 0x33a <__vector_24+0x5c>
     338:	47 c1       	rjmp	.+654    	; 0x5c8 <__vector_24+0x2ea>
     33a:	08 97       	sbiw	r24, 0x08	; 8
     33c:	09 f0       	breq	.+2      	; 0x340 <__vector_24+0x62>
     33e:	4f c1       	rjmp	.+670    	; 0x5de <__vector_24+0x300>
     340:	65 c0       	rjmp	.+202    	; 0x40c <__vector_24+0x12e>
     342:	88 31       	cpi	r24, 0x18	; 24
     344:	91 05       	cpc	r25, r1
     346:	09 f4       	brne	.+2      	; 0x34a <__vector_24+0x6c>
     348:	66 c0       	rjmp	.+204    	; 0x416 <__vector_24+0x138>
     34a:	80 97       	sbiw	r24, 0x20	; 32
     34c:	09 f0       	breq	.+2      	; 0x350 <__vector_24+0x72>
     34e:	47 c1       	rjmp	.+654    	; 0x5de <__vector_24+0x300>
     350:	82 c0       	rjmp	.+260    	; 0x456 <__vector_24+0x178>
     352:	80 34       	cpi	r24, 0x40	; 64
     354:	91 05       	cpc	r25, r1
     356:	09 f4       	brne	.+2      	; 0x35a <__vector_24+0x7c>
     358:	a4 c0       	rjmp	.+328    	; 0x4a2 <__vector_24+0x1c4>
     35a:	81 34       	cpi	r24, 0x41	; 65
     35c:	91 05       	cpc	r25, r1
     35e:	44 f4       	brge	.+16     	; 0x370 <__vector_24+0x92>
     360:	80 33       	cpi	r24, 0x30	; 48
     362:	91 05       	cpc	r25, r1
     364:	09 f4       	brne	.+2      	; 0x368 <__vector_24+0x8a>
     366:	82 c0       	rjmp	.+260    	; 0x46c <__vector_24+0x18e>
     368:	c8 97       	sbiw	r24, 0x38	; 56
     36a:	09 f0       	breq	.+2      	; 0x36e <__vector_24+0x90>
     36c:	38 c1       	rjmp	.+624    	; 0x5de <__vector_24+0x300>
     36e:	89 c0       	rjmp	.+274    	; 0x482 <__vector_24+0x1a4>
     370:	80 35       	cpi	r24, 0x50	; 80
     372:	91 05       	cpc	r25, r1
     374:	09 f4       	brne	.+2      	; 0x378 <__vector_24+0x9a>
     376:	89 c0       	rjmp	.+274    	; 0x48a <__vector_24+0x1ac>
     378:	88 35       	cpi	r24, 0x58	; 88
     37a:	91 05       	cpc	r25, r1
     37c:	09 f4       	brne	.+2      	; 0x380 <__vector_24+0xa2>
     37e:	96 c0       	rjmp	.+300    	; 0x4ac <__vector_24+0x1ce>
     380:	88 34       	cpi	r24, 0x48	; 72
     382:	91 05       	cpc	r25, r1
     384:	09 f0       	breq	.+2      	; 0x388 <__vector_24+0xaa>
     386:	2b c1       	rjmp	.+598    	; 0x5de <__vector_24+0x300>
     388:	ae c0       	rjmp	.+348    	; 0x4e6 <__vector_24+0x208>
     38a:	88 39       	cpi	r24, 0x98	; 152
     38c:	91 05       	cpc	r25, r1
     38e:	09 f4       	brne	.+2      	; 0x392 <__vector_24+0xb4>
     390:	13 c1       	rjmp	.+550    	; 0x5b8 <__vector_24+0x2da>
     392:	89 39       	cpi	r24, 0x99	; 153
     394:	91 05       	cpc	r25, r1
     396:	ec f4       	brge	.+58     	; 0x3d2 <__vector_24+0xf4>
     398:	88 37       	cpi	r24, 0x78	; 120
     39a:	91 05       	cpc	r25, r1
     39c:	09 f4       	brne	.+2      	; 0x3a0 <__vector_24+0xc2>
     39e:	ab c0       	rjmp	.+342    	; 0x4f6 <__vector_24+0x218>
     3a0:	89 37       	cpi	r24, 0x79	; 121
     3a2:	91 05       	cpc	r25, r1
     3a4:	4c f4       	brge	.+18     	; 0x3b8 <__vector_24+0xda>
     3a6:	88 36       	cpi	r24, 0x68	; 104
     3a8:	91 05       	cpc	r25, r1
     3aa:	09 f4       	brne	.+2      	; 0x3ae <__vector_24+0xd0>
     3ac:	a4 c0       	rjmp	.+328    	; 0x4f6 <__vector_24+0x218>
     3ae:	80 37       	cpi	r24, 0x70	; 112
     3b0:	91 05       	cpc	r25, r1
     3b2:	09 f0       	breq	.+2      	; 0x3b6 <__vector_24+0xd8>
     3b4:	14 c1       	rjmp	.+552    	; 0x5de <__vector_24+0x300>
     3b6:	9f c0       	rjmp	.+318    	; 0x4f6 <__vector_24+0x218>
     3b8:	88 38       	cpi	r24, 0x88	; 136
     3ba:	91 05       	cpc	r25, r1
     3bc:	09 f4       	brne	.+2      	; 0x3c0 <__vector_24+0xe2>
     3be:	fc c0       	rjmp	.+504    	; 0x5b8 <__vector_24+0x2da>
     3c0:	80 39       	cpi	r24, 0x90	; 144
     3c2:	91 05       	cpc	r25, r1
     3c4:	09 f4       	brne	.+2      	; 0x3c8 <__vector_24+0xea>
     3c6:	9d c0       	rjmp	.+314    	; 0x502 <__vector_24+0x224>
     3c8:	80 38       	cpi	r24, 0x80	; 128
     3ca:	91 05       	cpc	r25, r1
     3cc:	09 f0       	breq	.+2      	; 0x3d0 <__vector_24+0xf2>
     3ce:	07 c1       	rjmp	.+526    	; 0x5de <__vector_24+0x300>
     3d0:	98 c0       	rjmp	.+304    	; 0x502 <__vector_24+0x224>
     3d2:	80 3b       	cpi	r24, 0xB0	; 176
     3d4:	91 05       	cpc	r25, r1
     3d6:	09 f4       	brne	.+2      	; 0x3da <__vector_24+0xfc>
     3d8:	c6 c0       	rjmp	.+396    	; 0x566 <__vector_24+0x288>
     3da:	81 3b       	cpi	r24, 0xB1	; 177
     3dc:	91 05       	cpc	r25, r1
     3de:	4c f4       	brge	.+18     	; 0x3f2 <__vector_24+0x114>
     3e0:	80 3a       	cpi	r24, 0xA0	; 160
     3e2:	91 05       	cpc	r25, r1
     3e4:	09 f4       	brne	.+2      	; 0x3e8 <__vector_24+0x10a>
     3e6:	9f c0       	rjmp	.+318    	; 0x526 <__vector_24+0x248>
     3e8:	88 3a       	cpi	r24, 0xA8	; 168
     3ea:	91 05       	cpc	r25, r1
     3ec:	09 f0       	breq	.+2      	; 0x3f0 <__vector_24+0x112>
     3ee:	f7 c0       	rjmp	.+494    	; 0x5de <__vector_24+0x300>
     3f0:	ba c0       	rjmp	.+372    	; 0x566 <__vector_24+0x288>
     3f2:	80 3c       	cpi	r24, 0xC0	; 192
     3f4:	91 05       	cpc	r25, r1
     3f6:	09 f4       	brne	.+2      	; 0x3fa <__vector_24+0x11c>
     3f8:	e3 c0       	rjmp	.+454    	; 0x5c0 <__vector_24+0x2e2>
     3fa:	88 3c       	cpi	r24, 0xC8	; 200
     3fc:	91 05       	cpc	r25, r1
     3fe:	09 f4       	brne	.+2      	; 0x402 <__vector_24+0x124>
     400:	df c0       	rjmp	.+446    	; 0x5c0 <__vector_24+0x2e2>
     402:	88 3b       	cpi	r24, 0xB8	; 184
     404:	91 05       	cpc	r25, r1
     406:	09 f0       	breq	.+2      	; 0x40a <__vector_24+0x12c>
     408:	ea c0       	rjmp	.+468    	; 0x5de <__vector_24+0x300>
     40a:	c2 c0       	rjmp	.+388    	; 0x590 <__vector_24+0x2b2>
    // All Master
    case TW_START:     // sent start condition
    case TW_REP_START: // sent repeated start condition
      // copy device address and r/w bit to output register and ack
      TWDR = twi_slarw;
     40c:	80 91 cd 01 	lds	r24, 0x01CD
     410:	80 93 bb 00 	sts	0x00BB, r24
     414:	cf c0       	rjmp	.+414    	; 0x5b4 <__vector_24+0x2d6>

    // Master Transmitter
    case TW_MT_SLA_ACK:  // slave receiver acked address
    case TW_MT_DATA_ACK: // slave receiver acked data
      // if there is data to send, send it, otherwise stop 
      if(twi_masterBufferIndex < twi_masterBufferLength){
     416:	90 91 f4 01 	lds	r25, 0x01F4
     41a:	80 91 f5 01 	lds	r24, 0x01F5
     41e:	98 17       	cp	r25, r24
     420:	68 f4       	brcc	.+26     	; 0x43c <__vector_24+0x15e>
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
     422:	90 91 f4 01 	lds	r25, 0x01F4
     426:	e9 2f       	mov	r30, r25
     428:	f0 e0       	ldi	r31, 0x00	; 0
     42a:	ec 52       	subi	r30, 0x2C	; 44
     42c:	fe 4f       	sbci	r31, 0xFE	; 254
     42e:	80 81       	ld	r24, Z
     430:	80 93 bb 00 	sts	0x00BB, r24
     434:	9f 5f       	subi	r25, 0xFF	; 255
     436:	90 93 f4 01 	sts	0x01F4, r25
     43a:	bc c0       	rjmp	.+376    	; 0x5b4 <__vector_24+0x2d6>
        twi_reply(1);
      }else{
	if (twi_sendStop)
     43c:	80 91 ce 01 	lds	r24, 0x01CE
     440:	88 23       	and	r24, r24
     442:	09 f4       	brne	.+2      	; 0x446 <__vector_24+0x168>
     444:	4b c0       	rjmp	.+150    	; 0x4dc <__vector_24+0x1fe>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     446:	85 ed       	ldi	r24, 0xD5	; 213
     448:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     44c:	80 91 bc 00 	lds	r24, 0x00BC
     450:	84 fd       	sbrc	r24, 4
     452:	fc cf       	rjmp	.-8      	; 0x44c <__vector_24+0x16e>
     454:	c2 c0       	rjmp	.+388    	; 0x5da <__vector_24+0x2fc>
	  twi_state = TWI_READY;
	}
      }
      break;
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
     456:	80 e2       	ldi	r24, 0x20	; 32
     458:	80 93 39 02 	sts	0x0239, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     45c:	85 ed       	ldi	r24, 0xD5	; 213
     45e:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     462:	80 91 bc 00 	lds	r24, 0x00BC
     466:	84 fd       	sbrc	r24, 4
     468:	fc cf       	rjmp	.-8      	; 0x462 <__vector_24+0x184>
     46a:	b7 c0       	rjmp	.+366    	; 0x5da <__vector_24+0x2fc>
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
      twi_stop();
      break;
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
     46c:	80 e3       	ldi	r24, 0x30	; 48
     46e:	80 93 39 02 	sts	0x0239, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     472:	85 ed       	ldi	r24, 0xD5	; 213
     474:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     478:	80 91 bc 00 	lds	r24, 0x00BC
     47c:	84 fd       	sbrc	r24, 4
     47e:	fc cf       	rjmp	.-8      	; 0x478 <__vector_24+0x19a>
     480:	ac c0       	rjmp	.+344    	; 0x5da <__vector_24+0x2fc>
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
      twi_stop();
      break;
    case TW_MT_ARB_LOST: // lost bus arbitration
      twi_error = TW_MT_ARB_LOST;
     482:	88 e3       	ldi	r24, 0x38	; 56
     484:	80 93 39 02 	sts	0x0239, r24
     488:	9b c0       	rjmp	.+310    	; 0x5c0 <__vector_24+0x2e2>
      break;

    // Master Receiver
    case TW_MR_DATA_ACK: // data received, ack sent
      // put byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
     48a:	80 91 f4 01 	lds	r24, 0x01F4
     48e:	90 91 bb 00 	lds	r25, 0x00BB
     492:	e8 2f       	mov	r30, r24
     494:	f0 e0       	ldi	r31, 0x00	; 0
     496:	ec 52       	subi	r30, 0x2C	; 44
     498:	fe 4f       	sbci	r31, 0xFE	; 254
     49a:	90 83       	st	Z, r25
     49c:	8f 5f       	subi	r24, 0xFF	; 255
     49e:	80 93 f4 01 	sts	0x01F4, r24
    case TW_MR_SLA_ACK:  // address sent, ack received
      // ack if more bytes are expected, otherwise nack
      if(twi_masterBufferIndex < twi_masterBufferLength){
     4a2:	90 91 f4 01 	lds	r25, 0x01F4
     4a6:	80 91 f5 01 	lds	r24, 0x01F5
     4aa:	82 c0       	rjmp	.+260    	; 0x5b0 <__vector_24+0x2d2>
        twi_reply(0);
      }
      break;
    case TW_MR_DATA_NACK: // data received, nack sent
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
     4ac:	80 91 f4 01 	lds	r24, 0x01F4
     4b0:	90 91 bb 00 	lds	r25, 0x00BB
     4b4:	e8 2f       	mov	r30, r24
     4b6:	f0 e0       	ldi	r31, 0x00	; 0
     4b8:	ec 52       	subi	r30, 0x2C	; 44
     4ba:	fe 4f       	sbci	r31, 0xFE	; 254
     4bc:	90 83       	st	Z, r25
     4be:	8f 5f       	subi	r24, 0xFF	; 255
     4c0:	80 93 f4 01 	sts	0x01F4, r24
	if (twi_sendStop)
     4c4:	80 91 ce 01 	lds	r24, 0x01CE
     4c8:	88 23       	and	r24, r24
     4ca:	41 f0       	breq	.+16     	; 0x4dc <__vector_24+0x1fe>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     4cc:	85 ed       	ldi	r24, 0xD5	; 213
     4ce:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     4d2:	80 91 bc 00 	lds	r24, 0x00BC
     4d6:	84 fd       	sbrc	r24, 4
     4d8:	fc cf       	rjmp	.-8      	; 0x4d2 <__vector_24+0x1f4>
     4da:	7f c0       	rjmp	.+254    	; 0x5da <__vector_24+0x2fc>
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
	if (twi_sendStop)
          twi_stop();
	else {
	  twi_inRepStart = true;	// we're gonna send the START
     4dc:	81 e0       	ldi	r24, 0x01	; 1
     4de:	80 93 cf 01 	sts	0x01CF, r24
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
     4e2:	84 ea       	ldi	r24, 0xA4	; 164
     4e4:	6e c0       	rjmp	.+220    	; 0x5c2 <__vector_24+0x2e4>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     4e6:	85 ed       	ldi	r24, 0xD5	; 213
     4e8:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     4ec:	80 91 bc 00 	lds	r24, 0x00BC
     4f0:	84 fd       	sbrc	r24, 4
     4f2:	fc cf       	rjmp	.-8      	; 0x4ec <__vector_24+0x20e>
     4f4:	72 c0       	rjmp	.+228    	; 0x5da <__vector_24+0x2fc>
    case TW_SR_SLA_ACK:   // addressed, returned ack
    case TW_SR_GCALL_ACK: // addressed generally, returned ack
    case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
    case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
      // enter slave receiver mode
      twi_state = TWI_SRX;
     4f6:	83 e0       	ldi	r24, 0x03	; 3
     4f8:	80 93 cc 01 	sts	0x01CC, r24
      // indicate that rx buffer can be overwritten and ack
      twi_rxBufferIndex = 0;
     4fc:	10 92 38 02 	sts	0x0238, r1
     500:	59 c0       	rjmp	.+178    	; 0x5b4 <__vector_24+0x2d6>
      twi_reply(1);
      break;
    case TW_SR_DATA_ACK:       // data received, returned ack
    case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
      // if there is still room in the rx buffer
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
     502:	80 91 38 02 	lds	r24, 0x0238
     506:	80 32       	cpi	r24, 0x20	; 32
     508:	08 f0       	brcs	.+2      	; 0x50c <__vector_24+0x22e>
     50a:	56 c0       	rjmp	.+172    	; 0x5b8 <__vector_24+0x2da>
        // put byte in buffer and ack
        twi_rxBuffer[twi_rxBufferIndex++] = TWDR;
     50c:	80 91 38 02 	lds	r24, 0x0238
     510:	90 91 bb 00 	lds	r25, 0x00BB
     514:	e8 2f       	mov	r30, r24
     516:	f0 e0       	ldi	r31, 0x00	; 0
     518:	e8 5e       	subi	r30, 0xE8	; 232
     51a:	fd 4f       	sbci	r31, 0xFD	; 253
     51c:	90 83       	st	Z, r25
     51e:	8f 5f       	subi	r24, 0xFF	; 255
     520:	80 93 38 02 	sts	0x0238, r24
     524:	47 c0       	rjmp	.+142    	; 0x5b4 <__vector_24+0x2d6>
        twi_reply(0);
      }
      break;
    case TW_SR_STOP: // stop or repeated start condition received
      // put a null char after data if there's room
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
     526:	80 91 38 02 	lds	r24, 0x0238
     52a:	80 32       	cpi	r24, 0x20	; 32
     52c:	30 f4       	brcc	.+12     	; 0x53a <__vector_24+0x25c>
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
     52e:	e0 91 38 02 	lds	r30, 0x0238
     532:	f0 e0       	ldi	r31, 0x00	; 0
     534:	e8 5e       	subi	r30, 0xE8	; 232
     536:	fd 4f       	sbci	r31, 0xFD	; 253
     538:	10 82       	st	Z, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     53a:	85 ed       	ldi	r24, 0xD5	; 213
     53c:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     540:	80 91 bc 00 	lds	r24, 0x00BC
     544:	84 fd       	sbrc	r24, 4
     546:	fc cf       	rjmp	.-8      	; 0x540 <__vector_24+0x262>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
     548:	10 92 cc 01 	sts	0x01CC, r1
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
      }
      // sends ack and stops interface for clock stretching
      twi_stop();
      // callback to user defined callback
      twi_onSlaveReceive(twi_rxBuffer, twi_rxBufferIndex);
     54c:	60 91 38 02 	lds	r22, 0x0238
     550:	e0 91 d2 01 	lds	r30, 0x01D2
     554:	f0 91 d3 01 	lds	r31, 0x01D3
     558:	88 e1       	ldi	r24, 0x18	; 24
     55a:	92 e0       	ldi	r25, 0x02	; 2
     55c:	70 e0       	ldi	r23, 0x00	; 0
     55e:	09 95       	icall
      // since we submit rx buffer to "wire" library, we can reset it
      twi_rxBufferIndex = 0;
     560:	10 92 38 02 	sts	0x0238, r1
     564:	2d c0       	rjmp	.+90     	; 0x5c0 <__vector_24+0x2e2>
    
    // Slave Transmitter
    case TW_ST_SLA_ACK:          // addressed, returned ack
    case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
      // enter slave transmitter mode
      twi_state = TWI_STX;
     566:	84 e0       	ldi	r24, 0x04	; 4
     568:	80 93 cc 01 	sts	0x01CC, r24
      // ready the tx buffer index for iteration
      twi_txBufferIndex = 0;
     56c:	10 92 16 02 	sts	0x0216, r1
      // set tx buffer length to be zero, to verify if user changes it
      twi_txBufferLength = 0;
     570:	10 92 17 02 	sts	0x0217, r1
      // request for txBuffer to be filled and length to be set
      // note: user must call twi_transmit(bytes, length) to do this
      twi_onSlaveTransmit();
     574:	e0 91 d0 01 	lds	r30, 0x01D0
     578:	f0 91 d1 01 	lds	r31, 0x01D1
     57c:	09 95       	icall
      // if they didn't change buffer & length, initialize it
      if(0 == twi_txBufferLength){
     57e:	80 91 17 02 	lds	r24, 0x0217
     582:	88 23       	and	r24, r24
     584:	29 f4       	brne	.+10     	; 0x590 <__vector_24+0x2b2>
        twi_txBufferLength = 1;
     586:	81 e0       	ldi	r24, 0x01	; 1
     588:	80 93 17 02 	sts	0x0217, r24
        twi_txBuffer[0] = 0x00;
     58c:	10 92 f6 01 	sts	0x01F6, r1
      }
      // transmit first byte from buffer, fall
    case TW_ST_DATA_ACK: // byte sent, ack returned
      // copy data to output register
      TWDR = twi_txBuffer[twi_txBufferIndex++];
     590:	90 91 16 02 	lds	r25, 0x0216
     594:	e9 2f       	mov	r30, r25
     596:	f0 e0       	ldi	r31, 0x00	; 0
     598:	ea 50       	subi	r30, 0x0A	; 10
     59a:	fe 4f       	sbci	r31, 0xFE	; 254
     59c:	80 81       	ld	r24, Z
     59e:	80 93 bb 00 	sts	0x00BB, r24
     5a2:	9f 5f       	subi	r25, 0xFF	; 255
     5a4:	90 93 16 02 	sts	0x0216, r25
      // if there is more to send, ack, otherwise nack
      if(twi_txBufferIndex < twi_txBufferLength){
     5a8:	90 91 16 02 	lds	r25, 0x0216
     5ac:	80 91 17 02 	lds	r24, 0x0217
     5b0:	98 17       	cp	r25, r24
     5b2:	10 f4       	brcc	.+4      	; 0x5b8 <__vector_24+0x2da>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     5b4:	85 ec       	ldi	r24, 0xC5	; 197
     5b6:	01 c0       	rjmp	.+2      	; 0x5ba <__vector_24+0x2dc>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     5b8:	85 e8       	ldi	r24, 0x85	; 133
     5ba:	80 93 bc 00 	sts	0x00BC, r24
     5be:	0f c0       	rjmp	.+30     	; 0x5de <__vector_24+0x300>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     5c0:	85 ec       	ldi	r24, 0xC5	; 197
     5c2:	80 93 bc 00 	sts	0x00BC, r24
     5c6:	09 c0       	rjmp	.+18     	; 0x5da <__vector_24+0x2fc>

    // All
    case TW_NO_INFO:   // no state information
      break;
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
     5c8:	10 92 39 02 	sts	0x0239, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     5cc:	85 ed       	ldi	r24, 0xD5	; 213
     5ce:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     5d2:	80 91 bc 00 	lds	r24, 0x00BC
     5d6:	84 fd       	sbrc	r24, 4
     5d8:	fc cf       	rjmp	.-8      	; 0x5d2 <__vector_24+0x2f4>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
     5da:	10 92 cc 01 	sts	0x01CC, r1
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
      twi_stop();
      break;
  }
}
     5de:	ff 91       	pop	r31
     5e0:	ef 91       	pop	r30
     5e2:	bf 91       	pop	r27
     5e4:	af 91       	pop	r26
     5e6:	9f 91       	pop	r25
     5e8:	8f 91       	pop	r24
     5ea:	7f 91       	pop	r23
     5ec:	6f 91       	pop	r22
     5ee:	5f 91       	pop	r21
     5f0:	4f 91       	pop	r20
     5f2:	3f 91       	pop	r19
     5f4:	2f 91       	pop	r18
     5f6:	0f 90       	pop	r0
     5f8:	0f be       	out	0x3f, r0	; 63
     5fa:	0f 90       	pop	r0
     5fc:	1f 90       	pop	r1
     5fe:	18 95       	reti

00000600 <twi_init>:
 * Output   none
 */
void twi_init(void)
{
  // initialize state
  twi_state = TWI_READY;
     600:	10 92 cc 01 	sts	0x01CC, r1
  twi_sendStop = true;		// default value
     604:	81 e0       	ldi	r24, 0x01	; 1
     606:	80 93 ce 01 	sts	0x01CE, r24
  twi_inRepStart = false;
     60a:	10 92 cf 01 	sts	0x01CF, r1
  
  // activate internal pullups for twi.
  digitalWrite(SDA, 1);
     60e:	82 e1       	ldi	r24, 0x12	; 18
     610:	61 e0       	ldi	r22, 0x01	; 1
     612:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <digitalWrite>
  digitalWrite(SCL, 1);
     616:	83 e1       	ldi	r24, 0x13	; 19
     618:	61 e0       	ldi	r22, 0x01	; 1
     61a:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <digitalWrite>

  // initialize twi prescaler and bit rate
  cbi(TWSR, TWPS0);
     61e:	e9 eb       	ldi	r30, 0xB9	; 185
     620:	f0 e0       	ldi	r31, 0x00	; 0
     622:	80 81       	ld	r24, Z
     624:	8e 7f       	andi	r24, 0xFE	; 254
     626:	80 83       	st	Z, r24
  cbi(TWSR, TWPS1);
     628:	80 81       	ld	r24, Z
     62a:	8d 7f       	andi	r24, 0xFD	; 253
     62c:	80 83       	st	Z, r24
  TWBR = ((F_CPU / TWI_FREQ) - 16) / 2;
     62e:	88 e4       	ldi	r24, 0x48	; 72
     630:	80 93 b8 00 	sts	0x00B8, r24
  SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR))
  note: TWBR should be 10 or higher for master mode
  It is 72 for a 16mhz Wiring board with 100kHz TWI */

  // enable twi module, acks, and twi interrupt
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA);
     634:	85 e4       	ldi	r24, 0x45	; 69
     636:	80 93 bc 00 	sts	0x00BC, r24
}
     63a:	08 95       	ret

0000063c <ldivlkD>:
     63c:	ff 92       	push	r15
     63e:	0f 93       	push	r16
     640:	1f 93       	push	r17
     642:	cf 93       	push	r28
     644:	df 93       	push	r29
     646:	00 e0       	ldi	r16, 0x00	; 0
     648:	10 e0       	ldi	r17, 0x00	; 0
     64a:	ff 24       	eor	r15, r15
     64c:	97 ff       	sbrs	r25, 7
     64e:	02 c0       	rjmp	.+4      	; 0x654 <ldivlkD+0x18>
     650:	57 fd       	sbrc	r21, 7
     652:	0a c0       	rjmp	.+20     	; 0x668 <ldivlkD+0x2c>
     654:	16 16       	cp	r1, r22
     656:	17 06       	cpc	r1, r23
     658:	18 06       	cpc	r1, r24
     65a:	19 06       	cpc	r1, r25
     65c:	3c f4       	brge	.+14     	; 0x66c <ldivlkD+0x30>
     65e:	12 16       	cp	r1, r18
     660:	13 06       	cpc	r1, r19
     662:	14 06       	cpc	r1, r20
     664:	15 06       	cpc	r1, r21
     666:	14 f4       	brge	.+4      	; 0x66c <ldivlkD+0x30>
     668:	f1 e0       	ldi	r31, 0x01	; 1
     66a:	ff 2e       	mov	r15, r31
     66c:	97 ff       	sbrs	r25, 7
     66e:	07 c0       	rjmp	.+14     	; 0x67e <ldivlkD+0x42>
     670:	90 95       	com	r25
     672:	80 95       	com	r24
     674:	70 95       	com	r23
     676:	61 95       	neg	r22
     678:	7f 4f       	sbci	r23, 0xFF	; 255
     67a:	8f 4f       	sbci	r24, 0xFF	; 255
     67c:	9f 4f       	sbci	r25, 0xFF	; 255
     67e:	57 ff       	sbrs	r21, 7
     680:	07 c0       	rjmp	.+14     	; 0x690 <ldivlkD+0x54>
     682:	50 95       	com	r21
     684:	40 95       	com	r20
     686:	30 95       	com	r19
     688:	21 95       	neg	r18
     68a:	3f 4f       	sbci	r19, 0xFF	; 255
     68c:	4f 4f       	sbci	r20, 0xFF	; 255
     68e:	5f 4f       	sbci	r21, 0xFF	; 255
     690:	c0 e0       	ldi	r28, 0x00	; 0
     692:	d0 e0       	ldi	r29, 0x00	; 0
     694:	6f 3f       	cpi	r22, 0xFF	; 255
     696:	ef ef       	ldi	r30, 0xFF	; 255
     698:	7e 07       	cpc	r23, r30
     69a:	ef ef       	ldi	r30, 0xFF	; 255
     69c:	8e 07       	cpc	r24, r30
     69e:	ef e3       	ldi	r30, 0x3F	; 63
     6a0:	9e 07       	cpc	r25, r30
     6a2:	44 f4       	brge	.+16     	; 0x6b4 <ldivlkD+0x78>
     6a4:	66 0f       	add	r22, r22
     6a6:	77 1f       	adc	r23, r23
     6a8:	88 1f       	adc	r24, r24
     6aa:	99 1f       	adc	r25, r25
     6ac:	21 96       	adiw	r28, 0x01	; 1
     6ae:	c8 31       	cpi	r28, 0x18	; 24
     6b0:	d1 05       	cpc	r29, r1
     6b2:	84 f3       	brlt	.-32     	; 0x694 <ldivlkD+0x58>
     6b4:	20 fd       	sbrc	r18, 0
     6b6:	08 c0       	rjmp	.+16     	; 0x6c8 <ldivlkD+0x8c>
     6b8:	55 95       	asr	r21
     6ba:	47 95       	ror	r20
     6bc:	37 95       	ror	r19
     6be:	27 95       	ror	r18
     6c0:	0f 5f       	subi	r16, 0xFF	; 255
     6c2:	1f 4f       	sbci	r17, 0xFF	; 255
     6c4:	20 ff       	sbrs	r18, 0
     6c6:	f8 cf       	rjmp	.-16     	; 0x6b8 <ldivlkD+0x7c>
     6c8:	0e 94 61 0f 	call	0x1ec2	; 0x1ec2 <__divmodsi4>
     6cc:	d0 95       	com	r29
     6ce:	c1 95       	neg	r28
     6d0:	df 4f       	sbci	r29, 0xFF	; 255
     6d2:	c0 1b       	sub	r28, r16
     6d4:	d1 0b       	sbc	r29, r17
     6d6:	68 96       	adiw	r28, 0x18	; 24
     6d8:	1c 16       	cp	r1, r28
     6da:	1d 06       	cpc	r1, r29
     6dc:	44 f4       	brge	.+16     	; 0x6ee <ldivlkD+0xb2>
     6de:	04 c0       	rjmp	.+8      	; 0x6e8 <ldivlkD+0xac>
     6e0:	22 0f       	add	r18, r18
     6e2:	33 1f       	adc	r19, r19
     6e4:	44 1f       	adc	r20, r20
     6e6:	55 1f       	adc	r21, r21
     6e8:	ca 95       	dec	r28
     6ea:	d2 f7       	brpl	.-12     	; 0x6e0 <ldivlkD+0xa4>
     6ec:	19 c0       	rjmp	.+50     	; 0x720 <ldivlkD+0xe4>
     6ee:	d7 ff       	sbrs	r29, 7
     6f0:	17 c0       	rjmp	.+46     	; 0x720 <ldivlkD+0xe4>
     6f2:	c0 95       	com	r28
     6f4:	d0 95       	com	r29
     6f6:	04 c0       	rjmp	.+8      	; 0x700 <ldivlkD+0xc4>
     6f8:	55 95       	asr	r21
     6fa:	47 95       	ror	r20
     6fc:	37 95       	ror	r19
     6fe:	27 95       	ror	r18
     700:	ca 95       	dec	r28
     702:	d2 f7       	brpl	.-12     	; 0x6f8 <ldivlkD+0xbc>
     704:	da 01       	movw	r26, r20
     706:	c9 01       	movw	r24, r18
     708:	b5 95       	asr	r27
     70a:	a7 95       	ror	r26
     70c:	97 95       	ror	r25
     70e:	87 95       	ror	r24
     710:	21 70       	andi	r18, 0x01	; 1
     712:	30 70       	andi	r19, 0x00	; 0
     714:	40 70       	andi	r20, 0x00	; 0
     716:	50 70       	andi	r21, 0x00	; 0
     718:	28 0f       	add	r18, r24
     71a:	39 1f       	adc	r19, r25
     71c:	4a 1f       	adc	r20, r26
     71e:	5b 1f       	adc	r21, r27
     720:	ff 20       	and	r15, r15
     722:	39 f4       	brne	.+14     	; 0x732 <ldivlkD+0xf6>
     724:	50 95       	com	r21
     726:	40 95       	com	r20
     728:	30 95       	com	r19
     72a:	21 95       	neg	r18
     72c:	3f 4f       	sbci	r19, 0xFF	; 255
     72e:	4f 4f       	sbci	r20, 0xFF	; 255
     730:	5f 4f       	sbci	r21, 0xFF	; 255
     732:	ca 01       	movw	r24, r20
     734:	b9 01       	movw	r22, r18
     736:	df 91       	pop	r29
     738:	cf 91       	pop	r28
     73a:	1f 91       	pop	r17
     73c:	0f 91       	pop	r16
     73e:	ff 90       	pop	r15
     740:	08 95       	ret

00000742 <_ZN7TwoWire17beginTransmissionEi>:
}

void TwoWire::beginTransmission(uint8_t address)
{
  // indicate that we are transmitting
  transmitting = 1;
     742:	81 e0       	ldi	r24, 0x01	; 1
     744:	80 93 7f 02 	sts	0x027F, r24
  // set address of targeted slave
  txAddress = address;
     748:	60 93 5c 02 	sts	0x025C, r22
  // reset tx buffer iterator vars
  txBufferIndex = 0;
     74c:	10 92 7d 02 	sts	0x027D, r1
  txBufferLength = 0;
     750:	10 92 7e 02 	sts	0x027E, r1
}

void TwoWire::beginTransmission(int address)
{
  beginTransmission((uint8_t)address);
}
     754:	08 95       	ret

00000756 <_ZN7TwoWire9availableEv>:
}

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
     756:	20 91 5b 02 	lds	r18, 0x025B
     75a:	30 e0       	ldi	r19, 0x00	; 0
     75c:	80 91 5a 02 	lds	r24, 0x025A
     760:	28 1b       	sub	r18, r24
     762:	31 09       	sbc	r19, r1
{
  return rxBufferLength - rxBufferIndex;
}
     764:	c9 01       	movw	r24, r18
     766:	08 95       	ret

00000768 <_ZN7TwoWire4readEv>:
int TwoWire::read(void)
{
  int value = -1;
  
  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
     768:	40 91 5a 02 	lds	r20, 0x025A
     76c:	80 91 5b 02 	lds	r24, 0x025B
     770:	48 17       	cp	r20, r24
     772:	18 f0       	brcs	.+6      	; 0x77a <_ZN7TwoWire4readEv+0x12>
     774:	2f ef       	ldi	r18, 0xFF	; 255
     776:	3f ef       	ldi	r19, 0xFF	; 255
     778:	0a c0       	rjmp	.+20     	; 0x78e <_ZN7TwoWire4readEv+0x26>
    value = rxBuffer[rxBufferIndex];
     77a:	e4 2f       	mov	r30, r20
     77c:	f0 e0       	ldi	r31, 0x00	; 0
     77e:	e6 5c       	subi	r30, 0xC6	; 198
     780:	fd 4f       	sbci	r31, 0xFD	; 253
     782:	80 81       	ld	r24, Z
     784:	28 2f       	mov	r18, r24
     786:	30 e0       	ldi	r19, 0x00	; 0
    ++rxBufferIndex;
     788:	4f 5f       	subi	r20, 0xFF	; 255
     78a:	40 93 5a 02 	sts	0x025A, r20
  }

  return value;
}
     78e:	c9 01       	movw	r24, r18
     790:	08 95       	ret

00000792 <_ZN7TwoWire4peekEv>:
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
  int value = -1;
  
  if(rxBufferIndex < rxBufferLength){
     792:	e0 91 5a 02 	lds	r30, 0x025A
     796:	80 91 5b 02 	lds	r24, 0x025B
     79a:	e8 17       	cp	r30, r24
     79c:	18 f0       	brcs	.+6      	; 0x7a4 <_ZN7TwoWire4peekEv+0x12>
     79e:	ef ef       	ldi	r30, 0xFF	; 255
     7a0:	ff ef       	ldi	r31, 0xFF	; 255
     7a2:	06 c0       	rjmp	.+12     	; 0x7b0 <_ZN7TwoWire4peekEv+0x1e>
    value = rxBuffer[rxBufferIndex];
     7a4:	f0 e0       	ldi	r31, 0x00	; 0
     7a6:	e6 5c       	subi	r30, 0xC6	; 198
     7a8:	fd 4f       	sbci	r31, 0xFD	; 253
     7aa:	80 81       	ld	r24, Z
     7ac:	e8 2f       	mov	r30, r24
     7ae:	f0 e0       	ldi	r31, 0x00	; 0
  }

  return value;
}
     7b0:	cf 01       	movw	r24, r30
     7b2:	08 95       	ret

000007b4 <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
  // XXX: to be implemented.
}
     7b4:	08 95       	ret

000007b6 <_GLOBAL__I__ZN7TwoWire8rxBufferE>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
     7b6:	10 92 83 02 	sts	0x0283, r1
     7ba:	10 92 82 02 	sts	0x0282, r1
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
     7be:	88 ee       	ldi	r24, 0xE8	; 232
     7c0:	93 e0       	ldi	r25, 0x03	; 3
     7c2:	a0 e0       	ldi	r26, 0x00	; 0
     7c4:	b0 e0       	ldi	r27, 0x00	; 0
     7c6:	80 93 84 02 	sts	0x0284, r24
     7ca:	90 93 85 02 	sts	0x0285, r25
     7ce:	a0 93 86 02 	sts	0x0286, r26
     7d2:	b0 93 87 02 	sts	0x0287, r27
void (*TwoWire::user_onRequest)(void);
void (*TwoWire::user_onReceive)(int);

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire()
     7d6:	80 eb       	ldi	r24, 0xB0	; 176
     7d8:	91 e0       	ldi	r25, 0x01	; 1
     7da:	90 93 81 02 	sts	0x0281, r25
     7de:	80 93 80 02 	sts	0x0280, r24
  user_onRequest = function;
}

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire = TwoWire();
     7e2:	08 95       	ret

000007e4 <_ZN7TwoWire5writeEPKhj>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
     7e4:	cf 92       	push	r12
     7e6:	df 92       	push	r13
     7e8:	ef 92       	push	r14
     7ea:	ff 92       	push	r15
     7ec:	0f 93       	push	r16
     7ee:	1f 93       	push	r17
     7f0:	cf 93       	push	r28
     7f2:	df 93       	push	r29
     7f4:	7c 01       	movw	r14, r24
     7f6:	6b 01       	movw	r12, r22
     7f8:	8a 01       	movw	r16, r20
{
  if(transmitting){
     7fa:	80 91 7f 02 	lds	r24, 0x027F
     7fe:	88 23       	and	r24, r24
     800:	a1 f0       	breq	.+40     	; 0x82a <_ZN7TwoWire5writeEPKhj+0x46>
     802:	c0 e0       	ldi	r28, 0x00	; 0
     804:	d0 e0       	ldi	r29, 0x00	; 0
     806:	0d c0       	rjmp	.+26     	; 0x822 <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
      write(data[i]);
     808:	d7 01       	movw	r26, r14
     80a:	ed 91       	ld	r30, X+
     80c:	fc 91       	ld	r31, X
     80e:	d6 01       	movw	r26, r12
     810:	ac 0f       	add	r26, r28
     812:	bd 1f       	adc	r27, r29
     814:	01 90       	ld	r0, Z+
     816:	f0 81       	ld	r31, Z
     818:	e0 2d       	mov	r30, r0
     81a:	c7 01       	movw	r24, r14
     81c:	6c 91       	ld	r22, X
     81e:	09 95       	icall
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
  if(transmitting){
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
     820:	21 96       	adiw	r28, 0x01	; 1
     822:	c0 17       	cp	r28, r16
     824:	d1 07       	cpc	r29, r17
     826:	80 f3       	brcs	.-32     	; 0x808 <_ZN7TwoWire5writeEPKhj+0x24>
     828:	04 c0       	rjmp	.+8      	; 0x832 <_ZN7TwoWire5writeEPKhj+0x4e>
      write(data[i]);
    }
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(data, quantity);
     82a:	cb 01       	movw	r24, r22
     82c:	64 2f       	mov	r22, r20
     82e:	0e 94 32 01 	call	0x264	; 0x264 <twi_transmit>
  }
  return quantity;
}
     832:	c8 01       	movw	r24, r16
     834:	df 91       	pop	r29
     836:	cf 91       	pop	r28
     838:	1f 91       	pop	r17
     83a:	0f 91       	pop	r16
     83c:	ff 90       	pop	r15
     83e:	ef 90       	pop	r14
     840:	df 90       	pop	r13
     842:	cf 90       	pop	r12
     844:	08 95       	ret

00000846 <_ZN7TwoWire5writeEh>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
     846:	df 93       	push	r29
     848:	cf 93       	push	r28
     84a:	0f 92       	push	r0
     84c:	cd b7       	in	r28, 0x3d	; 61
     84e:	de b7       	in	r29, 0x3e	; 62
     850:	fc 01       	movw	r30, r24
     852:	69 83       	std	Y+1, r22	; 0x01
{
  if(transmitting){
     854:	80 91 7f 02 	lds	r24, 0x027F
     858:	88 23       	and	r24, r24
     85a:	c9 f0       	breq	.+50     	; 0x88e <_ZN7TwoWire5writeEh+0x48>
  // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
     85c:	80 91 7e 02 	lds	r24, 0x027E
     860:	80 32       	cpi	r24, 0x20	; 32
     862:	38 f0       	brcs	.+14     	; 0x872 <_ZN7TwoWire5writeEh+0x2c>
  private:
    int write_error;
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
     864:	81 e0       	ldi	r24, 0x01	; 1
     866:	90 e0       	ldi	r25, 0x00	; 0
     868:	93 83       	std	Z+3, r25	; 0x03
     86a:	82 83       	std	Z+2, r24	; 0x02
     86c:	20 e0       	ldi	r18, 0x00	; 0
     86e:	30 e0       	ldi	r19, 0x00	; 0
     870:	15 c0       	rjmp	.+42     	; 0x89c <_ZN7TwoWire5writeEh+0x56>
      setWriteError();
      return 0;
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
     872:	80 91 7d 02 	lds	r24, 0x027D
     876:	e8 2f       	mov	r30, r24
     878:	f0 e0       	ldi	r31, 0x00	; 0
     87a:	e3 5a       	subi	r30, 0xA3	; 163
     87c:	fd 4f       	sbci	r31, 0xFD	; 253
     87e:	99 81       	ldd	r25, Y+1	; 0x01
     880:	90 83       	st	Z, r25
    ++txBufferIndex;
     882:	8f 5f       	subi	r24, 0xFF	; 255
     884:	80 93 7d 02 	sts	0x027D, r24
    // update amount in buffer   
    txBufferLength = txBufferIndex;
     888:	80 93 7e 02 	sts	0x027E, r24
     88c:	05 c0       	rjmp	.+10     	; 0x898 <_ZN7TwoWire5writeEh+0x52>
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(&data, 1);
     88e:	ce 01       	movw	r24, r28
     890:	01 96       	adiw	r24, 0x01	; 1
     892:	61 e0       	ldi	r22, 0x01	; 1
     894:	0e 94 32 01 	call	0x264	; 0x264 <twi_transmit>
     898:	21 e0       	ldi	r18, 0x01	; 1
     89a:	30 e0       	ldi	r19, 0x00	; 0
  }
  return 1;
}
     89c:	c9 01       	movw	r24, r18
     89e:	0f 90       	pop	r0
     8a0:	cf 91       	pop	r28
     8a2:	df 91       	pop	r29
     8a4:	08 95       	ret

000008a6 <_ZN7TwoWire15endTransmissionEh>:
//	the bus tenure has been properly ended with a STOP. It
//	is very possible to leave the bus in a hung state if
//	no call to endTransmission(true) is made. Some I2C
//	devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
     8a6:	0f 93       	push	r16
     8a8:	06 2f       	mov	r16, r22
{
  // transmit buffer (blocking)
  int8_t ret = twi_writeTo(txAddress, txBuffer, txBufferLength, 1, sendStop);
     8aa:	80 91 5c 02 	lds	r24, 0x025C
     8ae:	6d e5       	ldi	r22, 0x5D	; 93
     8b0:	72 e0       	ldi	r23, 0x02	; 2
     8b2:	40 91 7e 02 	lds	r20, 0x027E
     8b6:	21 e0       	ldi	r18, 0x01	; 1
     8b8:	0e 94 dd 00 	call	0x1ba	; 0x1ba <twi_writeTo>
  // reset tx buffer iterator vars
  txBufferIndex = 0;
     8bc:	10 92 7d 02 	sts	0x027D, r1
  txBufferLength = 0;
     8c0:	10 92 7e 02 	sts	0x027E, r1
  // indicate that we are done transmitting
  transmitting = 0;
     8c4:	10 92 7f 02 	sts	0x027F, r1
  return ret;
}
     8c8:	0f 91       	pop	r16
     8ca:	08 95       	ret

000008cc <_ZN7TwoWire15endTransmissionEv>:
//	This provides backwards compatibility with the original
//	definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
  return endTransmission(true);
     8cc:	61 e0       	ldi	r22, 0x01	; 1
     8ce:	0e 94 53 04 	call	0x8a6	; 0x8a6 <_ZN7TwoWire15endTransmissionEh>
}
     8d2:	08 95       	ret

000008d4 <_ZN7TwoWire11requestFromEhhh>:
  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
    quantity = BUFFER_LENGTH;
  }
  // perform blocking read into buffer
  uint8_t read = twi_readFrom(address, rxBuffer, quantity, sendStop);
     8d4:	41 32       	cpi	r20, 0x21	; 33
     8d6:	08 f0       	brcs	.+2      	; 0x8da <_ZN7TwoWire11requestFromEhhh+0x6>
     8d8:	40 e2       	ldi	r20, 0x20	; 32
     8da:	86 2f       	mov	r24, r22
     8dc:	6a e3       	ldi	r22, 0x3A	; 58
     8de:	72 e0       	ldi	r23, 0x02	; 2
     8e0:	0e 94 94 00 	call	0x128	; 0x128 <twi_readFrom>
  // set rx buffer iterator vars
  rxBufferIndex = 0;
     8e4:	10 92 5a 02 	sts	0x025A, r1
  rxBufferLength = read;
     8e8:	80 93 5b 02 	sts	0x025B, r24

  return read;
}
     8ec:	08 95       	ret

000008ee <_ZN7TwoWire11requestFromEhh>:

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity)
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
     8ee:	21 e0       	ldi	r18, 0x01	; 1
     8f0:	0e 94 6a 04 	call	0x8d4	; 0x8d4 <_ZN7TwoWire11requestFromEhhh>
}
     8f4:	08 95       	ret

000008f6 <_ZN7TwoWire5beginEv>:

// Public Methods //////////////////////////////////////////////////////////////

void TwoWire::begin(void)
{
  rxBufferIndex = 0;
     8f6:	10 92 5a 02 	sts	0x025A, r1
  rxBufferLength = 0;
     8fa:	10 92 5b 02 	sts	0x025B, r1

  txBufferIndex = 0;
     8fe:	10 92 7d 02 	sts	0x027D, r1
  txBufferLength = 0;
     902:	10 92 7e 02 	sts	0x027E, r1

  twi_init();
     906:	0e 94 00 03 	call	0x600	; 0x600 <twi_init>
}
     90a:	08 95       	ret

0000090c <_ZN8SPIClass15setClockDividerEh>:

void SPIClass::setClockDivider(uint8_t rate)
{
  SPCR = (SPCR & ~SPI_CLOCK_MASK) | (rate & SPI_CLOCK_MASK);
     90c:	2c b5       	in	r18, 0x2c	; 44
     90e:	38 2f       	mov	r19, r24
     910:	33 70       	andi	r19, 0x03	; 3
     912:	2c 7f       	andi	r18, 0xFC	; 252
     914:	32 2b       	or	r19, r18
     916:	3c bd       	out	0x2c, r19	; 44
  SPSR = (SPSR & ~SPI_2XCLOCK_MASK) | ((rate >> 2) & SPI_2XCLOCK_MASK);
     918:	2d b5       	in	r18, 0x2d	; 45
     91a:	90 e0       	ldi	r25, 0x00	; 0
     91c:	95 95       	asr	r25
     91e:	87 95       	ror	r24
     920:	95 95       	asr	r25
     922:	87 95       	ror	r24
     924:	81 70       	andi	r24, 0x01	; 1
     926:	2e 7f       	andi	r18, 0xFE	; 254
     928:	82 2b       	or	r24, r18
     92a:	8d bd       	out	0x2d, r24	; 45
}
     92c:	08 95       	ret

0000092e <_ZN8SPIClass5beginEv>:
SPIClass SPI;

void SPIClass::begin() {

  // Set SS to high so a connected chip will be "deselected" by default
  digitalWrite(SS, HIGH);
     92e:	8a e0       	ldi	r24, 0x0A	; 10
     930:	61 e0       	ldi	r22, 0x01	; 1
     932:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <digitalWrite>

  // When the SS pin is set as OUTPUT, it can be used as
  // a general purpose output port (it doesn't influence
  // SPI operations).
  pinMode(SS, OUTPUT);
     936:	8a e0       	ldi	r24, 0x0A	; 10
     938:	61 e0       	ldi	r22, 0x01	; 1
     93a:	0e 94 79 0e 	call	0x1cf2	; 0x1cf2 <pinMode>

  // Warning: if the SS pin ever becomes a LOW INPUT then SPI
  // automatically switches to Slave, so the data direction of
  // the SS pin MUST be kept as OUTPUT.
  SPCR |= _BV(MSTR);
     93e:	8c b5       	in	r24, 0x2c	; 44
     940:	80 61       	ori	r24, 0x10	; 16
     942:	8c bd       	out	0x2c, r24	; 44
  SPCR |= _BV(SPE);
     944:	8c b5       	in	r24, 0x2c	; 44
     946:	80 64       	ori	r24, 0x40	; 64
     948:	8c bd       	out	0x2c, r24	; 44
  // MISO pin automatically overrides to INPUT.
  // By doing this AFTER enabling SPI, we avoid accidentally
  // clocking in a single bit since the lines go directly
  // from "input" to SPI control.  
  // http://code.google.com/p/arduino/issues/detail?id=888
  pinMode(SCK, OUTPUT);
     94a:	8d e0       	ldi	r24, 0x0D	; 13
     94c:	61 e0       	ldi	r22, 0x01	; 1
     94e:	0e 94 79 0e 	call	0x1cf2	; 0x1cf2 <pinMode>
  pinMode(MOSI, OUTPUT);
     952:	8b e0       	ldi	r24, 0x0B	; 11
     954:	61 e0       	ldi	r22, 0x01	; 1
     956:	0e 94 79 0e 	call	0x1cf2	; 0x1cf2 <pinMode>
}
     95a:	08 95       	ret

0000095c <_ZN7MPU6000C1Ev>:
 * Function:	MPU6000()
 * Scope:		Public
 * Arguments:	None
 * Description:	Constructor for MPU6000 object
 */
MPU6000::MPU6000(){
     95c:	fc 01       	movw	r30, r24
	accelX = 0;							// Initial value of 0.  X-axis acceleration, scale*m/s^2 (full scale range depends on configuration)
     95e:	10 82       	st	Z, r1
     960:	11 82       	std	Z+1, r1	; 0x01
     962:	12 82       	std	Z+2, r1	; 0x02
     964:	13 82       	std	Z+3, r1	; 0x03
	accelY = 0;							// Initial value of 0.  Y-axis acceleration, scale*m/s^2 (full scale range depends on configuration)
     966:	14 82       	std	Z+4, r1	; 0x04
     968:	15 82       	std	Z+5, r1	; 0x05
     96a:	16 82       	std	Z+6, r1	; 0x06
     96c:	17 82       	std	Z+7, r1	; 0x07
	accelZ = 0;							// Initial value of 0.  Z-axis acceleration, scale*m/s^2 (full scale range depends on configuration)
     96e:	10 86       	std	Z+8, r1	; 0x08
     970:	11 86       	std	Z+9, r1	; 0x09
     972:	12 86       	std	Z+10, r1	; 0x0a
     974:	13 86       	std	Z+11, r1	; 0x0b
	accelXoffset = 0;					// Initial value of 0.  X-axis acceleration offset, m/s^2.  The data type _lAccum implies it is stored with a factor of 2^24.
     976:	14 86       	std	Z+12, r1	; 0x0c
     978:	15 86       	std	Z+13, r1	; 0x0d
     97a:	16 86       	std	Z+14, r1	; 0x0e
     97c:	17 86       	std	Z+15, r1	; 0x0f
	accelYoffset = 0;					// Initial value of 0.  Y-axis acceleration offset, m/s^2.  The data type _lAccum implies it is stored with a factor of 2^24.
     97e:	10 8a       	std	Z+16, r1	; 0x10
     980:	11 8a       	std	Z+17, r1	; 0x11
     982:	12 8a       	std	Z+18, r1	; 0x12
     984:	13 8a       	std	Z+19, r1	; 0x13
	accelZoffset = 0;					// Initial value of 0.  Z-axis acceleration offset, m/s^2.  The data type _lAccum implies it is stored with a factor of 2^24.
     986:	14 8a       	std	Z+20, r1	; 0x14
     988:	15 8a       	std	Z+21, r1	; 0x15
     98a:	16 8a       	std	Z+22, r1	; 0x16
     98c:	17 8a       	std	Z+23, r1	; 0x17
	gyroX = 0;							// Initial value of 0.  X-axis gyroscopic rate, scale*rad/sec (full scale range depends on configuration)
     98e:	10 8e       	std	Z+24, r1	; 0x18
     990:	11 8e       	std	Z+25, r1	; 0x19
     992:	12 8e       	std	Z+26, r1	; 0x1a
     994:	13 8e       	std	Z+27, r1	; 0x1b
	gyroY = 0;							// Initial value of 0.  Y-axis gyroscopic rate, scale*rad/sec (full scale range depends on configuration)
     996:	14 8e       	std	Z+28, r1	; 0x1c
     998:	15 8e       	std	Z+29, r1	; 0x1d
     99a:	16 8e       	std	Z+30, r1	; 0x1e
     99c:	17 8e       	std	Z+31, r1	; 0x1f
	gyroZ = 0;							// Initial value of 0.  Z-axis gyroscopic rate, scale*rad/sec (full scale range depends on configuration)
     99e:	10 a2       	std	Z+32, r1	; 0x20
     9a0:	11 a2       	std	Z+33, r1	; 0x21
     9a2:	12 a2       	std	Z+34, r1	; 0x22
     9a4:	13 a2       	std	Z+35, r1	; 0x23
	gyroXoffset = 0;					// Initial value of 0.  X-axis gyroscopic rate offset, rad/sec.  The data type _lAccum implies it is stored with a factor of 2^24.
     9a6:	14 a2       	std	Z+36, r1	; 0x24
     9a8:	15 a2       	std	Z+37, r1	; 0x25
     9aa:	16 a2       	std	Z+38, r1	; 0x26
     9ac:	17 a2       	std	Z+39, r1	; 0x27
	gyroYoffset = 0;					// Initial value of 0.  Y-axis gyroscopic rate offset, rad/sec.  The data type _lAccum implies it is stored with a factor of 2^24.
     9ae:	10 a6       	std	Z+40, r1	; 0x28
     9b0:	11 a6       	std	Z+41, r1	; 0x29
     9b2:	12 a6       	std	Z+42, r1	; 0x2a
     9b4:	13 a6       	std	Z+43, r1	; 0x2b
	gyroZoffset = 0;					// Initial value of 0.  Z-axis gyroscopic rate offset, rad/sec.  The data type _lAccum implies it is stored with a factor of 2^24.
     9b6:	14 a6       	std	Z+44, r1	; 0x2c
     9b8:	15 a6       	std	Z+45, r1	; 0x2d
     9ba:	16 a6       	std	Z+46, r1	; 0x2e
     9bc:	17 a6       	std	Z+47, r1	; 0x2f
	temp = 0;							// Initial value of 0.  temperature of MPU6000, degC*2^8
     9be:	11 aa       	std	Z+49, r1	; 0x31
     9c0:	10 aa       	std	Z+48, r1	; 0x30
	datacount = 0;						// Initial value of 0.  this counter increments whenever new data is available, and decrements when it is read
     9c2:	12 aa       	std	Z+50, r1	; 0x32
	identity = 0;						// Initial value of 0.  stores the identity code of the MPU6000 processor
     9c4:	13 aa       	std	Z+51, r1	; 0x33
	Gyro_Select = SEL_GYRO_DEFAULT;		// Initial value of default.  stores the gyroscope scale selection
     9c6:	82 e0       	ldi	r24, 0x02	; 2
     9c8:	84 ab       	std	Z+52, r24	; 0x34
	Accel_Select = SEL_ACCEL_DEFAULT;	// Initial value of default.  stores the accelerometer scale selection
     9ca:	81 e0       	ldi	r24, 0x01	; 1
     9cc:	85 ab       	std	Z+53, r24	; 0x35
	return;
}
     9ce:	08 95       	ret

000009d0 <_ZN7MPU600016Set_Gyro_OffsetsElll>:
 * Function:	Set_Gyro_Offsets()
 * Scope:		public
 * Arguments:	none
 * Description:	This function sets offsets for the x, y, and z gyroscope measurements
 */
void MPU6000::Set_Gyro_Offsets(_lAccum offsetX,_lAccum offsetY,_lAccum offsetZ){
     9d0:	cf 92       	push	r12
     9d2:	df 92       	push	r13
     9d4:	ef 92       	push	r14
     9d6:	ff 92       	push	r15
     9d8:	0f 93       	push	r16
     9da:	1f 93       	push	r17
     9dc:	fc 01       	movw	r30, r24
	gyroXoffset = offsetX;		// set x-axis offset
     9de:	44 a3       	std	Z+36, r20	; 0x24
     9e0:	55 a3       	std	Z+37, r21	; 0x25
     9e2:	66 a3       	std	Z+38, r22	; 0x26
     9e4:	77 a3       	std	Z+39, r23	; 0x27
	gyroYoffset = offsetY;		// set y-axis offset
     9e6:	00 a7       	std	Z+40, r16	; 0x28
     9e8:	11 a7       	std	Z+41, r17	; 0x29
     9ea:	22 a7       	std	Z+42, r18	; 0x2a
     9ec:	33 a7       	std	Z+43, r19	; 0x2b
	gyroZoffset = offsetZ;		// set z-axis offset
     9ee:	c4 a6       	std	Z+44, r12	; 0x2c
     9f0:	d5 a6       	std	Z+45, r13	; 0x2d
     9f2:	e6 a6       	std	Z+46, r14	; 0x2e
     9f4:	f7 a6       	std	Z+47, r15	; 0x2f
	return;
}
     9f6:	1f 91       	pop	r17
     9f8:	0f 91       	pop	r16
     9fa:	ff 90       	pop	r15
     9fc:	ef 90       	pop	r14
     9fe:	df 90       	pop	r13
     a00:	cf 90       	pop	r12
     a02:	08 95       	ret

00000a04 <_ZN7MPU600017Set_Accel_OffsetsElll>:
 * Function:	Set_Accel_Offsets()
 * Scope:		public
 * Arguments:	none
 * Description:	This function sets offsets for the x, y, and z gyroscope measurements
 */
void MPU6000::Set_Accel_Offsets(_lAccum offsetX,_lAccum offsetY,_lAccum offsetZ){
     a04:	cf 92       	push	r12
     a06:	df 92       	push	r13
     a08:	ef 92       	push	r14
     a0a:	ff 92       	push	r15
     a0c:	0f 93       	push	r16
     a0e:	1f 93       	push	r17
     a10:	fc 01       	movw	r30, r24
	accelXoffset = offsetX;		// set x-axis offset
     a12:	44 87       	std	Z+12, r20	; 0x0c
     a14:	55 87       	std	Z+13, r21	; 0x0d
     a16:	66 87       	std	Z+14, r22	; 0x0e
     a18:	77 87       	std	Z+15, r23	; 0x0f
	accelYoffset = offsetY;		// set y-axis offset
     a1a:	00 8b       	std	Z+16, r16	; 0x10
     a1c:	11 8b       	std	Z+17, r17	; 0x11
     a1e:	22 8b       	std	Z+18, r18	; 0x12
     a20:	33 8b       	std	Z+19, r19	; 0x13
	accelZoffset = offsetZ;		// set z-axis offset
     a22:	c4 8a       	std	Z+20, r12	; 0x14
     a24:	d5 8a       	std	Z+21, r13	; 0x15
     a26:	e6 8a       	std	Z+22, r14	; 0x16
     a28:	f7 8a       	std	Z+23, r15	; 0x17
	return;
}
     a2a:	1f 91       	pop	r17
     a2c:	0f 91       	pop	r16
     a2e:	ff 90       	pop	r15
     a30:	ef 90       	pop	r14
     a32:	df 90       	pop	r13
     a34:	cf 90       	pop	r12
     a36:	08 95       	ret

00000a38 <_Z16MPU6000_data_intv>:
 * Scope:		public
 * Arguments:	none
 * Description:	Increments counter which tells new data is ready
 */
void MPU6000::data_int(void) {
	datacount++;
     a38:	80 91 be 02 	lds	r24, 0x02BE
     a3c:	8f 5f       	subi	r24, 0xFF	; 255
     a3e:	80 93 be 02 	sts	0x02BE, r24
 */
 void MPU6000_data_int(void)
 {
	 Mpu6000.data_int();
	 return;
 }
     a42:	08 95       	ret

00000a44 <_GLOBAL__I_Mpu6000>:
 */

#include "MPU6000.h"

// definitions
MPU6000 Mpu6000;
     a44:	8c e8       	ldi	r24, 0x8C	; 140
     a46:	92 e0       	ldi	r25, 0x02	; 2
     a48:	0e 94 ae 04 	call	0x95c	; 0x95c <_ZN7MPU6000C1Ev>
 */
 void MPU6000_data_int(void)
 {
	 Mpu6000.data_int();
	 return;
 }
     a4c:	08 95       	ret

00000a4e <_ZN7MPU60008SPI_readEh>:
 * Function:	SPI_read()
 * Scope:		private
 * Arguments:	byte reg 	- MPU6000 register to write to
 * Description:	reads a register in the MPU6000 using SPI
 */
byte MPU6000::SPI_read(byte reg){
     a4e:	1f 93       	push	r17
     a50:	16 2f       	mov	r17, r22
  byte return_value;		// value to return
  byte addr = reg | 0x80; 	// Set most significant bit to signify this is a read operation
     a52:	10 68       	ori	r17, 0x80	; 128

  digitalWrite(MPU6000_CHIP_SELECT_PIN, LOW);	// set chip select low to enable SPI comms with MPU6000
     a54:	84 e0       	ldi	r24, 0x04	; 4
     a56:	60 e0       	ldi	r22, 0x00	; 0
     a58:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <digitalWrite>
};

extern SPIClass SPI;

byte SPIClass::transfer(byte _data) {
  SPDR = _data;
     a5c:	1e bd       	out	0x2e, r17	; 46
  while (!(SPSR & _BV(SPIF)))
     a5e:	0d b4       	in	r0, 0x2d	; 45
     a60:	07 fe       	sbrs	r0, 7
     a62:	fd cf       	rjmp	.-6      	; 0xa5e <_ZN7MPU60008SPI_readEh+0x10>
    ;
  return SPDR;
     a64:	8e b5       	in	r24, 0x2e	; 46
};

extern SPIClass SPI;

byte SPIClass::transfer(byte _data) {
  SPDR = _data;
     a66:	1e bc       	out	0x2e, r1	; 46
  while (!(SPSR & _BV(SPIF)))
     a68:	0d b4       	in	r0, 0x2d	; 45
     a6a:	07 fe       	sbrs	r0, 7
     a6c:	fd cf       	rjmp	.-6      	; 0xa68 <_ZN7MPU60008SPI_readEh+0x1a>
    ;
  return SPDR;
     a6e:	1e b5       	in	r17, 0x2e	; 46
  SPI.transfer(addr);							// first transmit the register to write to
  return_value = SPI.transfer(0);				// then receive the data from that register
  digitalWrite(MPU6000_CHIP_SELECT_PIN, HIGH);	// return chip select high to disable SPI comms with MPU6000
     a70:	84 e0       	ldi	r24, 0x04	; 4
     a72:	61 e0       	ldi	r22, 0x01	; 1
     a74:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <digitalWrite>
  return(return_value);
}
     a78:	81 2f       	mov	r24, r17
     a7a:	1f 91       	pop	r17
     a7c:	08 95       	ret

00000a7e <_ZN7MPU60009SPI_writeEhh>:
 * Scope:		private
 * Arguments:	byte reg 	- MPU6000 register to write to
 * 				byte data	- data to write in that register
 * Description:	Writes to a register in the MPU6000 using SPI
 */
void MPU6000::SPI_write(byte reg, byte data){
     a7e:	0f 93       	push	r16
     a80:	1f 93       	push	r17
     a82:	16 2f       	mov	r17, r22
     a84:	04 2f       	mov	r16, r20
	  digitalWrite(MPU6000_CHIP_SELECT_PIN, LOW);	// set chip select low to enable SPI comms with MPU6000
     a86:	84 e0       	ldi	r24, 0x04	; 4
     a88:	60 e0       	ldi	r22, 0x00	; 0
     a8a:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <digitalWrite>
};

extern SPIClass SPI;

byte SPIClass::transfer(byte _data) {
  SPDR = _data;
     a8e:	1e bd       	out	0x2e, r17	; 46
  while (!(SPSR & _BV(SPIF)))
     a90:	0d b4       	in	r0, 0x2d	; 45
     a92:	07 fe       	sbrs	r0, 7
     a94:	fd cf       	rjmp	.-6      	; 0xa90 <_ZN7MPU60009SPI_writeEhh+0x12>
    ;
  return SPDR;
     a96:	8e b5       	in	r24, 0x2e	; 46
};

extern SPIClass SPI;

byte SPIClass::transfer(byte _data) {
  SPDR = _data;
     a98:	0e bd       	out	0x2e, r16	; 46
  while (!(SPSR & _BV(SPIF)))
     a9a:	0d b4       	in	r0, 0x2d	; 45
     a9c:	07 fe       	sbrs	r0, 7
     a9e:	fd cf       	rjmp	.-6      	; 0xa9a <_ZN7MPU60009SPI_writeEhh+0x1c>
    ;
  return SPDR;
     aa0:	8e b5       	in	r24, 0x2e	; 46
	  SPI.transfer(reg);						// first transmit the register to write to
	  SPI.transfer(data);					// then transmit the data to write
	  digitalWrite(MPU6000_CHIP_SELECT_PIN, HIGH);	// return chip select high to disable SPI comms with MPU6000
     aa2:	84 e0       	ldi	r24, 0x04	; 4
     aa4:	61 e0       	ldi	r22, 0x01	; 1
     aa6:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <digitalWrite>
	  return;
}
     aaa:	1f 91       	pop	r17
     aac:	0f 91       	pop	r16
     aae:	08 95       	ret

00000ab0 <_ZN7MPU600010InitializeEjhhh>:
 * 												SEL_ACCEL_8 - Full Scale range of +- 8g.
 * 												SEL_ACCEL_16 - Full Scale range of +- 16g.
 * 												anything else - sets full scale range of +- 4g and returns false.
 * Description:	This function initializes the MPU6000 object using settings supplied in argument
 */
boolean MPU6000::Initialize(unsigned int SampleRate, byte DLPFSelect, byte GyroScaleSelect, byte AccelScaleSelect){
     ab0:	cf 92       	push	r12
     ab2:	df 92       	push	r13
     ab4:	ef 92       	push	r14
     ab6:	ff 92       	push	r15
     ab8:	0f 93       	push	r16
     aba:	1f 93       	push	r17
     abc:	cf 93       	push	r28
     abe:	df 93       	push	r29
     ac0:	ec 01       	movw	r28, r24
     ac2:	7b 01       	movw	r14, r22
     ac4:	14 2f       	mov	r17, r20
     ac6:	d2 2e       	mov	r13, r18
     ac8:	c0 2e       	mov	r12, r16
	boolean rtn = true;	// value to return at end
	byte SmplRtDiv;		// Sample Rate Divisor value to be stored in MPUREG_SMPLRT_DIV register

	Gyro_Select = GyroScaleSelect;			// store value of gyroscope scale
     aca:	2c ab       	std	Y+52, r18	; 0x34
	Accel_Select = AccelScaleSelect;		// store value of accelerometer scale
     acc:	0d ab       	std	Y+53, r16	; 0x35

	// MPU6000 chip select setup
	pinMode(MPU6000_CHIP_SELECT_PIN, OUTPUT);
     ace:	84 e0       	ldi	r24, 0x04	; 4
     ad0:	61 e0       	ldi	r22, 0x01	; 1
     ad2:	0e 94 79 0e 	call	0x1cf2	; 0x1cf2 <pinMode>
	digitalWrite(MPU6000_CHIP_SELECT_PIN, HIGH);
     ad6:	84 e0       	ldi	r24, 0x04	; 4
     ad8:	61 e0       	ldi	r22, 0x01	; 1
     ada:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <digitalWrite>

	// SPI initialization
	SPI.begin();
     ade:	0e 94 97 04 	call	0x92e	; 0x92e <_ZN8SPIClass5beginEv>
	SPI.setClockDivider(SPI_CLOCK_DIV16);      // SPI at 1Mhz (on 16Mhz clock)
     ae2:	81 e0       	ldi	r24, 0x01	; 1
     ae4:	0e 94 86 04 	call	0x90c	; 0x90c <_ZN8SPIClass15setClockDividerEh>
	delay(10);
     ae8:	6a e0       	ldi	r22, 0x0A	; 10
     aea:	70 e0       	ldi	r23, 0x00	; 0
     aec:	80 e0       	ldi	r24, 0x00	; 0
     aee:	90 e0       	ldi	r25, 0x00	; 0
     af0:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <delay>

	// Chip reset
	SPI_write(MPUREG_PWR_MGMT_1, BIT_H_RESET);
     af4:	ce 01       	movw	r24, r28
     af6:	6b e6       	ldi	r22, 0x6B	; 107
     af8:	40 e8       	ldi	r20, 0x80	; 128
     afa:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZN7MPU60009SPI_writeEhh>
	delay(100);
     afe:	64 e6       	ldi	r22, 0x64	; 100
     b00:	70 e0       	ldi	r23, 0x00	; 0
     b02:	80 e0       	ldi	r24, 0x00	; 0
     b04:	90 e0       	ldi	r25, 0x00	; 0
     b06:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <delay>

	// Wake up device and select GyroZ clock (better performance)
	SPI_write(MPUREG_PWR_MGMT_1, MPU_CLK_SEL_PLLGYROZ);
     b0a:	ce 01       	movw	r24, r28
     b0c:	6b e6       	ldi	r22, 0x6B	; 107
     b0e:	43 e0       	ldi	r20, 0x03	; 3
     b10:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZN7MPU60009SPI_writeEhh>
	delay(1);
     b14:	61 e0       	ldi	r22, 0x01	; 1
     b16:	70 e0       	ldi	r23, 0x00	; 0
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	90 e0       	ldi	r25, 0x00	; 0
     b1c:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <delay>

	// Disable I2C bus (recommended on datasheet)
	SPI_write(MPUREG_USER_CTRL, BIT_I2C_IF_DIS);
     b20:	ce 01       	movw	r24, r28
     b22:	6a e6       	ldi	r22, 0x6A	; 106
     b24:	40 e1       	ldi	r20, 0x10	; 16
     b26:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZN7MPU60009SPI_writeEhh>
	delay(1);
     b2a:	61 e0       	ldi	r22, 0x01	; 1
     b2c:	70 e0       	ldi	r23, 0x00	; 0
     b2e:	80 e0       	ldi	r24, 0x00	; 0
     b30:	90 e0       	ldi	r25, 0x00	; 0
     b32:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <delay>

	// Get identity of the device, 'cause why not.  Note this identifier is only really used for I2C comms which we aren't using.  But here it is.
	identity = (SPI_read(MPUREG_WHOAMI) & 0x7E);
     b36:	ce 01       	movw	r24, r28
     b38:	65 e7       	ldi	r22, 0x75	; 117
     b3a:	0e 94 27 05 	call	0xa4e	; 0xa4e <_ZN7MPU60008SPI_readEh>
     b3e:	8e 77       	andi	r24, 0x7E	; 126
     b40:	8b ab       	std	Y+51, r24	; 0x33

	// Set No External Sync, and select appropriate DLPF cutoff frequency
	switch (DLPFSelect)
     b42:	13 30       	cpi	r17, 0x03	; 3
     b44:	f1 f0       	breq	.+60     	; 0xb82 <_ZN7MPU600010InitializeEjhhh+0xd2>
     b46:	14 30       	cpi	r17, 0x04	; 4
     b48:	28 f4       	brcc	.+10     	; 0xb54 <_ZN7MPU600010InitializeEjhhh+0xa4>
     b4a:	11 30       	cpi	r17, 0x01	; 1
     b4c:	91 f0       	breq	.+36     	; 0xb72 <_ZN7MPU600010InitializeEjhhh+0xc2>
     b4e:	12 30       	cpi	r17, 0x02	; 2
     b50:	a0 f4       	brcc	.+40     	; 0xb7a <_ZN7MPU600010InitializeEjhhh+0xca>
     b52:	07 c0       	rjmp	.+14     	; 0xb62 <_ZN7MPU600010InitializeEjhhh+0xb2>
     b54:	15 30       	cpi	r17, 0x05	; 5
     b56:	e9 f0       	breq	.+58     	; 0xb92 <_ZN7MPU600010InitializeEjhhh+0xe2>
     b58:	15 30       	cpi	r17, 0x05	; 5
     b5a:	b8 f0       	brcs	.+46     	; 0xb8a <_ZN7MPU600010InitializeEjhhh+0xda>
     b5c:	16 30       	cpi	r17, 0x06	; 6
     b5e:	a1 f5       	brne	.+104    	; 0xbc8 <_ZN7MPU600010InitializeEjhhh+0x118>
     b60:	1c c0       	rjmp	.+56     	; 0xb9a <_ZN7MPU600010InitializeEjhhh+0xea>
	{
	case SEL_DLPF_DIS:	// DLPF disabled, GyroOutRate = 8 kHz.  Also, calculate sample rate divisor value using SmplRtDiv= GyroOutRate/SampleRate - 1.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | BITS_DLPF_CFG_256HZ_NOLPF);	// set bits of config register
     b62:	ce 01       	movw	r24, r28
     b64:	6a e1       	ldi	r22, 0x1A	; 26
     b66:	40 e0       	ldi	r20, 0x00	; 0
     b68:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZN7MPU60009SPI_writeEhh>
		SmplRtDiv = (byte)constrain((unsigned int)8000/SampleRate,1,255) - 1;	// calculate sample rate divisor value
     b6c:	80 e4       	ldi	r24, 0x40	; 64
     b6e:	9f e1       	ldi	r25, 0x1F	; 31
     b70:	1b c0       	rjmp	.+54     	; 0xba8 <_ZN7MPU600010InitializeEjhhh+0xf8>
		break;
	case SEL_DLPF_188:	// DLPF cutoff 188 Hz, GyroOutRate = 1 kHz.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | BITS_DLPF_CFG_188HZ);		// set bits of config register
     b72:	ce 01       	movw	r24, r28
     b74:	6a e1       	ldi	r22, 0x1A	; 26
     b76:	41 e0       	ldi	r20, 0x01	; 1
     b78:	13 c0       	rjmp	.+38     	; 0xba0 <_ZN7MPU600010InitializeEjhhh+0xf0>
		SmplRtDiv = (byte)constrain((unsigned int)1000/SampleRate,1,255) - 1;	// calculate sample rate divisor value
		break;
	case SEL_DLPF_98:	// DLPF cutoff 98 Hz, GyroOutRate = 1 kHz.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | BITS_DLPF_CFG_98HZ);			// set bits of config register
     b7a:	ce 01       	movw	r24, r28
     b7c:	6a e1       	ldi	r22, 0x1A	; 26
     b7e:	42 e0       	ldi	r20, 0x02	; 2
     b80:	0f c0       	rjmp	.+30     	; 0xba0 <_ZN7MPU600010InitializeEjhhh+0xf0>
		SmplRtDiv = (byte)constrain((unsigned int)1000/SampleRate,1,255) - 1;	// calculate sample rate divisor value
		break;
	case SEL_DLPF_42:	// DLPF cutoff 42 Hz, GyroOutRate = 1 kHz.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | BITS_DLPF_CFG_42HZ);			// set bits of config register
     b82:	ce 01       	movw	r24, r28
     b84:	6a e1       	ldi	r22, 0x1A	; 26
     b86:	43 e0       	ldi	r20, 0x03	; 3
     b88:	0b c0       	rjmp	.+22     	; 0xba0 <_ZN7MPU600010InitializeEjhhh+0xf0>
		SmplRtDiv = (byte)constrain((unsigned int)1000/SampleRate,1,255) - 1;	// calculate sample rate divisor value
		break;
	case SEL_DLPF_20:	// DLPF cutoff 20 Hz, GyroOutRate = 1 kHz.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | BITS_DLPF_CFG_20HZ);			// set bits of config register
     b8a:	ce 01       	movw	r24, r28
     b8c:	6a e1       	ldi	r22, 0x1A	; 26
     b8e:	44 e0       	ldi	r20, 0x04	; 4
     b90:	07 c0       	rjmp	.+14     	; 0xba0 <_ZN7MPU600010InitializeEjhhh+0xf0>
		SmplRtDiv = (byte)constrain((unsigned int)1000/SampleRate,1,255) - 1;	// calculate sample rate divisor value
		break;
	case SEL_DLPF_10:	// DLPF cutoff 10 Hz, GyroOutRate = 1 kHz.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | BITS_DLPF_CFG_10HZ);			// set bits of config register
     b92:	ce 01       	movw	r24, r28
     b94:	6a e1       	ldi	r22, 0x1A	; 26
     b96:	45 e0       	ldi	r20, 0x05	; 5
     b98:	03 c0       	rjmp	.+6      	; 0xba0 <_ZN7MPU600010InitializeEjhhh+0xf0>
		SmplRtDiv = (byte)constrain((unsigned int)1000/SampleRate,1,255) - 1;	// calculate sample rate divisor value
		break;
	case SEL_DLPF_5:	// DLPF cutoff 5 Hz, GyroOutRate = 1 kHz.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | BITS_DLPF_CFG_5HZ);			// set bits of config register
     b9a:	ce 01       	movw	r24, r28
     b9c:	6a e1       	ldi	r22, 0x1A	; 26
     b9e:	46 e0       	ldi	r20, 0x06	; 6
     ba0:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZN7MPU60009SPI_writeEhh>
		SmplRtDiv = (byte)constrain((unsigned int)1000/SampleRate,1,255) - 1;	// calculate sample rate divisor value
     ba4:	88 ee       	ldi	r24, 0xE8	; 232
     ba6:	93 e0       	ldi	r25, 0x03	; 3
     ba8:	b7 01       	movw	r22, r14
     baa:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <__udivmodhi4>
     bae:	61 15       	cp	r22, r1
     bb0:	71 05       	cpc	r23, r1
     bb2:	19 f1       	breq	.+70     	; 0xbfa <_ZN7MPU600010InitializeEjhhh+0x14a>
     bb4:	6f 3f       	cpi	r22, 0xFF	; 255
     bb6:	71 05       	cpc	r23, r1
     bb8:	19 f0       	breq	.+6      	; 0xbc0 <_ZN7MPU600010InitializeEjhhh+0x110>
     bba:	10 f0       	brcs	.+4      	; 0xbc0 <_ZN7MPU600010InitializeEjhhh+0x110>
     bbc:	6f ef       	ldi	r22, 0xFF	; 255
     bbe:	70 e0       	ldi	r23, 0x00	; 0
     bc0:	16 2f       	mov	r17, r22
     bc2:	11 50       	subi	r17, 0x01	; 1
     bc4:	01 e0       	ldi	r16, 0x01	; 1
     bc6:	1b c0       	rjmp	.+54     	; 0xbfe <_ZN7MPU600010InitializeEjhhh+0x14e>
		break;
	default:			// DLPF disabled, GyroOutRate = 8 kHz.  return false.
		SPI_write(MPUREG_CONFIG, MPU_NO_EXT_SYNC | SEL_DLPF_DEFAULT );	// set bits of config register
     bc8:	ce 01       	movw	r24, r28
     bca:	6a e1       	ldi	r22, 0x1A	; 26
     bcc:	40 e0       	ldi	r20, 0x00	; 0
     bce:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZN7MPU60009SPI_writeEhh>
		SmplRtDiv = (byte)constrain((unsigned int)(SEL_DLPF_DEFAULT == SEL_DLPF_DIS ? 8000:1000)/SampleRate,1,255) - 1;	// calculate sample rate divisor value
     bd2:	80 e4       	ldi	r24, 0x40	; 64
     bd4:	9f e1       	ldi	r25, 0x1F	; 31
     bd6:	b7 01       	movw	r22, r14
     bd8:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <__udivmodhi4>
     bdc:	61 15       	cp	r22, r1
     bde:	71 05       	cpc	r23, r1
     be0:	11 f4       	brne	.+4      	; 0xbe6 <_ZN7MPU600010InitializeEjhhh+0x136>
     be2:	00 e0       	ldi	r16, 0x00	; 0
     be4:	0b c0       	rjmp	.+22     	; 0xbfc <_ZN7MPU600010InitializeEjhhh+0x14c>
     be6:	6f 3f       	cpi	r22, 0xFF	; 255
     be8:	71 05       	cpc	r23, r1
     bea:	19 f0       	breq	.+6      	; 0xbf2 <_ZN7MPU600010InitializeEjhhh+0x142>
     bec:	10 f0       	brcs	.+4      	; 0xbf2 <_ZN7MPU600010InitializeEjhhh+0x142>
     bee:	6f ef       	ldi	r22, 0xFF	; 255
     bf0:	70 e0       	ldi	r23, 0x00	; 0
     bf2:	16 2f       	mov	r17, r22
     bf4:	11 50       	subi	r17, 0x01	; 1
     bf6:	00 e0       	ldi	r16, 0x00	; 0
     bf8:	02 c0       	rjmp	.+4      	; 0xbfe <_ZN7MPU600010InitializeEjhhh+0x14e>
     bfa:	01 e0       	ldi	r16, 0x01	; 1
     bfc:	10 e0       	ldi	r17, 0x00	; 0
		rtn = false;
	}
	delay(1);
     bfe:	61 e0       	ldi	r22, 0x01	; 1
     c00:	70 e0       	ldi	r23, 0x00	; 0
     c02:	80 e0       	ldi	r24, 0x00	; 0
     c04:	90 e0       	ldi	r25, 0x00	; 0
     c06:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <delay>

	// SAMPLE RATE
	SPI_write(MPUREG_SMPLRT_DIV,SmplRtDiv);     // Set desired sample rate
     c0a:	ce 01       	movw	r24, r28
     c0c:	69 e1       	ldi	r22, 0x19	; 25
     c0e:	41 2f       	mov	r20, r17
     c10:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZN7MPU60009SPI_writeEhh>
	delay(1);
     c14:	61 e0       	ldi	r22, 0x01	; 1
     c16:	70 e0       	ldi	r23, 0x00	; 0
     c18:	80 e0       	ldi	r24, 0x00	; 0
     c1a:	90 e0       	ldi	r25, 0x00	; 0
     c1c:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <delay>

	// Set Gyroscope Scale and ensure it is not in self-test mode
	switch (GyroScaleSelect)
     c20:	81 e0       	ldi	r24, 0x01	; 1
     c22:	d8 16       	cp	r13, r24
     c24:	69 f0       	breq	.+26     	; 0xc40 <_ZN7MPU600010InitializeEjhhh+0x190>
     c26:	d8 16       	cp	r13, r24
     c28:	38 f0       	brcs	.+14     	; 0xc38 <_ZN7MPU600010InitializeEjhhh+0x188>
     c2a:	82 e0       	ldi	r24, 0x02	; 2
     c2c:	d8 16       	cp	r13, r24
     c2e:	71 f0       	breq	.+28     	; 0xc4c <_ZN7MPU600010InitializeEjhhh+0x19c>
     c30:	83 e0       	ldi	r24, 0x03	; 3
     c32:	d8 16       	cp	r13, r24
     c34:	99 f4       	brne	.+38     	; 0xc5c <_ZN7MPU600010InitializeEjhhh+0x1ac>
     c36:	0e c0       	rjmp	.+28     	; 0xc54 <_ZN7MPU600010InitializeEjhhh+0x1a4>
	{
	case SEL_GYRO_250: 	// Gyro scale +-250/s
		SPI_write(MPUREG_GYRO_CONFIG, BITS_GYRO_NOSELFTEST | BITS_GFS_250DPS);  // Set bits of MPUREG_GYRO_CONFIG register to disable self-test and apply Gyro scale 250/s
     c38:	ce 01       	movw	r24, r28
     c3a:	6b e1       	ldi	r22, 0x1B	; 27
     c3c:	40 e0       	ldi	r20, 0x00	; 0
     c3e:	03 c0       	rjmp	.+6      	; 0xc46 <_ZN7MPU600010InitializeEjhhh+0x196>
		break;
	case SEL_GYRO_500:	// Gyro scale +-500/s
		SPI_write(MPUREG_GYRO_CONFIG, BITS_GYRO_NOSELFTEST | BITS_GFS_500DPS);  // Set bits of MPUREG_GYRO_CONFIG register to disable self-test and apply Gyro scale 500/s
     c40:	ce 01       	movw	r24, r28
     c42:	6b e1       	ldi	r22, 0x1B	; 27
     c44:	48 e0       	ldi	r20, 0x08	; 8
     c46:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZN7MPU60009SPI_writeEhh>
     c4a:	10 c0       	rjmp	.+32     	; 0xc6c <_ZN7MPU600010InitializeEjhhh+0x1bc>
		break;
	case SEL_GYRO_1000:	// Gyro scale +-1000/s
		SPI_write(MPUREG_GYRO_CONFIG, BITS_GYRO_NOSELFTEST | BITS_GFS_1000DPS);  // Set bits of MPUREG_GYRO_CONFIG register to disable self-test and apply Gyro scale 1000/s
     c4c:	ce 01       	movw	r24, r28
     c4e:	6b e1       	ldi	r22, 0x1B	; 27
     c50:	40 e1       	ldi	r20, 0x10	; 16
     c52:	f9 cf       	rjmp	.-14     	; 0xc46 <_ZN7MPU600010InitializeEjhhh+0x196>
		break;
	case SEL_GYRO_2000:	// Gyro scale +-2000/s
		SPI_write(MPUREG_GYRO_CONFIG, BITS_GYRO_NOSELFTEST | BITS_GFS_2000DPS);  // Set bits of MPUREG_GYRO_CONFIG register to disable self-test and apply Gyro scale 2000/s
     c54:	ce 01       	movw	r24, r28
     c56:	6b e1       	ldi	r22, 0x1B	; 27
     c58:	48 e1       	ldi	r20, 0x18	; 24
     c5a:	f5 cf       	rjmp	.-22     	; 0xc46 <_ZN7MPU600010InitializeEjhhh+0x196>
		break;
	default:			// Gyro scale +-1000/s and return false
		SPI_write(MPUREG_GYRO_CONFIG, BITS_GYRO_NOSELFTEST | (SEL_GYRO_DEFAULT<<3));  // Set bits of MPUREG_GYRO_CONFIG register to disable self-test and apply Gyro scale 1000/s
     c5c:	ce 01       	movw	r24, r28
     c5e:	6b e1       	ldi	r22, 0x1B	; 27
     c60:	40 e1       	ldi	r20, 0x10	; 16
     c62:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZN7MPU60009SPI_writeEhh>
		Gyro_Select = SEL_GYRO_DEFAULT;		// store default selection
     c66:	82 e0       	ldi	r24, 0x02	; 2
     c68:	8c ab       	std	Y+52, r24	; 0x34
     c6a:	00 e0       	ldi	r16, 0x00	; 0
		rtn = false;
	}
	delay(1);
     c6c:	61 e0       	ldi	r22, 0x01	; 1
     c6e:	70 e0       	ldi	r23, 0x00	; 0
     c70:	80 e0       	ldi	r24, 0x00	; 0
     c72:	90 e0       	ldi	r25, 0x00	; 0
     c74:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <delay>

	// Set Accelerometer Scale and nsure it is not in self-test mode
	switch (AccelScaleSelect)
     c78:	81 e0       	ldi	r24, 0x01	; 1
     c7a:	c8 16       	cp	r12, r24
     c7c:	69 f0       	breq	.+26     	; 0xc98 <_ZN7MPU600010InitializeEjhhh+0x1e8>
     c7e:	c8 16       	cp	r12, r24
     c80:	38 f0       	brcs	.+14     	; 0xc90 <_ZN7MPU600010InitializeEjhhh+0x1e0>
     c82:	82 e0       	ldi	r24, 0x02	; 2
     c84:	c8 16       	cp	r12, r24
     c86:	71 f0       	breq	.+28     	; 0xca4 <_ZN7MPU600010InitializeEjhhh+0x1f4>
     c88:	83 e0       	ldi	r24, 0x03	; 3
     c8a:	c8 16       	cp	r12, r24
     c8c:	99 f4       	brne	.+38     	; 0xcb4 <_ZN7MPU600010InitializeEjhhh+0x204>
     c8e:	0e c0       	rjmp	.+28     	; 0xcac <_ZN7MPU600010InitializeEjhhh+0x1fc>
	{
	case SEL_ACCEL_2:	// Accel scale +-2g
		SPI_write(MPUREG_ACCEL_CONFIG, BITS_ACCEL_NOSELFTEST | BITS_AFS_2G);      // Set bits of MPUREG_ACCEL_CONFIG register to disable self-test and apply Accel scale 2g
     c90:	ce 01       	movw	r24, r28
     c92:	6c e1       	ldi	r22, 0x1C	; 28
     c94:	40 e0       	ldi	r20, 0x00	; 0
     c96:	03 c0       	rjmp	.+6      	; 0xc9e <_ZN7MPU600010InitializeEjhhh+0x1ee>
		break;
	case SEL_ACCEL_4:	// Accel scale +-4g
		SPI_write(MPUREG_ACCEL_CONFIG, BITS_ACCEL_NOSELFTEST | BITS_AFS_4G);      // Set bits of MPUREG_ACCEL_CONFIG register to disable self-test and apply Accel scale 4g
     c98:	ce 01       	movw	r24, r28
     c9a:	6c e1       	ldi	r22, 0x1C	; 28
     c9c:	48 e0       	ldi	r20, 0x08	; 8
     c9e:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZN7MPU60009SPI_writeEhh>
     ca2:	10 c0       	rjmp	.+32     	; 0xcc4 <_ZN7MPU600010InitializeEjhhh+0x214>
		break;
	case SEL_ACCEL_8:	// Accel scale +-8g
		SPI_write(MPUREG_ACCEL_CONFIG, BITS_ACCEL_NOSELFTEST | BITS_AFS_8G);      // Set bits of MPUREG_ACCEL_CONFIG register to disable self-test and apply Accel scale 8g
     ca4:	ce 01       	movw	r24, r28
     ca6:	6c e1       	ldi	r22, 0x1C	; 28
     ca8:	40 e1       	ldi	r20, 0x10	; 16
     caa:	f9 cf       	rjmp	.-14     	; 0xc9e <_ZN7MPU600010InitializeEjhhh+0x1ee>
		break;
	case SEL_ACCEL_16:	// Accel scale +-16g
		SPI_write(MPUREG_ACCEL_CONFIG, BITS_ACCEL_NOSELFTEST | BITS_AFS_16G);      // Set bits of MPUREG_ACCEL_CONFIG register to disable self-test and apply Accel scale 16g
     cac:	ce 01       	movw	r24, r28
     cae:	6c e1       	ldi	r22, 0x1C	; 28
     cb0:	48 e1       	ldi	r20, 0x18	; 24
     cb2:	f5 cf       	rjmp	.-22     	; 0xc9e <_ZN7MPU600010InitializeEjhhh+0x1ee>
		break;
	default:			// Accel scale +-4g and return false
		SPI_write(MPUREG_ACCEL_CONFIG, BITS_ACCEL_NOSELFTEST | (SEL_ACCEL_DEFAULT<<3));      // Set bits of MPUREG_ACCEL_CONFIG register to disable self-test and apply Accel scale 4g
     cb4:	ce 01       	movw	r24, r28
     cb6:	6c e1       	ldi	r22, 0x1C	; 28
     cb8:	48 e0       	ldi	r20, 0x08	; 8
     cba:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZN7MPU60009SPI_writeEhh>
		Accel_Select = SEL_ACCEL_DEFAULT;	// store default selection
     cbe:	81 e0       	ldi	r24, 0x01	; 1
     cc0:	8d ab       	std	Y+53, r24	; 0x35
     cc2:	00 e0       	ldi	r16, 0x00	; 0
		rtn = false;
	}
	delay(1);
     cc4:	61 e0       	ldi	r22, 0x01	; 1
     cc6:	70 e0       	ldi	r23, 0x00	; 0
     cc8:	80 e0       	ldi	r24, 0x00	; 0
     cca:	90 e0       	ldi	r25, 0x00	; 0
     ccc:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <delay>

	// INT CFG => Interrupt on Data Ready
	SPI_write(MPUREG_INT_ENABLE,BIT_RAW_RDY_EN);         // INT: Raw data ready
     cd0:	ce 01       	movw	r24, r28
     cd2:	68 e3       	ldi	r22, 0x38	; 56
     cd4:	41 e0       	ldi	r20, 0x01	; 1
     cd6:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZN7MPU60009SPI_writeEhh>
	delay(1);
     cda:	61 e0       	ldi	r22, 0x01	; 1
     cdc:	70 e0       	ldi	r23, 0x00	; 0
     cde:	80 e0       	ldi	r24, 0x00	; 0
     ce0:	90 e0       	ldi	r25, 0x00	; 0
     ce2:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <delay>
	SPI_write(MPUREG_INT_PIN_CFG,BIT_INT_ANYRD_2CLEAR);  // INT: Clear on any read
     ce6:	ce 01       	movw	r24, r28
     ce8:	67 e3       	ldi	r22, 0x37	; 55
     cea:	40 e1       	ldi	r20, 0x10	; 16
     cec:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZN7MPU60009SPI_writeEhh>
	delay(1);
     cf0:	61 e0       	ldi	r22, 0x01	; 1
     cf2:	70 e0       	ldi	r23, 0x00	; 0
     cf4:	80 e0       	ldi	r24, 0x00	; 0
     cf6:	90 e0       	ldi	r25, 0x00	; 0
     cf8:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <delay>

	// MPU_INT is connected to INT 0. Enable interrupt on INT0
	attachInterrupt(0,MPU6000_data_int,RISING);
     cfc:	80 e0       	ldi	r24, 0x00	; 0
     cfe:	6c e1       	ldi	r22, 0x1C	; 28
     d00:	75 e0       	ldi	r23, 0x05	; 5
     d02:	43 e0       	ldi	r20, 0x03	; 3
     d04:	50 e0       	ldi	r21, 0x00	; 0
     d06:	0e 94 eb 0c 	call	0x19d6	; 0x19d6 <attachInterrupt>

	return rtn;
}
     d0a:	80 2f       	mov	r24, r16
     d0c:	df 91       	pop	r29
     d0e:	cf 91       	pop	r28
     d10:	1f 91       	pop	r17
     d12:	0f 91       	pop	r16
     d14:	ff 90       	pop	r15
     d16:	ef 90       	pop	r14
     d18:	df 90       	pop	r13
     d1a:	cf 90       	pop	r12
     d1c:	08 95       	ret

00000d1e <_ZN10GyroKalmanC1Ev>:
 * Function:	GyroKalman()
 * Scope:		Public
 * Arguments:	None
 * Description:	Constructor for GyroKalman object
 */
GyroKalman::GyroKalman(void) {
     d1e:	fc 01       	movw	r30, r24
	rate_proc_noise_var = 0;				// Initial value of 0.  variance in process noise affecting angular rate (rad^2/s^2*2^24).  In the case of an aircraft, this could be noise such as wind.
     d20:	14 82       	std	Z+4, r1	; 0x04
     d22:	15 82       	std	Z+5, r1	; 0x05
     d24:	16 82       	std	Z+6, r1	; 0x06
     d26:	17 82       	std	Z+7, r1	; 0x07
	rate_obs_noise_var = 0;					// Initial value of 0.  variance in observation noise affecting rate measurement (rad^2/s^2*2^24).  This is the variance of the gyroscope signal noise.
     d28:	14 86       	std	Z+12, r1	; 0x0c
     d2a:	15 86       	std	Z+13, r1	; 0x0d
     d2c:	16 86       	std	Z+14, r1	; 0x0e
     d2e:	17 86       	std	Z+15, r1	; 0x0f
	angle_proc_noise_var = 0;				// Initial value of 0.  variance in process noise affecting angle (rad^2 * 2^24).
     d30:	10 82       	st	Z, r1
     d32:	11 82       	std	Z+1, r1	; 0x01
     d34:	12 82       	std	Z+2, r1	; 0x02
     d36:	13 82       	std	Z+3, r1	; 0x03
	angle_obs_noise_var = 0;				// Initial value of 0.  variance in observation noise affecting angle (rad^2 * 2^24).  This is the variance of the compass signal noise.
     d38:	10 86       	std	Z+8, r1	; 0x08
     d3a:	11 86       	std	Z+9, r1	; 0x09
     d3c:	12 86       	std	Z+10, r1	; 0x0a
     d3e:	13 86       	std	Z+11, r1	; 0x0b
	angle_pred = 0;							// Initial value of 0.  predicted angle (radians*2^24) at current time, based only on past information
     d40:	10 aa       	std	Z+48, r1	; 0x30
     d42:	11 aa       	std	Z+49, r1	; 0x31
     d44:	12 aa       	std	Z+50, r1	; 0x32
     d46:	13 aa       	std	Z+51, r1	; 0x33
	angle_est = 0;							// Initial value of 0.  estimated angle (radians*2^24) at current time, updated with latest measurements
     d48:	10 ae       	std	Z+56, r1	; 0x38
     d4a:	11 ae       	std	Z+57, r1	; 0x39
     d4c:	12 ae       	std	Z+58, r1	; 0x3a
     d4e:	13 ae       	std	Z+59, r1	; 0x3b
	rate_pred = 0;							// Initial value of 0.  predicted angular velocity (radians/sec * 2^24) at current time, based only on past information
     d50:	14 aa       	std	Z+52, r1	; 0x34
     d52:	15 aa       	std	Z+53, r1	; 0x35
     d54:	16 aa       	std	Z+54, r1	; 0x36
     d56:	17 aa       	std	Z+55, r1	; 0x37
	rate_est = 0;							// Initial value of 0.  estimated angular velocity (radians/sec * 2^24), updated with latest measurements
     d58:	14 ae       	std	Z+60, r1	; 0x3c
     d5a:	15 ae       	std	Z+61, r1	; 0x3d
     d5c:	16 ae       	std	Z+62, r1	; 0x3e
     d5e:	17 ae       	std	Z+63, r1	; 0x3f
	est_cov_apriori[0] = 0;					// Initial value of 0.  a-priori estimate covariance matrix (calculated after prediction step, befure updating with measurements)
     d60:	10 8a       	std	Z+16, r1	; 0x10
     d62:	11 8a       	std	Z+17, r1	; 0x11
     d64:	12 8a       	std	Z+18, r1	; 0x12
     d66:	13 8a       	std	Z+19, r1	; 0x13
	est_cov_apriori[1] = 0;					// Initial value of 0.  a-priori estimate covariance matrix (calculated after prediction step, befure updating with measurements)
     d68:	14 8a       	std	Z+20, r1	; 0x14
     d6a:	15 8a       	std	Z+21, r1	; 0x15
     d6c:	16 8a       	std	Z+22, r1	; 0x16
     d6e:	17 8a       	std	Z+23, r1	; 0x17
	est_cov_apriori[2] = 0;					// Initial value of 0.  a-priori estimate covariance matrix (calculated after prediction step, befure updating with measurements)
     d70:	10 8e       	std	Z+24, r1	; 0x18
     d72:	11 8e       	std	Z+25, r1	; 0x19
     d74:	12 8e       	std	Z+26, r1	; 0x1a
     d76:	13 8e       	std	Z+27, r1	; 0x1b
	est_cov_apriori[3] = 0;					// Initial value of 0.  a-priori estimate covariance matrix (calculated after prediction step, befure updating with measurements)
     d78:	14 8e       	std	Z+28, r1	; 0x1c
     d7a:	15 8e       	std	Z+29, r1	; 0x1d
     d7c:	16 8e       	std	Z+30, r1	; 0x1e
     d7e:	17 8e       	std	Z+31, r1	; 0x1f
	est_cov_aposteriori[0] = 0;				// Initial value of 0.  a-posteriori estimate covariance matrix (calculated after estimates are updated with measurements)
     d80:	10 a2       	std	Z+32, r1	; 0x20
     d82:	11 a2       	std	Z+33, r1	; 0x21
     d84:	12 a2       	std	Z+34, r1	; 0x22
     d86:	13 a2       	std	Z+35, r1	; 0x23
	est_cov_aposteriori[1] = 0;				// Initial value of 0.  a-posteriori estimate covariance matrix (calculated after estimates are updated with measurements)
     d88:	14 a2       	std	Z+36, r1	; 0x24
     d8a:	15 a2       	std	Z+37, r1	; 0x25
     d8c:	16 a2       	std	Z+38, r1	; 0x26
     d8e:	17 a2       	std	Z+39, r1	; 0x27
	est_cov_aposteriori[2] = 0;				// Initial value of 0.  a-posteriori estimate covariance matrix (calculated after estimates are updated with measurements)
     d90:	10 a6       	std	Z+40, r1	; 0x28
     d92:	11 a6       	std	Z+41, r1	; 0x29
     d94:	12 a6       	std	Z+42, r1	; 0x2a
     d96:	13 a6       	std	Z+43, r1	; 0x2b
	est_cov_aposteriori[3] = 0;				// Initial value of 0.  a-posteriori estimate covariance matrix (calculated after estimates are updated with measurements)
     d98:	14 a6       	std	Z+44, r1	; 0x2c
     d9a:	15 a6       	std	Z+45, r1	; 0x2d
     d9c:	16 a6       	std	Z+46, r1	; 0x2e
     d9e:	17 a6       	std	Z+47, r1	; 0x2f

	return;
} // end of GyroKalman()
     da0:	08 95       	ret

00000da2 <_GLOBAL__I_XAxisGyroKalman>:
 */

#include "GyroKalman.h"

// definitions
GyroKalman XAxisGyroKalman;	// Kalman filter for x-axis gyro measurement
     da2:	82 ec       	ldi	r24, 0xC2	; 194
     da4:	92 e0       	ldi	r25, 0x02	; 2
     da6:	0e 94 8f 06 	call	0xd1e	; 0xd1e <_ZN10GyroKalmanC1Ev>
GyroKalman YAxisGyroKalman;	// Kalman filter for y-axis gyro measurement
     daa:	82 e0       	ldi	r24, 0x02	; 2
     dac:	93 e0       	ldi	r25, 0x03	; 3
     dae:	0e 94 8f 06 	call	0xd1e	; 0xd1e <_ZN10GyroKalmanC1Ev>
GyroKalman ZAxisGyroKalman;	// Kalman filter for z-axis gyro measurement
     db2:	82 e4       	ldi	r24, 0x42	; 66
     db4:	93 e0       	ldi	r25, 0x03	; 3
     db6:	0e 94 8f 06 	call	0xd1e	; 0xd1e <_ZN10GyroKalmanC1Ev>
	residual_var = constrain(est_cov_apriori[0] + angle_obs_noise_var,1,MAX_LK);	// calculate residual variance
	residual_var_inv = ldivlk(ONE_LK,residual_var);


	return;
} // end of Update_with_Angle()
     dba:	08 95       	ret

00000dbc <_ZN7HMC588310set_offsetElll>:
 * Function:	set_offset()
 * Scope:		public
 * Arguments:	none
 * Description:	Sets offset values for magnetometer
 */
void HMC5883::set_offset(_lAccum offset_x, _lAccum offset_y, _lAccum offset_z)
     dbc:	cf 92       	push	r12
     dbe:	df 92       	push	r13
     dc0:	ef 92       	push	r14
     dc2:	ff 92       	push	r15
{
	offsetx = offset_x;
	offsetx = offset_y;
	offsetx = offset_z;
     dc4:	fc 01       	movw	r30, r24
     dc6:	c7 86       	std	Z+15, r12	; 0x0f
     dc8:	d0 8a       	std	Z+16, r13	; 0x10
     dca:	e1 8a       	std	Z+17, r14	; 0x11
     dcc:	f2 8a       	std	Z+18, r15	; 0x12
}
     dce:	ff 90       	pop	r15
     dd0:	ef 90       	pop	r14
     dd2:	df 90       	pop	r13
     dd4:	cf 90       	pop	r12
     dd6:	08 95       	ret

00000dd8 <_ZN7HMC588319set_mag_declinationEl>:
 * 				between magnetic and true north, where a positive value indicates
 * 				that magnetic north is east of true north.   The _lAccum data type
 * 				implies this number is times 2^24.
 */
void HMC5883::set_mag_declination (_lAccum magdec){
	magnetic_declination = magdec;					// set the magnetic declination as proscribed
     dd8:	fc 01       	movw	r30, r24
     dda:	43 a3       	std	Z+35, r20	; 0x23
     ddc:	54 a3       	std	Z+36, r21	; 0x24
     dde:	65 a3       	std	Z+37, r22	; 0x25
     de0:	76 a3       	std	Z+38, r23	; 0x26
	return;
}
     de2:	08 95       	ret

00000de4 <_Z16HMC5883_data_intv>:
 * Scope:		public
 * Arguments:	none
 * Description:	Increments counter which tells new data is ready
 */
void HMC5883::data_int(void) {
	datacount++;
     de4:	80 91 a9 03 	lds	r24, 0x03A9
     de8:	8f 5f       	subi	r24, 0xFF	; 255
     dea:	80 93 a9 03 	sts	0x03A9, r24
 */
 void HMC5883_data_int(void)
 {
	 Hmc5883.data_int();
	 return;
 }
     dee:	08 95       	ret

00000df0 <_GLOBAL__I_Hmc5883>:
 * Scope:		Public
 * Arguments:	None
 * Description:	Constructor for HMC5883 object
 */
HMC5883::HMC5883(void) {
	identity[0] = 0;					// initialize to zero.  first byte of identifier of device.  must be ascii H when read
     df0:	10 92 82 03 	sts	0x0382, r1
	identity[1] = 0;					// initialize to zero.  second byte of identifier of device.  must be ascii 4 when read
     df4:	10 92 83 03 	sts	0x0383, r1
	identity[2] = 0;					// initialize to zero.  third byte of identifier of device.  must be ascii 3 when read
     df8:	10 92 84 03 	sts	0x0384, r1
	offsetx = 0;						// initialize to zero.  offset for x-axis reading
     dfc:	10 92 91 03 	sts	0x0391, r1
     e00:	10 92 92 03 	sts	0x0392, r1
     e04:	10 92 93 03 	sts	0x0393, r1
     e08:	10 92 94 03 	sts	0x0394, r1
	offsety = 0;						// initialize to zero.  offset for y-axis reading
     e0c:	10 92 95 03 	sts	0x0395, r1
     e10:	10 92 96 03 	sts	0x0396, r1
     e14:	10 92 97 03 	sts	0x0397, r1
     e18:	10 92 98 03 	sts	0x0398, r1
	offsetz = 0;						// initialize to zero.  offset for z-axis reading
     e1c:	10 92 99 03 	sts	0x0399, r1
     e20:	10 92 9a 03 	sts	0x039A, r1
     e24:	10 92 9b 03 	sts	0x039B, r1
     e28:	10 92 9c 03 	sts	0x039C, r1
	magX = 0;							// initialize to zero.  magnetic reading in x-axis, in ADC reading counts
     e2c:	10 92 85 03 	sts	0x0385, r1
     e30:	10 92 86 03 	sts	0x0386, r1
     e34:	10 92 87 03 	sts	0x0387, r1
     e38:	10 92 88 03 	sts	0x0388, r1
	magY = 0;							// initialize to zero.  magnetic reading in x-axis, in ADC reading counts
     e3c:	10 92 89 03 	sts	0x0389, r1
     e40:	10 92 8a 03 	sts	0x038A, r1
     e44:	10 92 8b 03 	sts	0x038B, r1
     e48:	10 92 8c 03 	sts	0x038C, r1
	magZ = 0;							// initialize to zero.  magnetic reading in x-axis, in ADC reading counts
     e4c:	10 92 8d 03 	sts	0x038D, r1
     e50:	10 92 8e 03 	sts	0x038E, r1
     e54:	10 92 8f 03 	sts	0x038F, r1
     e58:	10 92 90 03 	sts	0x0390, r1
	magnetic_declination = 0;			// initialize to zero.  magnetic declination, in radians.  This is the difference between magnetic and true north, where a positive value indicates that magnetic north is east of true north.   The _lAccum data type implies this number is times 2^24.
     e5c:	10 92 a5 03 	sts	0x03A5, r1
     e60:	10 92 a6 03 	sts	0x03A6, r1
     e64:	10 92 a7 03 	sts	0x03A7, r1
     e68:	10 92 a8 03 	sts	0x03A8, r1
	heading = 0;						// magnetic heading, in radians.  A heading of zero indicates due north, while a heading of pi indicates due south.
     e6c:	10 92 a1 03 	sts	0x03A1, r1
     e70:	10 92 a2 03 	sts	0x03A2, r1
     e74:	10 92 a3 03 	sts	0x03A3, r1
     e78:	10 92 a4 03 	sts	0x03A4, r1
#if MAGGAIN_SELDEFAULT == MAGRANGE_SEL_0_88	// if default range is set to +-0.88Ga
	Gauss_per_LSb = GAUSSPERLSB_0_88;		// set correct scale factor of Gauss per LSb (least significant bit).  The _lAccum data type implies it is times 2^24
#elif MAGGAIN_SELDEFAULT == MAGRANGE_SEL_1_3// if default range is set to +-1.3Ga
	Gauss_per_LSb = GAUSSPERLSB_1_3;		// set correct scale factor of Gauss per LSb (least significant bit).  The _lAccum data type implies it is times 2^24
     e7c:	8f e1       	ldi	r24, 0x1F	; 31
     e7e:	9c e3       	ldi	r25, 0x3C	; 60
     e80:	a0 e0       	ldi	r26, 0x00	; 0
     e82:	b0 e0       	ldi	r27, 0x00	; 0
     e84:	80 93 9d 03 	sts	0x039D, r24
     e88:	90 93 9e 03 	sts	0x039E, r25
     e8c:	a0 93 9f 03 	sts	0x039F, r26
     e90:	b0 93 a0 03 	sts	0x03A0, r27
#elif MAGGAIN_SELDEFAULT == MAGRANGE_SEL_8_1// if default range is set to +-8.1Ga
	Gauss_per_LSb = GAUSSPERLSB_8_1;		// set correct scale factor of Gauss per LSb (least significant bit).  The _lAccum data type implies it is times 2^24
#else										// if default range isn't a valid value
	Gauss_per_LSb = 0;						// set zero scale factor - no measurement.  This would imply the user set an invalid default value and an invalid initialization setting
#endif
	datacount = 0;						// Initial value of 0.  this counter increments whenever new data is available, and decrements when it is read
     e94:	10 92 a9 03 	sts	0x03A9, r1
 */
 void HMC5883_data_int(void)
 {
	 Hmc5883.data_int();
	 return;
 }
     e98:	08 95       	ret

00000e9a <_ZN7HMC58835writeEhh>:
 * Function:	write()
 * Scope:		private
 * Arguments:	None
 * Description:	This function writes the specified data at the specified address of the HMC5883
 */
void HMC5883::write(byte addr, byte data) {
     e9a:	ef 92       	push	r14
     e9c:	ff 92       	push	r15
     e9e:	0f 93       	push	r16
     ea0:	1f 93       	push	r17
     ea2:	16 2f       	mov	r17, r22
     ea4:	04 2f       	mov	r16, r20
	Wire.beginTransmission(COMPASS_ADDRESS);	// Begin I2C transmission with the magnetometer
     ea6:	80 e8       	ldi	r24, 0x80	; 128
     ea8:	e8 2e       	mov	r14, r24
     eaa:	82 e0       	ldi	r24, 0x02	; 2
     eac:	f8 2e       	mov	r15, r24
     eae:	c7 01       	movw	r24, r14
     eb0:	6e e1       	ldi	r22, 0x1E	; 30
     eb2:	70 e0       	ldi	r23, 0x00	; 0
     eb4:	0e 94 a1 03 	call	0x742	; 0x742 <_ZN7TwoWire17beginTransmissionEi>
	Wire.write(addr);							// Tell magnetometer which register we are writing to
     eb8:	c7 01       	movw	r24, r14
     eba:	61 2f       	mov	r22, r17
     ebc:	0e 94 23 04 	call	0x846	; 0x846 <_ZN7TwoWire5writeEh>
	Wire.write(data);							// write specified value to register
     ec0:	c7 01       	movw	r24, r14
     ec2:	60 2f       	mov	r22, r16
     ec4:	0e 94 23 04 	call	0x846	; 0x846 <_ZN7TwoWire5writeEh>
	Wire.endTransmission();						// end transmission
     ec8:	c7 01       	movw	r24, r14
     eca:	0e 94 66 04 	call	0x8cc	; 0x8cc <_ZN7TwoWire15endTransmissionEv>
	return;
}
     ece:	1f 91       	pop	r17
     ed0:	0f 91       	pop	r16
     ed2:	ff 90       	pop	r15
     ed4:	ef 90       	pop	r14
     ed6:	08 95       	ret

00000ed8 <_ZN7HMC58834readEhhPh>:
 * Scope:		private
 * Arguments:	None
 * Description:	This function reads the specified number of bytes, starting from the specified
 * 				address of the HMC5883.  It places this data in the specified databuffer.
 */
boolean HMC5883::read(byte startaddr, byte numbytes, byte * databuffer) {
     ed8:	0f 93       	push	r16
     eda:	1f 93       	push	r17
     edc:	cf 93       	push	r28
     ede:	df 93       	push	r29
     ee0:	16 2f       	mov	r17, r22
     ee2:	04 2f       	mov	r16, r20
     ee4:	e9 01       	movw	r28, r18
	boolean rtn = true;	// value to return (true or false for success or failure)
	byte i = 0;			// initialize index used for counting received bytes

	Wire.beginTransmission(COMPASS_ADDRESS);			// Begin I2C transmission with the magnetometer
     ee6:	80 e8       	ldi	r24, 0x80	; 128
     ee8:	92 e0       	ldi	r25, 0x02	; 2
     eea:	6e e1       	ldi	r22, 0x1E	; 30
     eec:	70 e0       	ldi	r23, 0x00	; 0
     eee:	0e 94 a1 03 	call	0x742	; 0x742 <_ZN7TwoWire17beginTransmissionEi>
	Wire.write(startaddr);							// send starting address to read from
     ef2:	80 e8       	ldi	r24, 0x80	; 128
     ef4:	92 e0       	ldi	r25, 0x02	; 2
     ef6:	61 2f       	mov	r22, r17
     ef8:	0e 94 23 04 	call	0x846	; 0x846 <_ZN7TwoWire5writeEh>
	Wire.endTransmission();							// end I2C transmission
     efc:	80 e8       	ldi	r24, 0x80	; 128
     efe:	92 e0       	ldi	r25, 0x02	; 2
     f00:	0e 94 66 04 	call	0x8cc	; 0x8cc <_ZN7TwoWire15endTransmissionEv>

	Wire.requestFrom((byte)COMPASS_ADDRESS,numbytes);		// request specified number of bytes from HMC5883
     f04:	80 e8       	ldi	r24, 0x80	; 128
     f06:	92 e0       	ldi	r25, 0x02	; 2
     f08:	6e e1       	ldi	r22, 0x1E	; 30
     f0a:	40 2f       	mov	r20, r16
     f0c:	0e 94 77 04 	call	0x8ee	; 0x8ee <_ZN7TwoWire11requestFromEhh>
     f10:	10 e0       	ldi	r17, 0x00	; 0
     f12:	09 c0       	rjmp	.+18     	; 0xf26 <_ZN7HMC58834readEhhPh+0x4e>
	while(Wire.available())							// while data is available on I2C bus
	{
		*(databuffer+i) = Wire.read();				// receive one byte
     f14:	80 e8       	ldi	r24, 0x80	; 128
     f16:	92 e0       	ldi	r25, 0x02	; 2
     f18:	0e 94 b4 03 	call	0x768	; 0x768 <_ZN7TwoWire4readEv>
     f1c:	fe 01       	movw	r30, r28
     f1e:	e1 0f       	add	r30, r17
     f20:	f1 1d       	adc	r31, r1
     f22:	80 83       	st	Z, r24
		i++;										// increment counter of received bytes
     f24:	1f 5f       	subi	r17, 0xFF	; 255
	Wire.beginTransmission(COMPASS_ADDRESS);			// Begin I2C transmission with the magnetometer
	Wire.write(startaddr);							// send starting address to read from
	Wire.endTransmission();							// end I2C transmission

	Wire.requestFrom((byte)COMPASS_ADDRESS,numbytes);		// request specified number of bytes from HMC5883
	while(Wire.available())							// while data is available on I2C bus
     f26:	80 e8       	ldi	r24, 0x80	; 128
     f28:	92 e0       	ldi	r25, 0x02	; 2
     f2a:	0e 94 ab 03 	call	0x756	; 0x756 <_ZN7TwoWire9availableEv>
     f2e:	89 2b       	or	r24, r25
     f30:	89 f7       	brne	.-30     	; 0xf14 <_ZN7HMC58834readEhhPh+0x3c>
	{
		*(databuffer+i) = Wire.read();				// receive one byte
		i++;										// increment counter of received bytes
	}
	Wire.endTransmission();							// end I2C transmission
     f32:	80 e8       	ldi	r24, 0x80	; 128
     f34:	92 e0       	ldi	r25, 0x02	; 2
     f36:	0e 94 66 04 	call	0x8cc	; 0x8cc <_ZN7TwoWire15endTransmissionEv>
     f3a:	80 e0       	ldi	r24, 0x00	; 0
     f3c:	10 17       	cp	r17, r16
     f3e:	09 f4       	brne	.+2      	; 0xf42 <_ZN7HMC58834readEhhPh+0x6a>
     f40:	81 e0       	ldi	r24, 0x01	; 1
	if (i != numbytes)								// if number of bytes received does not match request
	{
		rtn = false;								// set return to false to indicate failure
	}
	return rtn;										// return
} // end of read()
     f42:	df 91       	pop	r29
     f44:	cf 91       	pop	r28
     f46:	1f 91       	pop	r17
     f48:	0f 91       	pop	r16
     f4a:	08 95       	ret

00000f4c <_ZN7HMC588310InitializeEhhhh>:
 * Function:	Initialize()
 * Scope:		Public
 * Arguments:	None
 * Description:	This function initializes the HMC5883 device
 */
boolean HMC5883::Initialize(byte SampleAvgSel, byte DataRateSel, byte MeasBiasSel, byte MagRangeSel) {
     f4c:	df 92       	push	r13
     f4e:	ef 92       	push	r14
     f50:	ff 92       	push	r15
     f52:	0f 93       	push	r16
     f54:	1f 93       	push	r17
     f56:	cf 93       	push	r28
     f58:	df 93       	push	r29
     f5a:	ec 01       	movw	r28, r24
     f5c:	f6 2e       	mov	r15, r22
     f5e:	14 2f       	mov	r17, r20
     f60:	d2 2e       	mov	r13, r18
	boolean rtn = true;							// value to return at end of function
	byte	write_value;						// this byte temporarily stores info to transmit to magnetometer

	Wire.begin();								// initialize and begin the I2C communications line
     f62:	80 e8       	ldi	r24, 0x80	; 128
     f64:	92 e0       	ldi	r25, 0x02	; 2
     f66:	0e 94 7b 04 	call	0x8f6	; 0x8f6 <_ZN7TwoWire5beginEv>
	delay(10);									// wait 10 ms
     f6a:	6a e0       	ldi	r22, 0x0A	; 10
     f6c:	70 e0       	ldi	r23, 0x00	; 0
     f6e:	80 e0       	ldi	r24, 0x00	; 0
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <delay>

	// read the identifier letters
	if (!read(IDENTREGA,3,(byte*)&identity))	// read identity bytes from HMC3883
     f76:	ce 01       	movw	r24, r28
     f78:	6a e0       	ldi	r22, 0x0A	; 10
     f7a:	43 e0       	ldi	r20, 0x03	; 3
     f7c:	9e 01       	movw	r18, r28
     f7e:	0e 94 6c 07 	call	0xed8	; 0xed8 <_ZN7HMC58834readEhhPh>
     f82:	68 2f       	mov	r22, r24
	{
		rtn = false;							// if failed to succesfully read, set return value to false, indicating failure
	}

	// check to ensure identifier bytes match expected values for the HMC3883
	if (	(identity[0] != 'H') |				// if the first identifier byte is not 'H'
     f84:	90 e0       	ldi	r25, 0x00	; 0
     f86:	88 81       	ld	r24, Y
     f88:	88 34       	cpi	r24, 0x48	; 72
     f8a:	09 f0       	breq	.+2      	; 0xf8e <_ZN7HMC588310InitializeEhhhh+0x42>
     f8c:	91 e0       	ldi	r25, 0x01	; 1
     f8e:	20 e0       	ldi	r18, 0x00	; 0
     f90:	89 81       	ldd	r24, Y+1	; 0x01
     f92:	84 33       	cpi	r24, 0x34	; 52
     f94:	09 f0       	breq	.+2      	; 0xf98 <_ZN7HMC588310InitializeEhhhh+0x4c>
     f96:	21 e0       	ldi	r18, 0x01	; 1
     f98:	92 2b       	or	r25, r18
     f9a:	29 2f       	mov	r18, r25
     f9c:	30 e0       	ldi	r19, 0x00	; 0
     f9e:	40 e0       	ldi	r20, 0x00	; 0
     fa0:	50 e0       	ldi	r21, 0x00	; 0
     fa2:	8a 81       	ldd	r24, Y+2	; 0x02
     fa4:	83 33       	cpi	r24, 0x33	; 51
     fa6:	11 f0       	breq	.+4      	; 0xfac <_ZN7HMC588310InitializeEhhhh+0x60>
     fa8:	41 e0       	ldi	r20, 0x01	; 1
     faa:	50 e0       	ldi	r21, 0x00	; 0
     fac:	24 2b       	or	r18, r20
     fae:	35 2b       	or	r19, r21
     fb0:	23 2b       	or	r18, r19
     fb2:	11 f0       	breq	.+4      	; 0xfb8 <_ZN7HMC588310InitializeEhhhh+0x6c>
     fb4:	ee 24       	eor	r14, r14
     fb6:	04 c0       	rjmp	.+8      	; 0xfc0 <_ZN7HMC588310InitializeEhhhh+0x74>
     fb8:	86 2f       	mov	r24, r22
     fba:	61 11       	cpse	r22, r1
     fbc:	81 e0       	ldi	r24, 0x01	; 1
     fbe:	e8 2e       	mov	r14, r24
	{
		rtn = false;							// set return value to false, indicating failure
	}

	// prepare to write configuration selections in config register A
	switch (SampleAvgSel)						// determine which bits to set for selected sample average setting
     fc0:	81 e0       	ldi	r24, 0x01	; 1
     fc2:	f8 16       	cp	r15, r24
     fc4:	49 f0       	breq	.+18     	; 0xfd8 <_ZN7HMC588310InitializeEhhhh+0x8c>
     fc6:	f8 16       	cp	r15, r24
     fc8:	48 f0       	brcs	.+18     	; 0xfdc <_ZN7HMC588310InitializeEhhhh+0x90>
     fca:	82 e0       	ldi	r24, 0x02	; 2
     fcc:	f8 16       	cp	r15, r24
     fce:	41 f0       	breq	.+16     	; 0xfe0 <_ZN7HMC588310InitializeEhhhh+0x94>
     fd0:	83 e0       	ldi	r24, 0x03	; 3
     fd2:	f8 16       	cp	r15, r24
     fd4:	39 f4       	brne	.+14     	; 0xfe4 <_ZN7HMC588310InitializeEhhhh+0x98>
     fd6:	07 c0       	rjmp	.+14     	; 0xfe6 <_ZN7HMC588310InitializeEhhhh+0x9a>
     fd8:	40 e2       	ldi	r20, 0x20	; 32
     fda:	06 c0       	rjmp	.+12     	; 0xfe8 <_ZN7HMC588310InitializeEhhhh+0x9c>
     fdc:	40 e0       	ldi	r20, 0x00	; 0
     fde:	04 c0       	rjmp	.+8      	; 0xfe8 <_ZN7HMC588310InitializeEhhhh+0x9c>
     fe0:	40 e4       	ldi	r20, 0x40	; 64
     fe2:	02 c0       	rjmp	.+4      	; 0xfe8 <_ZN7HMC588310InitializeEhhhh+0x9c>
	case SAMPLEAVERAGING_SEL_4:					// if selected 4 samples
		write_value = SAMPLEAVERAGING_4;		// set correct bits for 4 samples
		break;
	case SAMPLEAVERAGING_SEL_8:					// if selected 8 samples
		write_value = SAMPLEAVERAGING_8;		// set correct bits for 8 samples
		break;
     fe4:	ee 24       	eor	r14, r14
     fe6:	40 e6       	ldi	r20, 0x60	; 96
	default:									// if an invalid value is specified
		write_value = SAMPLEAVERANING_SEL_DEFAULT << 5;	// set bits for default value
		rtn = false;							// set return value to false, indicating failure with selection
	}

	switch (DataRateSel)						// determine which bits to set for selected data rate setting
     fe8:	13 30       	cpi	r17, 0x03	; 3
     fea:	99 f0       	breq	.+38     	; 0x1012 <_ZN7HMC588310InitializeEhhhh+0xc6>
     fec:	14 30       	cpi	r17, 0x04	; 4
     fee:	28 f4       	brcc	.+10     	; 0xffa <_ZN7HMC588310InitializeEhhhh+0xae>
     ff0:	11 30       	cpi	r17, 0x01	; 1
     ff2:	59 f0       	breq	.+22     	; 0x100a <_ZN7HMC588310InitializeEhhhh+0xbe>
     ff4:	12 30       	cpi	r17, 0x02	; 2
     ff6:	58 f4       	brcc	.+22     	; 0x100e <_ZN7HMC588310InitializeEhhhh+0xc2>
     ff8:	13 c0       	rjmp	.+38     	; 0x1020 <_ZN7HMC588310InitializeEhhhh+0xd4>
     ffa:	15 30       	cpi	r17, 0x05	; 5
     ffc:	71 f0       	breq	.+28     	; 0x101a <_ZN7HMC588310InitializeEhhhh+0xce>
     ffe:	15 30       	cpi	r17, 0x05	; 5
    1000:	50 f0       	brcs	.+20     	; 0x1016 <_ZN7HMC588310InitializeEhhhh+0xca>
    1002:	48 61       	ori	r20, 0x18	; 24
    1004:	16 30       	cpi	r17, 0x06	; 6
    1006:	59 f4       	brne	.+22     	; 0x101e <_ZN7HMC588310InitializeEhhhh+0xd2>
    1008:	0b c0       	rjmp	.+22     	; 0x1020 <_ZN7HMC588310InitializeEhhhh+0xd4>
	{
	case DATAOUTPUTSEL_0_75HZ:					// if selected 0.75 Hz data rate
		write_value |= DATAOUTPUTRATE_0_75HZ;	// set correct bits for 0.75 Hz data rate
		break;
	case DATAOUTPUTSEL_1_5HZ:					// if selected 1.5 Hz data rate
		write_value |= DATAOUTPUTRATE_1_5HZ;	// set correct bits for 1.5 Hz data rate
    100a:	44 60       	ori	r20, 0x04	; 4
    100c:	09 c0       	rjmp	.+18     	; 0x1020 <_ZN7HMC588310InitializeEhhhh+0xd4>
		break;
	case DATAOUTPUTSEL_3HZ:						// if selected 3 Hz data rate
		write_value |= DATAOUTPUTRATE_3HZ;		// set correct bits for 3 Hz data rate
    100e:	48 60       	ori	r20, 0x08	; 8
    1010:	07 c0       	rjmp	.+14     	; 0x1020 <_ZN7HMC588310InitializeEhhhh+0xd4>
		break;
	case DATAOUTPUTSEL_7_5HZ:					// if selected 7.5 Hz data rate
		write_value |= DATAOUTPUTRATE_7_5HZ;	// set correct bits for 7.5 Hz data rate
    1012:	4c 60       	ori	r20, 0x0C	; 12
    1014:	05 c0       	rjmp	.+10     	; 0x1020 <_ZN7HMC588310InitializeEhhhh+0xd4>
		break;
	case DATAOUTPUTSEL_15HZ:					// if selected 15 Hz data rate
		write_value |= DATAOUTPUTRATE_15HZ;		// set correct bits for 15 Hz data rate
    1016:	40 61       	ori	r20, 0x10	; 16
    1018:	03 c0       	rjmp	.+6      	; 0x1020 <_ZN7HMC588310InitializeEhhhh+0xd4>
		break;
	case DATAOUTPUTSEL_30HZ:					// if selected 30 Hz data rate
		write_value |= DATAOUTPUTRATE_30HZ;		// set correct bits for 30 Hz data rate
    101a:	44 61       	ori	r20, 0x14	; 20
    101c:	01 c0       	rjmp	.+2      	; 0x1020 <_ZN7HMC588310InitializeEhhhh+0xd4>
		break;
	case DATAOUTPUTSEL_75HZ:					// if selected 75 Hz data rate
		write_value |= DATAOUTPUTRATE_75HZ;		// set correct bits for 75 Hz data rate
		break;
	default:									// if an invalid value is specified
		write_value |= DATAOUTPUTSEL_DEFAULT << 2;	// set bits for default value
    101e:	ee 24       	eor	r14, r14
		rtn = false;							// set return value to false, indicating failure with selection
	}

	switch (MeasBiasSel)						// determine which bits to set for selected measurement configuration bits
    1020:	81 e0       	ldi	r24, 0x01	; 1
    1022:	d8 16       	cp	r13, r24
    1024:	39 f0       	breq	.+14     	; 0x1034 <_ZN7HMC588310InitializeEhhhh+0xe8>
    1026:	d8 16       	cp	r13, r24
    1028:	40 f0       	brcs	.+16     	; 0x103a <_ZN7HMC588310InitializeEhhhh+0xee>
    102a:	82 e0       	ldi	r24, 0x02	; 2
    102c:	d8 16       	cp	r13, r24
    102e:	21 f0       	breq	.+8      	; 0x1038 <_ZN7HMC588310InitializeEhhhh+0xec>
    1030:	ee 24       	eor	r14, r14
    1032:	03 c0       	rjmp	.+6      	; 0x103a <_ZN7HMC588310InitializeEhhhh+0xee>
	{
	case NORMALOPERATION_SEL:					// if selected normal operation
		write_value |= NORMALOPERATION;			// set correct bits for normal operation
		break;
	case POSITIVEBIASCONFIG_SEL:				// if selected operation with positive bias
		write_value |= POSITIVEBIASCONFIG;		// set correct bits for operation with positive bias
    1034:	41 60       	ori	r20, 0x01	; 1
    1036:	01 c0       	rjmp	.+2      	; 0x103a <_ZN7HMC588310InitializeEhhhh+0xee>
		break;
	case NEGATIVEBIASCONFIG_SEL:				// if selected operation with negative bias
		write_value |= NEGATIVEBIASCONFIG;		// set correct bits for operation with negative bias
    1038:	42 60       	ori	r20, 0x02	; 2
	default:									// if invalid value is specified
		write_value |= BIASSEL_DEFAULT;			// set bits for default value
		rtn = false;							// set return value to fale, indicating failure with selection
	}

	write(CONFIGREGA,write_value);				// write specified value in Config Register A
    103a:	ce 01       	movw	r24, r28
    103c:	60 e0       	ldi	r22, 0x00	; 0
    103e:	0e 94 4d 07 	call	0xe9a	; 0xe9a <_ZN7HMC58835writeEhh>
	delay(50);									// wait 50 ms
    1042:	62 e3       	ldi	r22, 0x32	; 50
    1044:	70 e0       	ldi	r23, 0x00	; 0
    1046:	80 e0       	ldi	r24, 0x00	; 0
    1048:	90 e0       	ldi	r25, 0x00	; 0
    104a:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <delay>

	// prepare to write selections in config register B
	switch (MagRangeSel)						// determine which bits to set for magnetic range selection
    104e:	03 30       	cpi	r16, 0x03	; 3
    1050:	79 f1       	breq	.+94     	; 0x10b0 <_ZN7HMC588310InitializeEhhhh+0x164>
    1052:	04 30       	cpi	r16, 0x04	; 4
    1054:	28 f4       	brcc	.+10     	; 0x1060 <_ZN7HMC588310InitializeEhhhh+0x114>
    1056:	01 30       	cpi	r16, 0x01	; 1
    1058:	c1 f0       	breq	.+48     	; 0x108a <_ZN7HMC588310InitializeEhhhh+0x13e>
    105a:	02 30       	cpi	r16, 0x02	; 2
    105c:	f8 f4       	brcc	.+62     	; 0x109c <_ZN7HMC588310InitializeEhhhh+0x150>
    105e:	0b c0       	rjmp	.+22     	; 0x1076 <_ZN7HMC588310InitializeEhhhh+0x12a>
    1060:	05 30       	cpi	r16, 0x05	; 5
    1062:	d1 f1       	breq	.+116    	; 0x10d8 <_ZN7HMC588310InitializeEhhhh+0x18c>
    1064:	05 30       	cpi	r16, 0x05	; 5
    1066:	70 f1       	brcs	.+92     	; 0x10c4 <_ZN7HMC588310InitializeEhhhh+0x178>
    1068:	06 30       	cpi	r16, 0x06	; 6
    106a:	09 f4       	brne	.+2      	; 0x106e <_ZN7HMC588310InitializeEhhhh+0x122>
    106c:	3f c0       	rjmp	.+126    	; 0x10ec <_ZN7HMC588310InitializeEhhhh+0x1a0>
    106e:	07 30       	cpi	r16, 0x07	; 7
    1070:	09 f0       	breq	.+2      	; 0x1074 <_ZN7HMC588310InitializeEhhhh+0x128>
    1072:	50 c0       	rjmp	.+160    	; 0x1114 <_ZN7HMC588310InitializeEhhhh+0x1c8>
    1074:	45 c0       	rjmp	.+138    	; 0x1100 <_ZN7HMC588310InitializeEhhhh+0x1b4>
	{
	case MAGRANGE_SEL_0_88:						// if selected +-0.88 Gauss full-scale range
		write_value = MAGRANGE_0_88;			// set correct bits for +-0.88 Gauss full-scale range
		Gauss_per_LSb = GAUSSPERLSB_0_88;		// set correct scale factor of Gauss per LSb (least significant bit).  The _lAccum data type implies it is times 2^24
    1076:	86 ed       	ldi	r24, 0xD6	; 214
    1078:	9f e2       	ldi	r25, 0x2F	; 47
    107a:	a0 e0       	ldi	r26, 0x00	; 0
    107c:	b0 e0       	ldi	r27, 0x00	; 0
    107e:	8b 8f       	std	Y+27, r24	; 0x1b
    1080:	9c 8f       	std	Y+28, r25	; 0x1c
    1082:	ad 8f       	std	Y+29, r26	; 0x1d
    1084:	be 8f       	std	Y+30, r27	; 0x1e
    1086:	40 e0       	ldi	r20, 0x00	; 0
    1088:	4f c0       	rjmp	.+158    	; 0x1128 <_ZN7HMC588310InitializeEhhhh+0x1dc>
		break;
	case MAGRANGE_SEL_1_3:						// if selected +-1.3 Gauss full-scale range
		write_value = MAGRANGE_1_3;				// set correct bits for +-1.3 Gauss full-scale range
		Gauss_per_LSb = GAUSSPERLSB_1_3;		// set correct scale factor of Gauss per LSb (least significant bit).  The _lAccum data type implies it is times 2^24
    108a:	8f e1       	ldi	r24, 0x1F	; 31
    108c:	9c e3       	ldi	r25, 0x3C	; 60
    108e:	a0 e0       	ldi	r26, 0x00	; 0
    1090:	b0 e0       	ldi	r27, 0x00	; 0
    1092:	8b 8f       	std	Y+27, r24	; 0x1b
    1094:	9c 8f       	std	Y+28, r25	; 0x1c
    1096:	ad 8f       	std	Y+29, r26	; 0x1d
    1098:	be 8f       	std	Y+30, r27	; 0x1e
    109a:	45 c0       	rjmp	.+138    	; 0x1126 <_ZN7HMC588310InitializeEhhhh+0x1da>
		break;
	case MAGRANGE_SEL_1_9:						// if selected +-1.9 Gauss full-scale range
		write_value = MAGRANGE_1_9;				// set correct bits for +-1.9 Gauss full-scale range
		Gauss_per_LSb = GAUSSPERLSB_1_9;		// set correct scale factor of Gauss per LSb (least significant bit).  The _lAccum data type implies it is times 2^24
    109c:	8c ee       	ldi	r24, 0xEC	; 236
    109e:	9f e4       	ldi	r25, 0x4F	; 79
    10a0:	a0 e0       	ldi	r26, 0x00	; 0
    10a2:	b0 e0       	ldi	r27, 0x00	; 0
    10a4:	8b 8f       	std	Y+27, r24	; 0x1b
    10a6:	9c 8f       	std	Y+28, r25	; 0x1c
    10a8:	ad 8f       	std	Y+29, r26	; 0x1d
    10aa:	be 8f       	std	Y+30, r27	; 0x1e
    10ac:	40 e4       	ldi	r20, 0x40	; 64
    10ae:	3c c0       	rjmp	.+120    	; 0x1128 <_ZN7HMC588310InitializeEhhhh+0x1dc>
		break;
	case MAGRANGE_SEL_2_5:						// if selected +-2.5 Gauss full-scale range
		write_value = MAGRANGE_2_5;				// set correct bits for +-2.5 Gauss full-scale range
		Gauss_per_LSb = GAUSSPERLSB_2_5;		// set correct scale factor of Gauss per LSb (least significant bit).  The _lAccum data type implies it is times 2^24
    10b0:	8c e4       	ldi	r24, 0x4C	; 76
    10b2:	93 e6       	ldi	r25, 0x63	; 99
    10b4:	a0 e0       	ldi	r26, 0x00	; 0
    10b6:	b0 e0       	ldi	r27, 0x00	; 0
    10b8:	8b 8f       	std	Y+27, r24	; 0x1b
    10ba:	9c 8f       	std	Y+28, r25	; 0x1c
    10bc:	ad 8f       	std	Y+29, r26	; 0x1d
    10be:	be 8f       	std	Y+30, r27	; 0x1e
    10c0:	40 e6       	ldi	r20, 0x60	; 96
    10c2:	32 c0       	rjmp	.+100    	; 0x1128 <_ZN7HMC588310InitializeEhhhh+0x1dc>
		break;
	case MAGRANGE_SEL_4_0:						// if selected +-4.0 Gauss full-scale range
		write_value = MAGRANGE_4_0;				// set correct bits for +-4.0 Gauss full-scale range
		Gauss_per_LSb = GAUSSPERLSB_4_0;		// set correct scale factor of Gauss per LSb (least significant bit).  The _lAccum data type implies it is times 2^24
    10c4:	82 ef       	ldi	r24, 0xF2	; 242
    10c6:	94 e9       	ldi	r25, 0x94	; 148
    10c8:	a0 e0       	ldi	r26, 0x00	; 0
    10ca:	b0 e0       	ldi	r27, 0x00	; 0
    10cc:	8b 8f       	std	Y+27, r24	; 0x1b
    10ce:	9c 8f       	std	Y+28, r25	; 0x1c
    10d0:	ad 8f       	std	Y+29, r26	; 0x1d
    10d2:	be 8f       	std	Y+30, r27	; 0x1e
    10d4:	40 e8       	ldi	r20, 0x80	; 128
    10d6:	28 c0       	rjmp	.+80     	; 0x1128 <_ZN7HMC588310InitializeEhhhh+0x1dc>
		break;
	case MAGRANGE_SEL_4_7:						// if selected +-4.7 Gauss full-scale range
		write_value = MAGRANGE_4_7;				// set correct bits for +-4.7 Gauss full-scale range
		Gauss_per_LSb = GAUSSPERLSB_4_7;		// set correct scale factor of Gauss per LSb (least significant bit).  The _lAccum data type implies it is times 2^24
    10d8:	8a e0       	ldi	r24, 0x0A	; 10
    10da:	98 ea       	ldi	r25, 0xA8	; 168
    10dc:	a0 e0       	ldi	r26, 0x00	; 0
    10de:	b0 e0       	ldi	r27, 0x00	; 0
    10e0:	8b 8f       	std	Y+27, r24	; 0x1b
    10e2:	9c 8f       	std	Y+28, r25	; 0x1c
    10e4:	ad 8f       	std	Y+29, r26	; 0x1d
    10e6:	be 8f       	std	Y+30, r27	; 0x1e
    10e8:	40 ea       	ldi	r20, 0xA0	; 160
    10ea:	1e c0       	rjmp	.+60     	; 0x1128 <_ZN7HMC588310InitializeEhhhh+0x1dc>
		break;
	case MAGRANGE_SEL_5_6:						// if selected +-5.6 Gauss full-scale range
		write_value = MAGRANGE_5_6;				// set correct bits for +-5.6 Gauss full-scale range
		Gauss_per_LSb = GAUSSPERLSB_5_6;		// set correct scale factor of Gauss per LSb (least significant bit).  The _lAccum data type implies it is times 2^24
    10ec:	88 e9       	ldi	r24, 0x98	; 152
    10ee:	96 ec       	ldi	r25, 0xC6	; 198
    10f0:	a0 e0       	ldi	r26, 0x00	; 0
    10f2:	b0 e0       	ldi	r27, 0x00	; 0
    10f4:	8b 8f       	std	Y+27, r24	; 0x1b
    10f6:	9c 8f       	std	Y+28, r25	; 0x1c
    10f8:	ad 8f       	std	Y+29, r26	; 0x1d
    10fa:	be 8f       	std	Y+30, r27	; 0x1e
    10fc:	40 ec       	ldi	r20, 0xC0	; 192
    10fe:	14 c0       	rjmp	.+40     	; 0x1128 <_ZN7HMC588310InitializeEhhhh+0x1dc>
		break;
	case MAGRANGE_SEL_8_1:						// if selected +-8.1 Gauss full-scale range
		write_value = MAGRANGE_8_1;				// set correct bits for +-8.1 Gauss full-scale range
		Gauss_per_LSb = GAUSSPERLSB_8_1;		// set correct scale factor of Gauss per LSb (least significant bit).  The _lAccum data type implies it is times 2^24
    1100:	80 ef       	ldi	r24, 0xF0	; 240
    1102:	9c e1       	ldi	r25, 0x1C	; 28
    1104:	a1 e0       	ldi	r26, 0x01	; 1
    1106:	b0 e0       	ldi	r27, 0x00	; 0
    1108:	8b 8f       	std	Y+27, r24	; 0x1b
    110a:	9c 8f       	std	Y+28, r25	; 0x1c
    110c:	ad 8f       	std	Y+29, r26	; 0x1d
    110e:	be 8f       	std	Y+30, r27	; 0x1e
    1110:	40 ee       	ldi	r20, 0xE0	; 224
    1112:	0a c0       	rjmp	.+20     	; 0x1128 <_ZN7HMC588310InitializeEhhhh+0x1dc>
	default:									// if invalid value is specified
		write_value = MAGGAIN_SELDEFAULT << 5;	// set bits for default value
#if MAGGAIN_SELDEFAULT == MAGRANGE_SEL_0_88		// if default range is set to +-0.88Ga
		Gauss_per_LSb = GAUSSPERLSB_0_88;		// set correct scale factor of Gauss per LSb (least significant bit).  The _lAccum data type implies it is times 2^24
#elif MAGGAIN_SELDEFAULT == MAGRANGE_SEL_1_3	// if default range is set to +-1.3Ga
		Gauss_per_LSb = GAUSSPERLSB_1_3;		// set correct scale factor of Gauss per LSb (least significant bit).  The _lAccum data type implies it is times 2^24
    1114:	8f e1       	ldi	r24, 0x1F	; 31
    1116:	9c e3       	ldi	r25, 0x3C	; 60
    1118:	a0 e0       	ldi	r26, 0x00	; 0
    111a:	b0 e0       	ldi	r27, 0x00	; 0
    111c:	8b 8f       	std	Y+27, r24	; 0x1b
    111e:	9c 8f       	std	Y+28, r25	; 0x1c
    1120:	ad 8f       	std	Y+29, r26	; 0x1d
    1122:	be 8f       	std	Y+30, r27	; 0x1e
    1124:	ee 24       	eor	r14, r14
    1126:	40 e2       	ldi	r20, 0x20	; 32
		Gauss_per_LSb = 0;						// set zero scale factor - no measurement.  This would imply the user set an invalid default value and an invalid initialization setting
#endif
		rtn = false;							// set return value to fale, indicating failure with selection
}

	write(CONFIGREGB,write_value);				// write specified value in config register B
    1128:	ce 01       	movw	r24, r28
    112a:	61 e0       	ldi	r22, 0x01	; 1
    112c:	0e 94 4d 07 	call	0xe9a	; 0xe9a <_ZN7HMC58835writeEhh>
	delay(50);									// wait 50 ms
    1130:	62 e3       	ldi	r22, 0x32	; 50
    1132:	70 e0       	ldi	r23, 0x00	; 0
    1134:	80 e0       	ldi	r24, 0x00	; 0
    1136:	90 e0       	ldi	r25, 0x00	; 0
    1138:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <delay>

	// prepare to write selections in mode register
	write_value = CONTINUOUSCONVERSION;			// set mode to continuous conversion
	write(MODEREG,write_value);					// write specified value in mode register
    113c:	ce 01       	movw	r24, r28
    113e:	62 e0       	ldi	r22, 0x02	; 2
    1140:	40 e0       	ldi	r20, 0x00	; 0
    1142:	0e 94 4d 07 	call	0xe9a	; 0xe9a <_ZN7HMC58835writeEhh>
	delay(50);									// wait 50 ms
    1146:	62 e3       	ldi	r22, 0x32	; 50
    1148:	70 e0       	ldi	r23, 0x00	; 0
    114a:	80 e0       	ldi	r24, 0x00	; 0
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <delay>

	// DRDY is connected to INT 1 on pin D3. Enable interrupt on INT1
	attachInterrupt(1,HMC5883_data_int,RISING);
    1152:	81 e0       	ldi	r24, 0x01	; 1
    1154:	62 ef       	ldi	r22, 0xF2	; 242
    1156:	76 e0       	ldi	r23, 0x06	; 6
    1158:	43 e0       	ldi	r20, 0x03	; 3
    115a:	50 e0       	ldi	r21, 0x00	; 0
    115c:	0e 94 eb 0c 	call	0x19d6	; 0x19d6 <attachInterrupt>

	return rtn;									// return
}
    1160:	8e 2d       	mov	r24, r14
    1162:	df 91       	pop	r29
    1164:	cf 91       	pop	r28
    1166:	1f 91       	pop	r17
    1168:	0f 91       	pop	r16
    116a:	ff 90       	pop	r15
    116c:	ef 90       	pop	r14
    116e:	df 90       	pop	r13
    1170:	08 95       	ret

00001172 <loop>:

// The loop function is called in an endless loop
void loop()
{
//Add your repeated code here
	if (micros() - loopstarttime_us >= FASTLOOP_TIME_US)	// if fast loop sample time has elapsed
    1172:	0e 94 bf 0d 	call	0x1b7e	; 0x1b7e <micros>
    1176:	20 91 aa 03 	lds	r18, 0x03AA
    117a:	30 91 ab 03 	lds	r19, 0x03AB
    117e:	40 91 ac 03 	lds	r20, 0x03AC
    1182:	50 91 ad 03 	lds	r21, 0x03AD
    1186:	62 1b       	sub	r22, r18
    1188:	73 0b       	sbc	r23, r19
    118a:	84 0b       	sbc	r24, r20
    118c:	95 0b       	sbc	r25, r21
    118e:	60 54       	subi	r22, 0x40	; 64
    1190:	72 44       	sbci	r23, 0x42	; 66
    1192:	8f 40       	sbci	r24, 0x0F	; 15
    1194:	90 40       	sbci	r25, 0x00	; 0
    1196:	08 f4       	brcc	.+2      	; 0x119a <loop+0x28>
    1198:	74 c0       	rjmp	.+232    	; 0x1282 <loop+0x110>
	{
	loopstarttime_us = micros();							// begin new loop iteration, and record new starting time
    119a:	0e 94 bf 0d 	call	0x1b7e	; 0x1b7e <micros>
    119e:	60 93 aa 03 	sts	0x03AA, r22
    11a2:	70 93 ab 03 	sts	0x03AB, r23
    11a6:	80 93 ac 03 	sts	0x03AC, r24
    11aa:	90 93 ad 03 	sts	0x03AD, r25
	{
		Serial.println("No Magnetic Data Ready");
	}
#endif

	templAccum1 = itolk(1);
    11ae:	80 e0       	ldi	r24, 0x00	; 0
    11b0:	90 e0       	ldi	r25, 0x00	; 0
    11b2:	a0 e0       	ldi	r26, 0x00	; 0
    11b4:	b1 e0       	ldi	r27, 0x01	; 1
    11b6:	80 93 ae 03 	sts	0x03AE, r24
    11ba:	90 93 af 03 	sts	0x03AF, r25
    11be:	a0 93 b0 03 	sts	0x03B0, r26
    11c2:	b0 93 b1 03 	sts	0x03B1, r27
	templAccum2 = (long)1<<19;
    11c6:	80 e0       	ldi	r24, 0x00	; 0
    11c8:	90 e0       	ldi	r25, 0x00	; 0
    11ca:	a8 e0       	ldi	r26, 0x08	; 8
    11cc:	b0 e0       	ldi	r27, 0x00	; 0
    11ce:	80 93 b2 03 	sts	0x03B2, r24
    11d2:	90 93 b3 03 	sts	0x03B3, r25
    11d6:	a0 93 b4 03 	sts	0x03B4, r26
    11da:	b0 93 b5 03 	sts	0x03B5, r27
	templAccum3 = ldivlk(templAccum1,templAccum2);
    11de:	60 e0       	ldi	r22, 0x00	; 0
    11e0:	70 e0       	ldi	r23, 0x00	; 0
    11e2:	80 e0       	ldi	r24, 0x00	; 0
    11e4:	91 e0       	ldi	r25, 0x01	; 1
    11e6:	20 e0       	ldi	r18, 0x00	; 0
    11e8:	30 e0       	ldi	r19, 0x00	; 0
    11ea:	48 e0       	ldi	r20, 0x08	; 8
    11ec:	50 e0       	ldi	r21, 0x00	; 0
    11ee:	0e 94 1e 03 	call	0x63c	; 0x63c <ldivlkD>
    11f2:	60 93 b6 03 	sts	0x03B6, r22
    11f6:	70 93 b7 03 	sts	0x03B7, r23
    11fa:	80 93 b8 03 	sts	0x03B8, r24
    11fe:	90 93 b9 03 	sts	0x03B9, r25

	Serial.print("Input 1: ");
    1202:	82 e4       	ldi	r24, 0x42	; 66
    1204:	94 e0       	ldi	r25, 0x04	; 4
    1206:	60 e0       	ldi	r22, 0x00	; 0
    1208:	71 e0       	ldi	r23, 0x01	; 1
    120a:	0e 94 d5 0c 	call	0x19aa	; 0x19aa <_ZN5Print5printEPKc>
	Serial.print(templAccum1);
    120e:	40 91 ae 03 	lds	r20, 0x03AE
    1212:	50 91 af 03 	lds	r21, 0x03AF
    1216:	60 91 b0 03 	lds	r22, 0x03B0
    121a:	70 91 b1 03 	lds	r23, 0x03B1
    121e:	82 e4       	ldi	r24, 0x42	; 66
    1220:	94 e0       	ldi	r25, 0x04	; 4
    1222:	2a e0       	ldi	r18, 0x0A	; 10
    1224:	30 e0       	ldi	r19, 0x00	; 0
    1226:	0e 94 95 0c 	call	0x192a	; 0x192a <_ZN5Print5printEli>
	Serial.print("\t\tInput 2: ");
    122a:	82 e4       	ldi	r24, 0x42	; 66
    122c:	94 e0       	ldi	r25, 0x04	; 4
    122e:	6a e0       	ldi	r22, 0x0A	; 10
    1230:	71 e0       	ldi	r23, 0x01	; 1
    1232:	0e 94 d5 0c 	call	0x19aa	; 0x19aa <_ZN5Print5printEPKc>
	Serial.print(templAccum2);
    1236:	40 91 b2 03 	lds	r20, 0x03B2
    123a:	50 91 b3 03 	lds	r21, 0x03B3
    123e:	60 91 b4 03 	lds	r22, 0x03B4
    1242:	70 91 b5 03 	lds	r23, 0x03B5
    1246:	82 e4       	ldi	r24, 0x42	; 66
    1248:	94 e0       	ldi	r25, 0x04	; 4
    124a:	2a e0       	ldi	r18, 0x0A	; 10
    124c:	30 e0       	ldi	r19, 0x00	; 0
    124e:	0e 94 95 0c 	call	0x192a	; 0x192a <_ZN5Print5printEli>
	Serial.print("\t\tOutput: ");
    1252:	82 e4       	ldi	r24, 0x42	; 66
    1254:	94 e0       	ldi	r25, 0x04	; 4
    1256:	66 e1       	ldi	r22, 0x16	; 22
    1258:	71 e0       	ldi	r23, 0x01	; 1
    125a:	0e 94 d5 0c 	call	0x19aa	; 0x19aa <_ZN5Print5printEPKc>
	Serial.print(templAccum3);
    125e:	40 91 b6 03 	lds	r20, 0x03B6
    1262:	50 91 b7 03 	lds	r21, 0x03B7
    1266:	60 91 b8 03 	lds	r22, 0x03B8
    126a:	70 91 b9 03 	lds	r23, 0x03B9
    126e:	82 e4       	ldi	r24, 0x42	; 66
    1270:	94 e0       	ldi	r25, 0x04	; 4
    1272:	2a e0       	ldi	r18, 0x0A	; 10
    1274:	30 e0       	ldi	r19, 0x00	; 0
    1276:	0e 94 95 0c 	call	0x192a	; 0x192a <_ZN5Print5printEli>
	Serial.println();
    127a:	82 e4       	ldi	r24, 0x42	; 66
    127c:	94 e0       	ldi	r25, 0x04	; 4
    127e:	0e 94 f5 0b 	call	0x17ea	; 0x17ea <_ZN5Print7printlnEv>
    1282:	08 95       	ret

00001284 <setup>:

// Do not remove the include below
#include "Imu_Kalman.h"

//The setup function is called once at startup of the sketch
void setup()
    1284:	cf 92       	push	r12
    1286:	df 92       	push	r13
    1288:	ef 92       	push	r14
    128a:	ff 92       	push	r15
    128c:	0f 93       	push	r16
    128e:	1f 93       	push	r17
{
// Add your initialization code here
	Serial.begin(SERIAL_DATARATE);
    1290:	82 e4       	ldi	r24, 0x42	; 66
    1292:	94 e0       	ldi	r25, 0x04	; 4
    1294:	40 e0       	ldi	r20, 0x00	; 0
    1296:	56 e9       	ldi	r21, 0x96	; 150
    1298:	60 e0       	ldi	r22, 0x00	; 0
    129a:	70 e0       	ldi	r23, 0x00	; 0
    129c:	0e 94 44 0a 	call	0x1488	; 0x1488 <_ZN14HardwareSerial5beginEm>

	if (Mpu6000.Initialize(	400,
    12a0:	8c e8       	ldi	r24, 0x8C	; 140
    12a2:	92 e0       	ldi	r25, 0x02	; 2
    12a4:	60 e9       	ldi	r22, 0x90	; 144
    12a6:	71 e0       	ldi	r23, 0x01	; 1
    12a8:	40 e0       	ldi	r20, 0x00	; 0
    12aa:	22 e0       	ldi	r18, 0x02	; 2
    12ac:	01 e0       	ldi	r16, 0x01	; 1
    12ae:	0e 94 58 05 	call	0xab0	; 0xab0 <_ZN7MPU600010InitializeEjhhh>
    12b2:	88 23       	and	r24, r24
    12b4:	29 f0       	breq	.+10     	; 0x12c0 <setup+0x3c>
						SEL_DLPF_DIS,
						SEL_GYRO_1000,
						SEL_ACCEL_4))				// initialize MPU6000 with 400 Hz sample rate, no low pass filter, +-1000 dps gyro scale, and +- 4g accel scale
	{
		Serial.println("Succesfully Initialized the MPU6000");
    12b6:	82 e4       	ldi	r24, 0x42	; 66
    12b8:	94 e0       	ldi	r25, 0x04	; 4
    12ba:	61 e2       	ldi	r22, 0x21	; 33
    12bc:	71 e0       	ldi	r23, 0x01	; 1
    12be:	04 c0       	rjmp	.+8      	; 0x12c8 <setup+0x44>
	}
	else
	{
		Serial.println("Failed to Initialize the MPU6000");
    12c0:	82 e4       	ldi	r24, 0x42	; 66
    12c2:	94 e0       	ldi	r25, 0x04	; 4
    12c4:	65 e4       	ldi	r22, 0x45	; 69
    12c6:	71 e0       	ldi	r23, 0x01	; 1
    12c8:	0e 94 d8 0c 	call	0x19b0	; 0x19b0 <_ZN5Print7printlnEPKc>
	}
	Mpu6000.Set_Gyro_Offsets(	GYRO_OFFSET_X,
								GYRO_OFFSET_Y,
								GYRO_OFFSET_Z);		// set gyroscope offsets
    12cc:	8c e8       	ldi	r24, 0x8C	; 140
    12ce:	92 e0       	ldi	r25, 0x02	; 2
    12d0:	40 e0       	ldi	r20, 0x00	; 0
    12d2:	50 e0       	ldi	r21, 0x00	; 0
    12d4:	60 e0       	ldi	r22, 0x00	; 0
    12d6:	70 e0       	ldi	r23, 0x00	; 0
    12d8:	00 e0       	ldi	r16, 0x00	; 0
    12da:	10 e0       	ldi	r17, 0x00	; 0
    12dc:	20 e0       	ldi	r18, 0x00	; 0
    12de:	30 e0       	ldi	r19, 0x00	; 0
    12e0:	cc 24       	eor	r12, r12
    12e2:	dd 24       	eor	r13, r13
    12e4:	76 01       	movw	r14, r12
    12e6:	0e 94 e8 04 	call	0x9d0	; 0x9d0 <_ZN7MPU600016Set_Gyro_OffsetsElll>
	Mpu6000.Set_Accel_Offsets(	ACCEL_OFFSET_X,
								ACCEL_OFFSET_Y,
								ACCEL_OFFSET_Z);	// set accelerometer offsets
    12ea:	8c e8       	ldi	r24, 0x8C	; 140
    12ec:	92 e0       	ldi	r25, 0x02	; 2
    12ee:	40 e0       	ldi	r20, 0x00	; 0
    12f0:	50 e0       	ldi	r21, 0x00	; 0
    12f2:	60 e0       	ldi	r22, 0x00	; 0
    12f4:	70 e0       	ldi	r23, 0x00	; 0
    12f6:	00 e0       	ldi	r16, 0x00	; 0
    12f8:	10 e0       	ldi	r17, 0x00	; 0
    12fa:	20 e0       	ldi	r18, 0x00	; 0
    12fc:	30 e0       	ldi	r19, 0x00	; 0
    12fe:	0e 94 02 05 	call	0xa04	; 0xa04 <_ZN7MPU600017Set_Accel_OffsetsElll>
	if (Hmc5883.Initialize(	SAMPLEAVERAGING_SEL_8,
    1302:	82 e8       	ldi	r24, 0x82	; 130
    1304:	93 e0       	ldi	r25, 0x03	; 3
    1306:	63 e0       	ldi	r22, 0x03	; 3
    1308:	46 e0       	ldi	r20, 0x06	; 6
    130a:	20 e0       	ldi	r18, 0x00	; 0
    130c:	01 e0       	ldi	r16, 0x01	; 1
    130e:	0e 94 a6 07 	call	0xf4c	; 0xf4c <_ZN7HMC588310InitializeEhhhh>
    1312:	88 23       	and	r24, r24
    1314:	29 f0       	breq	.+10     	; 0x1320 <setup+0x9c>
						DATAOUTPUTSEL_75HZ,
						NORMALOPERATION_SEL,
						MAGRANGE_SEL_1_3))			// initialize HMC5883 with 8 sample averaging, 75 Hz data rate, normal (no bias) operation, and +-1.3 gauss scale
	{
		Serial.println("Succesfully Initialized the HMC5883");
    1316:	82 e4       	ldi	r24, 0x42	; 66
    1318:	94 e0       	ldi	r25, 0x04	; 4
    131a:	66 e6       	ldi	r22, 0x66	; 102
    131c:	71 e0       	ldi	r23, 0x01	; 1
    131e:	04 c0       	rjmp	.+8      	; 0x1328 <setup+0xa4>
	}
	else
	{
		Serial.println("Failed to Initialize the HMC5883");
    1320:	82 e4       	ldi	r24, 0x42	; 66
    1322:	94 e0       	ldi	r25, 0x04	; 4
    1324:	6a e8       	ldi	r22, 0x8A	; 138
    1326:	71 e0       	ldi	r23, 0x01	; 1
    1328:	0e 94 d8 0c 	call	0x19b0	; 0x19b0 <_ZN5Print7printlnEPKc>
	}
	Hmc5883.set_offset(	MAG_OFFSET_X,
						MAG_OFFSET_Y,
						MAG_OFFSET_Z);				// set magnetic sensor offset values
    132c:	82 e8       	ldi	r24, 0x82	; 130
    132e:	93 e0       	ldi	r25, 0x03	; 3
    1330:	40 e0       	ldi	r20, 0x00	; 0
    1332:	50 e0       	ldi	r21, 0x00	; 0
    1334:	60 e0       	ldi	r22, 0x00	; 0
    1336:	70 e0       	ldi	r23, 0x00	; 0
    1338:	00 e0       	ldi	r16, 0x00	; 0
    133a:	10 e0       	ldi	r17, 0x00	; 0
    133c:	20 e0       	ldi	r18, 0x00	; 0
    133e:	30 e0       	ldi	r19, 0x00	; 0
    1340:	cc 24       	eor	r12, r12
    1342:	dd 24       	eor	r13, r13
    1344:	76 01       	movw	r14, r12
    1346:	0e 94 de 06 	call	0xdbc	; 0xdbc <_ZN7HMC588310set_offsetElll>
	Hmc5883.set_mag_declination(MAG_DECLINATION);	// set magnetic declination (difference between true and magnetic north)
    134a:	82 e8       	ldi	r24, 0x82	; 130
    134c:	93 e0       	ldi	r25, 0x03	; 3
    134e:	40 e0       	ldi	r20, 0x00	; 0
    1350:	50 e0       	ldi	r21, 0x00	; 0
    1352:	60 e0       	ldi	r22, 0x00	; 0
    1354:	70 e0       	ldi	r23, 0x00	; 0
    1356:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <_ZN7HMC588319set_mag_declinationEl>
	Serial.println("");
    135a:	82 e4       	ldi	r24, 0x42	; 66
    135c:	94 e0       	ldi	r25, 0x04	; 4
    135e:	6b ea       	ldi	r22, 0xAB	; 171
    1360:	71 e0       	ldi	r23, 0x01	; 1
    1362:	0e 94 d8 0c 	call	0x19b0	; 0x19b0 <_ZN5Print7printlnEPKc>
}
    1366:	1f 91       	pop	r17
    1368:	0f 91       	pop	r16
    136a:	ff 90       	pop	r15
    136c:	ef 90       	pop	r14
    136e:	df 90       	pop	r13
    1370:	cf 90       	pop	r12
    1372:	08 95       	ret

00001374 <_Z11serialEventv>:
    !defined(SIG_UART0_RECV) && !defined(USART0_RX_vect) && \
	!defined(SIG_UART_RECV)
  #error "Don't know what the Data Received vector is called for the first UART"
#else
  void serialEvent() __attribute__((weak));
  void serialEvent() {}
    1374:	08 95       	ret

00001376 <__vector_18>:
  #define serialEvent_implemented
#if defined(USART_RX_vect)
  SIGNAL(USART_RX_vect)
    1376:	1f 92       	push	r1
    1378:	0f 92       	push	r0
    137a:	0f b6       	in	r0, 0x3f	; 63
    137c:	0f 92       	push	r0
    137e:	11 24       	eor	r1, r1
    1380:	2f 93       	push	r18
    1382:	3f 93       	push	r19
    1384:	4f 93       	push	r20
    1386:	8f 93       	push	r24
    1388:	9f 93       	push	r25
    138a:	ef 93       	push	r30
    138c:	ff 93       	push	r31
#elif defined(SIG_UART_RECV)
  SIGNAL(SIG_UART_RECV)
#endif
  {
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
    138e:	80 91 c0 00 	lds	r24, 0x00C0
    1392:	82 fd       	sbrc	r24, 2
    1394:	1d c0       	rjmp	.+58     	; 0x13d0 <__vector_18+0x5a>
      unsigned char c = UDR0;
    1396:	40 91 c6 00 	lds	r20, 0x00C6
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
    139a:	20 91 fa 03 	lds	r18, 0x03FA
    139e:	30 91 fb 03 	lds	r19, 0x03FB

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
    13a2:	2f 5f       	subi	r18, 0xFF	; 255
    13a4:	3f 4f       	sbci	r19, 0xFF	; 255
    13a6:	2f 73       	andi	r18, 0x3F	; 63
    13a8:	30 70       	andi	r19, 0x00	; 0
    13aa:	80 91 fc 03 	lds	r24, 0x03FC
    13ae:	90 91 fd 03 	lds	r25, 0x03FD
    13b2:	28 17       	cp	r18, r24
    13b4:	39 07       	cpc	r19, r25
    13b6:	71 f0       	breq	.+28     	; 0x13d4 <__vector_18+0x5e>
    buffer->buffer[buffer->head] = c;
    13b8:	e0 91 fa 03 	lds	r30, 0x03FA
    13bc:	f0 91 fb 03 	lds	r31, 0x03FB
    13c0:	e6 54       	subi	r30, 0x46	; 70
    13c2:	fc 4f       	sbci	r31, 0xFC	; 252
    13c4:	40 83       	st	Z, r20
    buffer->head = i;
    13c6:	30 93 fb 03 	sts	0x03FB, r19
    13ca:	20 93 fa 03 	sts	0x03FA, r18
    13ce:	02 c0       	rjmp	.+4      	; 0x13d4 <__vector_18+0x5e>
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
      unsigned char c = UDR0;
      store_char(c, &rx_buffer);
    } else {
      unsigned char c = UDR0;
    13d0:	80 91 c6 00 	lds	r24, 0x00C6
      unsigned char c = UDR;
    };
  #else
    #error UDR not defined
  #endif
  }
    13d4:	ff 91       	pop	r31
    13d6:	ef 91       	pop	r30
    13d8:	9f 91       	pop	r25
    13da:	8f 91       	pop	r24
    13dc:	4f 91       	pop	r20
    13de:	3f 91       	pop	r19
    13e0:	2f 91       	pop	r18
    13e2:	0f 90       	pop	r0
    13e4:	0f be       	out	0x3f, r0	; 63
    13e6:	0f 90       	pop	r0
    13e8:	1f 90       	pop	r1
    13ea:	18 95       	reti

000013ec <_Z14serialEventRunv>:
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    13ec:	e0 91 4e 04 	lds	r30, 0x044E
    13f0:	f0 91 4f 04 	lds	r31, 0x044F
    13f4:	e0 5c       	subi	r30, 0xC0	; 192
    13f6:	ff 4f       	sbci	r31, 0xFF	; 255
    13f8:	81 91       	ld	r24, Z+
    13fa:	91 91       	ld	r25, Z+
    13fc:	20 81       	ld	r18, Z
    13fe:	31 81       	ldd	r19, Z+1	; 0x01
#endif

void serialEventRun(void)
{
#ifdef serialEvent_implemented
  if (Serial.available()) serialEvent();
    1400:	82 1b       	sub	r24, r18
    1402:	93 0b       	sbc	r25, r19
    1404:	8f 73       	andi	r24, 0x3F	; 63
    1406:	90 70       	andi	r25, 0x00	; 0
    1408:	89 2b       	or	r24, r25
    140a:	11 f0       	breq	.+4      	; 0x1410 <_Z14serialEventRunv+0x24>
    140c:	0e 94 ba 09 	call	0x1374	; 0x1374 <_Z11serialEventv>
    1410:	08 95       	ret

00001412 <__vector_19>:
#elif defined(UART_UDRE_vect)
ISR(UART_UDRE_vect)
#elif defined(USART0_UDRE_vect)
ISR(USART0_UDRE_vect)
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
    1412:	1f 92       	push	r1
    1414:	0f 92       	push	r0
    1416:	0f b6       	in	r0, 0x3f	; 63
    1418:	0f 92       	push	r0
    141a:	11 24       	eor	r1, r1
    141c:	2f 93       	push	r18
    141e:	3f 93       	push	r19
    1420:	8f 93       	push	r24
    1422:	9f 93       	push	r25
    1424:	ef 93       	push	r30
    1426:	ff 93       	push	r31
#endif
{
  if (tx_buffer.head == tx_buffer.tail) {
    1428:	20 91 3e 04 	lds	r18, 0x043E
    142c:	30 91 3f 04 	lds	r19, 0x043F
    1430:	80 91 40 04 	lds	r24, 0x0440
    1434:	90 91 41 04 	lds	r25, 0x0441
    1438:	28 17       	cp	r18, r24
    143a:	39 07       	cpc	r19, r25
    143c:	31 f4       	brne	.+12     	; 0x144a <__vector_19+0x38>
	// Buffer empty, so disable interrupts
#if defined(UCSR0B)
    cbi(UCSR0B, UDRIE0);
    143e:	80 91 c1 00 	lds	r24, 0x00C1
    1442:	8f 7d       	andi	r24, 0xDF	; 223
    1444:	80 93 c1 00 	sts	0x00C1, r24
    1448:	14 c0       	rjmp	.+40     	; 0x1472 <__vector_19+0x60>
    cbi(UCSRB, UDRIE);
#endif
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer.buffer[tx_buffer.tail];
    144a:	e0 91 40 04 	lds	r30, 0x0440
    144e:	f0 91 41 04 	lds	r31, 0x0441
    1452:	e2 50       	subi	r30, 0x02	; 2
    1454:	fc 4f       	sbci	r31, 0xFC	; 252
    1456:	20 81       	ld	r18, Z
    tx_buffer.tail = (tx_buffer.tail + 1) % SERIAL_BUFFER_SIZE;
    1458:	80 91 40 04 	lds	r24, 0x0440
    145c:	90 91 41 04 	lds	r25, 0x0441
    1460:	01 96       	adiw	r24, 0x01	; 1
    1462:	8f 73       	andi	r24, 0x3F	; 63
    1464:	90 70       	andi	r25, 0x00	; 0
    1466:	90 93 41 04 	sts	0x0441, r25
    146a:	80 93 40 04 	sts	0x0440, r24
	
  #if defined(UDR0)
    UDR0 = c;
    146e:	20 93 c6 00 	sts	0x00C6, r18
    UDR = c;
  #else
    #error UDR not defined
  #endif
  }
}
    1472:	ff 91       	pop	r31
    1474:	ef 91       	pop	r30
    1476:	9f 91       	pop	r25
    1478:	8f 91       	pop	r24
    147a:	3f 91       	pop	r19
    147c:	2f 91       	pop	r18
    147e:	0f 90       	pop	r0
    1480:	0f be       	out	0x3f, r0	; 63
    1482:	0f 90       	pop	r0
    1484:	1f 90       	pop	r1
    1486:	18 95       	reti

00001488 <_ZN14HardwareSerial5beginEm>:
  _u2x = u2x;
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud)
    1488:	af 92       	push	r10
    148a:	bf 92       	push	r11
    148c:	df 92       	push	r13
    148e:	ef 92       	push	r14
    1490:	ff 92       	push	r15
    1492:	0f 93       	push	r16
    1494:	1f 93       	push	r17
    1496:	cf 93       	push	r28
    1498:	df 93       	push	r29
    149a:	ec 01       	movw	r28, r24
    149c:	7a 01       	movw	r14, r20
    149e:	8b 01       	movw	r16, r22
    14a0:	dd 24       	eor	r13, r13
    14a2:	40 30       	cpi	r20, 0x00	; 0
    14a4:	81 ee       	ldi	r24, 0xE1	; 225
    14a6:	58 07       	cpc	r21, r24
    14a8:	80 e0       	ldi	r24, 0x00	; 0
    14aa:	68 07       	cpc	r22, r24
    14ac:	80 e0       	ldi	r24, 0x00	; 0
    14ae:	78 07       	cpc	r23, r24
    14b0:	11 f0       	breq	.+4      	; 0x14b6 <_ZN14HardwareSerial5beginEm+0x2e>
    14b2:	dd 24       	eor	r13, r13
    14b4:	d3 94       	inc	r13
#endif

try_again:
  
  if (use_u2x) {
    *_ucsra = 1 << _u2x;
    14b6:	91 e0       	ldi	r25, 0x01	; 1
    14b8:	a9 2e       	mov	r10, r25
    14ba:	b1 2c       	mov	r11, r1
    14bc:	ec 89       	ldd	r30, Y+20	; 0x14
    14be:	fd 89       	ldd	r31, Y+21	; 0x15
  }
#endif

try_again:
  
  if (use_u2x) {
    14c0:	dd 20       	and	r13, r13
    14c2:	69 f0       	breq	.+26     	; 0x14de <_ZN14HardwareSerial5beginEm+0x56>
    *_ucsra = 1 << _u2x;
    14c4:	c5 01       	movw	r24, r10
    14c6:	08 a0       	ldd	r0, Y+32	; 0x20
    14c8:	02 c0       	rjmp	.+4      	; 0x14ce <_ZN14HardwareSerial5beginEm+0x46>
    14ca:	88 0f       	add	r24, r24
    14cc:	99 1f       	adc	r25, r25
    14ce:	0a 94       	dec	r0
    14d0:	e2 f7       	brpl	.-8      	; 0x14ca <_ZN14HardwareSerial5beginEm+0x42>
    14d2:	80 83       	st	Z, r24
    baud_setting = (F_CPU / 4 / baud - 1) / 2;
    14d4:	60 e0       	ldi	r22, 0x00	; 0
    14d6:	79 e0       	ldi	r23, 0x09	; 9
    14d8:	8d e3       	ldi	r24, 0x3D	; 61
    14da:	90 e0       	ldi	r25, 0x00	; 0
    14dc:	05 c0       	rjmp	.+10     	; 0x14e8 <_ZN14HardwareSerial5beginEm+0x60>
  } else {
    *_ucsra = 0;
    14de:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
    14e0:	60 e8       	ldi	r22, 0x80	; 128
    14e2:	74 e8       	ldi	r23, 0x84	; 132
    14e4:	8e e1       	ldi	r24, 0x1E	; 30
    14e6:	90 e0       	ldi	r25, 0x00	; 0
    14e8:	a8 01       	movw	r20, r16
    14ea:	97 01       	movw	r18, r14
    14ec:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <__udivmodsi4>
    14f0:	21 50       	subi	r18, 0x01	; 1
    14f2:	30 40       	sbci	r19, 0x00	; 0
    14f4:	40 40       	sbci	r20, 0x00	; 0
    14f6:	50 40       	sbci	r21, 0x00	; 0
    14f8:	56 95       	lsr	r21
    14fa:	47 95       	ror	r20
    14fc:	37 95       	ror	r19
    14fe:	27 95       	ror	r18
  }
  
  if ((baud_setting > 4095) && use_u2x)
    1500:	80 e1       	ldi	r24, 0x10	; 16
    1502:	20 30       	cpi	r18, 0x00	; 0
    1504:	38 07       	cpc	r19, r24
    1506:	20 f0       	brcs	.+8      	; 0x1510 <_ZN14HardwareSerial5beginEm+0x88>
    1508:	dd 20       	and	r13, r13
    150a:	11 f0       	breq	.+4      	; 0x1510 <_ZN14HardwareSerial5beginEm+0x88>
    150c:	dd 24       	eor	r13, r13
    150e:	d6 cf       	rjmp	.-84     	; 0x14bc <_ZN14HardwareSerial5beginEm+0x34>
    use_u2x = false;
    goto try_again;
  }

  // assign the baud_setting, a.k.a. ubbr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
    1510:	e8 89       	ldd	r30, Y+16	; 0x10
    1512:	f9 89       	ldd	r31, Y+17	; 0x11
    1514:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
    1516:	ea 89       	ldd	r30, Y+18	; 0x12
    1518:	fb 89       	ldd	r31, Y+19	; 0x13
    151a:	20 83       	st	Z, r18

  transmitting = false;
    151c:	19 a2       	std	Y+33, r1	; 0x21

  sbi(*_ucsrb, _rxen);
    151e:	ee 89       	ldd	r30, Y+22	; 0x16
    1520:	ff 89       	ldd	r31, Y+23	; 0x17
    1522:	40 81       	ld	r20, Z
    1524:	21 e0       	ldi	r18, 0x01	; 1
    1526:	30 e0       	ldi	r19, 0x00	; 0
    1528:	c9 01       	movw	r24, r18
    152a:	0c 8c       	ldd	r0, Y+28	; 0x1c
    152c:	02 c0       	rjmp	.+4      	; 0x1532 <_ZN14HardwareSerial5beginEm+0xaa>
    152e:	88 0f       	add	r24, r24
    1530:	99 1f       	adc	r25, r25
    1532:	0a 94       	dec	r0
    1534:	e2 f7       	brpl	.-8      	; 0x152e <_ZN14HardwareSerial5beginEm+0xa6>
    1536:	48 2b       	or	r20, r24
    1538:	40 83       	st	Z, r20
  sbi(*_ucsrb, _txen);
    153a:	ee 89       	ldd	r30, Y+22	; 0x16
    153c:	ff 89       	ldd	r31, Y+23	; 0x17
    153e:	40 81       	ld	r20, Z
    1540:	c9 01       	movw	r24, r18
    1542:	0d 8c       	ldd	r0, Y+29	; 0x1d
    1544:	02 c0       	rjmp	.+4      	; 0x154a <_ZN14HardwareSerial5beginEm+0xc2>
    1546:	88 0f       	add	r24, r24
    1548:	99 1f       	adc	r25, r25
    154a:	0a 94       	dec	r0
    154c:	e2 f7       	brpl	.-8      	; 0x1546 <_ZN14HardwareSerial5beginEm+0xbe>
    154e:	48 2b       	or	r20, r24
    1550:	40 83       	st	Z, r20
  sbi(*_ucsrb, _rxcie);
    1552:	ee 89       	ldd	r30, Y+22	; 0x16
    1554:	ff 89       	ldd	r31, Y+23	; 0x17
    1556:	40 81       	ld	r20, Z
    1558:	c9 01       	movw	r24, r18
    155a:	0e 8c       	ldd	r0, Y+30	; 0x1e
    155c:	02 c0       	rjmp	.+4      	; 0x1562 <_ZN14HardwareSerial5beginEm+0xda>
    155e:	88 0f       	add	r24, r24
    1560:	99 1f       	adc	r25, r25
    1562:	0a 94       	dec	r0
    1564:	e2 f7       	brpl	.-8      	; 0x155e <_ZN14HardwareSerial5beginEm+0xd6>
    1566:	48 2b       	or	r20, r24
    1568:	40 83       	st	Z, r20
  cbi(*_ucsrb, _udrie);
    156a:	ee 89       	ldd	r30, Y+22	; 0x16
    156c:	ff 89       	ldd	r31, Y+23	; 0x17
    156e:	80 81       	ld	r24, Z
    1570:	0f 8c       	ldd	r0, Y+31	; 0x1f
    1572:	02 c0       	rjmp	.+4      	; 0x1578 <_ZN14HardwareSerial5beginEm+0xf0>
    1574:	22 0f       	add	r18, r18
    1576:	33 1f       	adc	r19, r19
    1578:	0a 94       	dec	r0
    157a:	e2 f7       	brpl	.-8      	; 0x1574 <_ZN14HardwareSerial5beginEm+0xec>
    157c:	20 95       	com	r18
    157e:	28 23       	and	r18, r24
    1580:	20 83       	st	Z, r18
}
    1582:	df 91       	pop	r29
    1584:	cf 91       	pop	r28
    1586:	1f 91       	pop	r17
    1588:	0f 91       	pop	r16
    158a:	ff 90       	pop	r15
    158c:	ef 90       	pop	r14
    158e:	df 90       	pop	r13
    1590:	bf 90       	pop	r11
    1592:	af 90       	pop	r10
    1594:	08 95       	ret

00001596 <_ZN14HardwareSerial9availableEv>:
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    1596:	dc 01       	movw	r26, r24
    1598:	1c 96       	adiw	r26, 0x0c	; 12
    159a:	ed 91       	ld	r30, X+
    159c:	fc 91       	ld	r31, X
    159e:	1d 97       	sbiw	r26, 0x0d	; 13
    15a0:	e0 5c       	subi	r30, 0xC0	; 192
    15a2:	ff 4f       	sbci	r31, 0xFF	; 255
    15a4:	21 91       	ld	r18, Z+
    15a6:	31 91       	ld	r19, Z+
    15a8:	80 81       	ld	r24, Z
    15aa:	91 81       	ldd	r25, Z+1	; 0x01
    15ac:	28 1b       	sub	r18, r24
    15ae:	39 0b       	sbc	r19, r25
    15b0:	2f 73       	andi	r18, 0x3F	; 63
    15b2:	30 70       	andi	r19, 0x00	; 0
}
    15b4:	c9 01       	movw	r24, r18
    15b6:	08 95       	ret

000015b8 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
  if (_rx_buffer->head == _rx_buffer->tail) {
    15b8:	dc 01       	movw	r26, r24
    15ba:	1c 96       	adiw	r26, 0x0c	; 12
    15bc:	ed 91       	ld	r30, X+
    15be:	fc 91       	ld	r31, X
    15c0:	1d 97       	sbiw	r26, 0x0d	; 13
    15c2:	e0 5c       	subi	r30, 0xC0	; 192
    15c4:	ff 4f       	sbci	r31, 0xFF	; 255
    15c6:	20 81       	ld	r18, Z
    15c8:	31 81       	ldd	r19, Z+1	; 0x01
    15ca:	e0 54       	subi	r30, 0x40	; 64
    15cc:	f0 40       	sbci	r31, 0x00	; 0
    15ce:	df 01       	movw	r26, r30
    15d0:	ae 5b       	subi	r26, 0xBE	; 190
    15d2:	bf 4f       	sbci	r27, 0xFF	; 255
    15d4:	8d 91       	ld	r24, X+
    15d6:	9c 91       	ld	r25, X
    15d8:	11 97       	sbiw	r26, 0x01	; 1
    15da:	28 17       	cp	r18, r24
    15dc:	39 07       	cpc	r19, r25
    15de:	19 f4       	brne	.+6      	; 0x15e6 <_ZN14HardwareSerial4peekEv+0x2e>
    15e0:	2f ef       	ldi	r18, 0xFF	; 255
    15e2:	3f ef       	ldi	r19, 0xFF	; 255
    15e4:	07 c0       	rjmp	.+14     	; 0x15f4 <_ZN14HardwareSerial4peekEv+0x3c>
    return -1;
  } else {
    return _rx_buffer->buffer[_rx_buffer->tail];
    15e6:	8d 91       	ld	r24, X+
    15e8:	9c 91       	ld	r25, X
    15ea:	e8 0f       	add	r30, r24
    15ec:	f9 1f       	adc	r31, r25
    15ee:	80 81       	ld	r24, Z
    15f0:	28 2f       	mov	r18, r24
    15f2:	30 e0       	ldi	r19, 0x00	; 0
  }
}
    15f4:	c9 01       	movw	r24, r18
    15f6:	08 95       	ret

000015f8 <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer->head == _rx_buffer->tail) {
    15f8:	dc 01       	movw	r26, r24
    15fa:	1c 96       	adiw	r26, 0x0c	; 12
    15fc:	ed 91       	ld	r30, X+
    15fe:	fc 91       	ld	r31, X
    1600:	1d 97       	sbiw	r26, 0x0d	; 13
    1602:	e0 5c       	subi	r30, 0xC0	; 192
    1604:	ff 4f       	sbci	r31, 0xFF	; 255
    1606:	20 81       	ld	r18, Z
    1608:	31 81       	ldd	r19, Z+1	; 0x01
    160a:	e0 54       	subi	r30, 0x40	; 64
    160c:	f0 40       	sbci	r31, 0x00	; 0
    160e:	df 01       	movw	r26, r30
    1610:	ae 5b       	subi	r26, 0xBE	; 190
    1612:	bf 4f       	sbci	r27, 0xFF	; 255
    1614:	8d 91       	ld	r24, X+
    1616:	9c 91       	ld	r25, X
    1618:	11 97       	sbiw	r26, 0x01	; 1
    161a:	28 17       	cp	r18, r24
    161c:	39 07       	cpc	r19, r25
    161e:	19 f4       	brne	.+6      	; 0x1626 <_ZN14HardwareSerial4readEv+0x2e>
    1620:	2f ef       	ldi	r18, 0xFF	; 255
    1622:	3f ef       	ldi	r19, 0xFF	; 255
    1624:	10 c0       	rjmp	.+32     	; 0x1646 <_ZN14HardwareSerial4readEv+0x4e>
    return -1;
  } else {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
    1626:	8d 91       	ld	r24, X+
    1628:	9c 91       	ld	r25, X
    162a:	11 97       	sbiw	r26, 0x01	; 1
    162c:	e8 0f       	add	r30, r24
    162e:	f9 1f       	adc	r31, r25
    1630:	20 81       	ld	r18, Z
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % SERIAL_BUFFER_SIZE;
    1632:	8d 91       	ld	r24, X+
    1634:	9c 91       	ld	r25, X
    1636:	11 97       	sbiw	r26, 0x01	; 1
    1638:	01 96       	adiw	r24, 0x01	; 1
    163a:	8f 73       	andi	r24, 0x3F	; 63
    163c:	90 70       	andi	r25, 0x00	; 0
    163e:	11 96       	adiw	r26, 0x01	; 1
    1640:	9c 93       	st	X, r25
    1642:	8e 93       	st	-X, r24
    return c;
    1644:	30 e0       	ldi	r19, 0x00	; 0
  }
}
    1646:	c9 01       	movw	r24, r18
    1648:	08 95       	ret

0000164a <_ZN14HardwareSerial5flushEv>:

void HardwareSerial::flush()
    164a:	dc 01       	movw	r26, r24
{
  // UDR is kept full while the buffer is not empty, so TXC triggers when EMPTY && SENT
  while (transmitting && ! (*_ucsra & _BV(TXC0)));
    164c:	91 96       	adiw	r26, 0x21	; 33
    164e:	8c 91       	ld	r24, X
    1650:	91 97       	sbiw	r26, 0x21	; 33
    1652:	88 23       	and	r24, r24
    1654:	39 f0       	breq	.+14     	; 0x1664 <_ZN14HardwareSerial5flushEv+0x1a>
    1656:	54 96       	adiw	r26, 0x14	; 20
    1658:	ed 91       	ld	r30, X+
    165a:	fc 91       	ld	r31, X
    165c:	55 97       	sbiw	r26, 0x15	; 21
    165e:	80 81       	ld	r24, Z
    1660:	86 ff       	sbrs	r24, 6
    1662:	f9 cf       	rjmp	.-14     	; 0x1656 <_ZN14HardwareSerial5flushEv+0xc>
  transmitting = false;
    1664:	91 96       	adiw	r26, 0x21	; 33
    1666:	1c 92       	st	X, r1
}
    1668:	08 95       	ret

0000166a <_ZN14HardwareSerial5writeEh>:

size_t HardwareSerial::write(uint8_t c)
    166a:	cf 93       	push	r28
    166c:	df 93       	push	r29
    166e:	ec 01       	movw	r28, r24
{
  int i = (_tx_buffer->head + 1) % SERIAL_BUFFER_SIZE;
    1670:	ee 85       	ldd	r30, Y+14	; 0x0e
    1672:	ff 85       	ldd	r31, Y+15	; 0x0f
    1674:	e0 5c       	subi	r30, 0xC0	; 192
    1676:	ff 4f       	sbci	r31, 0xFF	; 255
    1678:	20 81       	ld	r18, Z
    167a:	31 81       	ldd	r19, Z+1	; 0x01
    167c:	e0 54       	subi	r30, 0x40	; 64
    167e:	f0 40       	sbci	r31, 0x00	; 0
    1680:	2f 5f       	subi	r18, 0xFF	; 255
    1682:	3f 4f       	sbci	r19, 0xFF	; 255
    1684:	2f 73       	andi	r18, 0x3F	; 63
    1686:	30 70       	andi	r19, 0x00	; 0
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  // ???: return 0 here instead?
  while (i == _tx_buffer->tail)
    1688:	df 01       	movw	r26, r30
    168a:	ae 5b       	subi	r26, 0xBE	; 190
    168c:	bf 4f       	sbci	r27, 0xFF	; 255
    168e:	8d 91       	ld	r24, X+
    1690:	9c 91       	ld	r25, X
    1692:	11 97       	sbiw	r26, 0x01	; 1
    1694:	28 17       	cp	r18, r24
    1696:	39 07       	cpc	r19, r25
    1698:	d1 f3       	breq	.-12     	; 0x168e <_ZN14HardwareSerial5writeEh+0x24>
    ;
	
  _tx_buffer->buffer[_tx_buffer->head] = c;
    169a:	e0 5c       	subi	r30, 0xC0	; 192
    169c:	ff 4f       	sbci	r31, 0xFF	; 255
    169e:	80 81       	ld	r24, Z
    16a0:	91 81       	ldd	r25, Z+1	; 0x01
    16a2:	e0 54       	subi	r30, 0x40	; 64
    16a4:	f0 40       	sbci	r31, 0x00	; 0
    16a6:	e8 0f       	add	r30, r24
    16a8:	f9 1f       	adc	r31, r25
    16aa:	60 83       	st	Z, r22
  _tx_buffer->head = i;
    16ac:	ee 85       	ldd	r30, Y+14	; 0x0e
    16ae:	ff 85       	ldd	r31, Y+15	; 0x0f
    16b0:	e0 5c       	subi	r30, 0xC0	; 192
    16b2:	ff 4f       	sbci	r31, 0xFF	; 255
    16b4:	31 83       	std	Z+1, r19	; 0x01
    16b6:	20 83       	st	Z, r18
	
  sbi(*_ucsrb, _udrie);
    16b8:	ee 89       	ldd	r30, Y+22	; 0x16
    16ba:	ff 89       	ldd	r31, Y+23	; 0x17
    16bc:	20 81       	ld	r18, Z
    16be:	81 e0       	ldi	r24, 0x01	; 1
    16c0:	90 e0       	ldi	r25, 0x00	; 0
    16c2:	0f 8c       	ldd	r0, Y+31	; 0x1f
    16c4:	02 c0       	rjmp	.+4      	; 0x16ca <_ZN14HardwareSerial5writeEh+0x60>
    16c6:	88 0f       	add	r24, r24
    16c8:	99 1f       	adc	r25, r25
    16ca:	0a 94       	dec	r0
    16cc:	e2 f7       	brpl	.-8      	; 0x16c6 <_ZN14HardwareSerial5writeEh+0x5c>
    16ce:	28 2b       	or	r18, r24
    16d0:	20 83       	st	Z, r18
  // clear the TXC bit -- "can be cleared by writing a one to its bit location"
  transmitting = true;
    16d2:	81 e0       	ldi	r24, 0x01	; 1
    16d4:	89 a3       	std	Y+33, r24	; 0x21
  sbi(*_ucsra, TXC0);
    16d6:	ec 89       	ldd	r30, Y+20	; 0x14
    16d8:	fd 89       	ldd	r31, Y+21	; 0x15
    16da:	80 81       	ld	r24, Z
    16dc:	80 64       	ori	r24, 0x40	; 64
    16de:	80 83       	st	Z, r24
  
  return 1;
}
    16e0:	81 e0       	ldi	r24, 0x01	; 1
    16e2:	90 e0       	ldi	r25, 0x00	; 0
    16e4:	df 91       	pop	r29
    16e6:	cf 91       	pop	r28
    16e8:	08 95       	ret

000016ea <_GLOBAL__I_rx_buffer>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
    16ea:	10 92 45 04 	sts	0x0445, r1
    16ee:	10 92 44 04 	sts	0x0444, r1
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
    16f2:	88 ee       	ldi	r24, 0xE8	; 232
    16f4:	93 e0       	ldi	r25, 0x03	; 3
    16f6:	a0 e0       	ldi	r26, 0x00	; 0
    16f8:	b0 e0       	ldi	r27, 0x00	; 0
    16fa:	80 93 46 04 	sts	0x0446, r24
    16fe:	90 93 47 04 	sts	0x0447, r25
    1702:	a0 93 48 04 	sts	0x0448, r26
    1706:	b0 93 49 04 	sts	0x0449, r27

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    170a:	80 ec       	ldi	r24, 0xC0	; 192
    170c:	91 e0       	ldi	r25, 0x01	; 1
    170e:	90 93 43 04 	sts	0x0443, r25
    1712:	80 93 42 04 	sts	0x0442, r24
{
  _rx_buffer = rx_buffer;
    1716:	8a eb       	ldi	r24, 0xBA	; 186
    1718:	93 e0       	ldi	r25, 0x03	; 3
    171a:	90 93 4f 04 	sts	0x044F, r25
    171e:	80 93 4e 04 	sts	0x044E, r24
  _tx_buffer = tx_buffer;
    1722:	8e ef       	ldi	r24, 0xFE	; 254
    1724:	93 e0       	ldi	r25, 0x03	; 3
    1726:	90 93 51 04 	sts	0x0451, r25
    172a:	80 93 50 04 	sts	0x0450, r24
  _ubrrh = ubrrh;
    172e:	85 ec       	ldi	r24, 0xC5	; 197
    1730:	90 e0       	ldi	r25, 0x00	; 0
    1732:	90 93 53 04 	sts	0x0453, r25
    1736:	80 93 52 04 	sts	0x0452, r24
  _ubrrl = ubrrl;
    173a:	84 ec       	ldi	r24, 0xC4	; 196
    173c:	90 e0       	ldi	r25, 0x00	; 0
    173e:	90 93 55 04 	sts	0x0455, r25
    1742:	80 93 54 04 	sts	0x0454, r24
  _ucsra = ucsra;
    1746:	80 ec       	ldi	r24, 0xC0	; 192
    1748:	90 e0       	ldi	r25, 0x00	; 0
    174a:	90 93 57 04 	sts	0x0457, r25
    174e:	80 93 56 04 	sts	0x0456, r24
  _ucsrb = ucsrb;
    1752:	81 ec       	ldi	r24, 0xC1	; 193
    1754:	90 e0       	ldi	r25, 0x00	; 0
    1756:	90 93 59 04 	sts	0x0459, r25
    175a:	80 93 58 04 	sts	0x0458, r24
  _ucsrc = ucsrc;
    175e:	82 ec       	ldi	r24, 0xC2	; 194
    1760:	90 e0       	ldi	r25, 0x00	; 0
    1762:	90 93 5b 04 	sts	0x045B, r25
    1766:	80 93 5a 04 	sts	0x045A, r24
  _udr = udr;
    176a:	86 ec       	ldi	r24, 0xC6	; 198
    176c:	90 e0       	ldi	r25, 0x00	; 0
    176e:	90 93 5d 04 	sts	0x045D, r25
    1772:	80 93 5c 04 	sts	0x045C, r24
  _rxen = rxen;
    1776:	84 e0       	ldi	r24, 0x04	; 4
    1778:	80 93 5e 04 	sts	0x045E, r24
  _txen = txen;
    177c:	83 e0       	ldi	r24, 0x03	; 3
    177e:	80 93 5f 04 	sts	0x045F, r24
  _rxcie = rxcie;
    1782:	87 e0       	ldi	r24, 0x07	; 7
    1784:	80 93 60 04 	sts	0x0460, r24
  _udrie = udrie;
    1788:	85 e0       	ldi	r24, 0x05	; 5
    178a:	80 93 61 04 	sts	0x0461, r24
  _u2x = u2x;
    178e:	81 e0       	ldi	r24, 0x01	; 1
    1790:	80 93 62 04 	sts	0x0462, r24
// Preinstantiate Objects //////////////////////////////////////////////////////

#if defined(UBRRH) && defined(UBRRL)
  HardwareSerial Serial(&rx_buffer, &tx_buffer, &UBRRH, &UBRRL, &UCSRA, &UCSRB, &UCSRC, &UDR, RXEN, TXEN, RXCIE, UDRIE, U2X);
#elif defined(UBRR0H) && defined(UBRR0L)
  HardwareSerial Serial(&rx_buffer, &tx_buffer, &UBRR0H, &UBRR0L, &UCSR0A, &UCSR0B, &UCSR0C, &UDR0, RXEN0, TXEN0, RXCIE0, UDRIE0, U2X0);
    1794:	08 95       	ret

00001796 <_ZN5Print5writeEPKhj>:
#include "Print.h"

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
    1796:	cf 92       	push	r12
    1798:	df 92       	push	r13
    179a:	ef 92       	push	r14
    179c:	ff 92       	push	r15
    179e:	0f 93       	push	r16
    17a0:	1f 93       	push	r17
    17a2:	cf 93       	push	r28
    17a4:	df 93       	push	r29
    17a6:	7c 01       	movw	r14, r24
    17a8:	6b 01       	movw	r12, r22
    17aa:	8a 01       	movw	r16, r20
    17ac:	c0 e0       	ldi	r28, 0x00	; 0
    17ae:	d0 e0       	ldi	r29, 0x00	; 0
    17b0:	0f c0       	rjmp	.+30     	; 0x17d0 <_ZN5Print5writeEPKhj+0x3a>
{
  size_t n = 0;
  while (size--) {
    n += write(*buffer++);
    17b2:	d6 01       	movw	r26, r12
    17b4:	6d 91       	ld	r22, X+
    17b6:	6d 01       	movw	r12, r26
    17b8:	d7 01       	movw	r26, r14
    17ba:	ed 91       	ld	r30, X+
    17bc:	fc 91       	ld	r31, X
    17be:	01 90       	ld	r0, Z+
    17c0:	f0 81       	ld	r31, Z
    17c2:	e0 2d       	mov	r30, r0
    17c4:	c7 01       	movw	r24, r14
    17c6:	09 95       	icall
    17c8:	c8 0f       	add	r28, r24
    17ca:	d9 1f       	adc	r29, r25
    17cc:	01 50       	subi	r16, 0x01	; 1
    17ce:	10 40       	sbci	r17, 0x00	; 0

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
  while (size--) {
    17d0:	01 15       	cp	r16, r1
    17d2:	11 05       	cpc	r17, r1
    17d4:	71 f7       	brne	.-36     	; 0x17b2 <_ZN5Print5writeEPKhj+0x1c>
    n += write(*buffer++);
  }
  return n;
}
    17d6:	ce 01       	movw	r24, r28
    17d8:	df 91       	pop	r29
    17da:	cf 91       	pop	r28
    17dc:	1f 91       	pop	r17
    17de:	0f 91       	pop	r16
    17e0:	ff 90       	pop	r15
    17e2:	ef 90       	pop	r14
    17e4:	df 90       	pop	r13
    17e6:	cf 90       	pop	r12
    17e8:	08 95       	ret

000017ea <_ZN5Print7printlnEv>:
size_t Print::print(const Printable& x)
{
  return x.printTo(*this);
}

size_t Print::println(void)
    17ea:	ef 92       	push	r14
    17ec:	ff 92       	push	r15
    17ee:	0f 93       	push	r16
    17f0:	1f 93       	push	r17
    17f2:	8c 01       	movw	r16, r24
  return write(str);
}

size_t Print::print(char c)
{
  return write(c);
    17f4:	dc 01       	movw	r26, r24
    17f6:	ed 91       	ld	r30, X+
    17f8:	fc 91       	ld	r31, X
    17fa:	01 90       	ld	r0, Z+
    17fc:	f0 81       	ld	r31, Z
    17fe:	e0 2d       	mov	r30, r0
    1800:	6d e0       	ldi	r22, 0x0D	; 13
    1802:	09 95       	icall
    1804:	7c 01       	movw	r14, r24
size_t Print::println(void)
{
  size_t n = print('\r');
  n += print('\n');
  return n;
}
    1806:	d8 01       	movw	r26, r16
    1808:	ed 91       	ld	r30, X+
    180a:	fc 91       	ld	r31, X
    180c:	01 90       	ld	r0, Z+
    180e:	f0 81       	ld	r31, Z
    1810:	e0 2d       	mov	r30, r0
    1812:	c8 01       	movw	r24, r16
    1814:	6a e0       	ldi	r22, 0x0A	; 10
    1816:	09 95       	icall
    1818:	9c 01       	movw	r18, r24
    181a:	2e 0d       	add	r18, r14
    181c:	3f 1d       	adc	r19, r15
    181e:	c9 01       	movw	r24, r18
    1820:	1f 91       	pop	r17
    1822:	0f 91       	pop	r16
    1824:	ff 90       	pop	r15
    1826:	ef 90       	pop	r14
    1828:	08 95       	ret

0000182a <_ZN5Print5writeEPKc>:
  
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
    182a:	cf 93       	push	r28
    182c:	df 93       	push	r29
    182e:	ec 01       	movw	r28, r24
      if (str == NULL) return 0;
    1830:	61 15       	cp	r22, r1
    1832:	71 05       	cpc	r23, r1
    1834:	19 f4       	brne	.+6      	; 0x183c <_ZN5Print5writeEPKc+0x12>
    1836:	20 e0       	ldi	r18, 0x00	; 0
    1838:	30 e0       	ldi	r19, 0x00	; 0
    183a:	0f c0       	rjmp	.+30     	; 0x185a <_ZN5Print5writeEPKc+0x30>
      return write((const uint8_t *)str, strlen(str));
    183c:	db 01       	movw	r26, r22
    183e:	0d 90       	ld	r0, X+
    1840:	00 20       	and	r0, r0
    1842:	e9 f7       	brne	.-6      	; 0x183e <_ZN5Print5writeEPKc+0x14>
    1844:	11 97       	sbiw	r26, 0x01	; 1
    1846:	a6 1b       	sub	r26, r22
    1848:	b7 0b       	sbc	r27, r23
    184a:	e8 81       	ld	r30, Y
    184c:	f9 81       	ldd	r31, Y+1	; 0x01
    184e:	02 80       	ldd	r0, Z+2	; 0x02
    1850:	f3 81       	ldd	r31, Z+3	; 0x03
    1852:	e0 2d       	mov	r30, r0
    1854:	ad 01       	movw	r20, r26
    1856:	09 95       	icall
    1858:	9c 01       	movw	r18, r24
    }
    185a:	c9 01       	movw	r24, r18
    185c:	df 91       	pop	r29
    185e:	cf 91       	pop	r28
    1860:	08 95       	ret

00001862 <_ZN5Print11printNumberEmh>:
  return n;
}

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base) {
    1862:	4f 92       	push	r4
    1864:	5f 92       	push	r5
    1866:	7f 92       	push	r7
    1868:	8f 92       	push	r8
    186a:	9f 92       	push	r9
    186c:	af 92       	push	r10
    186e:	bf 92       	push	r11
    1870:	cf 92       	push	r12
    1872:	df 92       	push	r13
    1874:	ef 92       	push	r14
    1876:	ff 92       	push	r15
    1878:	0f 93       	push	r16
    187a:	1f 93       	push	r17
    187c:	df 93       	push	r29
    187e:	cf 93       	push	r28
    1880:	cd b7       	in	r28, 0x3d	; 61
    1882:	de b7       	in	r29, 0x3e	; 62
    1884:	a1 97       	sbiw	r28, 0x21	; 33
    1886:	0f b6       	in	r0, 0x3f	; 63
    1888:	f8 94       	cli
    188a:	de bf       	out	0x3e, r29	; 62
    188c:	0f be       	out	0x3f, r0	; 63
    188e:	cd bf       	out	0x3d, r28	; 61
    1890:	2c 01       	movw	r4, r24
    1892:	74 2e       	mov	r7, r20
    1894:	cb 01       	movw	r24, r22
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
    1896:	22 30       	cpi	r18, 0x02	; 2
    1898:	08 f4       	brcc	.+2      	; 0x189c <_ZN5Print11printNumberEmh+0x3a>
    189a:	2a e0       	ldi	r18, 0x0A	; 10

size_t Print::printNumber(unsigned long n, uint8_t base) {
  char buf[8 * sizeof(long) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
    189c:	19 a2       	std	Y+33, r1	; 0x21
    189e:	31 e2       	ldi	r19, 0x21	; 33
    18a0:	c3 2e       	mov	r12, r19
    18a2:	d1 2c       	mov	r13, r1
    18a4:	cc 0e       	add	r12, r28
    18a6:	dd 1e       	adc	r13, r29
  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
    unsigned long m = n;
    n /= base;
    18a8:	82 2e       	mov	r8, r18
    18aa:	99 24       	eor	r9, r9
    18ac:	aa 24       	eor	r10, r10
    18ae:	bb 24       	eor	r11, r11
    18b0:	67 2d       	mov	r22, r7
    18b2:	75 2f       	mov	r23, r21
    18b4:	a5 01       	movw	r20, r10
    18b6:	94 01       	movw	r18, r8
    18b8:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <__udivmodsi4>
    18bc:	79 01       	movw	r14, r18
    18be:	8a 01       	movw	r16, r20
    char c = m - base * n;
    18c0:	c8 01       	movw	r24, r16
    18c2:	b7 01       	movw	r22, r14
    18c4:	a5 01       	movw	r20, r10
    18c6:	94 01       	movw	r18, r8
    18c8:	0e 94 0c 0f 	call	0x1e18	; 0x1e18 <__mulsi3>
    18cc:	47 2d       	mov	r20, r7
    18ce:	46 1b       	sub	r20, r22
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
    18d0:	08 94       	sec
    18d2:	c1 08       	sbc	r12, r1
    18d4:	d1 08       	sbc	r13, r1
    18d6:	4a 30       	cpi	r20, 0x0A	; 10
    18d8:	14 f4       	brge	.+4      	; 0x18de <_ZN5Print11printNumberEmh+0x7c>
    18da:	40 5d       	subi	r20, 0xD0	; 208
    18dc:	01 c0       	rjmp	.+2      	; 0x18e0 <_ZN5Print11printNumberEmh+0x7e>
    18de:	49 5c       	subi	r20, 0xC9	; 201
    18e0:	f6 01       	movw	r30, r12
    18e2:	40 83       	st	Z, r20
  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
    18e4:	e1 14       	cp	r14, r1
    18e6:	f1 04       	cpc	r15, r1
    18e8:	01 05       	cpc	r16, r1
    18ea:	11 05       	cpc	r17, r1
    18ec:	21 f0       	breq	.+8      	; 0x18f6 <_ZN5Print11printNumberEmh+0x94>
    18ee:	7e 2c       	mov	r7, r14
    18f0:	5f 2d       	mov	r21, r15
    18f2:	c8 01       	movw	r24, r16
    18f4:	dd cf       	rjmp	.-70     	; 0x18b0 <_ZN5Print11printNumberEmh+0x4e>
    n /= base;
    char c = m - base * n;
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
  } while(n);

  return write(str);
    18f6:	c2 01       	movw	r24, r4
    18f8:	b6 01       	movw	r22, r12
    18fa:	0e 94 15 0c 	call	0x182a	; 0x182a <_ZN5Print5writeEPKc>
}
    18fe:	a1 96       	adiw	r28, 0x21	; 33
    1900:	0f b6       	in	r0, 0x3f	; 63
    1902:	f8 94       	cli
    1904:	de bf       	out	0x3e, r29	; 62
    1906:	0f be       	out	0x3f, r0	; 63
    1908:	cd bf       	out	0x3d, r28	; 61
    190a:	cf 91       	pop	r28
    190c:	df 91       	pop	r29
    190e:	1f 91       	pop	r17
    1910:	0f 91       	pop	r16
    1912:	ff 90       	pop	r15
    1914:	ef 90       	pop	r14
    1916:	df 90       	pop	r13
    1918:	cf 90       	pop	r12
    191a:	bf 90       	pop	r11
    191c:	af 90       	pop	r10
    191e:	9f 90       	pop	r9
    1920:	8f 90       	pop	r8
    1922:	7f 90       	pop	r7
    1924:	5f 90       	pop	r5
    1926:	4f 90       	pop	r4
    1928:	08 95       	ret

0000192a <_ZN5Print5printEli>:
size_t Print::print(unsigned int n, int base)
{
  return print((unsigned long) n, base);
}

size_t Print::print(long n, int base)
    192a:	cf 92       	push	r12
    192c:	df 92       	push	r13
    192e:	ef 92       	push	r14
    1930:	ff 92       	push	r15
    1932:	0f 93       	push	r16
    1934:	1f 93       	push	r17
    1936:	cf 93       	push	r28
    1938:	df 93       	push	r29
    193a:	ec 01       	movw	r28, r24
    193c:	6a 01       	movw	r12, r20
    193e:	7b 01       	movw	r14, r22
{
  if (base == 0) {
    1940:	21 15       	cp	r18, r1
    1942:	31 05       	cpc	r19, r1
    1944:	41 f4       	brne	.+16     	; 0x1956 <_ZN5Print5printEli+0x2c>
    return write(n);
    1946:	e8 81       	ld	r30, Y
    1948:	f9 81       	ldd	r31, Y+1	; 0x01
    194a:	01 90       	ld	r0, Z+
    194c:	f0 81       	ld	r31, Z
    194e:	e0 2d       	mov	r30, r0
    1950:	64 2f       	mov	r22, r20
    1952:	09 95       	icall
    1954:	1f c0       	rjmp	.+62     	; 0x1994 <_ZN5Print5printEli+0x6a>
  } else if (base == 10) {
    1956:	2a 30       	cpi	r18, 0x0A	; 10
    1958:	31 05       	cpc	r19, r1
    195a:	d1 f4       	brne	.+52     	; 0x1990 <_ZN5Print5printEli+0x66>
    if (n < 0) {
    195c:	77 ff       	sbrs	r23, 7
    195e:	17 c0       	rjmp	.+46     	; 0x198e <_ZN5Print5printEli+0x64>
  return write(str);
}

size_t Print::print(char c)
{
  return write(c);
    1960:	e8 81       	ld	r30, Y
    1962:	f9 81       	ldd	r31, Y+1	; 0x01
    1964:	01 90       	ld	r0, Z+
    1966:	f0 81       	ld	r31, Z
    1968:	e0 2d       	mov	r30, r0
    196a:	6d e2       	ldi	r22, 0x2D	; 45
    196c:	09 95       	icall
    196e:	8c 01       	movw	r16, r24
    return write(n);
  } else if (base == 10) {
    if (n < 0) {
      int t = print('-');
      n = -n;
      return printNumber(n, 10) + t;
    1970:	44 27       	eor	r20, r20
    1972:	55 27       	eor	r21, r21
    1974:	ba 01       	movw	r22, r20
    1976:	4c 19       	sub	r20, r12
    1978:	5d 09       	sbc	r21, r13
    197a:	6e 09       	sbc	r22, r14
    197c:	7f 09       	sbc	r23, r15
    197e:	ce 01       	movw	r24, r28
    1980:	2a e0       	ldi	r18, 0x0A	; 10
    1982:	0e 94 31 0c 	call	0x1862	; 0x1862 <_ZN5Print11printNumberEmh>
    1986:	98 01       	movw	r18, r16
    1988:	28 0f       	add	r18, r24
    198a:	39 1f       	adc	r19, r25
    198c:	04 c0       	rjmp	.+8      	; 0x1996 <_ZN5Print5printEli+0x6c>
    }
    return printNumber(n, 10);
    198e:	2a e0       	ldi	r18, 0x0A	; 10
  } else {
    return printNumber(n, base);
    1990:	0e 94 31 0c 	call	0x1862	; 0x1862 <_ZN5Print11printNumberEmh>
    1994:	9c 01       	movw	r18, r24
  }
}
    1996:	c9 01       	movw	r24, r18
    1998:	df 91       	pop	r29
    199a:	cf 91       	pop	r28
    199c:	1f 91       	pop	r17
    199e:	0f 91       	pop	r16
    19a0:	ff 90       	pop	r15
    19a2:	ef 90       	pop	r14
    19a4:	df 90       	pop	r13
    19a6:	cf 90       	pop	r12
    19a8:	08 95       	ret

000019aa <_ZN5Print5printEPKc>:
  return n;
}

size_t Print::print(const char str[])
{
  return write(str);
    19aa:	0e 94 15 0c 	call	0x182a	; 0x182a <_ZN5Print5writeEPKc>
}
    19ae:	08 95       	ret

000019b0 <_ZN5Print7printlnEPKc>:
  size_t n = print(s);
  n += println();
  return n;
}

size_t Print::println(const char c[])
    19b0:	ef 92       	push	r14
    19b2:	ff 92       	push	r15
    19b4:	0f 93       	push	r16
    19b6:	1f 93       	push	r17
    19b8:	7c 01       	movw	r14, r24
  return n;
}

size_t Print::print(const char str[])
{
  return write(str);
    19ba:	0e 94 15 0c 	call	0x182a	; 0x182a <_ZN5Print5writeEPKc>
    19be:	8c 01       	movw	r16, r24
}

size_t Print::println(const char c[])
{
  size_t n = print(c);
  n += println();
    19c0:	c7 01       	movw	r24, r14
    19c2:	0e 94 f5 0b 	call	0x17ea	; 0x17ea <_ZN5Print7printlnEv>
    19c6:	08 0f       	add	r16, r24
    19c8:	19 1f       	adc	r17, r25
  return n;
}
    19ca:	c8 01       	movw	r24, r16
    19cc:	1f 91       	pop	r17
    19ce:	0f 91       	pop	r16
    19d0:	ff 90       	pop	r15
    19d2:	ef 90       	pop	r14
    19d4:	08 95       	ret

000019d6 <attachInterrupt>:

static volatile voidFuncPtr intFunc[EXTERNAL_NUM_INTERRUPTS];
// volatile static voidFuncPtr twiIntFunc;

void attachInterrupt(uint8_t interruptNum, void (*userFunc)(void), int mode) {
  if(interruptNum < EXTERNAL_NUM_INTERRUPTS) {
    19d6:	82 30       	cpi	r24, 0x02	; 2
    19d8:	00 f5       	brcc	.+64     	; 0x1a1a <attachInterrupt+0x44>
    intFunc[interruptNum] = userFunc;
    19da:	e8 2f       	mov	r30, r24
    19dc:	f0 e0       	ldi	r31, 0x00	; 0
    19de:	ee 0f       	add	r30, r30
    19e0:	ff 1f       	adc	r31, r31
    19e2:	ec 59       	subi	r30, 0x9C	; 156
    19e4:	fb 4f       	sbci	r31, 0xFB	; 251
    19e6:	71 83       	std	Z+1, r23	; 0x01
    19e8:	60 83       	st	Z, r22
    // to the configuration bits in the hardware register, so we simply shift
    // the mode into place.
      
    // Enable the interrupt.
      
    switch (interruptNum) {
    19ea:	88 23       	and	r24, r24
    19ec:	19 f0       	breq	.+6      	; 0x19f4 <attachInterrupt+0x1e>
    19ee:	81 30       	cpi	r24, 0x01	; 1
    19f0:	a1 f4       	brne	.+40     	; 0x1a1a <attachInterrupt+0x44>
    19f2:	08 c0       	rjmp	.+16     	; 0x1a04 <attachInterrupt+0x2e>
      EIMSK |= (1 << INT7);
      break;
#else		
    case 0:
    #if defined(EICRA) && defined(ISC00) && defined(EIMSK)
      EICRA = (EICRA & ~((1 << ISC00) | (1 << ISC01))) | (mode << ISC00);
    19f4:	80 91 69 00 	lds	r24, 0x0069
    19f8:	8c 7f       	andi	r24, 0xFC	; 252
    19fa:	84 2b       	or	r24, r20
    19fc:	80 93 69 00 	sts	0x0069, r24
      EIMSK |= (1 << INT0);
    1a00:	e8 9a       	sbi	0x1d, 0	; 29
    1a02:	08 95       	ret
    #endif
      break;

    case 1:
    #if defined(EICRA) && defined(ISC10) && defined(ISC11) && defined(EIMSK)
      EICRA = (EICRA & ~((1 << ISC10) | (1 << ISC11))) | (mode << ISC10);
    1a04:	80 91 69 00 	lds	r24, 0x0069
    1a08:	44 0f       	add	r20, r20
    1a0a:	55 1f       	adc	r21, r21
    1a0c:	44 0f       	add	r20, r20
    1a0e:	55 1f       	adc	r21, r21
    1a10:	83 7f       	andi	r24, 0xF3	; 243
    1a12:	84 2b       	or	r24, r20
    1a14:	80 93 69 00 	sts	0x0069, r24
      EIMSK |= (1 << INT1);
    1a18:	e9 9a       	sbi	0x1d, 1	; 29
    1a1a:	08 95       	ret

00001a1c <__vector_1>:
    intFunc[EXTERNAL_INT_7]();
}

#else

SIGNAL(INT0_vect) {
    1a1c:	1f 92       	push	r1
    1a1e:	0f 92       	push	r0
    1a20:	0f b6       	in	r0, 0x3f	; 63
    1a22:	0f 92       	push	r0
    1a24:	11 24       	eor	r1, r1
    1a26:	2f 93       	push	r18
    1a28:	3f 93       	push	r19
    1a2a:	4f 93       	push	r20
    1a2c:	5f 93       	push	r21
    1a2e:	6f 93       	push	r22
    1a30:	7f 93       	push	r23
    1a32:	8f 93       	push	r24
    1a34:	9f 93       	push	r25
    1a36:	af 93       	push	r26
    1a38:	bf 93       	push	r27
    1a3a:	ef 93       	push	r30
    1a3c:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_0])
    1a3e:	80 91 64 04 	lds	r24, 0x0464
    1a42:	90 91 65 04 	lds	r25, 0x0465
    1a46:	89 2b       	or	r24, r25
    1a48:	29 f0       	breq	.+10     	; 0x1a54 <__vector_1+0x38>
    intFunc[EXTERNAL_INT_0]();
    1a4a:	e0 91 64 04 	lds	r30, 0x0464
    1a4e:	f0 91 65 04 	lds	r31, 0x0465
    1a52:	09 95       	icall
}
    1a54:	ff 91       	pop	r31
    1a56:	ef 91       	pop	r30
    1a58:	bf 91       	pop	r27
    1a5a:	af 91       	pop	r26
    1a5c:	9f 91       	pop	r25
    1a5e:	8f 91       	pop	r24
    1a60:	7f 91       	pop	r23
    1a62:	6f 91       	pop	r22
    1a64:	5f 91       	pop	r21
    1a66:	4f 91       	pop	r20
    1a68:	3f 91       	pop	r19
    1a6a:	2f 91       	pop	r18
    1a6c:	0f 90       	pop	r0
    1a6e:	0f be       	out	0x3f, r0	; 63
    1a70:	0f 90       	pop	r0
    1a72:	1f 90       	pop	r1
    1a74:	18 95       	reti

00001a76 <__vector_2>:

SIGNAL(INT1_vect) {
    1a76:	1f 92       	push	r1
    1a78:	0f 92       	push	r0
    1a7a:	0f b6       	in	r0, 0x3f	; 63
    1a7c:	0f 92       	push	r0
    1a7e:	11 24       	eor	r1, r1
    1a80:	2f 93       	push	r18
    1a82:	3f 93       	push	r19
    1a84:	4f 93       	push	r20
    1a86:	5f 93       	push	r21
    1a88:	6f 93       	push	r22
    1a8a:	7f 93       	push	r23
    1a8c:	8f 93       	push	r24
    1a8e:	9f 93       	push	r25
    1a90:	af 93       	push	r26
    1a92:	bf 93       	push	r27
    1a94:	ef 93       	push	r30
    1a96:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_1])
    1a98:	80 91 66 04 	lds	r24, 0x0466
    1a9c:	90 91 67 04 	lds	r25, 0x0467
    1aa0:	89 2b       	or	r24, r25
    1aa2:	29 f0       	breq	.+10     	; 0x1aae <__vector_2+0x38>
    intFunc[EXTERNAL_INT_1]();
    1aa4:	e0 91 66 04 	lds	r30, 0x0466
    1aa8:	f0 91 67 04 	lds	r31, 0x0467
    1aac:	09 95       	icall
}
    1aae:	ff 91       	pop	r31
    1ab0:	ef 91       	pop	r30
    1ab2:	bf 91       	pop	r27
    1ab4:	af 91       	pop	r26
    1ab6:	9f 91       	pop	r25
    1ab8:	8f 91       	pop	r24
    1aba:	7f 91       	pop	r23
    1abc:	6f 91       	pop	r22
    1abe:	5f 91       	pop	r21
    1ac0:	4f 91       	pop	r20
    1ac2:	3f 91       	pop	r19
    1ac4:	2f 91       	pop	r18
    1ac6:	0f 90       	pop	r0
    1ac8:	0f be       	out	0x3f, r0	; 63
    1aca:	0f 90       	pop	r0
    1acc:	1f 90       	pop	r1
    1ace:	18 95       	reti

00001ad0 <main>:
#include <Arduino.h>

int main(void)
    1ad0:	cf 93       	push	r28
    1ad2:	df 93       	push	r29
{
	init();
    1ad4:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <init>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
    1ad8:	0e 94 42 09 	call	0x1284	; 0x1284 <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
    1adc:	c6 ef       	ldi	r28, 0xF6	; 246
    1ade:	d9 e0       	ldi	r29, 0x09	; 9
#endif
	
	setup();
    
	for (;;) {
		loop();
    1ae0:	0e 94 b9 08 	call	0x1172	; 0x1172 <loop>
		if (serialEventRun) serialEventRun();
    1ae4:	20 97       	sbiw	r28, 0x00	; 0
    1ae6:	e1 f3       	breq	.-8      	; 0x1ae0 <main+0x10>
    1ae8:	0e 94 f6 09 	call	0x13ec	; 0x13ec <_Z14serialEventRunv>
    1aec:	f9 cf       	rjmp	.-14     	; 0x1ae0 <main+0x10>

00001aee <__vector_16>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
SIGNAL(TIM0_OVF_vect)
#else
SIGNAL(TIMER0_OVF_vect)
#endif
{
    1aee:	1f 92       	push	r1
    1af0:	0f 92       	push	r0
    1af2:	0f b6       	in	r0, 0x3f	; 63
    1af4:	0f 92       	push	r0
    1af6:	11 24       	eor	r1, r1
    1af8:	2f 93       	push	r18
    1afa:	3f 93       	push	r19
    1afc:	8f 93       	push	r24
    1afe:	9f 93       	push	r25
    1b00:	af 93       	push	r26
    1b02:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    1b04:	80 91 6c 04 	lds	r24, 0x046C
    1b08:	90 91 6d 04 	lds	r25, 0x046D
    1b0c:	a0 91 6e 04 	lds	r26, 0x046E
    1b10:	b0 91 6f 04 	lds	r27, 0x046F
	unsigned char f = timer0_fract;
    1b14:	30 91 70 04 	lds	r19, 0x0470

	m += MILLIS_INC;
    1b18:	01 96       	adiw	r24, 0x01	; 1
    1b1a:	a1 1d       	adc	r26, r1
    1b1c:	b1 1d       	adc	r27, r1
	f += FRACT_INC;
    1b1e:	23 2f       	mov	r18, r19
    1b20:	2d 5f       	subi	r18, 0xFD	; 253
	if (f >= FRACT_MAX) {
    1b22:	2d 37       	cpi	r18, 0x7D	; 125
    1b24:	20 f0       	brcs	.+8      	; 0x1b2e <__vector_16+0x40>
		f -= FRACT_MAX;
    1b26:	2d 57       	subi	r18, 0x7D	; 125
		m += 1;
    1b28:	01 96       	adiw	r24, 0x01	; 1
    1b2a:	a1 1d       	adc	r26, r1
    1b2c:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
    1b2e:	20 93 70 04 	sts	0x0470, r18
	timer0_millis = m;
    1b32:	80 93 6c 04 	sts	0x046C, r24
    1b36:	90 93 6d 04 	sts	0x046D, r25
    1b3a:	a0 93 6e 04 	sts	0x046E, r26
    1b3e:	b0 93 6f 04 	sts	0x046F, r27
	timer0_overflow_count++;
    1b42:	80 91 68 04 	lds	r24, 0x0468
    1b46:	90 91 69 04 	lds	r25, 0x0469
    1b4a:	a0 91 6a 04 	lds	r26, 0x046A
    1b4e:	b0 91 6b 04 	lds	r27, 0x046B
    1b52:	01 96       	adiw	r24, 0x01	; 1
    1b54:	a1 1d       	adc	r26, r1
    1b56:	b1 1d       	adc	r27, r1
    1b58:	80 93 68 04 	sts	0x0468, r24
    1b5c:	90 93 69 04 	sts	0x0469, r25
    1b60:	a0 93 6a 04 	sts	0x046A, r26
    1b64:	b0 93 6b 04 	sts	0x046B, r27
}
    1b68:	bf 91       	pop	r27
    1b6a:	af 91       	pop	r26
    1b6c:	9f 91       	pop	r25
    1b6e:	8f 91       	pop	r24
    1b70:	3f 91       	pop	r19
    1b72:	2f 91       	pop	r18
    1b74:	0f 90       	pop	r0
    1b76:	0f be       	out	0x3f, r0	; 63
    1b78:	0f 90       	pop	r0
    1b7a:	1f 90       	pop	r1
    1b7c:	18 95       	reti

00001b7e <micros>:
	return m;
}

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
    1b7e:	9f b7       	in	r25, 0x3f	; 63
	
	cli();
    1b80:	f8 94       	cli
	m = timer0_overflow_count;
    1b82:	20 91 68 04 	lds	r18, 0x0468
    1b86:	30 91 69 04 	lds	r19, 0x0469
    1b8a:	40 91 6a 04 	lds	r20, 0x046A
    1b8e:	50 91 6b 04 	lds	r21, 0x046B
#if defined(TCNT0)
	t = TCNT0;
    1b92:	86 b5       	in	r24, 0x26	; 38
	#error TIMER 0 not defined
#endif

  
#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    1b94:	a8 9b       	sbis	0x15, 0	; 21
    1b96:	06 c0       	rjmp	.+12     	; 0x1ba4 <micros+0x26>
    1b98:	8f 3f       	cpi	r24, 0xFF	; 255
    1b9a:	21 f0       	breq	.+8      	; 0x1ba4 <micros+0x26>
		m++;
    1b9c:	2f 5f       	subi	r18, 0xFF	; 255
    1b9e:	3f 4f       	sbci	r19, 0xFF	; 255
    1ba0:	4f 4f       	sbci	r20, 0xFF	; 255
    1ba2:	5f 4f       	sbci	r21, 0xFF	; 255
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    1ba4:	9f bf       	out	0x3f, r25	; 63
    1ba6:	54 2f       	mov	r21, r20
    1ba8:	43 2f       	mov	r20, r19
    1baa:	32 2f       	mov	r19, r18
    1bac:	22 27       	eor	r18, r18
    1bae:	28 0f       	add	r18, r24
    1bb0:	31 1d       	adc	r19, r1
    1bb2:	41 1d       	adc	r20, r1
    1bb4:	51 1d       	adc	r21, r1
    1bb6:	82 e0       	ldi	r24, 0x02	; 2
    1bb8:	22 0f       	add	r18, r18
    1bba:	33 1f       	adc	r19, r19
    1bbc:	44 1f       	adc	r20, r20
    1bbe:	55 1f       	adc	r21, r21
    1bc0:	8a 95       	dec	r24
    1bc2:	d1 f7       	brne	.-12     	; 0x1bb8 <micros+0x3a>
	
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
}
    1bc4:	b9 01       	movw	r22, r18
    1bc6:	ca 01       	movw	r24, r20
    1bc8:	08 95       	ret

00001bca <delay>:

void delay(unsigned long ms)
{
    1bca:	9b 01       	movw	r18, r22
    1bcc:	ac 01       	movw	r20, r24
	return m;
}

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
    1bce:	7f b7       	in	r23, 0x3f	; 63
	
	cli();
    1bd0:	f8 94       	cli
	m = timer0_overflow_count;
    1bd2:	80 91 68 04 	lds	r24, 0x0468
    1bd6:	90 91 69 04 	lds	r25, 0x0469
    1bda:	a0 91 6a 04 	lds	r26, 0x046A
    1bde:	b0 91 6b 04 	lds	r27, 0x046B
#if defined(TCNT0)
	t = TCNT0;
    1be2:	66 b5       	in	r22, 0x26	; 38
	#error TIMER 0 not defined
#endif

  
#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    1be4:	a8 9b       	sbis	0x15, 0	; 21
    1be6:	05 c0       	rjmp	.+10     	; 0x1bf2 <delay+0x28>
    1be8:	6f 3f       	cpi	r22, 0xFF	; 255
    1bea:	19 f0       	breq	.+6      	; 0x1bf2 <delay+0x28>
		m++;
    1bec:	01 96       	adiw	r24, 0x01	; 1
    1bee:	a1 1d       	adc	r26, r1
    1bf0:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    1bf2:	7f bf       	out	0x3f, r23	; 63
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
}

void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();
    1bf4:	ba 2f       	mov	r27, r26
    1bf6:	a9 2f       	mov	r26, r25
    1bf8:	98 2f       	mov	r25, r24
    1bfa:	88 27       	eor	r24, r24
    1bfc:	86 0f       	add	r24, r22
    1bfe:	91 1d       	adc	r25, r1
    1c00:	a1 1d       	adc	r26, r1
    1c02:	b1 1d       	adc	r27, r1
    1c04:	62 e0       	ldi	r22, 0x02	; 2
    1c06:	88 0f       	add	r24, r24
    1c08:	99 1f       	adc	r25, r25
    1c0a:	aa 1f       	adc	r26, r26
    1c0c:	bb 1f       	adc	r27, r27
    1c0e:	6a 95       	dec	r22
    1c10:	d1 f7       	brne	.-12     	; 0x1c06 <delay+0x3c>
    1c12:	bc 01       	movw	r22, r24
    1c14:	2d c0       	rjmp	.+90     	; 0x1c70 <delay+0xa6>
	return m;
}

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
    1c16:	ff b7       	in	r31, 0x3f	; 63
	
	cli();
    1c18:	f8 94       	cli
	m = timer0_overflow_count;
    1c1a:	80 91 68 04 	lds	r24, 0x0468
    1c1e:	90 91 69 04 	lds	r25, 0x0469
    1c22:	a0 91 6a 04 	lds	r26, 0x046A
    1c26:	b0 91 6b 04 	lds	r27, 0x046B
#if defined(TCNT0)
	t = TCNT0;
    1c2a:	e6 b5       	in	r30, 0x26	; 38
	#error TIMER 0 not defined
#endif

  
#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    1c2c:	a8 9b       	sbis	0x15, 0	; 21
    1c2e:	05 c0       	rjmp	.+10     	; 0x1c3a <delay+0x70>
    1c30:	ef 3f       	cpi	r30, 0xFF	; 255
    1c32:	19 f0       	breq	.+6      	; 0x1c3a <delay+0x70>
		m++;
    1c34:	01 96       	adiw	r24, 0x01	; 1
    1c36:	a1 1d       	adc	r26, r1
    1c38:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    1c3a:	ff bf       	out	0x3f, r31	; 63
void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();

	while (ms > 0) {
		if (((uint16_t)micros() - start) >= 1000) {
    1c3c:	ba 2f       	mov	r27, r26
    1c3e:	a9 2f       	mov	r26, r25
    1c40:	98 2f       	mov	r25, r24
    1c42:	88 27       	eor	r24, r24
    1c44:	8e 0f       	add	r24, r30
    1c46:	91 1d       	adc	r25, r1
    1c48:	a1 1d       	adc	r26, r1
    1c4a:	b1 1d       	adc	r27, r1
    1c4c:	e2 e0       	ldi	r30, 0x02	; 2
    1c4e:	88 0f       	add	r24, r24
    1c50:	99 1f       	adc	r25, r25
    1c52:	aa 1f       	adc	r26, r26
    1c54:	bb 1f       	adc	r27, r27
    1c56:	ea 95       	dec	r30
    1c58:	d1 f7       	brne	.-12     	; 0x1c4e <delay+0x84>
    1c5a:	86 1b       	sub	r24, r22
    1c5c:	97 0b       	sbc	r25, r23
    1c5e:	88 5e       	subi	r24, 0xE8	; 232
    1c60:	93 40       	sbci	r25, 0x03	; 3
    1c62:	c8 f2       	brcs	.-78     	; 0x1c16 <delay+0x4c>
			ms--;
    1c64:	21 50       	subi	r18, 0x01	; 1
    1c66:	30 40       	sbci	r19, 0x00	; 0
    1c68:	40 40       	sbci	r20, 0x00	; 0
    1c6a:	50 40       	sbci	r21, 0x00	; 0
			start += 1000;
    1c6c:	68 51       	subi	r22, 0x18	; 24
    1c6e:	7c 4f       	sbci	r23, 0xFC	; 252

void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();

	while (ms > 0) {
    1c70:	21 15       	cp	r18, r1
    1c72:	31 05       	cpc	r19, r1
    1c74:	41 05       	cpc	r20, r1
    1c76:	51 05       	cpc	r21, r1
    1c78:	71 f6       	brne	.-100    	; 0x1c16 <delay+0x4c>
		if (((uint16_t)micros() - start) >= 1000) {
			ms--;
			start += 1000;
		}
	}
}
    1c7a:	08 95       	ret

00001c7c <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    1c7c:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    1c7e:	84 b5       	in	r24, 0x24	; 36
    1c80:	82 60       	ori	r24, 0x02	; 2
    1c82:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    1c84:	84 b5       	in	r24, 0x24	; 36
    1c86:	81 60       	ori	r24, 0x01	; 1
    1c88:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    1c8a:	85 b5       	in	r24, 0x25	; 37
    1c8c:	82 60       	ori	r24, 0x02	; 2
    1c8e:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    1c90:	85 b5       	in	r24, 0x25	; 37
    1c92:	81 60       	ori	r24, 0x01	; 1
    1c94:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    1c96:	ee e6       	ldi	r30, 0x6E	; 110
    1c98:	f0 e0       	ldi	r31, 0x00	; 0
    1c9a:	80 81       	ld	r24, Z
    1c9c:	81 60       	ori	r24, 0x01	; 1
    1c9e:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    1ca0:	e1 e8       	ldi	r30, 0x81	; 129
    1ca2:	f0 e0       	ldi	r31, 0x00	; 0
    1ca4:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    1ca6:	80 81       	ld	r24, Z
    1ca8:	82 60       	ori	r24, 0x02	; 2
    1caa:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    1cac:	80 81       	ld	r24, Z
    1cae:	81 60       	ori	r24, 0x01	; 1
    1cb0:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    1cb2:	e0 e8       	ldi	r30, 0x80	; 128
    1cb4:	f0 e0       	ldi	r31, 0x00	; 0
    1cb6:	80 81       	ld	r24, Z
    1cb8:	81 60       	ori	r24, 0x01	; 1
    1cba:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    1cbc:	e1 eb       	ldi	r30, 0xB1	; 177
    1cbe:	f0 e0       	ldi	r31, 0x00	; 0
    1cc0:	80 81       	ld	r24, Z
    1cc2:	84 60       	ori	r24, 0x04	; 4
    1cc4:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    1cc6:	e0 eb       	ldi	r30, 0xB0	; 176
    1cc8:	f0 e0       	ldi	r31, 0x00	; 0
    1cca:	80 81       	ld	r24, Z
    1ccc:	81 60       	ori	r24, 0x01	; 1
    1cce:	80 83       	st	Z, r24
#if defined(ADCSRA)
	// set a2d prescale factor to 128
	// 16 MHz / 128 = 125 KHz, inside the desired 50-200 KHz range.
	// XXX: this will not work properly for other clock speeds, and
	// this code should use F_CPU to determine the prescale factor.
	sbi(ADCSRA, ADPS2);
    1cd0:	ea e7       	ldi	r30, 0x7A	; 122
    1cd2:	f0 e0       	ldi	r31, 0x00	; 0
    1cd4:	80 81       	ld	r24, Z
    1cd6:	84 60       	ori	r24, 0x04	; 4
    1cd8:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS1);
    1cda:	80 81       	ld	r24, Z
    1cdc:	82 60       	ori	r24, 0x02	; 2
    1cde:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS0);
    1ce0:	80 81       	ld	r24, Z
    1ce2:	81 60       	ori	r24, 0x01	; 1
    1ce4:	80 83       	st	Z, r24

	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    1ce6:	80 81       	ld	r24, Z
    1ce8:	80 68       	ori	r24, 0x80	; 128
    1cea:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    1cec:	10 92 c1 00 	sts	0x00C1, r1
#endif
}
    1cf0:	08 95       	ret

00001cf2 <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    1cf2:	cf 93       	push	r28
    1cf4:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    1cf6:	48 2f       	mov	r20, r24
    1cf8:	50 e0       	ldi	r21, 0x00	; 0
    1cfa:	ca 01       	movw	r24, r20
    1cfc:	86 56       	subi	r24, 0x66	; 102
    1cfe:	9f 4f       	sbci	r25, 0xFF	; 255
    1d00:	fc 01       	movw	r30, r24
    1d02:	34 91       	lpm	r19, Z+
	uint8_t port = digitalPinToPort(pin);
    1d04:	4a 57       	subi	r20, 0x7A	; 122
    1d06:	5f 4f       	sbci	r21, 0xFF	; 255
    1d08:	fa 01       	movw	r30, r20
    1d0a:	84 91       	lpm	r24, Z+
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    1d0c:	88 23       	and	r24, r24
    1d0e:	69 f1       	breq	.+90     	; 0x1d6a <pinMode+0x78>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    1d10:	90 e0       	ldi	r25, 0x00	; 0
    1d12:	88 0f       	add	r24, r24
    1d14:	99 1f       	adc	r25, r25
    1d16:	fc 01       	movw	r30, r24
    1d18:	e8 59       	subi	r30, 0x98	; 152
    1d1a:	ff 4f       	sbci	r31, 0xFF	; 255
    1d1c:	a5 91       	lpm	r26, Z+
    1d1e:	b4 91       	lpm	r27, Z+
	out = portOutputRegister(port);
    1d20:	fc 01       	movw	r30, r24
    1d22:	ee 58       	subi	r30, 0x8E	; 142
    1d24:	ff 4f       	sbci	r31, 0xFF	; 255
    1d26:	c5 91       	lpm	r28, Z+
    1d28:	d4 91       	lpm	r29, Z+

	if (mode == INPUT) { 
    1d2a:	66 23       	and	r22, r22
    1d2c:	51 f4       	brne	.+20     	; 0x1d42 <pinMode+0x50>
		uint8_t oldSREG = SREG;
    1d2e:	2f b7       	in	r18, 0x3f	; 63
                cli();
    1d30:	f8 94       	cli
		*reg &= ~bit;
    1d32:	8c 91       	ld	r24, X
    1d34:	93 2f       	mov	r25, r19
    1d36:	90 95       	com	r25
    1d38:	89 23       	and	r24, r25
    1d3a:	8c 93       	st	X, r24
		*out &= ~bit;
    1d3c:	88 81       	ld	r24, Y
    1d3e:	89 23       	and	r24, r25
    1d40:	0b c0       	rjmp	.+22     	; 0x1d58 <pinMode+0x66>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    1d42:	62 30       	cpi	r22, 0x02	; 2
    1d44:	61 f4       	brne	.+24     	; 0x1d5e <pinMode+0x6c>
		uint8_t oldSREG = SREG;
    1d46:	2f b7       	in	r18, 0x3f	; 63
                cli();
    1d48:	f8 94       	cli
		*reg &= ~bit;
    1d4a:	8c 91       	ld	r24, X
    1d4c:	93 2f       	mov	r25, r19
    1d4e:	90 95       	com	r25
    1d50:	89 23       	and	r24, r25
    1d52:	8c 93       	st	X, r24
		*out |= bit;
    1d54:	88 81       	ld	r24, Y
    1d56:	83 2b       	or	r24, r19
    1d58:	88 83       	st	Y, r24
		SREG = oldSREG;
    1d5a:	2f bf       	out	0x3f, r18	; 63
    1d5c:	06 c0       	rjmp	.+12     	; 0x1d6a <pinMode+0x78>
	} else {
		uint8_t oldSREG = SREG;
    1d5e:	9f b7       	in	r25, 0x3f	; 63
                cli();
    1d60:	f8 94       	cli
		*reg |= bit;
    1d62:	8c 91       	ld	r24, X
    1d64:	83 2b       	or	r24, r19
    1d66:	8c 93       	st	X, r24
		SREG = oldSREG;
    1d68:	9f bf       	out	0x3f, r25	; 63
	}
}
    1d6a:	df 91       	pop	r29
    1d6c:	cf 91       	pop	r28
    1d6e:	08 95       	ret

00001d70 <digitalWrite>:
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
	uint8_t timer = digitalPinToTimer(pin);
    1d70:	48 2f       	mov	r20, r24
    1d72:	50 e0       	ldi	r21, 0x00	; 0
    1d74:	ca 01       	movw	r24, r20
    1d76:	82 55       	subi	r24, 0x52	; 82
    1d78:	9f 4f       	sbci	r25, 0xFF	; 255
    1d7a:	fc 01       	movw	r30, r24
    1d7c:	24 91       	lpm	r18, Z+
	uint8_t bit = digitalPinToBitMask(pin);
    1d7e:	ca 01       	movw	r24, r20
    1d80:	86 56       	subi	r24, 0x66	; 102
    1d82:	9f 4f       	sbci	r25, 0xFF	; 255
    1d84:	fc 01       	movw	r30, r24
    1d86:	94 91       	lpm	r25, Z+
	uint8_t port = digitalPinToPort(pin);
    1d88:	4a 57       	subi	r20, 0x7A	; 122
    1d8a:	5f 4f       	sbci	r21, 0xFF	; 255
    1d8c:	fa 01       	movw	r30, r20
    1d8e:	34 91       	lpm	r19, Z+
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    1d90:	33 23       	and	r19, r19
    1d92:	09 f4       	brne	.+2      	; 0x1d96 <digitalWrite+0x26>
    1d94:	40 c0       	rjmp	.+128    	; 0x1e16 <digitalWrite+0xa6>

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    1d96:	22 23       	and	r18, r18
    1d98:	51 f1       	breq	.+84     	; 0x1dee <digitalWrite+0x7e>
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    1d9a:	23 30       	cpi	r18, 0x03	; 3
    1d9c:	71 f0       	breq	.+28     	; 0x1dba <digitalWrite+0x4a>
    1d9e:	24 30       	cpi	r18, 0x04	; 4
    1da0:	28 f4       	brcc	.+10     	; 0x1dac <digitalWrite+0x3c>
    1da2:	21 30       	cpi	r18, 0x01	; 1
    1da4:	a1 f0       	breq	.+40     	; 0x1dce <digitalWrite+0x5e>
    1da6:	22 30       	cpi	r18, 0x02	; 2
    1da8:	11 f5       	brne	.+68     	; 0x1dee <digitalWrite+0x7e>
    1daa:	14 c0       	rjmp	.+40     	; 0x1dd4 <digitalWrite+0x64>
    1dac:	26 30       	cpi	r18, 0x06	; 6
    1dae:	b1 f0       	breq	.+44     	; 0x1ddc <digitalWrite+0x6c>
    1db0:	27 30       	cpi	r18, 0x07	; 7
    1db2:	c1 f0       	breq	.+48     	; 0x1de4 <digitalWrite+0x74>
    1db4:	24 30       	cpi	r18, 0x04	; 4
    1db6:	d9 f4       	brne	.+54     	; 0x1dee <digitalWrite+0x7e>
    1db8:	04 c0       	rjmp	.+8      	; 0x1dc2 <digitalWrite+0x52>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    1dba:	80 91 80 00 	lds	r24, 0x0080
    1dbe:	8f 77       	andi	r24, 0x7F	; 127
    1dc0:	03 c0       	rjmp	.+6      	; 0x1dc8 <digitalWrite+0x58>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    1dc2:	80 91 80 00 	lds	r24, 0x0080
    1dc6:	8f 7d       	andi	r24, 0xDF	; 223
    1dc8:	80 93 80 00 	sts	0x0080, r24
    1dcc:	10 c0       	rjmp	.+32     	; 0x1dee <digitalWrite+0x7e>
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    1dce:	84 b5       	in	r24, 0x24	; 36
    1dd0:	8f 77       	andi	r24, 0x7F	; 127
    1dd2:	02 c0       	rjmp	.+4      	; 0x1dd8 <digitalWrite+0x68>
		#endif
		
		#if defined(TIMER0B) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    1dd4:	84 b5       	in	r24, 0x24	; 36
    1dd6:	8f 7d       	andi	r24, 0xDF	; 223
    1dd8:	84 bd       	out	0x24, r24	; 36
    1dda:	09 c0       	rjmp	.+18     	; 0x1dee <digitalWrite+0x7e>
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    1ddc:	80 91 b0 00 	lds	r24, 0x00B0
    1de0:	8f 77       	andi	r24, 0x7F	; 127
    1de2:	03 c0       	rjmp	.+6      	; 0x1dea <digitalWrite+0x7a>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    1de4:	80 91 b0 00 	lds	r24, 0x00B0
    1de8:	8f 7d       	andi	r24, 0xDF	; 223
    1dea:	80 93 b0 00 	sts	0x00B0, r24

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);

	out = portOutputRegister(port);
    1dee:	e3 2f       	mov	r30, r19
    1df0:	f0 e0       	ldi	r31, 0x00	; 0
    1df2:	ee 0f       	add	r30, r30
    1df4:	ff 1f       	adc	r31, r31
    1df6:	ee 58       	subi	r30, 0x8E	; 142
    1df8:	ff 4f       	sbci	r31, 0xFF	; 255
    1dfa:	a5 91       	lpm	r26, Z+
    1dfc:	b4 91       	lpm	r27, Z+

	uint8_t oldSREG = SREG;
    1dfe:	2f b7       	in	r18, 0x3f	; 63
	cli();
    1e00:	f8 94       	cli

	if (val == LOW) {
    1e02:	66 23       	and	r22, r22
    1e04:	21 f4       	brne	.+8      	; 0x1e0e <digitalWrite+0x9e>
		*out &= ~bit;
    1e06:	8c 91       	ld	r24, X
    1e08:	90 95       	com	r25
    1e0a:	89 23       	and	r24, r25
    1e0c:	02 c0       	rjmp	.+4      	; 0x1e12 <digitalWrite+0xa2>
	} else {
		*out |= bit;
    1e0e:	8c 91       	ld	r24, X
    1e10:	89 2b       	or	r24, r25
    1e12:	8c 93       	st	X, r24
	}

	SREG = oldSREG;
    1e14:	2f bf       	out	0x3f, r18	; 63
    1e16:	08 95       	ret

00001e18 <__mulsi3>:
    1e18:	62 9f       	mul	r22, r18
    1e1a:	d0 01       	movw	r26, r0
    1e1c:	73 9f       	mul	r23, r19
    1e1e:	f0 01       	movw	r30, r0
    1e20:	82 9f       	mul	r24, r18
    1e22:	e0 0d       	add	r30, r0
    1e24:	f1 1d       	adc	r31, r1
    1e26:	64 9f       	mul	r22, r20
    1e28:	e0 0d       	add	r30, r0
    1e2a:	f1 1d       	adc	r31, r1
    1e2c:	92 9f       	mul	r25, r18
    1e2e:	f0 0d       	add	r31, r0
    1e30:	83 9f       	mul	r24, r19
    1e32:	f0 0d       	add	r31, r0
    1e34:	74 9f       	mul	r23, r20
    1e36:	f0 0d       	add	r31, r0
    1e38:	65 9f       	mul	r22, r21
    1e3a:	f0 0d       	add	r31, r0
    1e3c:	99 27       	eor	r25, r25
    1e3e:	72 9f       	mul	r23, r18
    1e40:	b0 0d       	add	r27, r0
    1e42:	e1 1d       	adc	r30, r1
    1e44:	f9 1f       	adc	r31, r25
    1e46:	63 9f       	mul	r22, r19
    1e48:	b0 0d       	add	r27, r0
    1e4a:	e1 1d       	adc	r30, r1
    1e4c:	f9 1f       	adc	r31, r25
    1e4e:	bd 01       	movw	r22, r26
    1e50:	cf 01       	movw	r24, r30
    1e52:	11 24       	eor	r1, r1
    1e54:	08 95       	ret

00001e56 <__udivmodhi4>:
    1e56:	aa 1b       	sub	r26, r26
    1e58:	bb 1b       	sub	r27, r27
    1e5a:	51 e1       	ldi	r21, 0x11	; 17
    1e5c:	07 c0       	rjmp	.+14     	; 0x1e6c <__udivmodhi4_ep>

00001e5e <__udivmodhi4_loop>:
    1e5e:	aa 1f       	adc	r26, r26
    1e60:	bb 1f       	adc	r27, r27
    1e62:	a6 17       	cp	r26, r22
    1e64:	b7 07       	cpc	r27, r23
    1e66:	10 f0       	brcs	.+4      	; 0x1e6c <__udivmodhi4_ep>
    1e68:	a6 1b       	sub	r26, r22
    1e6a:	b7 0b       	sbc	r27, r23

00001e6c <__udivmodhi4_ep>:
    1e6c:	88 1f       	adc	r24, r24
    1e6e:	99 1f       	adc	r25, r25
    1e70:	5a 95       	dec	r21
    1e72:	a9 f7       	brne	.-22     	; 0x1e5e <__udivmodhi4_loop>
    1e74:	80 95       	com	r24
    1e76:	90 95       	com	r25
    1e78:	bc 01       	movw	r22, r24
    1e7a:	cd 01       	movw	r24, r26
    1e7c:	08 95       	ret

00001e7e <__udivmodsi4>:
    1e7e:	a1 e2       	ldi	r26, 0x21	; 33
    1e80:	1a 2e       	mov	r1, r26
    1e82:	aa 1b       	sub	r26, r26
    1e84:	bb 1b       	sub	r27, r27
    1e86:	fd 01       	movw	r30, r26
    1e88:	0d c0       	rjmp	.+26     	; 0x1ea4 <__udivmodsi4_ep>

00001e8a <__udivmodsi4_loop>:
    1e8a:	aa 1f       	adc	r26, r26
    1e8c:	bb 1f       	adc	r27, r27
    1e8e:	ee 1f       	adc	r30, r30
    1e90:	ff 1f       	adc	r31, r31
    1e92:	a2 17       	cp	r26, r18
    1e94:	b3 07       	cpc	r27, r19
    1e96:	e4 07       	cpc	r30, r20
    1e98:	f5 07       	cpc	r31, r21
    1e9a:	20 f0       	brcs	.+8      	; 0x1ea4 <__udivmodsi4_ep>
    1e9c:	a2 1b       	sub	r26, r18
    1e9e:	b3 0b       	sbc	r27, r19
    1ea0:	e4 0b       	sbc	r30, r20
    1ea2:	f5 0b       	sbc	r31, r21

00001ea4 <__udivmodsi4_ep>:
    1ea4:	66 1f       	adc	r22, r22
    1ea6:	77 1f       	adc	r23, r23
    1ea8:	88 1f       	adc	r24, r24
    1eaa:	99 1f       	adc	r25, r25
    1eac:	1a 94       	dec	r1
    1eae:	69 f7       	brne	.-38     	; 0x1e8a <__udivmodsi4_loop>
    1eb0:	60 95       	com	r22
    1eb2:	70 95       	com	r23
    1eb4:	80 95       	com	r24
    1eb6:	90 95       	com	r25
    1eb8:	9b 01       	movw	r18, r22
    1eba:	ac 01       	movw	r20, r24
    1ebc:	bd 01       	movw	r22, r26
    1ebe:	cf 01       	movw	r24, r30
    1ec0:	08 95       	ret

00001ec2 <__divmodsi4>:
    1ec2:	97 fb       	bst	r25, 7
    1ec4:	09 2e       	mov	r0, r25
    1ec6:	05 26       	eor	r0, r21
    1ec8:	0e d0       	rcall	.+28     	; 0x1ee6 <__divmodsi4_neg1>
    1eca:	57 fd       	sbrc	r21, 7
    1ecc:	04 d0       	rcall	.+8      	; 0x1ed6 <__divmodsi4_neg2>
    1ece:	d7 df       	rcall	.-82     	; 0x1e7e <__udivmodsi4>
    1ed0:	0a d0       	rcall	.+20     	; 0x1ee6 <__divmodsi4_neg1>
    1ed2:	00 1c       	adc	r0, r0
    1ed4:	38 f4       	brcc	.+14     	; 0x1ee4 <__divmodsi4_exit>

00001ed6 <__divmodsi4_neg2>:
    1ed6:	50 95       	com	r21
    1ed8:	40 95       	com	r20
    1eda:	30 95       	com	r19
    1edc:	21 95       	neg	r18
    1ede:	3f 4f       	sbci	r19, 0xFF	; 255
    1ee0:	4f 4f       	sbci	r20, 0xFF	; 255
    1ee2:	5f 4f       	sbci	r21, 0xFF	; 255

00001ee4 <__divmodsi4_exit>:
    1ee4:	08 95       	ret

00001ee6 <__divmodsi4_neg1>:
    1ee6:	f6 f7       	brtc	.-4      	; 0x1ee4 <__divmodsi4_exit>
    1ee8:	90 95       	com	r25
    1eea:	80 95       	com	r24
    1eec:	70 95       	com	r23
    1eee:	61 95       	neg	r22
    1ef0:	7f 4f       	sbci	r23, 0xFF	; 255
    1ef2:	8f 4f       	sbci	r24, 0xFF	; 255
    1ef4:	9f 4f       	sbci	r25, 0xFF	; 255
    1ef6:	08 95       	ret

00001ef8 <__tablejump2__>:
    1ef8:	ee 0f       	add	r30, r30
    1efa:	ff 1f       	adc	r31, r31

00001efc <__tablejump__>:
    1efc:	05 90       	lpm	r0, Z+
    1efe:	f4 91       	lpm	r31, Z+
    1f00:	e0 2d       	mov	r30, r0
    1f02:	09 94       	ijmp

00001f04 <_exit>:
    1f04:	f8 94       	cli

00001f06 <__stop_program>:
    1f06:	ff cf       	rjmp	.-2      	; 0x1f06 <__stop_program>
