============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Nov 26 2024  11:43:30 pm
  Module:                 riscv_core
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


 Clock Description
 ----------------- 

 Clock                             Clock    Source     No of   
 Name    Period   Rise    Fall     Domain  Pin/Port  Registers 
---------------------------------------------------------------
 clk     10000.0   0.0   5000.0   domain_1   i_clk        9697 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

        Network   Network   Source   Source     Setup        Setup    
Clock   Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
 Name    Rise      Fall      Rise     Fall       Rise         Fall    
----------------------------------------------------------------------
clk         0.0       0.0      0.0      0.0        200.0        200.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

  From    To    R->R     R->F     F->R     F->F  
-------------------------------------------------
  clk    clk   9800.0   4800.0   4800.0   9800.0 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Nov 26 2024  11:43:33 pm
  Module:                 riscv_core
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

No clocks to report
