// Seed: 1528174835
module module_0 (
    output wor   id_0
    , id_3,
    output uwire id_1
);
  logic id_4;
  ;
  assign module_1.id_22 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output wire id_2,
    output uwire id_3,
    output wire id_4,
    input uwire id_5,
    output uwire id_6,
    input wor id_7,
    input supply1 id_8,
    output wire id_9,
    output tri id_10,
    input supply1 id_11,
    output supply0 id_12,
    input supply0 id_13,
    output supply0 id_14,
    input tri1 id_15,
    output supply1 id_16,
    output uwire id_17,
    input tri1 id_18,
    input wand id_19,
    input supply0 id_20,
    output tri1 id_21,
    input tri0 id_22,
    output tri id_23,
    output tri1 id_24,
    input wand id_25,
    input wand id_26,
    input uwire id_27,
    input wire id_28,
    output wand id_29,
    input tri0 id_30,
    input wand id_31,
    input tri1 id_32,
    output tri1 id_33,
    input tri0 id_34,
    output wand id_35,
    input uwire id_36,
    input supply1 id_37,
    input wand id_38,
    output wor id_39,
    input supply0 id_40,
    output tri0 id_41,
    input tri0 id_42,
    output tri0 id_43,
    output supply1 id_44,
    input wor id_45,
    inout wand id_46,
    output tri0 id_47,
    output uwire id_48
);
  wire id_50;
  module_0 modCall_1 (
      id_4,
      id_39
  );
endmodule
