Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 05:24:59 2024
| Host         : eecs-digital-29 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 draw_characters/terminal_grid/BRAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            draw_characters/character_image/BRAM_reg_1_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 3.331ns (35.119%)  route 6.154ns (64.881%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 11.875 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=868, estimated)      1.613    -0.976    draw_characters/terminal_grid/clk_pixel
    RAMB36_X1Y1          RAMB36E1                                     r  draw_characters/terminal_grid/BRAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882    -0.094 f  draw_characters/terminal_grid/BRAM_reg/DOADO[2]
                         net (fo=12, estimated)       1.388     1.294    draw_characters/terminal_grid/ram_data[2]
    SLICE_X45Y8          LUT6 (Prop_lut6_I2_O)        0.124     1.418 r  draw_characters/terminal_grid/g1_b1/O
                         net (fo=1, estimated)        0.716     2.134    draw_characters/terminal_grid/g1_b1_n_0
    SLICE_X45Y10         LUT4 (Prop_lut4_I1_O)        0.124     2.258 r  draw_characters/terminal_grid/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000     2.258    draw_characters/terminal_grid_n_7
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.682 r  draw_characters/image_addr_carry/O[1]
                         net (fo=1, estimated)        0.744     3.426    draw_characters/image_addr_carry_n_6
    SLICE_X46Y10         LUT2 (Prop_lut2_I1_O)        0.303     3.729 r  draw_characters/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.729    draw_characters/terminal_grid/S[2]
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.109 r  draw_characters/terminal_grid/i__carry__0_i_2__9/CO[3]
                         net (fo=1, estimated)        0.000     4.109    draw_characters/terminal_grid/i__carry__0_i_2__9_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.328 r  draw_characters/terminal_grid/i__carry__1_i_6/O[0]
                         net (fo=1, estimated)        0.568     4.896    draw_characters/terminal_grid/PCOUT_2[12]
    SLICE_X44Y11         LUT4 (Prop_lut4_I3_O)        0.295     5.191 r  draw_characters/terminal_grid/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     5.191    draw_characters/terminal_grid_n_13
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.771 r  draw_characters/image_addr_inferred__1/i__carry__1/O[2]
                         net (fo=16, estimated)       2.738     8.509    draw_characters/character_image/ADDRARDADDR[13]
    RAMB36_X0Y11         RAMB36E1                                     r  draw_characters/character_image/BRAM_reg_1_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=868, estimated)      1.470    11.875    draw_characters/character_image/clk_pixel
    RAMB36_X0Y11         RAMB36E1                                     r  draw_characters/character_image/BRAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.474    12.349    
                         clock uncertainty           -0.168    12.180    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    11.436    draw_characters/character_image/BRAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         11.436    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  2.928    




