// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vtestbench.h for the primary calling header

#ifndef VERILATED_VTESTBENCH_BSG_CACHE__PI35_H_
#define VERILATED_VTESTBENCH_BSG_CACHE__PI35_H_  // guard

#include "verilated.h"

class Vtestbench__Syms;
class Vtestbench_bsg_mem_1rw_sync__pi87;


class Vtestbench_bsg_cache__pi35 final : public VerilatedModule {
  public:
    // CELLS
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__0__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__1__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__2__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__3__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__4__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__5__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__6__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__7__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__8__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__9__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__10__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__11__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__12__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__13__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__14__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__15__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__16__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__17__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__18__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__19__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__20__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__21__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__22__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__23__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__24__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__25__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__26__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__27__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__28__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__29__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__30__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__31__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__32__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__33__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__34__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__35__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__36__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__37__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__38__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__39__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__40__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__41__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__42__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__43__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__44__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__45__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__46__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__47__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__48__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__49__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__50__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__51__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__52__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__53__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__54__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__55__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__56__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__57__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__58__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__59__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__60__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__61__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__62__KET____DOT__mem_1rw_sync;
    Vtestbench_bsg_mem_1rw_sync__pi87* __PVT__data_mem__DOT__synth__DOT__nz__DOT__bk__BRA__63__KET____DOT__mem_1rw_sync;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clk_i,0,0);
        VL_IN8(reset_i,0,0);
        VL_IN8(v_i,0,0);
        VL_OUT8(ready_o,0,0);
        VL_OUT8(v_o,0,0);
        VL_IN8(yumi_i,0,0);
        VL_OUT8(dma_pkt_v_o,0,0);
        VL_IN8(dma_pkt_yumi_i,0,0);
        VL_IN8(dma_data_v_i,0,0);
        VL_OUT8(dma_data_ready_o,0,0);
        VL_OUT8(dma_data_v_o,0,0);
        VL_IN8(dma_data_yumi_i,0,0);
        VL_OUT8(__PVT__v_we_o,0,0);
        CData/*0:0*/ __PVT__v_tl_r;
        CData/*7:0*/ __PVT__mask_tl_r;
        CData/*0:0*/ __PVT__sbuf_hazard;
        CData/*0:0*/ __PVT__tag_mem_v_li;
        CData/*0:0*/ __PVT__tag_mem_w_li;
        CData/*6:0*/ __PVT__tag_mem_addr_li;
        CData/*7:0*/ __PVT__valid_tl;
        CData/*7:0*/ __PVT__lock_tl;
        CData/*0:0*/ __PVT__data_mem_v_li;
        CData/*0:0*/ __PVT__data_mem_w_li;
        QData/*63:0*/ __PVT__data_mem_w_mask_li;
        CData/*0:0*/ __PVT__v_we;
        CData/*0:0*/ __PVT__v_v_r;
        CData/*7:0*/ __PVT__mask_v_r;
        CData/*7:0*/ __PVT__valid_v_r;
        CData/*7:0*/ __PVT__lock_v_r;
        CData/*7:0*/ __PVT__tag_hit_v;
        CData/*2:0*/ __PVT__tag_hit_way_id;
        CData/*0:0*/ __PVT__miss_v;
        CData/*0:0*/ __PVT__stat_mem_v_li;
        CData/*0:0*/ __PVT__stat_mem_w_li;
        CData/*6:0*/ __PVT__stat_mem_addr_li;
        CData/*3:0*/ __PVT__dma_cmd_lo;
        CData/*2:0*/ __PVT__dma_way_lo;
        CData/*0:0*/ __PVT__dma_done_li;
        CData/*0:0*/ __PVT__recover_lo;
        CData/*0:0*/ __PVT__miss_done_lo;
        CData/*0:0*/ __PVT__miss_stat_mem_v_lo;
        CData/*0:0*/ __PVT__miss_stat_mem_w_lo;
        CData/*0:0*/ __PVT__miss_tag_mem_v_lo;
        CData/*0:0*/ __PVT__miss_tag_mem_w_lo;
        CData/*0:0*/ __PVT__sbuf_empty_li;
        CData/*0:0*/ __Vcellinp__miss__ack_i;
        CData/*0:0*/ __PVT__dma_data_mem_v_lo;
        CData/*0:0*/ __PVT__dma_data_mem_w_lo;
        CData/*0:0*/ __PVT__dma_evict_lo;
        CData/*0:0*/ __PVT__sbuf_v_li;
        CData/*0:0*/ __PVT__sbuf_v_lo;
        CData/*0:0*/ __PVT__sbuf_yumi_li;
        CData/*0:0*/ __PVT__bypass_v_li;
        CData/*7:0*/ __PVT__bypass_mask_lo;
        CData/*0:0*/ __PVT__sbuf_full_lo;
        QData/*63:0*/ __PVT__sbuf_data_mem_w_mask;
        IData/*31:0*/ __PVT__sbuf_mask_in_mux_li;
        CData/*0:0*/ __PVT__tl_ready;
        CData/*6:0*/ __PVT__plru_decode_data_lo;
        CData/*6:0*/ __PVT__plru_decode_mask_lo;
        CData/*7:0*/ __Vcellout__sbuf_in_sel__BRA__1__KET____DOT__exp__o;
        CData/*7:0*/ __PVT__ld_data_sel__BRA__0__KET____DOT__byte_sel;
        CData/*6:0*/ __PVT__tag_mem__DOT__synth__DOT__nz__DOT__addr_r;
        CData/*0:0*/ __PVT__tag_mem__DOT__synth__DOT__nz__DOT__read_en;
    };
    struct {
        CData/*0:0*/ __PVT__tag_mem__DOT__synth__DOT__nz__DOT__llr__DOT__read_en_dff__DOT__data_r;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__0__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__0__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__1__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__1__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__2__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__2__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__3__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__3__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__4__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__4__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__5__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__5__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__6__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__6__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__7__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__7__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__8__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__8__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__9__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__9__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__10__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__10__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__11__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__11__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__12__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__12__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__13__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__13__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__14__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__14__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__15__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__15__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__16__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__16__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__17__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__17__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__18__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__18__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__19__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__19__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__20__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__20__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__21__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__21__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__22__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__22__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__23__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__23__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__24__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__24__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__25__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__25__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__26__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__26__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__27__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__27__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__28__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__28__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__29__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__29__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__30__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__30__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__31__KET____DOT__mem_1rw_sync__w_i;
    };
    struct {
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__31__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__32__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__32__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__33__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__33__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__34__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__34__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__35__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__35__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__36__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__36__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__37__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__37__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__38__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__38__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__39__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__39__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__40__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__40__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__41__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__41__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__42__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__42__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__43__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__43__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__44__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__44__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__45__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__45__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__46__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__46__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__47__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__47__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__48__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__48__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__49__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__49__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__50__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__50__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__51__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__51__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__52__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__52__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__53__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__53__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__54__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__54__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__55__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__55__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__56__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__56__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__57__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__57__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__58__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__58__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__59__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__59__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__60__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__60__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__61__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__61__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__62__KET____DOT__mem_1rw_sync__w_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__62__KET____DOT__mem_1rw_sync__v_i;
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__63__KET____DOT__mem_1rw_sync__w_i;
    };
    struct {
        CData/*0:0*/ data_mem__DOT__synth__DOT____Vcellinp__nz__DOT__bk__BRA__63__KET____DOT__mem_1rw_sync__v_i;
        CData/*7:0*/ __PVT__tag_hit_pe__DOT__enc_lo;
        CData/*7:0*/ __PVT__tag_hit_pe__DOT__a__DOT__scan_lo;
        IData/*31:0*/ __PVT__tag_hit_pe__DOT__a__DOT__nw1__DOT__scan__DOT__t;
        IData/*31:0*/ __PVT__tag_hit_pe__DOT__b__DOT__addr;
        IData/*31:0*/ __PVT__tag_hit_pe__DOT__b__DOT__v;
        CData/*1:0*/ __PVT__tag_hit_pe__DOT__b__DOT__rof__BRA__2__KET____DOT__rof1__BRA__0__KET____DOT__vs;
        CData/*1:0*/ __PVT__tag_hit_pe__DOT__b__DOT__rof__BRA__2__KET____DOT__rof1__BRA__1__KET____DOT__vs;
        CData/*1:0*/ __PVT__tag_hit_pe__DOT__b__DOT__rof__BRA__3__KET____DOT__rof1__BRA__0__KET____DOT__vs;
        CData/*6:0*/ __PVT__stat_mem__DOT__synth__DOT__nz__DOT__addr_r;
        CData/*0:0*/ __PVT__stat_mem__DOT__synth__DOT__nz__DOT__read_en;
        CData/*0:0*/ __PVT__stat_mem__DOT__synth__DOT__nz__DOT__llr__DOT__read_en_dff__DOT__data_r;
        CData/*3:0*/ __PVT__miss__DOT__miss_state_r;
        CData/*3:0*/ __PVT__miss__DOT__miss_state_n;
        CData/*2:0*/ __PVT__miss__DOT__chosen_way_r;
        CData/*2:0*/ __PVT__miss__DOT__chosen_way_n;
        CData/*2:0*/ __PVT__miss__DOT__flush_way_r;
        CData/*2:0*/ __PVT__miss__DOT__flush_way_n;
        CData/*0:0*/ __PVT__miss__DOT__select_snoop_data_r;
        CData/*0:0*/ __PVT__miss__DOT__select_snoop_data_n;
        CData/*0:0*/ __PVT__miss__DOT__goto_flush_op;
        CData/*6:0*/ __PVT__miss__DOT__chosen_way_lru_data;
        CData/*6:0*/ __PVT__miss__DOT__chosen_way_lru_mask;
        CData/*2:0*/ __PVT__miss__DOT__lru_way_id;
        CData/*6:0*/ __PVT__miss__DOT__modify_mask_lo;
        CData/*6:0*/ __PVT__miss__DOT__modify_data_lo;
        CData/*6:0*/ __PVT__miss__DOT__modified_lru_bits;
        CData/*7:0*/ __PVT__miss__DOT__flush_way_decode;
        CData/*0:0*/ miss__DOT____Vlvbound_hd30d7a31__0;
        CData/*0:0*/ miss__DOT____Vlvbound_hd26467e9__0;
        CData/*0:0*/ miss__DOT____Vlvbound_hf01905f9__0;
        CData/*0:0*/ miss__DOT____Vlvbound_h70049ab2__0;
        CData/*0:0*/ miss__DOT____Vlvbound_h08450b7e__0;
        CData/*0:0*/ miss__DOT____Vlvbound_h4915df73__0;
        CData/*0:0*/ miss__DOT____Vlvbound_h4d962d9f__0;
        CData/*7:0*/ __PVT__miss__DOT__invalid_way_pe__DOT__enc_lo;
        CData/*7:0*/ __PVT__miss__DOT__invalid_way_pe__DOT__a__DOT__scan_lo;
        IData/*31:0*/ __PVT__miss__DOT__invalid_way_pe__DOT__a__DOT__nw1__DOT__scan__DOT__t;
        IData/*31:0*/ __PVT__miss__DOT__invalid_way_pe__DOT__b__DOT__addr;
        IData/*31:0*/ __PVT__miss__DOT__invalid_way_pe__DOT__b__DOT__v;
        CData/*1:0*/ __PVT__miss__DOT__invalid_way_pe__DOT__b__DOT__rof__BRA__2__KET____DOT__rof1__BRA__0__KET____DOT__vs;
        CData/*1:0*/ __PVT__miss__DOT__invalid_way_pe__DOT__b__DOT__rof__BRA__2__KET____DOT__rof1__BRA__1__KET____DOT__vs;
        CData/*1:0*/ __PVT__miss__DOT__invalid_way_pe__DOT__b__DOT__rof__BRA__3__KET____DOT__rof1__BRA__0__KET____DOT__vs;
        CData/*1:0*/ __PVT__miss__DOT__backup_lru__DOT__lru__DOT__genblk1__BRA__0__KET____DOT__and_reduce;
        CData/*3:0*/ __PVT__miss__DOT__backup_lru__DOT__lru__DOT__genblk1__BRA__1__KET____DOT__and_reduce;
        CData/*1:0*/ __PVT__dma__DOT__dma_state_n;
        CData/*1:0*/ __PVT__dma__DOT__dma_state_r;
        CData/*0:0*/ __PVT__dma__DOT__counter_clear;
        CData/*0:0*/ __PVT__dma__DOT__counter_up;
        CData/*3:0*/ __PVT__dma__DOT__counter_r;
        CData/*0:0*/ __PVT__dma__DOT__in_fifo_yumi_li;
        CData/*0:0*/ __PVT__dma__DOT__out_fifo_v_li;
        CData/*0:0*/ __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__enque;
        CData/*0:0*/ __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__ft__DOT__enq_r;
        CData/*0:0*/ __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__ft__DOT__deq_r;
        CData/*0:0*/ __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__ft__DOT__empty;
        CData/*0:0*/ __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__ft__DOT__full;
        CData/*0:0*/ __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__ft__DOT__equal_ptrs;
        CData/*2:0*/ __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__ft__DOT__rptr__DOT__ptr_r;
        CData/*2:0*/ __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__ft__DOT__rptr__DOT__ptr_n;
        CData/*2:0*/ __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__ft__DOT__rptr__DOT__ptr_nowrap;
        CData/*3:0*/ __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__ft__DOT__rptr__DOT__ptr_wrap;
        CData/*2:0*/ __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__ft__DOT__wptr__DOT__ptr_r;
        CData/*2:0*/ __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__ft__DOT__wptr__DOT__ptr_n;
    };
    struct {
        CData/*2:0*/ __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__ft__DOT__wptr__DOT__ptr_nowrap;
        CData/*3:0*/ __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__ft__DOT__wptr__DOT__ptr_wrap;
        CData/*0:0*/ __PVT__dma__DOT__out_fifo__DOT__enq_i;
        CData/*0:0*/ __PVT__dma__DOT__out_fifo__DOT__head_r;
        CData/*0:0*/ __PVT__dma__DOT__out_fifo__DOT__tail_r;
        CData/*0:0*/ __PVT__dma__DOT__out_fifo__DOT__empty_r;
        CData/*0:0*/ __PVT__dma__DOT__out_fifo__DOT__full_r;
        CData/*1:0*/ __PVT__sbuf__DOT__num_els_r;
        CData/*0:0*/ __PVT__sbuf__DOT__el0_valid;
        CData/*0:0*/ __PVT__sbuf__DOT__el1_valid;
        CData/*0:0*/ __PVT__sbuf__DOT__mux1_sel;
        CData/*0:0*/ __PVT__sbuf__DOT__mux0_sel;
        CData/*0:0*/ __PVT__sbuf__DOT__el0_enable;
        CData/*0:0*/ __PVT__sbuf__DOT__el1_enable;
        CData/*0:0*/ __PVT__sbuf__DOT__tag_hit0;
        CData/*0:0*/ __PVT__sbuf__DOT__tag_hit2;
        CData/*7:0*/ sbuf__DOT____Vcellinp__mux_segmented_merge1__sel_i;
        SData/*9:0*/ __PVT__data_mem_addr_li;
        SData/*14:0*/ __PVT__stat_mem_data_li;
        SData/*14:0*/ __PVT__stat_mem_w_mask_li;
        SData/*14:0*/ __Vcellout__stat_mem__data_o;
        SData/*15:0*/ __PVT__ld_data_sel__BRA__1__KET____DOT__byte_sel;
        SData/*14:0*/ __PVT__stat_mem__DOT__synth__DOT__nz__DOT__data_out;
        SData/*14:0*/ __PVT__stat_mem__DOT__synth__DOT__nz__DOT__data_n;
        SData/*14:0*/ __PVT__stat_mem__DOT__synth__DOT__nz__DOT__llr__DOT__dff_bypass__DOT__dff__DOT__data_r;
        SData/*14:0*/ __PVT__miss__DOT__stat_mem_data_out;
        SData/*14:0*/ __PVT__miss__DOT__stat_mem_w_mask_out;
        VL_INW(cache_pkt_i,110,0,4);
        IData/*20:0*/ __PVT__decode;
        IData/*20:0*/ __PVT__decode_tl_r;
        VlWide<6>/*175:0*/ __PVT__tag_mem_data_li;
        VlWide<6>/*175:0*/ __PVT__tag_mem_w_mask_li;
        VlWide<6>/*175:0*/ __Vcellout__tag_mem__data_o;
        VlWide<5>/*159:0*/ __PVT__tag_tl;
        VlWide<16>/*511:0*/ __Vcellout__data_mem__data_o;
        IData/*20:0*/ __PVT__decode_v_r;
        VlWide<5>/*159:0*/ __PVT__tag_v_r;
        VlWide<4>/*107:0*/ __Vcellout__sbuf__sbuf_entry_o;
        IData/*31:0*/ __PVT__ld_data_sel__BRA__2__KET____DOT__byte_sel;
        IData/*31:0*/ __PVT__unnamedblk1__DOT__i;
        IData/*21:0*/ __Vlvbound_h155a2524__0;
        IData/*21:0*/ __Vlvbound_h9121d6d9__0;
        VlWide<6>/*175:0*/ __PVT__tag_mem__DOT__synth__DOT__nz__DOT__data_out;
        VlWide<6>/*175:0*/ __PVT__tag_mem__DOT__synth__DOT__nz__DOT__data_n;
        VlWide<6>/*175:0*/ __PVT__tag_mem__DOT__synth__DOT__nz__DOT__llr__DOT__dff_bypass__DOT__dff__DOT__data_r;
        VlWide<6>/*175:0*/ __PVT__miss__DOT__tag_mem_data_out;
        VlWide<6>/*175:0*/ __PVT__miss__DOT__tag_mem_w_mask_out;
        IData/*31:0*/ __PVT__miss__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ __PVT__miss__DOT__unnamedblk2__DOT__i;
        IData/*31:0*/ __PVT__miss__DOT__unnamedblk3__DOT__i;
        IData/*19:0*/ miss__DOT____Vlvbound_ha99840ce__0;
        IData/*19:0*/ miss__DOT____Vlvbound_h867f3837__0;
        VlWide<4>/*107:0*/ __PVT__sbuf__DOT__sbq__DOT__el0_r;
        VlWide<4>/*107:0*/ __PVT__sbuf__DOT__sbq__DOT__el1_r;
        VL_OUT64(data_o,63,0);
        VL_OUT64(dma_pkt_o,33,0);
        VL_IN64(dma_data_i,63,0);
        VL_OUT64(dma_data_o,63,0);
        QData/*32:0*/ __PVT__addr_tl_r;
        QData/*63:0*/ __PVT__data_tl_r;
        VlWide<16>/*511:0*/ __PVT__data_mem_data_li;
        QData/*32:0*/ __PVT__addr_v_r;
        QData/*63:0*/ __PVT__data_v_r;
        VlWide<16>/*511:0*/ __PVT__ld_data_v_r;
    };
    struct {
        QData/*32:0*/ __PVT__dma_addr_lo;
        QData/*63:0*/ __PVT__snoop_word_lo;
        VlWide<4>/*107:0*/ __PVT__sbuf_entry_li;
        QData/*63:0*/ __PVT__bypass_data_lo;
        VlWide<16>/*511:0*/ __PVT__sbuf_data_mem_data;
        VlWide<8>/*255:0*/ __PVT__sbuf_data_in_mux_li;
        QData/*63:0*/ __PVT__snoop_or_ld_data;
        VlWide<8>/*255:0*/ __PVT__ld_data_final_li;
        QData/*63:0*/ __PVT__atomic_reg_data;
        QData/*63:0*/ __PVT__atomic_mem_data;
        QData/*63:0*/ __PVT__atomic_alu_result;
        QData/*63:0*/ __PVT__atomic_result;
        QData/*63:0*/ __PVT__ld_data_way_picked;
        QData/*63:0*/ __PVT__bypass_data_masked;
        QData/*63:0*/ __PVT__expanded_mask_v;
        QData/*33:0*/ __PVT__dma__DOT__dma_pkt;
        QData/*63:0*/ __PVT__dma__DOT__in_fifo_data_lo;
        QData/*63:0*/ dma__DOT____Vcellout__expand0__o;
        QData/*63:0*/ __PVT__sbuf__DOT__el0or1_data;
        QData/*63:0*/ __PVT__sbuf__DOT__bypass_data_n;
        VlUnpacked<VlWide<6>/*175:0*/, 128> __PVT__tag_mem__DOT__synth__DOT__nz__DOT__mem;
        VlUnpacked<SData/*14:0*/, 128> __PVT__stat_mem__DOT__synth__DOT__nz__DOT__mem;
        VlUnpacked<QData/*63:0*/, 8> __PVT__dma__DOT__in_fifo__DOT__unhardened__DOT__un__DOT__fifo__DOT__mem_1r1w__DOT__synth__DOT__nz__DOT__mem;
        VlUnpacked<QData/*63:0*/, 2> __PVT__dma__DOT__out_fifo__DOT__mem_1r1w__DOT__synth__DOT__nz__DOT__mem;
    };

    // INTERNAL VARIABLES
    Vtestbench__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vtestbench_bsg_cache__pi35(Vtestbench__Syms* symsp, const char* name);
    ~Vtestbench_bsg_cache__pi35();
    VL_UNCOPYABLE(Vtestbench_bsg_cache__pi35);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);


#endif  // guard
