

================================================================
== Vitis HLS Report for 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2'
================================================================
* Date:           Mon Aug 29 12:25:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.728 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        6|    32772|  33.750 ns|  0.184 ms|    6|  32772|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_724_2  |        4|    32770|         5|          1|          1|  1 ~ 32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    270|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    230|    -|
|Register         |        -|    -|     359|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     359|    616|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_432_8_1_1_U211  |mux_432_8_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln1541_1_fu_626_p2                              |         +|   0|  0|  10|          10|          10|
    |add_ln1541_2_fu_620_p2                              |         +|   0|  0|  10|          10|          10|
    |add_ln1541_3_fu_501_p2                              |         +|   0|  0|  14|           9|           2|
    |add_ln1541_4_fu_665_p2                              |         +|   0|  0|  10|          10|          10|
    |add_ln1541_5_fu_659_p2                              |         +|   0|  0|  10|          10|          10|
    |add_ln1541_fu_491_p2                                |         +|   0|  0|  14|           9|           2|
    |x_4_fu_301_p2                                       |         +|   0|  0|  12|          12|           1|
    |out_x_fu_307_p2                                     |         -|   0|  0|  14|          13|          13|
    |ap_block_state2_pp0_stage0_iter1                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_595                                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op128_write_state5                     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_read_state2                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op91_write_state3                      |       and|   0|  0|   2|           1|           1|
    |cmp148_i_fu_323_p2                                  |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln724_fu_295_p2                                |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln732_fu_317_p2                                |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001                           |        or|   0|  0|   2|           1|           1|
    |conv2772_cast_cast_i_cast_cast_cast_cast_fu_250_p3  |    select|   0|  0|   2|           1|           2|
    |filt_res1_fu_693_p3                                 |    select|   0|  0|  64|           1|          64|
    |lhs_V_fu_459_p3                                     |    select|   0|  0|   8|           1|           8|
    |lhs_fu_473_p3                                       |    select|   0|  0|   8|           1|           8|
    |rhs_3_fu_452_p3                                     |    select|   0|  0|   8|           1|           8|
    |rhs_V_2_fu_445_p3                                   |    select|   0|  0|   8|           1|           8|
    |rhs_V_fu_466_p3                                     |    select|   0|  0|   8|           1|           8|
    |rhs_fu_480_p3                                       |    select|   0|  0|   8|           1|           8|
    |select_ln851_fu_704_p3                              |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                                       |       xor|   0|  0|   2|           1|           2|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                               |          |   0|  0| 270|         137|         215|
    +----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_3          |   9|          2|   12|         24|
    |filt_res1_1_out_o             |   9|          2|   64|        128|
    |p_0_0_0_0_0516_21072_i_out_o  |   9|          2|    8|         16|
    |p_0_0_0_0_05241021_i_out_o    |   9|          2|    8|         16|
    |p_0_0_0_0_0_21075_i_out_o     |   9|          2|    8|         16|
    |p_0_1_0_0_01023_i_out_o       |   9|          2|    8|         16|
    |p_0_1_0_0_01031_i_out_o       |   9|          2|    8|         16|
    |p_0_1_0_0_01035_i_out_o       |   9|          2|    8|         16|
    |p_0_2_0_0_01025_i_out_o       |   9|          2|    8|         16|
    |p_out1_o                      |   9|          2|    8|         16|
    |p_out2_o                      |   9|          2|    8|         16|
    |p_out3_o                      |   9|          2|    8|         16|
    |p_out_o                       |   9|          2|    8|         16|
    |pixbuf_y_val_V_10_fu_146      |   9|          2|    8|         16|
    |pixbuf_y_val_V_5_fu_142       |   9|          2|    8|         16|
    |pixbuf_y_val_V_6_out_o        |   9|          2|    8|         16|
    |pixbuf_y_val_V_7_fu_150       |   9|          2|    8|         16|
    |pixbuf_y_val_V_8_fu_154       |   9|          2|    8|         16|
    |pixbuf_y_val_V_9_fu_158       |   9|          2|    8|         16|
    |stream_csc_blk_n              |   9|          2|    1|          2|
    |stream_out_hresampled_blk_n   |   9|          2|    1|          2|
    |stream_out_hresampled_din     |  14|          3|   24|         72|
    |x_fu_138                      |   9|          2|   12|         24|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 230|         51|  252|        528|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln1541_3_reg_871                              |   9|   0|    9|          0|
    |add_ln1541_reg_866                                |   9|   0|    9|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |cmp148_i_reg_813                                  |   1|   0|    1|          0|
    |cmp148_i_reg_813_pp0_iter1_reg                    |   1|   0|    1|          0|
    |conv2772_cast_cast_i_cast_cast_cast_cast_reg_794  |   2|   0|   32|         30|
    |filt_res1_3_reg_886                               |   8|   0|    8|          0|
    |icmp_ln724_reg_799                                |   1|   0|    1|          0|
    |icmp_ln732_reg_809                                |   1|   0|    1|          0|
    |lhs_V_reg_846                                     |   8|   0|    8|          0|
    |lhs_reg_856                                       |   8|   0|    8|          0|
    |odd_col_reg_803                                   |   1|   0|    1|          0|
    |pixbuf_y_val_V_10_fu_146                          |   8|   0|    8|          0|
    |pixbuf_y_val_V_11_reg_827                         |   8|   0|    8|          0|
    |pixbuf_y_val_V_12_reg_834                         |   8|   0|    8|          0|
    |pixbuf_y_val_V_13_reg_840                         |   8|   0|    8|          0|
    |pixbuf_y_val_V_5_fu_142                           |   8|   0|    8|          0|
    |pixbuf_y_val_V_7_fu_150                           |   8|   0|    8|          0|
    |pixbuf_y_val_V_8_fu_154                           |   8|   0|    8|          0|
    |pixbuf_y_val_V_9_fu_158                           |   8|   0|    8|          0|
    |rhs_V_reg_851                                     |   8|   0|    8|          0|
    |rhs_reg_861                                       |   8|   0|    8|          0|
    |tmp_2_i_reg_876                                   |   8|   0|    8|          0|
    |tmp_reg_823                                       |   1|   0|    1|          0|
    |trunc_ln1_reg_881                                 |   8|   0|    8|          0|
    |x_fu_138                                          |  12|   0|   12|          0|
    |icmp_ln724_reg_799                                |  64|  32|    1|          0|
    |odd_col_reg_803                                   |  64|  32|    1|          0|
    |tmp_reg_823                                       |  64|  32|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 359|  96|  200|         30|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2|  return value|
|stream_csc_dout                       |   in|   24|     ap_fifo|                                      stream_csc|       pointer|
|stream_csc_num_data_valid             |   in|    5|     ap_fifo|                                      stream_csc|       pointer|
|stream_csc_fifo_cap                   |   in|    5|     ap_fifo|                                      stream_csc|       pointer|
|stream_csc_empty_n                    |   in|    1|     ap_fifo|                                      stream_csc|       pointer|
|stream_csc_read                       |  out|    1|     ap_fifo|                                      stream_csc|       pointer|
|stream_out_hresampled_din             |  out|   24|     ap_fifo|                           stream_out_hresampled|       pointer|
|stream_out_hresampled_num_data_valid  |   in|    5|     ap_fifo|                           stream_out_hresampled|       pointer|
|stream_out_hresampled_fifo_cap        |   in|    5|     ap_fifo|                           stream_out_hresampled|       pointer|
|stream_out_hresampled_full_n          |   in|    1|     ap_fifo|                           stream_out_hresampled|       pointer|
|stream_out_hresampled_write           |  out|    1|     ap_fifo|                           stream_out_hresampled|       pointer|
|pixbuf_y_val_V_4                      |   in|    8|     ap_none|                                pixbuf_y_val_V_4|        scalar|
|pixbuf_y_val_V_3                      |   in|    8|     ap_none|                                pixbuf_y_val_V_3|        scalar|
|pixbuf_y_val_V_2                      |   in|    8|     ap_none|                                pixbuf_y_val_V_2|        scalar|
|pixbuf_y_val_V                        |   in|    8|     ap_none|                                  pixbuf_y_val_V|        scalar|
|p_0_0_0_0_05241026_lcssa1052_i        |   in|    8|     ap_none|                  p_0_0_0_0_05241026_lcssa1052_i|        scalar|
|loopWidth                             |   in|   12|     ap_none|                                       loopWidth|        scalar|
|conv2772_cast_cast_i_cast_cast        |   in|    1|     ap_none|                  conv2772_cast_cast_i_cast_cast|        scalar|
|select_ln685                          |   in|    2|     ap_none|                                    select_ln685|        scalar|
|zext_ln720                            |   in|   11|     ap_none|                                      zext_ln720|        scalar|
|p_read                                |   in|    1|     ap_none|                                          p_read|        scalar|
|pixbuf_y_val_V_9_out                  |  out|    8|      ap_vld|                            pixbuf_y_val_V_9_out|       pointer|
|pixbuf_y_val_V_9_out_ap_vld           |  out|    1|      ap_vld|                            pixbuf_y_val_V_9_out|       pointer|
|pixbuf_y_val_V_8_out                  |  out|    8|      ap_vld|                            pixbuf_y_val_V_8_out|       pointer|
|pixbuf_y_val_V_8_out_ap_vld           |  out|    1|      ap_vld|                            pixbuf_y_val_V_8_out|       pointer|
|pixbuf_y_val_V_7_out                  |  out|    8|      ap_vld|                            pixbuf_y_val_V_7_out|       pointer|
|pixbuf_y_val_V_7_out_ap_vld           |  out|    1|      ap_vld|                            pixbuf_y_val_V_7_out|       pointer|
|pixbuf_y_val_V_6_out_i                |   in|    8|     ap_ovld|                            pixbuf_y_val_V_6_out|       pointer|
|pixbuf_y_val_V_6_out_o                |  out|    8|     ap_ovld|                            pixbuf_y_val_V_6_out|       pointer|
|pixbuf_y_val_V_6_out_o_ap_vld         |  out|    1|     ap_ovld|                            pixbuf_y_val_V_6_out|       pointer|
|pixbuf_y_val_V_5_out                  |  out|    8|      ap_vld|                            pixbuf_y_val_V_5_out|       pointer|
|pixbuf_y_val_V_5_out_ap_vld           |  out|    1|      ap_vld|                            pixbuf_y_val_V_5_out|       pointer|
|p_0_0_0_0_0_21075_i_out_i             |   in|    8|     ap_ovld|                         p_0_0_0_0_0_21075_i_out|       pointer|
|p_0_0_0_0_0_21075_i_out_o             |  out|    8|     ap_ovld|                         p_0_0_0_0_0_21075_i_out|       pointer|
|p_0_0_0_0_0_21075_i_out_o_ap_vld      |  out|    1|     ap_ovld|                         p_0_0_0_0_0_21075_i_out|       pointer|
|p_0_0_0_0_0516_21072_i_out_i          |   in|    8|     ap_ovld|                      p_0_0_0_0_0516_21072_i_out|       pointer|
|p_0_0_0_0_0516_21072_i_out_o          |  out|    8|     ap_ovld|                      p_0_0_0_0_0516_21072_i_out|       pointer|
|p_0_0_0_0_0516_21072_i_out_o_ap_vld   |  out|    1|     ap_ovld|                      p_0_0_0_0_0516_21072_i_out|       pointer|
|p_out_i                               |   in|    8|     ap_ovld|                                           p_out|       pointer|
|p_out_o                               |  out|    8|     ap_ovld|                                           p_out|       pointer|
|p_out_o_ap_vld                        |  out|    1|     ap_ovld|                                           p_out|       pointer|
|p_out1_i                              |   in|    8|     ap_ovld|                                          p_out1|       pointer|
|p_out1_o                              |  out|    8|     ap_ovld|                                          p_out1|       pointer|
|p_out1_o_ap_vld                       |  out|    1|     ap_ovld|                                          p_out1|       pointer|
|p_out2_i                              |   in|    8|     ap_ovld|                                          p_out2|       pointer|
|p_out2_o                              |  out|    8|     ap_ovld|                                          p_out2|       pointer|
|p_out2_o_ap_vld                       |  out|    1|     ap_ovld|                                          p_out2|       pointer|
|p_out3_i                              |   in|    8|     ap_ovld|                                          p_out3|       pointer|
|p_out3_o                              |  out|    8|     ap_ovld|                                          p_out3|       pointer|
|p_out3_o_ap_vld                       |  out|    1|     ap_ovld|                                          p_out3|       pointer|
|p_0_1_0_0_01035_i_out_i               |   in|    8|     ap_ovld|                           p_0_1_0_0_01035_i_out|       pointer|
|p_0_1_0_0_01035_i_out_o               |  out|    8|     ap_ovld|                           p_0_1_0_0_01035_i_out|       pointer|
|p_0_1_0_0_01035_i_out_o_ap_vld        |  out|    1|     ap_ovld|                           p_0_1_0_0_01035_i_out|       pointer|
|p_0_1_0_0_01031_i_out_i               |   in|    8|     ap_ovld|                           p_0_1_0_0_01031_i_out|       pointer|
|p_0_1_0_0_01031_i_out_o               |  out|    8|     ap_ovld|                           p_0_1_0_0_01031_i_out|       pointer|
|p_0_1_0_0_01031_i_out_o_ap_vld        |  out|    1|     ap_ovld|                           p_0_1_0_0_01031_i_out|       pointer|
|p_0_2_0_0_01025_i_out_i               |   in|    8|     ap_ovld|                           p_0_2_0_0_01025_i_out|       pointer|
|p_0_2_0_0_01025_i_out_o               |  out|    8|     ap_ovld|                           p_0_2_0_0_01025_i_out|       pointer|
|p_0_2_0_0_01025_i_out_o_ap_vld        |  out|    1|     ap_ovld|                           p_0_2_0_0_01025_i_out|       pointer|
|p_0_1_0_0_01023_i_out_i               |   in|    8|     ap_ovld|                           p_0_1_0_0_01023_i_out|       pointer|
|p_0_1_0_0_01023_i_out_o               |  out|    8|     ap_ovld|                           p_0_1_0_0_01023_i_out|       pointer|
|p_0_1_0_0_01023_i_out_o_ap_vld        |  out|    1|     ap_ovld|                           p_0_1_0_0_01023_i_out|       pointer|
|p_0_0_0_0_05241021_i_out_i            |   in|    8|     ap_ovld|                        p_0_0_0_0_05241021_i_out|       pointer|
|p_0_0_0_0_05241021_i_out_o            |  out|    8|     ap_ovld|                        p_0_0_0_0_05241021_i_out|       pointer|
|p_0_0_0_0_05241021_i_out_o_ap_vld     |  out|    1|     ap_ovld|                        p_0_0_0_0_05241021_i_out|       pointer|
|filt_res1_1_out_i                     |   in|   64|     ap_ovld|                                 filt_res1_1_out|       pointer|
|filt_res1_1_out_o                     |  out|   64|     ap_ovld|                                 filt_res1_1_out|       pointer|
|filt_res1_1_out_o_ap_vld              |  out|    1|     ap_ovld|                                 filt_res1_1_out|       pointer|
+--------------------------------------+-----+-----+------------+------------------------------------------------+--------------+

