xmverilog(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xmverilog	22.03-s003: Started on Jan 02, 2023 at 00:25:52 CST
ncverilog
	testfixture.v
	CONV_syn.v
	-v
	tsmc13_neg.v
	+define+SDF
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
Recompiling... reason: file './CONV_syn.sdf' is newer than expected.
	expected: Mon Jan  2 00:18:55 2023
	actual:   Mon Jan  2 00:24:06 2023
file: CONV_syn.v
	module worklib.CONV:v
		errors: 0, warnings: 0
file: tsmc13_neg.v
	module tsmc13_neg.AOI211XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI22X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI2BB1X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND3XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4BX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR3XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR3X2:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR3X4:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR4XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NOR4X1:v
		errors: 0, warnings: 0
	module tsmc13_neg.OAI211XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.ACHCINX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.ACHCINX4:v
		errors: 0, warnings: 0
	module tsmc13_neg.DFFSX1:v
		errors: 0, warnings: 0
		Caching library 'tsmc13_neg' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  DFFRX1 \state_reg[3]  ( .D(nstate[3]), .CK(clk), .RN(n6654), .Q(state[3]) );
                      |
xmelab: *W,CUVWSP (./CONV_syn.v,685|22): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \img1_max_reg[14]  ( .D(n489), .CK(clk), .RN(n6647), .QN(n6419) );
                          |
xmelab: *W,CUVWSP (./CONV_syn.v,708|26): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \img1_max_reg[18]  ( .D(n485), .CK(clk), .RN(n6665), .QN(n6481) );
                          |
xmelab: *W,CUVWSP (./CONV_syn.v,715|26): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \img_reg[3][0]  ( .D(n643), .CK(clk), .RN(n6659), .Q(\img[3][0] ) );
                       |
xmelab: *W,CUVWSP (./CONV_syn.v,718|23): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \img_reg[0][0]  ( .D(n564), .CK(clk), .RN(n6658), .Q(\img[0][0] ) );
                       |
xmelab: *W,CUVWSP (./CONV_syn.v,754|23): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \caddr_wr_reg[0]  ( .D(n770), .CK(clk), .RN(n6665), .QN(n6396) );
                         |
xmelab: *W,CUVWSP (./CONV_syn.v,778|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  TLATX1 \nstate_reg[4]  ( .G(N1188), .D(N1193), .Q(nstate[4]) );
                       |
xmelab: *W,CUVWSP (./CONV_syn.v,779|23): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,26772): QN

  TLATX1 \nstate_reg[2]  ( .G(N1188), .D(N1191), .Q(nstate[2]) );
                       |
xmelab: *W,CUVWSP (./CONV_syn.v,780|23): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,26772): QN

  TLATX1 \nstate_reg[3]  ( .G(N1188), .D(N1192), .Q(nstate[3]) );
                       |
xmelab: *W,CUVWSP (./CONV_syn.v,781|23): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,26772): QN

  TLATX1 \nstate_reg[1]  ( .G(N1188), .D(N1190), .Q(nstate[1]) );
                       |
xmelab: *W,CUVWSP (./CONV_syn.v,782|23): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,26772): QN

  TLATX1 \nstate_reg[0]  ( .G(N1188), .D(N1189), .Q(nstate[0]) );
                       |
xmelab: *W,CUVWSP (./CONV_syn.v,783|23): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,26772): QN

  DFFRX1 \csel_reg[0]  ( .D(n758), .CK(clk), .RN(n6667), .QN(n6636) );
                     |
xmelab: *W,CUVWSP (./CONV_syn.v,784|21): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \img4_max_reg[12]  ( .D(n555), .CK(clk), .RN(n6668), .QN(n6611) );
                          |
xmelab: *W,CUVWSP (./CONV_syn.v,821|26): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \img1_max_reg[11]  ( .D(n492), .CK(clk), .RN(n6664), .QN(n6467) );
                          |
xmelab: *W,CUVWSP (./CONV_syn.v,838|26): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \img3_max_reg[8]  ( .D(n531), .CK(clk), .RN(n6667), .QN(n972) );
                         |
xmelab: *W,CUVWSP (./CONV_syn.v,869|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \img2_max_reg[4]  ( .D(n507), .CK(clk), .RN(n6663), .QN(n6459) );
                         |
xmelab: *W,CUVWSP (./CONV_syn.v,876|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \img2_max_reg[9]  ( .D(n512), .CK(clk), .RN(n6647), .QN(n948) );
                         |
xmelab: *W,CUVWSP (./CONV_syn.v,895|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \img_reg[0][16]  ( .D(n580), .CK(clk), .RN(n6656), .Q(\img[0][16] )
                        |
xmelab: *W,CUVWSP (./CONV_syn.v,898|24): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \img1_max_reg[0]  ( .D(n503), .CK(clk), .RN(n6663), .QN(n6450) );
                         |
xmelab: *W,CUVWSP (./CONV_syn.v,909|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \img_reg[0][4]  ( .D(n568), .CK(clk), .RN(n6660), .Q(\img[0][4] ) );
                       |
xmelab: *W,CUVWSP (./CONV_syn.v,917|23): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \img_reg[1][13]  ( .D(n590), .CK(clk), .RN(n6652), .QN(n6462) );
                        |
xmelab: *W,CUVWSP (./CONV_syn.v,938|24): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \img_reg[6][15]  ( .D(n688), .CK(clk), .RN(n6656), .QN(n6447) );
                        |
xmelab: *W,CUVWSP (./CONV_syn.v,959|24): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \img_reg[6][5]  ( .D(n698), .CK(clk), .RN(n6655), .QN(n6448) );
                       |
xmelab: *W,CUVWSP (./CONV_syn.v,970|23): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFSX1 cwr_reg ( .D(n6649), .CK(clk), .SN(n6648), .Q(n826) );
               |
xmelab: *W,CUVWSP (./CONV_syn.v,1063|15): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18583): QN

  DFFRX1 \img_reg[0][18]  ( .D(n582), .CK(clk), .RN(n6669), .Q(\img[0][18] )
                        |
xmelab: *W,CUVWSP (./CONV_syn.v,1098|24): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \img_reg[0][12]  ( .D(n576), .CK(clk), .RN(n6654), .Q(\img[0][12] )
                        |
xmelab: *W,CUVWSP (./CONV_syn.v,1100|24): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \img_reg[0][10]  ( .D(n574), .CK(clk), .RN(n6656), .Q(\img[0][10] )
                        |
xmelab: *W,CUVWSP (./CONV_syn.v,1102|24): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \img_reg[0][8]  ( .D(n572), .CK(clk), .RN(n6653), .Q(\img[0][8] ) );
                       |
xmelab: *W,CUVWSP (./CONV_syn.v,1104|23): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \img_reg[0][6]  ( .D(n570), .CK(clk), .RN(n6659), .Q(\img[0][6] ) );
                       |
xmelab: *W,CUVWSP (./CONV_syn.v,1105|23): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \img_reg[0][2]  ( .D(n566), .CK(clk), .RN(n6663), .Q(\img[0][2] ) );
                       |
xmelab: *W,CUVWSP (./CONV_syn.v,1106|23): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \img_reg[1][0]  ( .D(n603), .CK(clk), .RN(n6662), .Q(\img[1][0] ) );
                       |
xmelab: *W,CUVWSP (./CONV_syn.v,1308|23): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \img_reg[0][14]  ( .D(n578), .CK(clk), .RN(n6659), .Q(\img[0][14] )
                        |
xmelab: *W,CUVWSP (./CONV_syn.v,1326|24): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  ADDFXL U4205 ( .A(n5694), .B(n5693), .CI(n5692), .S(n5700) );
             |
xmelab: *W,CUVWSP (./CONV_syn.v,4906|13): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,14175): CO

  ADDFXL U4207 ( .A(n5700), .B(n5699), .CI(n5698), .S(n5705) );
             |
xmelab: *W,CUVWSP (./CONV_syn.v,4908|13): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,14175): CO

  ADDFXL U4209 ( .A(n5706), .B(n5705), .CI(n5704), .S(n5715) );
             |
xmelab: *W,CUVWSP (./CONV_syn.v,4910|13): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,14175): CO

  ADDFXL U4212 ( .A(n5715), .B(n5714), .CI(n5713), .S(n5716) );
             |
xmelab: *W,CUVWSP (./CONV_syn.v,4913|13): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,14175): CO

	Reading SDF file from location "./CONV_syn.sdf"
	Compiled SDF file "CONV_syn.sdf.X" older than source SDF file "./CONV_syn.sdf".
	Recompiling.
	Writing compiled SDF file to "CONV_syn.sdf.X".
	Annotating SDF timing data:
		Compiled SDF file:     CONV_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture.u_CONV
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: 
		 No. of Pathdelays = 35097   	 No. of Disabled Pathdelays = 0        Annotated = 100.00% (35097/35097) 
		 No. of Tchecks    = 1983    	 No. of Disabled Tchecks    = 0        Annotated = 100.00% (1983/1983) 
				        Total(T) 	   Disabled(D) 	    Annotated(A)	  Percentage(A/(T-D))
		 Path Delays	         35097	             0	             35097	                100.00
		      $width	           989	             0	               989	                100.00
		  $setuphold	           994	             0	               994	                100.00
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		tsmc13_neg.ACHCINX4:v <0x2c0369bb>
			streams:   0, words:     0
		tsmc13_neg.ACHCINX2:v <0x4945ff0a>
			streams:   0, words:     0
		tsmc13_neg.ADDFHX4:v <0x1b782121>
			streams:   0, words:     0
		tsmc13_neg.MXI2X2:v <0x1b3d34e7>
			streams:   0, words:     0
		tsmc13_neg.ADDFX4:v <0x49e33aa9>
			streams:   0, words:     0
		tsmc13_neg.XOR3X1:v <0x3c9673b8>
			streams:   0, words:     0
		tsmc13_neg.DFFSX1:v <0x473aa9fd>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                  4267     115
		UDPs:                      548       3
		Primitives:              14082       8
		Timing outputs:           6515      42
		Registers:                 363      37
		Scalar wires:             6853       -
		Expanded wires:             40       2
		Always blocks:               4       4
		Initial blocks:             15      15
		Pseudo assignments:          3       3
		Timing checks:            2977     423
		Interconnect:            11508       -
		Delayed tcheck signals:    994     356
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_xcelium171.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> run
FSDB Dumper for Xcelium, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the FSDB Writer version which  *
*  may cause abnormal behavior, please contact Cadence support for    *
*  assistance.                                                        *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'CONV.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.PAT(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L0_EXP0(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L0_EXP1(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L0_MEM0(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L0_MEM1(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L1_EXP0(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L1_EXP1(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L1_MEM0(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L1_MEM1(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L2_EXP(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L2_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.reset(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.clk(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.ready(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.cdata_rd(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.idata(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.p0(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.p1(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.p3(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.p4(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.p2(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.err00(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.err01(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.err10(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.err11(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.err2(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.pat_num(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.check0(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.check1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.check2(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.cwr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.crd(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.cdata_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.csel(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.caddr_rd(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.caddr_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.iaddr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.busy(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.iaddr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.idata(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.caddr_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.cdata_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.caddr_rd(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.cdata_rd(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.csel(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.clk(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.reset(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.ready(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.busy(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.cwr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.crd(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6672(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6673(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6674(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6675(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6676(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6677(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6678(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6679(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6680(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6681(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6682(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6683(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6684(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6685(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6686(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6687(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6688(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6689(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6690(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6691(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6692(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6693(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6694(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6695(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6696(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6697(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6698(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6699(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6700(36)
*Verdi* WARNING: The above messages are printed 50 times. No more similar message will be printed out.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_CONV.n6701(36)
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.PAT(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L0_EXP0(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L0_EXP1(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L0_MEM0(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L0_MEM1(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L1_EXP0(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L1_EXP1(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L1_MEM0(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L1_MEM1(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L2_EXP(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.L2_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.reset(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.clk(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.ready(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.cdata_rd(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.idata(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.p0(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.p1(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.p3(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.p4(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.p2(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.err00(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.err01(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.err10(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.err11(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.err2(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.pat_num(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.check0(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.check1(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.check2(48)
*Verdi* : End of traversing the MDAs.
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
Layer 1 (Max-pooling Output) with Kernel 0 is correct!
Layer 1 (Max-pooling Output) with Kernel 1 is correct!
Layer 2 (Flatten  Output) is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Congratulations! Layer 1 data have been generated successfully! The result is PASS!!

Congratulations! Layer 2 data have been generated successfully! The result is PASS!!

-----------------------------------------------------

Simulation complete via $finish(1) at time 1177661138 PS + 0
./testfixture.v:267       #(`CYCLE/2); $finish;
xcelium> exit
TOOL:	xmverilog	22.03-s003: Exiting on Jan 02, 2023 at 00:26:08 CST  (total: 00:00:16)
