# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Pipelined FIR filter.srcs/sources_1/new/stage_4_FIR_Filter.v" \
"../../../../Pipelined FIR filter.srcs/sources_1/new/stage_4_FIR_Filter_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
