.NAME=74178
.PINS=14
B
A
SER
QA
CLK
QB
GND
QC
LOAD
QD
SHIFT
D
C
VCC
This device contains a 4-bit parallel-load parallel-out
shift register.

TRUTH TABLE
+------------+-----+-----+---------++-----------------+
| SHIFT LOAD | CLK | SER | A B C D ||  Qa  Qb  Qc  Qd |
=======================================================
|   X     X  |  H  |  X  | X X X X || Qa* Qb* Qc* Qd* |
+------------+-----+-----+---------++-----------------+
|   L     L  |  \  |  X  | X X X X || Qa* Qb* Qc* Qd* |
+------------+-----+-----+---------++-----------------+
|   L     H  |  \  |  X  | a b c d ||  a   b   c   d  |
+------------+-----+-----+---------++-----------------+
|   H     X  |  \  |  H  | X X X X ||  H  Qa* Qb* Qc* |
+------------+-----+-----+---------++-----------------+
|   H     X  |  \  |  L  | X X X X ||  H  Qa* Qb* Qc* |
+------------+-----+-----+---------++-----------------+
* Previous state of Qn

PROPAGATION DELAY
+----------+----------+----------+------------------------+
| FUNCTION |   FROM   |    TO    | TIME                   |
===========================================================
| tPLH     | /CLR     | /Qd      | 15-23 ns               |
+----------+----------+----------+------------------------+
| tPHL     | /CLR     | Any Q    | 24-36 ns               |
+----------+----------+----------+------------------------+
| tPLH     | CLK      | Any Q    | 17-26 ns               |
+----------+----------+----------+------------------------+
| tPHL     | CLK      | Any Q    | 23-35 ns               |
+----------+----------+----------+------------------------+
