# hades.models.Design file
#  
[name] histogramx2
[components]
hades.models.io.ClockGen i6 4200 11400 @N 1001 1.0 0.5 0.0 
hades.models.io.Ipin i5 6600 10800 @N 1001  U
add.dataflow.sync.Add i4 21600 3600 @N 1001 16 1.0E-8 b
add.dataflow.sync.Out1 i3 24600 3600 @N 1001 16 1.0E-8 1 n
add.dataflow.sync.In2 i2 13800 3600 @N 1001 16 1.0E-8 2 n
add.dataflow.sync.Histogram i1 18000 8400 @N 1001 16 1 1.0E-8 i
add.dataflow.sync.Histogram i0 18000 3600 @N 1001 16 1 1.0E-8 i
[end components]
[signals]
hades.signals.SignalStdLogicVector n9 16 2 i2 dout2 i1 din 3 2 15600 6000 16200 6000 2 16200 6000 16200 9600 2 16200 9600 18000 9600 0 
hades.signals.SignalStdLogic1164 n8 2 i3 rdy i2 rdy 4 2 25800 3600 25800 1800 2 25800 1800 15600 1800 2 15600 1800 15000 1800 2 15000 1800 15000 3600 0 
hades.signals.SignalStdLogicVector n7 16 2 i4 dout i3 din1 1 2 24600 4800 23400 4800 0 
hades.signals.SignalStdLogic1164 n6 2 i4 rout i3 rin1 1 2 23400 4200 24600 4200 0 
hades.signals.SignalStdLogic1164 n5 2 i1 rout i4 rin2 3 2 21600 5400 20400 5400 2 20400 5400 20400 9000 2 20400 9000 19800 9000 0 
hades.signals.SignalStdLogicVector n4 16 2 i1 dout i4 din2 3 2 21600 6000 21000 6000 2 21000 6000 21000 9600 2 21000 9600 19800 9600 0 
hades.signals.SignalStdLogicVector n3 16 2 i0 dout i4 din1 1 2 21600 4800 19800 4800 0 
hades.signals.SignalStdLogic1164 n2 2 i0 rout i4 rin1 1 2 19800 4200 21600 4200 0 
hades.signals.SignalStdLogicVector n1 16 2 i2 dout1 i0 din 1 2 15600 4800 18000 4800 0 
hades.signals.SignalStdLogic1164 n14 6 i6 clk i2 clk i0 clk i1 clk i4 clk i3 clk 9 2 15000 6600 15000 12600 2 19200 5400 19200 12600 2 19200 10200 19200 12600 2 22800 6600 22800 12600 2 25800 12600 25800 5400 2 25800 12600 22800 12600 2 22800 12600 19200 12600 2 6600 12600 15000 12600 2 19200 12600 15000 12600 3 15000 12600 19200 12600 22800 12600 
hades.signals.SignalStdLogic1164 n0 2 i2 rout1 i0 rin 1 2 18000 4200 15600 4200 0 
hades.signals.SignalStdLogicVector n13 32 3 i2 dconf i0 dconf i1 dconf 5 2 15600 6600 15600 10200 2 15600 10200 17400 10200 2 18000 5400 17400 5400 2 17400 5400 17400 10200 2 17400 10200 18000 10200 1 17400 10200 
hades.signals.SignalStdLogic1164 n12 6 i5 Y i3 rst i4 rst i0 rst i1 rst i2 rst 9 2 25200 5400 25200 10800 2 25200 10800 22200 10800 2 22200 6600 22200 10800 2 22200 10800 18600 10800 2 18600 5400 14400 10800 2 18600 10200 18600 10800 2 18600 10800 14400 10800 2 14400 6600 14400 10800 2 14400 10800 6600 10800 3 18600 10800 22200 10800 14400 10800 
hades.signals.SignalStdLogic1164 n11 2 i2 rout2 i1 rin 4 2 18000 9000 16800 9000 2 16800 9000 16800 5400 2 16800 5400 16200 5400 2 16200 5400 15600 5400 0 
hades.signals.SignalStdLogic1164 n10 5 i2 en i1 en i0 en i4 en i3 en 8 2 18600 8400 18600 3600 2 18600 3600 18600 1200 2 22200 3600 22200 1200 2 14400 3600 14400 1200 2 25200 1200 25200 3600 2 25200 1200 22200 1200 2 14400 1200 18600 1200 2 22200 1200 18600 1200 3 22200 1200 18600 3600 18600 1200 
[end signals]
[end]
