# Wed Sep 18 11:55:27 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202309lat, Build 101R, Built May 14 2024 08:42:08, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 195MB peak: 195MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 197MB peak: 210MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 197MB peak: 210MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 199MB peak: 210MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 200MB peak: 210MB)




@N: MF105 |Performing bottom-up mapping of Compile point view:work.lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 287MB peak: 287MB)


Finished environment creation (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 288MB peak: 288MB)


Start loading ILMs (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 288MB peak: 289MB)


Finished loading ILMs (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 288MB peak: 289MB)


Begin compile point sub-process log

		 user requested clean build.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 288MB peak: 289MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0_verilog_inst (in view: work.soc_golden_gsrd(verilog)) because it does not drive other instances.
@N: MO111 :|Tristate driver ecc_one_err_a_o_t (in view: work.lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_main_Z216_layer0(verilog)) on net ecc_one_err_a_o (in view: work.lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_main_Z216_layer0(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver ecc_two_err_a_o_t (in view: work.lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_main_Z216_layer0(verilog)) on net ecc_two_err_a_o (in view: work.lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_main_Z216_layer0(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver ecc_one_err_b_o_t (in view: work.lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_main_Z216_layer0(verilog)) on net ecc_one_err_b_o (in view: work.lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_main_Z216_layer0(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver ecc_two_err_b_o_t (in view: work.lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_main_Z216_layer0(verilog)) on net ecc_two_err_b_o (in view: work.lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_main_Z216_layer0(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver ecc_one_err_a_o_t (in view: work.lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_Z217_layer0(verilog)) on net ecc_one_err_a_o (in view: work.lpddr4_mc_contr0_ipgen_mem0_ipgen_lscc_ram_dp_true_Z217_layer0(verilog)) has its enable tied to GND.
@W: BN161 :|Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.pclk_i has multiple drivers .
@W: BN161 :|Net cpu0_inst.riscvrtos_inst.clint_wdt0_inst.sys_clk has multiple drivers .
@W: BN161 :|Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.N_2 has multiple drivers .
@W: BN161 :|Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.N_3 has multiple drivers .
@W: BN161 :|Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.N_4 has multiple drivers .
@W: BN161 :|Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.N_5 has multiple drivers .
@W: BN161 :|Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.N_6 has multiple drivers .
@W: BN161 :|Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.N_7 has multiple drivers .
@W: BN161 :|Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.N_8 has multiple drivers .
@W: BN161 :|Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.N_9 has multiple drivers .
@W: BN161 :|Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.N_10 has multiple drivers .

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 278MB peak: 291MB)

@W: BN161 :|Net apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus\.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1\[2\]\.u_lscc_apb_decoder_sel.genblk1\[0\]\.u_lscc_apb_decoder_comp.full_dec\.un1_addr_ilto21 has multiple drivers .
@W: BN161 :|Net apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus\.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1\[2\]\.u_lscc_apb_decoder_sel.genblk1\[0\]\.u_lscc_apb_decoder_comp.full_dec\.un1_addr_ilto20 has multiple drivers .
@W: BN161 :|Net apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus\.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1\[2\]\.u_lscc_apb_decoder_sel.genblk1\[0\]\.u_lscc_apb_decoder_comp.full_dec\.un1_addr_ilto9 has multiple drivers .
@W: BN161 :|Net apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus\.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1\[2\]\.u_lscc_apb_decoder_sel.genblk1\[0\]\.u_lscc_apb_decoder_comp.full_dec\.un1_addr_ilto6 has multiple drivers .
@W: BN161 :|Net apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus\.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1\[2\]\.u_lscc_apb_decoder_sel.genblk1\[0\]\.u_lscc_apb_decoder_comp.full_dec\.un1_addr_ilto3 has multiple drivers .
@W: BN161 :|Net apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus\.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1\[2\]\.u_lscc_apb_decoder_sel.genblk1\[0\]\.u_lscc_apb_decoder_comp.full_dec\.un3lto21 has multiple drivers .
@W: BN161 :|Net apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus\.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1\[2\]\.u_lscc_apb_decoder_sel.genblk1\[0\]\.u_lscc_apb_decoder_comp.full_dec\.un3lto20 has multiple drivers .
@W: BN161 :|Net apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus\.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1\[2\]\.u_lscc_apb_decoder_sel.genblk1\[0\]\.u_lscc_apb_decoder_comp.full_dec\.un3lto9 has multiple drivers .
@W: BN161 :|Net apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus\.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1\[2\]\.u_lscc_apb_decoder_sel.genblk1\[0\]\.u_lscc_apb_decoder_comp.full_dec\.un3lto6 has multiple drivers .
@W: BN161 :|Net apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus\.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1\[2\]\.u_lscc_apb_decoder_sel.genblk1\[0\]\.u_lscc_apb_decoder_comp.full_dec\.un3lto3 has multiple drivers .
@W: BN161 :|Net apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus\.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1\[2\]\.u_lscc_apb_decoder_sel.genblk1\[0\]\.u_lscc_apb_decoder_comp.full_dec\.un3lto0 has multiple drivers .
@W: BN161 :|Net N_24605 has multiple drivers .
@W: BN161 :|Net N_24606 has multiple drivers .
@W: BN161 :|Net N_24607 has multiple drivers .
@W: BN161 :|Net N_24608 has multiple drivers .
@W: BN161 :|Net N_24609 has multiple drivers .
@W: BN161 :|Net N_24610 has multiple drivers .
@W: BN161 :|Net N_24611 has multiple drivers .
@W: BN161 :|Net N_24612 has multiple drivers .
@W: BN161 :|Net N_24613 has multiple drivers .
@W: BN161 :|Net N_24614 has multiple drivers .
@W: BN161 :|Net N_24615 has multiple drivers .
@W: BN161 :|Net N_24616 has multiple drivers .
@W: BN161 :|Net N_24617 has multiple drivers .
@W: BN161 :|Net N_24618 has multiple drivers .
@W: BN161 :|Net N_24619 has multiple drivers .
@W: BN161 :|Net N_24620 has multiple drivers .
@W: BN161 :|Net N_24621 has multiple drivers .
@W: BN161 :|Net N_24622 has multiple drivers .
@W: BN161 :|Net N_24623 has multiple drivers .
@W: BN161 :|Net N_24624 has multiple drivers .
@W: BN161 :|Net N_24625 has multiple drivers .
@W: BN161 :|Net N_24626 has multiple drivers .
@W: BN161 :|Net N_24627 has multiple drivers .
@W: BN161 :|Net N_24628 has multiple drivers .
@W: BN161 :|Net N_24629 has multiple drivers .
@W: BN161 :|Net N_24630 has multiple drivers .
@W: BN161 :|Net N_24631 has multiple drivers .
@W: BN161 :|Net N_24632 has multiple drivers .
@W: BN161 :|Net N_24633 has multiple drivers .
@W: BN161 :|Net N_24634 has multiple drivers .
@W: BN161 :|Net N_24635 has multiple drivers .
@W: BN161 :|Net N_24636 has multiple drivers .
@W: BN161 :|Net N_24637 has multiple drivers .
@W: BN161 :|Net N_24638 has multiple drivers .
@W: BN161 :|Net N_24639 has multiple drivers .
@W: BN161 :|Net N_24640 has multiple drivers .
@W: BN161 :|Net N_24641 has multiple drivers .
@W: BN161 :|Net N_24642 has multiple drivers .
@W: BN161 :|Net N_24643 has multiple drivers .
@W: BN161 :|Net N_24644 has multiple drivers .
@W: BN161 :|Net N_24645 has multiple drivers .
@W: BN161 :|Net N_24646 has multiple drivers .
@W: BN161 :|Net N_24647 has multiple drivers .
@W: BN161 :|Net N_24648 has multiple drivers .
@W: BN161 :|Net N_24649 has multiple drivers .
@W: BN161 :|Net N_24650 has multiple drivers .
@W: BN161 :|Net N_24651 has multiple drivers .
@W: BN161 :|Net N_24652 has multiple drivers .
@W: BN161 :|Net N_24653 has multiple drivers .
@W: BN161 :|Net N_24654 has multiple drivers .
@W: BN161 :|Net N_24655 has multiple drivers .
@W: BN161 :|Net N_24656 has multiple drivers .
@W: BN161 :|Net N_24657 has multiple drivers .
@W: BN161 :|Net N_24658 has multiple drivers .
@W: BN161 :|Net N_24659 has multiple drivers .
@W: BN161 :|Net N_24660 has multiple drivers .
@W: BN161 :|Net N_24661 has multiple drivers .
@W: BN161 :|Net N_24662 has multiple drivers .
@W: BN161 :|Net N_24663 has multiple drivers .
@W: BN161 :|Net N_24664 has multiple drivers .
@W: BN161 :|Net N_24665 has multiple drivers .
@W: BN161 :|Net N_24666 has multiple drivers .
@W: BN161 :|Net N_24667 has multiple drivers .
@W: BN161 :|Net N_24668 has multiple drivers .
@W: BN161 :|Net N_24669 has multiple drivers .
@W: BN161 :|Net N_24670 has multiple drivers .
@W: BN161 :|Net N_24671 has multiple drivers .
@W: BN161 :|Net N_24672 has multiple drivers .
@W: BN161 :|Net N_24673 has multiple drivers .
@W: BN161 :|Net N_24674 has multiple drivers .
@W: BN161 :|Net N_24675 has multiple drivers .
@W: BN161 :|Net N_24676 has multiple drivers .
@W: BN161 :|Net N_24677 has multiple drivers .
@W: BN161 :|Net N_24678 has multiple drivers .
@W: BN161 :|Net N_24679 has multiple drivers .
@W: BN161 :|Net N_24680 has multiple drivers .
@W: BN161 :|Net N_24681 has multiple drivers .
@W: BN161 :|Net N_24682 has multiple drivers .

Only the first 100 messages of id 'BN161' are reported. To see all messages use 'report_messages -log C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0\lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0.srr -id BN161' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN161} -count unlimited' in the Tcl shell.
@N: FX493 |Applying initial value "0" on instance bridge_s0.RESET_SYNC\.ahbl_hresp_r.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "1" on instance bridge_s0.RESET_SYNC\.ahbl_hreadyout_ext_r.
@N: FX493 |Applying initial value "1" on instance bridge_s0.RESET_SYNC\.bridge_sm_r[0].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.ahbl_hsize_p_r[0].
@N: FX493 |Applying initial value "1" on instance bridge_s1\.bridge_s1.RESET_SYNC\.ahbl_hsize_p_r[1].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.ahbl_hsize_p_r[2].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.rd_prev_r[2].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.rd_prev_r[3].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.rd_prev_r[4].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.rd_prev_r[5].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.rd_prev_r[6].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.rd_prev_r[7].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.rd_prev_r[8].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.rd_prev_r[9].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.rd_prev_r[10].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.rd_prev_r[11].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.rd_prev_r[12].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.rd_prev_r[13].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.rd_prev_r[14].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.rd_prev_r[15].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.wr_addr_r[0].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.wr_addr_r[1].
@N: FX493 |Applying initial value "1" on instance bridge_s1\.bridge_s1.RESET_SYNC\.ahbl_hreadyout_ext_r.
@N: FX493 |Applying initial value "1" on instance bridge_s1\.bridge_s1.RESET_SYNC\.bridge_sm_r[0].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.bridge_sm_r[1].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.bridge_sm_r[2].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.bridge_sm_r[3].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.bridge_sm_r[4].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.bridge_sm_r[5].
@N: FX493 |Applying initial value "0" on instance bridge_s1\.bridge_s1.RESET_SYNC\.bridge_sm_r[6].

Starting factoring (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:42s; Memory used current: 284MB peak: 291MB)


Finished factoring (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:44s; Memory used current: 298MB peak: 298MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:50s; Memory used current: 384MB peak: 405MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:52s; Memory used current: 389MB peak: 405MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:57s; Memory used current: 397MB peak: 405MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:58s; Memory used current: 397MB peak: 405MB)


Finished preparing to map (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:59s; Memory used current: 397MB peak: 405MB)


Finished technology mapping (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:00s; Memory used current: 451MB peak: 451MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:00s		    -4.30ns		1899 /      1363
   2		0h:01m:00s		    -4.30ns		1893 /      1363
   3		0h:01m:00s		    -4.25ns		1896 /      1363
   4		0h:01m:01s		    -4.02ns		1897 /      1363
   5		0h:01m:01s		    -4.47ns		1898 /      1363
   6		0h:01m:01s		    -4.47ns		1898 /      1363
   7		0h:01m:01s		    -4.47ns		1898 /      1363
   8		0h:01m:01s		    -4.47ns		1898 /      1363
Timing driven replication report
Added 11 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   9		0h:01m:02s		    -4.08ns		1909 /      1374
  10		0h:01m:02s		    -3.92ns		1909 /      1374
  11		0h:01m:02s		    -4.08ns		1909 /      1374


  12		0h:01m:03s		    -4.10ns		1908 /      1374
  13		0h:01m:03s		    -3.97ns		1910 /      1374
  14		0h:01m:03s		    -3.72ns		1911 /      1374

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:01m:03s; Memory used current: 451MB peak: 452MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:01m:03s; Memory used current: 451MB peak: 452MB)


End compile point sub-process log

@W: MT246 :"c:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\soc_golden_gsrd\lib\latticesemi.com\module\pll0\2.5.0\rtl\pll0.v":1384:58:1384:62|Blackbox PLLC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\soc_golden_gsrd\lib\latticesemi.com\ip\lpddr4_mc_contr0\2.2.0\rtl\lpddr4_mc_contr0.sv":64380:43:64380:50|Blackbox DDRPHY32E is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\soc_golden_gsrd\lib\latticesemi.com\ip\lpddr4_mc_contr0\2.2.0\rtl\lpddr4_mc_contr0.sv":63261:30:63261:38|Blackbox ECLKDIVA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\soc_golden_gsrd\lib\latticesemi.com\ip\lpddr4_mc_contr0\2.2.0\rtl\lpddr4_mc_contr0.sv":63253:14:63253:23|Blackbox ECLKSYNCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock pll_refclk_i with period 10.00ns 
@W: MT420 |Found inferred clock pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.pclk_i.
@W: MT420 |Found inferred clock pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net cpu0_inst.riscvrtos_inst.clint_wdt0_inst.sys_clk.
@W: MT420 |Found inferred clock lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.sclk_o.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Sep 18 11:56:32 2024
#


Top view:               soc_golden_gsrd
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\radiant\2024.1\scripts\tcl\flow\radiant_synplify_vars.tcl
                       C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\soc_golden_gsrd_impl_1_cpe.ldc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.951

                                                                                                                               Requested     Estimated     Requested     Estimated                Clock                                                                            Clock                
Starting Clock                                                                                                                 Frequency     Frequency     Period        Period        Slack      Type                                                                             Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_125_in                                                                                                                     125.0 MHz     NA            8.000         NA            NA         declared                                                                         default_clkgroup     
cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock                                              200.0 MHz     NA            5.000         NA            NA         inferred                                                                         Inferred_clkgroup_0_8
cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock                                    200.0 MHz     NA            5.000         NA            NA         inferred                                                                         Inferred_clkgroup_0_9
lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock                                                           200.0 MHz     240.1 MHz     5.000         4.165         0.835      inferred                                                                         Inferred_clkgroup_0_6
osc0_ipgen_lscc_osc_400s_40s_40_LAV-AT_LAV-AT-E70ES1|clk_out_o_inferred_clock                                                  200.0 MHz     NA            5.000         NA            NA         inferred                                                                         Inferred_clkgroup_0_4
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  200.0 MHz     612.4 MHz     5.000         1.633         3.367      inferred                                                                         Inferred_clkgroup_0_3
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock                                                                 200.0 MHz     111.7 MHz     5.000         8.951         -3.951     inferred                                                                         Inferred_clkgroup_0_1
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos_o_inferred_clock                                                                  200.0 MHz     NA            5.000         NA            NA         inferred                                                                         Inferred_clkgroup_0_7
pll0_ipgen_lscc_pll_Z262_layer0|clkout_testclk_o_inferred_clock                                                                200.0 MHz     NA            5.000         NA            NA         inferred                                                                         Inferred_clkgroup_0_5
pll_refclk_i                                                                                                                   100.0 MHz     NA            10.000        NA            NA         declared                                                                         default_clkgroup     
soc_golden_gsrd|rgmii_rxc_i                                                                                                    200.0 MHz     NA            5.000         NA            NA         inferred                                                                         Inferred_clkgroup_0_2
tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_fwft_fabric_noreg_1s_9s|_FWFT_ENABLE_re_r_derived_clock     200.0 MHz     NA            5.000         NA            NA         derived (from pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock)     Inferred_clkgroup_0_3
System                                                                                                                         200.0 MHz     181.4 MHz     5.000         5.513         -0.513     system                                                                           system_clkgroup      
========================================================================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                              Ending                                                                |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                System                                                                |  5.000       -0.513  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock        |  5.000       0.620   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock  |  5.000       4.946   |  No paths    -      |  No paths    -      |  No paths    -    
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock        System                                                                |  5.000       -3.631  |  No paths    -      |  No paths    -      |  No paths    -    
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock        pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock        |  5.000       -3.951  |  No paths    -      |  No paths    -      |  No paths    -    
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock        lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock         System                                                                |  5.000       3.367   |  No paths    -      |  No paths    -      |  No paths    -    
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock         pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock  System                                                                |  5.000       2.965   |  No paths    -      |  No paths    -      |  No paths    -    
lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock  pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock  lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock  |  5.000       0.835   |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                            Starting                                                                                                         Arrival          
Instance                                                                    Reference                                                                Type        Pin     Net                 Time        Slack
                                                                            Clock                                                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_apb_addr_r[0]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     Q       s_apb_addr_r[0]     0.955       0.835
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_apb_addr_r[1]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     Q       s_apb_addr_r[1]     0.955       0.835
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_apb_addr_r[2]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     Q       s_apb_addr_r[2]     0.955       0.835
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_apb_addr_r[3]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     Q       s_apb_addr_r[3]     0.955       0.835
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_apb_addr_r[5]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     Q       s_apb_addr_r[5]     0.985       1.075
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_apb_addr_r[6]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     Q       s_apb_addr_r[6]     0.985       1.075
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_apb_addr_r[7]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     Q       s_apb_addr_r[7]     0.985       1.075
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_apb_addr_r[4]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     Q       s_apb_addr_r[4]     0.985       1.464
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_apbwr_en_r        lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     Q       s_apbwr_en_r        0.985       1.464
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r[8]         lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     Q       s_cntr_r[8]         0.907       2.018
==============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                                                        Required          
Instance                                                                 Reference                                                                Type        Pin     Net                Time         Slack
                                                                         Clock                                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r[17]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     D       s_cntr_r_s[17]     5.372        0.835
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r[15]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     D       s_cntr_r_s[15]     5.372        0.895
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r[16]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     D       s_cntr_r_s[16]     5.372        0.895
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r[13]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     D       s_cntr_r_s[13]     5.372        0.957
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r[14]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     D       s_cntr_r_s[14]     5.372        0.957
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r[11]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     D       s_cntr_r_s[11]     5.372        1.018
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r[12]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     D       s_cntr_r_s[12]     5.372        1.018
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r[9]      lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     D       s_cntr_r_s[9]      5.372        1.079
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r[10]     lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     D       s_cntr_r_s[10]     5.372        1.079
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r[7]      lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock     FD1P3DX     D       s_cntr_r_s[7]      5.372        1.139
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -0.372
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.372

    - Propagation time:                      4.537
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.835

    Number of logic level(s):                12
    Starting point:                          lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_apb_addr_r[0] / Q
    Ending point:                            lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r[17] / D
    The start point is clocked by            lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                             Pin      Pin               Arrival     No. of    
Name                                                                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_apb_addr_r[0]        FD1P3DX     Q        Out     0.955     0.955 r     -         
s_apb_addr_r[0]                                                                Net         -        -       -         -           3         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r12_2           LUT4        A        In      0.000     0.955 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r12_2           LUT4        Z        Out     0.660     1.615 f     -         
s_cntr_r12_2                                                                   Net         -        -       -         -           2         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r12             LUT4        D        In      0.000     1.615 f     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r12             LUT4        Z        Out     0.837     2.452 f     -         
s_cntr_r                                                                       Net         -        -       -         -           20        
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[0]      CCU2C       A1       In      0.000     2.452 f     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[0]      CCU2C       COUT     Out     0.900     3.352 r     -         
s_cntr_r_cry[0]                                                                Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[1]      CCU2C       CIN      In      0.000     3.352 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[1]      CCU2C       COUT     Out     0.061     3.413 r     -         
s_cntr_r_cry[2]                                                                Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[3]      CCU2C       CIN      In      0.000     3.413 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[3]      CCU2C       COUT     Out     0.061     3.474 r     -         
s_cntr_r_cry[4]                                                                Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[5]      CCU2C       CIN      In      0.000     3.474 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[5]      CCU2C       COUT     Out     0.061     3.535 r     -         
s_cntr_r_cry[6]                                                                Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[7]      CCU2C       CIN      In      0.000     3.535 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[7]      CCU2C       COUT     Out     0.061     3.596 r     -         
s_cntr_r_cry[8]                                                                Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[9]      CCU2C       CIN      In      0.000     3.596 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[9]      CCU2C       COUT     Out     0.061     3.657 r     -         
s_cntr_r_cry[10]                                                               Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[11]     CCU2C       CIN      In      0.000     3.657 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[11]     CCU2C       COUT     Out     0.061     3.718 r     -         
s_cntr_r_cry[12]                                                               Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[13]     CCU2C       CIN      In      0.000     3.718 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[13]     CCU2C       COUT     Out     0.061     3.779 r     -         
s_cntr_r_cry[14]                                                               Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[15]     CCU2C       CIN      In      0.000     3.779 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_cry_0[15]     CCU2C       COUT     Out     0.061     3.840 r     -         
s_cntr_r_cry[16]                                                               Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_s_0[17]       CCU2C       CIN      In      0.000     3.840 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r_s_0[17]       CCU2C       S0       Out     0.698     4.537 r     -         
s_cntr_r_s[17]                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_r[17]           FD1P3DX     D        In      0.000     4.537 r     -         
============================================================================================================================================




====================================
Detailed Report for Clock: pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                Starting                                                                                                                               Arrival          
Instance                                                                        Reference                                                         Type     Pin     Net                                                 Time        Slack
                                                                                Clock                                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpu0_inst.riscvrtos_inst.clint_wdt0_inst.wdt_s2wto                              pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FDRE     Q       cpu0_inst.riscvrtos_inst.watchdog_s2                0.853       3.367
cpu0_inst.riscvrtos_inst.genblk_debug_en\.vex_debug0.resetCtrl_systemResetN     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     FDR      Q       cpu0_inst.riscvrtos_inst.resetCtrl_systemResetN     0.853       3.367
========================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                      Starting                                                                                          Required          
Instance                                                                                                              Reference                                                         Type     Pin     Net            Time         Slack
                                                                                                                      Clock                                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.bridge_s0.preset_n_i_i     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock     INV      A       preset_n_i     5.000        3.367
==========================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      1.633
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.367

    Number of logic level(s):                1
    Starting point:                          cpu0_inst.riscvrtos_inst.clint_wdt0_inst.wdt_s2wto / Q
    Ending point:                            lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.bridge_s0.preset_n_i_i / A
    The start point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpu0_inst.riscvrtos_inst.clint_wdt0_inst.wdt_s2wto                                                                    FDRE     Q        Out     0.853     0.853 r     -         
cpu0_inst.riscvrtos_inst.watchdog_s2                                                                                  Net      -        -       -         -           1         
cpu0_inst.riscvrtos_inst.system_resetn_o                                                                              LUT2     I1       In      0.000     0.853 r     -         
cpu0_inst.riscvrtos_inst.system_resetn_o                                                                              LUT2     O        Out     0.780     1.633 f     -         
inp[113]                                                                                                              Net      -        -       -         -           7         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.bridge_s0.preset_n_i_i     INV      A        In      0.000     1.633 f     -         
================================================================================================================================================================================




====================================
Detailed Report for Clock: pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                    Starting                                                                                                                              Arrival           
Instance                                                                                                            Reference                                                          Type        Pin     Net                                            Time        Slack 
                                                                                                                    Clock                                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC_USE_SUB_LESS_fast     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3IX     Q       decode_to_execute_SRC_USE_SUB_LESS_fast[0]     1.009       -3.951
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC_USE_SUB_LESS_rep1     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3IX     Q       decode_to_execute_SRC_USE_SUB_LESS_0_rep1      1.015       -3.835
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC2_FORCE_ZERO_fast      pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3IX     Q       decode_to_execute_SRC2_FORCE_ZERO_fast         0.853       -3.795
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC2_fast[0]              pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3IX     Q       decode_to_execute_SRC2_fast[0]                 0.853       -3.795
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC2[6]                   pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3IX     Q       decode_to_execute_SRC2[6]                      0.985       -3.744
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC2_0_0[5]               pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3IX     Q       decode_to_execute_SRC2_0_0[5]                  0.985       -3.744
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC2_fast[1]              pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3IX     Q       decode_to_execute_SRC2_fast[1]                 0.853       -3.734
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC2_fast[2]              pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3IX     Q       decode_to_execute_SRC2_fast[2]                 0.853       -3.734
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC2[7]                   pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3IX     Q       decode_to_execute_SRC2[7]                      0.985       -3.683
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC2_0_0[8]               pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3IX     Q       decode_to_execute_SRC2_0_0[8]                  0.985       -3.683
============================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                 Starting                                                                                                     Required           
Instance                                                                                                         Reference                                                          Type        Pin     Net                   Time         Slack 
                                                                                                                 Clock                                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[16]     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       dsp_join_kb_1[16]     4.946        -3.951
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[14]     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       dsp_join_kb_1[14]     4.946        -3.890
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[15]     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       dsp_join_kb_1[15]     4.946        -3.890
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[12]     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       dsp_join_kb_1[12]     4.946        -3.829
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[13]     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       dsp_join_kb_1[13]     4.946        -3.829
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[10]     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       dsp_join_kb_1[10]     4.946        -3.768
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[11]     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       dsp_join_kb_1[11]     4.946        -3.768
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg[12]       pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       dsp_join_kb_0[12]     4.946        -3.707
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[9]      pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       dsp_join_kb_1[9]      4.946        -3.707
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[4]      pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock     FD1P3DX     D       dsp_join_kb_1[4]      4.946        -3.685
=================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.897
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.951

    Number of logic level(s):                36
    Starting point:                          lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC_USE_SUB_LESS_fast / Q
    Ending point:                            lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[16] / D
    The start point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC_USE_SUB_LESS_fast           FD1P3IX     Q        Out     1.009     1.009 r     -         
decode_to_execute_SRC_USE_SUB_LESS_fast[0]                                                                                Net         -        -       -         -           5         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu._zz_190_[0]                                       LUT4        B        In      0.000     1.009 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu._zz_190_[0]                                       LUT4        Z        Out     0.606     1.615 r     -         
_zz_190_[0]                                                                                                               Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_0_0                        CCU2C       A1       In      0.000     1.615 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_0_0                        CCU2C       COUT     Out     0.900     2.515 r     -         
dBusAhbLite3_HADDR_cry_0                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_1_0                        CCU2C       CIN      In      0.000     2.515 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_1_0                        CCU2C       COUT     Out     0.061     2.576 r     -         
dBusAhbLite3_HADDR_cry_2                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_3_0                        CCU2C       CIN      In      0.000     2.576 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_3_0                        CCU2C       COUT     Out     0.061     2.637 r     -         
dBusAhbLite3_HADDR_cry_4                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_5_0                        CCU2C       CIN      In      0.000     2.637 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_5_0                        CCU2C       COUT     Out     0.061     2.698 r     -         
dBusAhbLite3_HADDR_cry_6                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_7_0                        CCU2C       CIN      In      0.000     2.698 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_7_0                        CCU2C       COUT     Out     0.061     2.759 r     -         
dBusAhbLite3_HADDR_cry_8                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_9_0                        CCU2C       CIN      In      0.000     2.759 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_9_0                        CCU2C       COUT     Out     0.061     2.820 r     -         
dBusAhbLite3_HADDR_cry_10                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_11_0                       CCU2C       CIN      In      0.000     2.820 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_11_0                       CCU2C       COUT     Out     0.061     2.881 r     -         
dBusAhbLite3_HADDR_cry_12                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_13_0                       CCU2C       CIN      In      0.000     2.881 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_13_0                       CCU2C       COUT     Out     0.061     2.942 r     -         
dBusAhbLite3_HADDR_cry_14                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_15_0                       CCU2C       CIN      In      0.000     2.942 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_15_0                       CCU2C       COUT     Out     0.061     3.003 r     -         
dBusAhbLite3_HADDR_cry_16                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_17_0                       CCU2C       CIN      In      0.000     3.003 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_17_0                       CCU2C       COUT     Out     0.061     3.064 r     -         
dBusAhbLite3_HADDR_cry_18                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_19_0                       CCU2C       CIN      In      0.000     3.064 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_19_0                       CCU2C       COUT     Out     0.061     3.125 r     -         
dBusAhbLite3_HADDR_cry_20                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_21_0                       CCU2C       CIN      In      0.000     3.125 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_21_0                       CCU2C       COUT     Out     0.061     3.186 r     -         
dBusAhbLite3_HADDR_cry_22                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_23_0                       CCU2C       CIN      In      0.000     3.186 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_23_0                       CCU2C       COUT     Out     0.061     3.247 r     -         
dBusAhbLite3_HADDR_cry_24                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_25_0                       CCU2C       CIN      In      0.000     3.247 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_25_0                       CCU2C       COUT     Out     0.061     3.308 r     -         
dBusAhbLite3_HADDR_cry_26                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_27_0                       CCU2C       CIN      In      0.000     3.308 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_27_0                       CCU2C       COUT     Out     0.061     3.369 r     -         
dBusAhbLite3_HADDR_cry_28                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_29_0                       CCU2C       CIN      In      0.000     3.369 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_29_0                       CCU2C       COUT     Out     0.061     3.430 r     -         
dBusAhbLite3_HADDR_cry_30                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0                         CCU2C       CIN      In      0.000     3.430 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0                         CCU2C       S0       Out     0.854     4.284 r     -         
dsp_split_kb_12                                                                                                           Net         -        -       -         -           5         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0_RNINORED                LUT4        A        In      0.000     4.284 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0_RNINORED                LUT4        Z        Out     0.738     5.021 r     -         
dBusAhbLite3_HADDR_s_31_0_RNINORED                                                                                        Net         -        -       -         -           4         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.writeBack_arbitration_flushNext_3_RNITGI2S3_0     LUT4        D        In      0.000     5.021 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.writeBack_arbitration_flushNext_3_RNITGI2S3_0     LUT4        Z        Out     0.879     5.901 f     -         
N_189                                                                                                                     Net         -        -       -         -           39        
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_RNO_0          LUT4        B        In      0.000     5.901 f     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_RNO_0          LUT4        Z        Out     0.606     6.506 r     -         
dsp_join_kb_9[3]                                                                                                          Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_0              CCU2C       C0       In      0.000     6.506 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_0              CCU2C       COUT     Out     0.900     7.407 r     -         
un1_decode_to_execute_PC_1_0_cry_4                                                                                        Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_5_0              CCU2C       CIN      In      0.000     7.407 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_5_0              CCU2C       COUT     Out     0.061     7.468 r     -         
un1_decode_to_execute_PC_1_0_cry_6                                                                                        Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_7_0              CCU2C       CIN      In      0.000     7.468 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_7_0              CCU2C       COUT     Out     0.061     7.529 r     -         
un1_decode_to_execute_PC_1_0_cry_8                                                                                        Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_9_0              CCU2C       CIN      In      0.000     7.529 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_9_0              CCU2C       COUT     Out     0.061     7.590 r     -         
un1_decode_to_execute_PC_1_0_cry_10                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_11_0             CCU2C       CIN      In      0.000     7.590 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_11_0             CCU2C       COUT     Out     0.061     7.651 r     -         
un1_decode_to_execute_PC_1_0_cry_12                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_13_0             CCU2C       CIN      In      0.000     7.651 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_13_0             CCU2C       COUT     Out     0.061     7.712 r     -         
un1_decode_to_execute_PC_1_0_cry_14                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_15_0             CCU2C       CIN      In      0.000     7.712 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_15_0             CCU2C       COUT     Out     0.061     7.772 r     -         
un1_decode_to_execute_PC_1_0_cry_16                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_17_0             CCU2C       CIN      In      0.000     7.772 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_17_0             CCU2C       COUT     Out     0.061     7.833 r     -         
un1_decode_to_execute_PC_1_0_cry_18                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_19_0             CCU2C       CIN      In      0.000     7.833 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_19_0             CCU2C       COUT     Out     0.061     7.894 r     -         
un1_decode_to_execute_PC_1_0_cry_20                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_21_0             CCU2C       CIN      In      0.000     7.894 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_21_0             CCU2C       COUT     Out     0.061     7.955 r     -         
un1_decode_to_execute_PC_1_0_cry_22                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_23_0             CCU2C       CIN      In      0.000     7.955 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_23_0             CCU2C       COUT     Out     0.061     8.017 r     -         
un1_decode_to_execute_PC_1_0_cry_24                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_25_0             CCU2C       CIN      In      0.000     8.017 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_25_0             CCU2C       COUT     Out     0.061     8.078 r     -         
un1_decode_to_execute_PC_1_0_cry_26                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_27_0             CCU2C       CIN      In      0.000     8.078 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_27_0             CCU2C       COUT     Out     0.061     8.139 r     -         
un1_decode_to_execute_PC_1_0_cry_28                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_29_0             CCU2C       CIN      In      0.000     8.139 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_29_0             CCU2C       COUT     Out     0.061     8.200 r     -         
un1_decode_to_execute_PC_1_0_cry_30                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_s_31_0               CCU2C       CIN      In      0.000     8.200 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_s_31_0               CCU2C       S0       Out     0.698     8.897 r     -         
dsp_join_kb_1[16]                                                                                                         Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[16]              FD1P3DX     D        In      0.000     8.897 r     -         
=======================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.897
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.951

    Number of logic level(s):                36
    Starting point:                          lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC_USE_SUB_LESS_fast / Q
    Ending point:                            lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[16] / D
    The start point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC_USE_SUB_LESS_fast           FD1P3IX     Q        Out     1.009     1.009 r     -         
decode_to_execute_SRC_USE_SUB_LESS_fast[0]                                                                                Net         -        -       -         -           5         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_0_0_RNO                    LUT4        B        In      0.000     1.009 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_0_0_RNO                    LUT4        Z        Out     0.606     1.615 r     -         
dBusAhbLite3_HADDR_cry_0_0_RNO                                                                                            Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_0_0                        CCU2C       B0       In      0.000     1.615 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_0_0                        CCU2C       COUT     Out     0.900     2.515 r     -         
dBusAhbLite3_HADDR_cry_0                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_1_0                        CCU2C       CIN      In      0.000     2.515 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_1_0                        CCU2C       COUT     Out     0.061     2.576 r     -         
dBusAhbLite3_HADDR_cry_2                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_3_0                        CCU2C       CIN      In      0.000     2.576 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_3_0                        CCU2C       COUT     Out     0.061     2.637 r     -         
dBusAhbLite3_HADDR_cry_4                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_5_0                        CCU2C       CIN      In      0.000     2.637 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_5_0                        CCU2C       COUT     Out     0.061     2.698 r     -         
dBusAhbLite3_HADDR_cry_6                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_7_0                        CCU2C       CIN      In      0.000     2.698 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_7_0                        CCU2C       COUT     Out     0.061     2.759 r     -         
dBusAhbLite3_HADDR_cry_8                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_9_0                        CCU2C       CIN      In      0.000     2.759 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_9_0                        CCU2C       COUT     Out     0.061     2.820 r     -         
dBusAhbLite3_HADDR_cry_10                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_11_0                       CCU2C       CIN      In      0.000     2.820 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_11_0                       CCU2C       COUT     Out     0.061     2.881 r     -         
dBusAhbLite3_HADDR_cry_12                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_13_0                       CCU2C       CIN      In      0.000     2.881 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_13_0                       CCU2C       COUT     Out     0.061     2.942 r     -         
dBusAhbLite3_HADDR_cry_14                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_15_0                       CCU2C       CIN      In      0.000     2.942 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_15_0                       CCU2C       COUT     Out     0.061     3.003 r     -         
dBusAhbLite3_HADDR_cry_16                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_17_0                       CCU2C       CIN      In      0.000     3.003 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_17_0                       CCU2C       COUT     Out     0.061     3.064 r     -         
dBusAhbLite3_HADDR_cry_18                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_19_0                       CCU2C       CIN      In      0.000     3.064 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_19_0                       CCU2C       COUT     Out     0.061     3.125 r     -         
dBusAhbLite3_HADDR_cry_20                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_21_0                       CCU2C       CIN      In      0.000     3.125 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_21_0                       CCU2C       COUT     Out     0.061     3.186 r     -         
dBusAhbLite3_HADDR_cry_22                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_23_0                       CCU2C       CIN      In      0.000     3.186 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_23_0                       CCU2C       COUT     Out     0.061     3.247 r     -         
dBusAhbLite3_HADDR_cry_24                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_25_0                       CCU2C       CIN      In      0.000     3.247 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_25_0                       CCU2C       COUT     Out     0.061     3.308 r     -         
dBusAhbLite3_HADDR_cry_26                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_27_0                       CCU2C       CIN      In      0.000     3.308 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_27_0                       CCU2C       COUT     Out     0.061     3.369 r     -         
dBusAhbLite3_HADDR_cry_28                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_29_0                       CCU2C       CIN      In      0.000     3.369 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_29_0                       CCU2C       COUT     Out     0.061     3.430 r     -         
dBusAhbLite3_HADDR_cry_30                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0                         CCU2C       CIN      In      0.000     3.430 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0                         CCU2C       S0       Out     0.854     4.284 r     -         
dsp_split_kb_12                                                                                                           Net         -        -       -         -           5         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0_RNINORED                LUT4        A        In      0.000     4.284 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0_RNINORED                LUT4        Z        Out     0.738     5.021 r     -         
dBusAhbLite3_HADDR_s_31_0_RNINORED                                                                                        Net         -        -       -         -           4         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.writeBack_arbitration_flushNext_3_RNITGI2S3_0     LUT4        D        In      0.000     5.021 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.writeBack_arbitration_flushNext_3_RNITGI2S3_0     LUT4        Z        Out     0.879     5.901 f     -         
N_189                                                                                                                     Net         -        -       -         -           39        
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_RNO_0          LUT4        B        In      0.000     5.901 f     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_RNO_0          LUT4        Z        Out     0.606     6.506 r     -         
dsp_join_kb_9[3]                                                                                                          Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_0              CCU2C       C0       In      0.000     6.506 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_0              CCU2C       COUT     Out     0.900     7.407 r     -         
un1_decode_to_execute_PC_1_0_cry_4                                                                                        Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_5_0              CCU2C       CIN      In      0.000     7.407 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_5_0              CCU2C       COUT     Out     0.061     7.468 r     -         
un1_decode_to_execute_PC_1_0_cry_6                                                                                        Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_7_0              CCU2C       CIN      In      0.000     7.468 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_7_0              CCU2C       COUT     Out     0.061     7.529 r     -         
un1_decode_to_execute_PC_1_0_cry_8                                                                                        Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_9_0              CCU2C       CIN      In      0.000     7.529 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_9_0              CCU2C       COUT     Out     0.061     7.590 r     -         
un1_decode_to_execute_PC_1_0_cry_10                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_11_0             CCU2C       CIN      In      0.000     7.590 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_11_0             CCU2C       COUT     Out     0.061     7.651 r     -         
un1_decode_to_execute_PC_1_0_cry_12                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_13_0             CCU2C       CIN      In      0.000     7.651 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_13_0             CCU2C       COUT     Out     0.061     7.712 r     -         
un1_decode_to_execute_PC_1_0_cry_14                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_15_0             CCU2C       CIN      In      0.000     7.712 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_15_0             CCU2C       COUT     Out     0.061     7.772 r     -         
un1_decode_to_execute_PC_1_0_cry_16                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_17_0             CCU2C       CIN      In      0.000     7.772 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_17_0             CCU2C       COUT     Out     0.061     7.833 r     -         
un1_decode_to_execute_PC_1_0_cry_18                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_19_0             CCU2C       CIN      In      0.000     7.833 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_19_0             CCU2C       COUT     Out     0.061     7.894 r     -         
un1_decode_to_execute_PC_1_0_cry_20                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_21_0             CCU2C       CIN      In      0.000     7.894 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_21_0             CCU2C       COUT     Out     0.061     7.955 r     -         
un1_decode_to_execute_PC_1_0_cry_22                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_23_0             CCU2C       CIN      In      0.000     7.955 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_23_0             CCU2C       COUT     Out     0.061     8.017 r     -         
un1_decode_to_execute_PC_1_0_cry_24                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_25_0             CCU2C       CIN      In      0.000     8.017 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_25_0             CCU2C       COUT     Out     0.061     8.078 r     -         
un1_decode_to_execute_PC_1_0_cry_26                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_27_0             CCU2C       CIN      In      0.000     8.078 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_27_0             CCU2C       COUT     Out     0.061     8.139 r     -         
un1_decode_to_execute_PC_1_0_cry_28                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_29_0             CCU2C       CIN      In      0.000     8.139 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_29_0             CCU2C       COUT     Out     0.061     8.200 r     -         
un1_decode_to_execute_PC_1_0_cry_30                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_s_31_0               CCU2C       CIN      In      0.000     8.200 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_s_31_0               CCU2C       S0       Out     0.698     8.897 r     -         
dsp_join_kb_1[16]                                                                                                         Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[16]              FD1P3DX     D        In      0.000     8.897 r     -         
=======================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.836
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.890

    Number of logic level(s):                35
    Starting point:                          lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC_USE_SUB_LESS_fast / Q
    Ending point:                            lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[16] / D
    The start point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC_USE_SUB_LESS_fast           FD1P3IX     Q        Out     1.009     1.009 r     -         
decode_to_execute_SRC_USE_SUB_LESS_fast[0]                                                                                Net         -        -       -         -           5         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu._zz_190_[2]                                       LUT4        B        In      0.000     1.009 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu._zz_190_[2]                                       LUT4        Z        Out     0.606     1.615 r     -         
_zz_190_[2]                                                                                                               Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_1_0                        CCU2C       A1       In      0.000     1.615 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_1_0                        CCU2C       COUT     Out     0.900     2.515 r     -         
dBusAhbLite3_HADDR_cry_2                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_3_0                        CCU2C       CIN      In      0.000     2.515 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_3_0                        CCU2C       COUT     Out     0.061     2.576 r     -         
dBusAhbLite3_HADDR_cry_4                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_5_0                        CCU2C       CIN      In      0.000     2.576 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_5_0                        CCU2C       COUT     Out     0.061     2.637 r     -         
dBusAhbLite3_HADDR_cry_6                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_7_0                        CCU2C       CIN      In      0.000     2.637 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_7_0                        CCU2C       COUT     Out     0.061     2.698 r     -         
dBusAhbLite3_HADDR_cry_8                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_9_0                        CCU2C       CIN      In      0.000     2.698 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_9_0                        CCU2C       COUT     Out     0.061     2.759 r     -         
dBusAhbLite3_HADDR_cry_10                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_11_0                       CCU2C       CIN      In      0.000     2.759 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_11_0                       CCU2C       COUT     Out     0.061     2.820 r     -         
dBusAhbLite3_HADDR_cry_12                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_13_0                       CCU2C       CIN      In      0.000     2.820 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_13_0                       CCU2C       COUT     Out     0.061     2.881 r     -         
dBusAhbLite3_HADDR_cry_14                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_15_0                       CCU2C       CIN      In      0.000     2.881 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_15_0                       CCU2C       COUT     Out     0.061     2.942 r     -         
dBusAhbLite3_HADDR_cry_16                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_17_0                       CCU2C       CIN      In      0.000     2.942 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_17_0                       CCU2C       COUT     Out     0.061     3.003 r     -         
dBusAhbLite3_HADDR_cry_18                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_19_0                       CCU2C       CIN      In      0.000     3.003 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_19_0                       CCU2C       COUT     Out     0.061     3.064 r     -         
dBusAhbLite3_HADDR_cry_20                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_21_0                       CCU2C       CIN      In      0.000     3.064 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_21_0                       CCU2C       COUT     Out     0.061     3.125 r     -         
dBusAhbLite3_HADDR_cry_22                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_23_0                       CCU2C       CIN      In      0.000     3.125 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_23_0                       CCU2C       COUT     Out     0.061     3.186 r     -         
dBusAhbLite3_HADDR_cry_24                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_25_0                       CCU2C       CIN      In      0.000     3.186 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_25_0                       CCU2C       COUT     Out     0.061     3.247 r     -         
dBusAhbLite3_HADDR_cry_26                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_27_0                       CCU2C       CIN      In      0.000     3.247 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_27_0                       CCU2C       COUT     Out     0.061     3.308 r     -         
dBusAhbLite3_HADDR_cry_28                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_29_0                       CCU2C       CIN      In      0.000     3.308 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_29_0                       CCU2C       COUT     Out     0.061     3.369 r     -         
dBusAhbLite3_HADDR_cry_30                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0                         CCU2C       CIN      In      0.000     3.369 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0                         CCU2C       S0       Out     0.854     4.223 r     -         
dsp_split_kb_12                                                                                                           Net         -        -       -         -           5         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0_RNINORED                LUT4        A        In      0.000     4.223 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0_RNINORED                LUT4        Z        Out     0.738     4.960 r     -         
dBusAhbLite3_HADDR_s_31_0_RNINORED                                                                                        Net         -        -       -         -           4         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.writeBack_arbitration_flushNext_3_RNITGI2S3_0     LUT4        D        In      0.000     4.960 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.writeBack_arbitration_flushNext_3_RNITGI2S3_0     LUT4        Z        Out     0.879     5.840 f     -         
N_189                                                                                                                     Net         -        -       -         -           39        
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_RNO_0          LUT4        B        In      0.000     5.840 f     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_RNO_0          LUT4        Z        Out     0.606     6.446 r     -         
dsp_join_kb_9[3]                                                                                                          Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_0              CCU2C       C0       In      0.000     6.446 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_0              CCU2C       COUT     Out     0.900     7.346 r     -         
un1_decode_to_execute_PC_1_0_cry_4                                                                                        Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_5_0              CCU2C       CIN      In      0.000     7.346 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_5_0              CCU2C       COUT     Out     0.061     7.407 r     -         
un1_decode_to_execute_PC_1_0_cry_6                                                                                        Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_7_0              CCU2C       CIN      In      0.000     7.407 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_7_0              CCU2C       COUT     Out     0.061     7.468 r     -         
un1_decode_to_execute_PC_1_0_cry_8                                                                                        Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_9_0              CCU2C       CIN      In      0.000     7.468 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_9_0              CCU2C       COUT     Out     0.061     7.529 r     -         
un1_decode_to_execute_PC_1_0_cry_10                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_11_0             CCU2C       CIN      In      0.000     7.529 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_11_0             CCU2C       COUT     Out     0.061     7.590 r     -         
un1_decode_to_execute_PC_1_0_cry_12                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_13_0             CCU2C       CIN      In      0.000     7.590 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_13_0             CCU2C       COUT     Out     0.061     7.651 r     -         
un1_decode_to_execute_PC_1_0_cry_14                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_15_0             CCU2C       CIN      In      0.000     7.651 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_15_0             CCU2C       COUT     Out     0.061     7.712 r     -         
un1_decode_to_execute_PC_1_0_cry_16                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_17_0             CCU2C       CIN      In      0.000     7.712 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_17_0             CCU2C       COUT     Out     0.061     7.772 r     -         
un1_decode_to_execute_PC_1_0_cry_18                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_19_0             CCU2C       CIN      In      0.000     7.772 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_19_0             CCU2C       COUT     Out     0.061     7.833 r     -         
un1_decode_to_execute_PC_1_0_cry_20                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_21_0             CCU2C       CIN      In      0.000     7.833 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_21_0             CCU2C       COUT     Out     0.061     7.894 r     -         
un1_decode_to_execute_PC_1_0_cry_22                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_23_0             CCU2C       CIN      In      0.000     7.894 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_23_0             CCU2C       COUT     Out     0.061     7.955 r     -         
un1_decode_to_execute_PC_1_0_cry_24                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_25_0             CCU2C       CIN      In      0.000     7.955 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_25_0             CCU2C       COUT     Out     0.061     8.017 r     -         
un1_decode_to_execute_PC_1_0_cry_26                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_27_0             CCU2C       CIN      In      0.000     8.017 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_27_0             CCU2C       COUT     Out     0.061     8.078 r     -         
un1_decode_to_execute_PC_1_0_cry_28                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_29_0             CCU2C       CIN      In      0.000     8.078 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_29_0             CCU2C       COUT     Out     0.061     8.139 r     -         
un1_decode_to_execute_PC_1_0_cry_30                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_s_31_0               CCU2C       CIN      In      0.000     8.139 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_s_31_0               CCU2C       S0       Out     0.698     8.836 r     -         
dsp_join_kb_1[16]                                                                                                         Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[16]              FD1P3DX     D        In      0.000     8.836 r     -         
=======================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.836
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.890

    Number of logic level(s):                35
    Starting point:                          lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC_USE_SUB_LESS_fast / Q
    Ending point:                            lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[16] / D
    The start point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC_USE_SUB_LESS_fast           FD1P3IX     Q        Out     1.009     1.009 r     -         
decode_to_execute_SRC_USE_SUB_LESS_fast[0]                                                                                Net         -        -       -         -           5         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu._zz_190_[1]                                       LUT4        B        In      0.000     1.009 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu._zz_190_[1]                                       LUT4        Z        Out     0.606     1.615 r     -         
_zz_190_[1]                                                                                                               Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_1_0                        CCU2C       A0       In      0.000     1.615 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_1_0                        CCU2C       COUT     Out     0.900     2.515 r     -         
dBusAhbLite3_HADDR_cry_2                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_3_0                        CCU2C       CIN      In      0.000     2.515 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_3_0                        CCU2C       COUT     Out     0.061     2.576 r     -         
dBusAhbLite3_HADDR_cry_4                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_5_0                        CCU2C       CIN      In      0.000     2.576 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_5_0                        CCU2C       COUT     Out     0.061     2.637 r     -         
dBusAhbLite3_HADDR_cry_6                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_7_0                        CCU2C       CIN      In      0.000     2.637 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_7_0                        CCU2C       COUT     Out     0.061     2.698 r     -         
dBusAhbLite3_HADDR_cry_8                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_9_0                        CCU2C       CIN      In      0.000     2.698 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_9_0                        CCU2C       COUT     Out     0.061     2.759 r     -         
dBusAhbLite3_HADDR_cry_10                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_11_0                       CCU2C       CIN      In      0.000     2.759 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_11_0                       CCU2C       COUT     Out     0.061     2.820 r     -         
dBusAhbLite3_HADDR_cry_12                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_13_0                       CCU2C       CIN      In      0.000     2.820 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_13_0                       CCU2C       COUT     Out     0.061     2.881 r     -         
dBusAhbLite3_HADDR_cry_14                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_15_0                       CCU2C       CIN      In      0.000     2.881 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_15_0                       CCU2C       COUT     Out     0.061     2.942 r     -         
dBusAhbLite3_HADDR_cry_16                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_17_0                       CCU2C       CIN      In      0.000     2.942 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_17_0                       CCU2C       COUT     Out     0.061     3.003 r     -         
dBusAhbLite3_HADDR_cry_18                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_19_0                       CCU2C       CIN      In      0.000     3.003 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_19_0                       CCU2C       COUT     Out     0.061     3.064 r     -         
dBusAhbLite3_HADDR_cry_20                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_21_0                       CCU2C       CIN      In      0.000     3.064 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_21_0                       CCU2C       COUT     Out     0.061     3.125 r     -         
dBusAhbLite3_HADDR_cry_22                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_23_0                       CCU2C       CIN      In      0.000     3.125 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_23_0                       CCU2C       COUT     Out     0.061     3.186 r     -         
dBusAhbLite3_HADDR_cry_24                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_25_0                       CCU2C       CIN      In      0.000     3.186 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_25_0                       CCU2C       COUT     Out     0.061     3.247 r     -         
dBusAhbLite3_HADDR_cry_26                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_27_0                       CCU2C       CIN      In      0.000     3.247 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_27_0                       CCU2C       COUT     Out     0.061     3.308 r     -         
dBusAhbLite3_HADDR_cry_28                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_29_0                       CCU2C       CIN      In      0.000     3.308 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_29_0                       CCU2C       COUT     Out     0.061     3.369 r     -         
dBusAhbLite3_HADDR_cry_30                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0                         CCU2C       CIN      In      0.000     3.369 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0                         CCU2C       S0       Out     0.854     4.223 r     -         
dsp_split_kb_12                                                                                                           Net         -        -       -         -           5         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0_RNINORED                LUT4        A        In      0.000     4.223 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0_RNINORED                LUT4        Z        Out     0.738     4.960 r     -         
dBusAhbLite3_HADDR_s_31_0_RNINORED                                                                                        Net         -        -       -         -           4         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.writeBack_arbitration_flushNext_3_RNITGI2S3_0     LUT4        D        In      0.000     4.960 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.writeBack_arbitration_flushNext_3_RNITGI2S3_0     LUT4        Z        Out     0.879     5.840 f     -         
N_189                                                                                                                     Net         -        -       -         -           39        
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_RNO_0          LUT4        B        In      0.000     5.840 f     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_RNO_0          LUT4        Z        Out     0.606     6.446 r     -         
dsp_join_kb_9[3]                                                                                                          Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_0              CCU2C       C0       In      0.000     6.446 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_3_0              CCU2C       COUT     Out     0.900     7.346 r     -         
un1_decode_to_execute_PC_1_0_cry_4                                                                                        Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_5_0              CCU2C       CIN      In      0.000     7.346 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_5_0              CCU2C       COUT     Out     0.061     7.407 r     -         
un1_decode_to_execute_PC_1_0_cry_6                                                                                        Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_7_0              CCU2C       CIN      In      0.000     7.407 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_7_0              CCU2C       COUT     Out     0.061     7.468 r     -         
un1_decode_to_execute_PC_1_0_cry_8                                                                                        Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_9_0              CCU2C       CIN      In      0.000     7.468 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_9_0              CCU2C       COUT     Out     0.061     7.529 r     -         
un1_decode_to_execute_PC_1_0_cry_10                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_11_0             CCU2C       CIN      In      0.000     7.529 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_11_0             CCU2C       COUT     Out     0.061     7.590 r     -         
un1_decode_to_execute_PC_1_0_cry_12                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_13_0             CCU2C       CIN      In      0.000     7.590 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_13_0             CCU2C       COUT     Out     0.061     7.651 r     -         
un1_decode_to_execute_PC_1_0_cry_14                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_15_0             CCU2C       CIN      In      0.000     7.651 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_15_0             CCU2C       COUT     Out     0.061     7.712 r     -         
un1_decode_to_execute_PC_1_0_cry_16                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_17_0             CCU2C       CIN      In      0.000     7.712 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_17_0             CCU2C       COUT     Out     0.061     7.772 r     -         
un1_decode_to_execute_PC_1_0_cry_18                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_19_0             CCU2C       CIN      In      0.000     7.772 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_19_0             CCU2C       COUT     Out     0.061     7.833 r     -         
un1_decode_to_execute_PC_1_0_cry_20                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_21_0             CCU2C       CIN      In      0.000     7.833 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_21_0             CCU2C       COUT     Out     0.061     7.894 r     -         
un1_decode_to_execute_PC_1_0_cry_22                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_23_0             CCU2C       CIN      In      0.000     7.894 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_23_0             CCU2C       COUT     Out     0.061     7.955 r     -         
un1_decode_to_execute_PC_1_0_cry_24                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_25_0             CCU2C       CIN      In      0.000     7.955 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_25_0             CCU2C       COUT     Out     0.061     8.017 r     -         
un1_decode_to_execute_PC_1_0_cry_26                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_27_0             CCU2C       CIN      In      0.000     8.017 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_27_0             CCU2C       COUT     Out     0.061     8.078 r     -         
un1_decode_to_execute_PC_1_0_cry_28                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_29_0             CCU2C       CIN      In      0.000     8.078 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_29_0             CCU2C       COUT     Out     0.061     8.139 r     -         
un1_decode_to_execute_PC_1_0_cry_30                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_s_31_0               CCU2C       CIN      In      0.000     8.139 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_s_31_0               CCU2C       S0       Out     0.698     8.836 r     -         
dsp_join_kb_1[16]                                                                                                         Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[16]              FD1P3DX     D        In      0.000     8.836 r     -         
=======================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.836
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.890

    Number of logic level(s):                35
    Starting point:                          lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC_USE_SUB_LESS_fast / Q
    Ending point:                            lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[16] / D
    The start point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.decode_to_execute_SRC_USE_SUB_LESS_fast           FD1P3IX     Q        Out     1.009     1.009 r     -         
decode_to_execute_SRC_USE_SUB_LESS_fast[0]                                                                                Net         -        -       -         -           5         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu._zz_190_[0]                                       LUT4        B        In      0.000     1.009 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu._zz_190_[0]                                       LUT4        Z        Out     0.606     1.615 r     -         
_zz_190_[0]                                                                                                               Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_0_0                        CCU2C       A1       In      0.000     1.615 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_0_0                        CCU2C       COUT     Out     0.900     2.515 r     -         
dBusAhbLite3_HADDR_cry_0                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_1_0                        CCU2C       CIN      In      0.000     2.515 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_1_0                        CCU2C       COUT     Out     0.061     2.576 r     -         
dBusAhbLite3_HADDR_cry_2                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_3_0                        CCU2C       CIN      In      0.000     2.576 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_3_0                        CCU2C       COUT     Out     0.061     2.637 r     -         
dBusAhbLite3_HADDR_cry_4                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_5_0                        CCU2C       CIN      In      0.000     2.637 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_5_0                        CCU2C       COUT     Out     0.061     2.698 r     -         
dBusAhbLite3_HADDR_cry_6                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_7_0                        CCU2C       CIN      In      0.000     2.698 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_7_0                        CCU2C       COUT     Out     0.061     2.759 r     -         
dBusAhbLite3_HADDR_cry_8                                                                                                  Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_9_0                        CCU2C       CIN      In      0.000     2.759 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_9_0                        CCU2C       COUT     Out     0.061     2.820 r     -         
dBusAhbLite3_HADDR_cry_10                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_11_0                       CCU2C       CIN      In      0.000     2.820 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_11_0                       CCU2C       COUT     Out     0.061     2.881 r     -         
dBusAhbLite3_HADDR_cry_12                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_13_0                       CCU2C       CIN      In      0.000     2.881 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_13_0                       CCU2C       COUT     Out     0.061     2.942 r     -         
dBusAhbLite3_HADDR_cry_14                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_15_0                       CCU2C       CIN      In      0.000     2.942 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_15_0                       CCU2C       COUT     Out     0.061     3.003 r     -         
dBusAhbLite3_HADDR_cry_16                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_17_0                       CCU2C       CIN      In      0.000     3.003 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_17_0                       CCU2C       COUT     Out     0.061     3.064 r     -         
dBusAhbLite3_HADDR_cry_18                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_19_0                       CCU2C       CIN      In      0.000     3.064 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_19_0                       CCU2C       COUT     Out     0.061     3.125 r     -         
dBusAhbLite3_HADDR_cry_20                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_21_0                       CCU2C       CIN      In      0.000     3.125 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_21_0                       CCU2C       COUT     Out     0.061     3.186 r     -         
dBusAhbLite3_HADDR_cry_22                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_23_0                       CCU2C       CIN      In      0.000     3.186 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_23_0                       CCU2C       COUT     Out     0.061     3.247 r     -         
dBusAhbLite3_HADDR_cry_24                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_25_0                       CCU2C       CIN      In      0.000     3.247 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_25_0                       CCU2C       COUT     Out     0.061     3.308 r     -         
dBusAhbLite3_HADDR_cry_26                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_27_0                       CCU2C       CIN      In      0.000     3.308 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_27_0                       CCU2C       COUT     Out     0.061     3.369 r     -         
dBusAhbLite3_HADDR_cry_28                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_29_0                       CCU2C       CIN      In      0.000     3.369 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_cry_29_0                       CCU2C       COUT     Out     0.061     3.430 r     -         
dBusAhbLite3_HADDR_cry_30                                                                                                 Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0                         CCU2C       CIN      In      0.000     3.430 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0                         CCU2C       S0       Out     0.854     4.284 r     -         
dsp_split_kb_12                                                                                                           Net         -        -       -         -           5         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0_RNINORED                LUT4        A        In      0.000     4.284 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.dBusAhbLite3_HADDR_s_31_0_RNINORED                LUT4        Z        Out     0.738     5.021 r     -         
dBusAhbLite3_HADDR_s_31_0_RNINORED                                                                                        Net         -        -       -         -           4         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.writeBack_arbitration_flushNext_3_RNITGI2S3_0     LUT4        D        In      0.000     5.021 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.writeBack_arbitration_flushNext_3_RNITGI2S3_0     LUT4        Z        Out     0.879     5.901 f     -         
N_189                                                                                                                     Net         -        -       -         -           39        
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_5_0_RNO          LUT4        B        In      0.000     5.901 f     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_5_0_RNO          LUT4        Z        Out     0.606     6.506 r     -         
dsp_join_kb_9[5]                                                                                                          Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_5_0              CCU2C       C0       In      0.000     6.506 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_5_0              CCU2C       COUT     Out     0.900     7.407 r     -         
un1_decode_to_execute_PC_1_0_cry_6                                                                                        Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_7_0              CCU2C       CIN      In      0.000     7.407 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_7_0              CCU2C       COUT     Out     0.061     7.468 r     -         
un1_decode_to_execute_PC_1_0_cry_8                                                                                        Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_9_0              CCU2C       CIN      In      0.000     7.468 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_9_0              CCU2C       COUT     Out     0.061     7.529 r     -         
un1_decode_to_execute_PC_1_0_cry_10                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_11_0             CCU2C       CIN      In      0.000     7.529 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_11_0             CCU2C       COUT     Out     0.061     7.590 r     -         
un1_decode_to_execute_PC_1_0_cry_12                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_13_0             CCU2C       CIN      In      0.000     7.590 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_13_0             CCU2C       COUT     Out     0.061     7.651 r     -         
un1_decode_to_execute_PC_1_0_cry_14                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_15_0             CCU2C       CIN      In      0.000     7.651 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_15_0             CCU2C       COUT     Out     0.061     7.712 r     -         
un1_decode_to_execute_PC_1_0_cry_16                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_17_0             CCU2C       CIN      In      0.000     7.712 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_17_0             CCU2C       COUT     Out     0.061     7.772 r     -         
un1_decode_to_execute_PC_1_0_cry_18                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_19_0             CCU2C       CIN      In      0.000     7.772 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_19_0             CCU2C       COUT     Out     0.061     7.833 r     -         
un1_decode_to_execute_PC_1_0_cry_20                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_21_0             CCU2C       CIN      In      0.000     7.833 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_21_0             CCU2C       COUT     Out     0.061     7.894 r     -         
un1_decode_to_execute_PC_1_0_cry_22                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_23_0             CCU2C       CIN      In      0.000     7.894 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_23_0             CCU2C       COUT     Out     0.061     7.955 r     -         
un1_decode_to_execute_PC_1_0_cry_24                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_25_0             CCU2C       CIN      In      0.000     7.955 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_25_0             CCU2C       COUT     Out     0.061     8.017 r     -         
un1_decode_to_execute_PC_1_0_cry_26                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_27_0             CCU2C       CIN      In      0.000     8.017 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_27_0             CCU2C       COUT     Out     0.061     8.078 r     -         
un1_decode_to_execute_PC_1_0_cry_28                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_29_0             CCU2C       CIN      In      0.000     8.078 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_cry_29_0             CCU2C       COUT     Out     0.061     8.139 r     -         
un1_decode_to_execute_PC_1_0_cry_30                                                                                       Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_s_31_0               CCU2C       CIN      In      0.000     8.139 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.un1_decode_to_execute_PC_1_0_s_31_0               CCU2C       S0       Out     0.698     8.836 r     -         
dsp_join_kb_1[16]                                                                                                         Net         -        -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_fetchPc_pcReg_0[16]              FD1P3DX     D        In      0.000     8.836 r     -         
=======================================================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                        Starting                                                             Arrival           
Instance                                                                Reference     Type          Pin                    Net               Time        Slack 
                                                                        Clock                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_OUT_DM_OEN0        ddr_dmi_oe[0]     0.000       -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_OUT_DM_OEN1        ddr_dmi_oe[1]     0.000       -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_OUT_DM_OEN2        ddr_dmi_oe[2]     0.000       -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_OUT_DM_OEN3        ddr_dmi_oe[3]     0.000       -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_OUT_DQS_OEN0       ddr_dqs_oe[0]     0.000       -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_OUT_DQS_OEN1       ddr_dqs_oe[1]     0.000       -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_OUT_DQS_OEN2       ddr_dqs_oe[2]     0.000       -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_OUT_DQS_OEN3       ddr_dqs_oe[3]     0.000       -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_OUT_DQ_OEN0[0]     ddr_dq_oe[0]      0.000       -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_OUT_DQ_OEN0[1]     ddr_dq_oe[1]      0.000       -0.513
===============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                        Starting                                                        Required           
Instance                                                                Reference     Type          Pin               Net               Time         Slack 
                                                                        Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_IN_DM0        ddr_dmi_in[0]     5.000        -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_IN_DM1        ddr_dmi_in[1]     5.000        -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_IN_DM2        ddr_dmi_in[2]     5.000        -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_IN_DM3        ddr_dmi_in[3]     5.000        -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_IN_DQ0[0]     ddr_dq_in[0]      5.000        -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_IN_DQ0[1]     ddr_dq_in[1]      5.000        -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_IN_DQ0[2]     ddr_dq_in[2]      5.000        -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_IN_DQ0[3]     ddr_dq_in[3]      5.000        -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_IN_DQ0[4]     ddr_dq_in[4]      5.000        -0.513
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy     System        DDRPHY32E     PHY_IN_DQ0[5]     ddr_dq_in[5]      5.000        -0.513
===========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      5.513
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.513

    Number of logic level(s):                1
    Starting point:                          lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy / PHY_OUT_DM_OEN0
    Ending point:                            lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy / PHY_IN_DM0
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                            Pin                 Pin               Arrival     No. of    
Name                                                                        Type          Name                Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy         DDRPHY32E     PHY_OUT_DM_OEN0     Out     0.000     0.000 r     -         
ddr_dmi_oe[0]                                                               Net           -                   -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.BB_DQS\[0\]\.u_DMI_BB     BB            T                   In      0.000     0.000 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.BB_DQS\[0\]\.u_DMI_BB     BB            O                   Out     5.513     5.513 r     -         
ddr_dmi_in[0]                                                               Net           -                   -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy         DDRPHY32E     PHY_IN_DM0          In      0.000     5.513 r     -         
======================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      5.513
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.513

    Number of logic level(s):                1
    Starting point:                          lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy / PHY_OUT_DM_OEN1
    Ending point:                            lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy / PHY_IN_DM1
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                            Pin                 Pin               Arrival     No. of    
Name                                                                        Type          Name                Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy         DDRPHY32E     PHY_OUT_DM_OEN1     Out     0.000     0.000 r     -         
ddr_dmi_oe[1]                                                               Net           -                   -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.BB_DQS\[1\]\.u_DMI_BB     BB            T                   In      0.000     0.000 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.BB_DQS\[1\]\.u_DMI_BB     BB            O                   Out     5.513     5.513 r     -         
ddr_dmi_in[1]                                                               Net           -                   -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy         DDRPHY32E     PHY_IN_DM1          In      0.000     5.513 r     -         
======================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      5.513
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.513

    Number of logic level(s):                1
    Starting point:                          lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy / PHY_OUT_DM_OEN2
    Ending point:                            lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy / PHY_IN_DM2
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                            Pin                 Pin               Arrival     No. of    
Name                                                                        Type          Name                Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy         DDRPHY32E     PHY_OUT_DM_OEN2     Out     0.000     0.000 r     -         
ddr_dmi_oe[2]                                                               Net           -                   -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.BB_DQS\[2\]\.u_DMI_BB     BB            T                   In      0.000     0.000 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.BB_DQS\[2\]\.u_DMI_BB     BB            O                   Out     5.513     5.513 r     -         
ddr_dmi_in[2]                                                               Net           -                   -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy         DDRPHY32E     PHY_IN_DM2          In      0.000     5.513 r     -         
======================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      5.513
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.513

    Number of logic level(s):                1
    Starting point:                          lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy / PHY_OUT_DM_OEN3
    Ending point:                            lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy / PHY_IN_DM3
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                            Pin                 Pin               Arrival     No. of    
Name                                                                        Type          Name                Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy         DDRPHY32E     PHY_OUT_DM_OEN3     Out     0.000     0.000 r     -         
ddr_dmi_oe[3]                                                               Net           -                   -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.BB_DQS\[3\]\.u_DMI_BB     BB            T                   In      0.000     0.000 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.BB_DQS\[3\]\.u_DMI_BB     BB            O                   Out     5.513     5.513 r     -         
ddr_dmi_in[3]                                                               Net           -                   -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy         DDRPHY32E     PHY_IN_DM3          In      0.000     5.513 r     -         
======================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      5.513
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.513

    Number of logic level(s):                1
    Starting point:                          lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy / PHY_OUT_DQS_OEN0
    Ending point:                            lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy / PHY_IN_DQS0
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                            Pin                  Pin               Arrival     No. of    
Name                                                                        Type          Name                 Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy         DDRPHY32E     PHY_OUT_DQS_OEN0     Out     0.000     0.000 r     -         
ddr_dqs_oe[0]                                                               Net           -                    -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.BB_DQS\[0\]\.u_DQS_BB     BB            T                    In      0.000     0.000 r     -         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.BB_DQS\[0\]\.u_DQS_BB     BB            O                    Out     5.513     5.513 r     -         
ddr_dqs_in[0]                                                               Net           -                    -       -         -           1         
lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.LP4_x32\.u_ddrphy         DDRPHY32E     PHY_IN_DQS0          In      0.000     5.513 r     -         
=======================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
Writing compile point status file C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0\cpprop

Summary of Compile Points :
*************************** 
Name                                               Status       Reason      
----------------------------------------------------------------------------
lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0     Remapped     User request
============================================================================

Process took 0h:01m:05s realtime, 0h:01m:04s cputime
# Wed Sep 18 11:56:33 2024

###########################################################]
