set verilog_files {\
	clock_divider.v\
	neg_edge_det.v\
	pos_edge_det.v\
	spi2.v\
	spi_module.v\
)

set clk master_clock

set top_des_name fpga_top

set dont_touch_module_name TSC
