$date
	Thu Aug 24 22:26:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_shift $end
$var wire 32 ! Y [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 5 # amt [4:0] $end
$scope module dut $end
$var wire 32 $ A [31:0] $end
$var wire 5 % amt [4:0] $end
$var wire 32 & Y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11110 &
b10 %
b1111011 $
b10 #
b1111011 "
b11110 !
$end
#10
b11 #
b11 %
b11111111111111111111111000111 !
b11111111111111111111111000111 &
b11111111111111111111111000111000 "
b11111111111111111111111000111000 $
#20
