<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_urereg.h source code [netbsd/sys/dev/usb/if_urereg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/usb/if_urereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>usb</a>/<a href='if_urereg.h.html'>if_urereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_urereg.h,v 1.2 2019/04/12 03:32:06 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: if_urereg.h,v 1.5 2018/11/02 21:32:30 jcs Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2015-2016 Kevin Lo &lt;kevlo@FreeBSD.org&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="17">17</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="18">18</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="19">19</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="20">20</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="21">21</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="22">22</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="23">23</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="24">24</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="25">25</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="26">26</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="27">27</th><td><i> *</i></td></tr>
<tr><th id="28">28</th><td><i> * $FreeBSD$</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define	<dfn class="macro" id="_M/URE_CONFIG_IDX" data-ref="_M/URE_CONFIG_IDX">URE_CONFIG_IDX</dfn>		0	/* config number 1 */</u></td></tr>
<tr><th id="32">32</th><td><u>#define	<dfn class="macro" id="_M/URE_IFACE_IDX" data-ref="_M/URE_IFACE_IDX">URE_IFACE_IDX</dfn>		0</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/URE_CTL_READ" data-ref="_M/URE_CTL_READ">URE_CTL_READ</dfn>		0x01</u></td></tr>
<tr><th id="35">35</th><td><u>#define	<dfn class="macro" id="_M/URE_CTL_WRITE" data-ref="_M/URE_CTL_WRITE">URE_CTL_WRITE</dfn>		0x02</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/URE_TIMEOUT" data-ref="_M/URE_TIMEOUT">URE_TIMEOUT</dfn>		1000</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/URE_PHY_TIMEOUT" data-ref="_M/URE_PHY_TIMEOUT">URE_PHY_TIMEOUT</dfn>		2000</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/URE_BYTE_EN_DWORD" data-ref="_M/URE_BYTE_EN_DWORD">URE_BYTE_EN_DWORD</dfn>	0xff</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/URE_BYTE_EN_WORD" data-ref="_M/URE_BYTE_EN_WORD">URE_BYTE_EN_WORD</dfn>	0x33</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/URE_BYTE_EN_BYTE" data-ref="_M/URE_BYTE_EN_BYTE">URE_BYTE_EN_BYTE</dfn>	0x11</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/URE_BYTE_EN_SIX_BYTES" data-ref="_M/URE_BYTE_EN_SIX_BYTES">URE_BYTE_EN_SIX_BYTES</dfn>	0x3f</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/URE_MAX_FRAMELEN" data-ref="_M/URE_MAX_FRAMELEN">URE_MAX_FRAMELEN</dfn>	(ETHER_MAX_LEN + ETHER_VLAN_ENCAP_LEN)</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_IDR" data-ref="_M/URE_PLA_IDR">URE_PLA_IDR</dfn>		0xc000</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_RCR" data-ref="_M/URE_PLA_RCR">URE_PLA_RCR</dfn>		0xc010</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_RMS" data-ref="_M/URE_PLA_RMS">URE_PLA_RMS</dfn>		0xc016</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_RXFIFO_CTRL0" data-ref="_M/URE_PLA_RXFIFO_CTRL0">URE_PLA_RXFIFO_CTRL0</dfn>	0xc0a0</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_RXFIFO_CTRL1" data-ref="_M/URE_PLA_RXFIFO_CTRL1">URE_PLA_RXFIFO_CTRL1</dfn>	0xc0a4</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_RXFIFO_CTRL2" data-ref="_M/URE_PLA_RXFIFO_CTRL2">URE_PLA_RXFIFO_CTRL2</dfn>	0xc0a8</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_DMY_REG0" data-ref="_M/URE_PLA_DMY_REG0">URE_PLA_DMY_REG0</dfn>	0xc0b0</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_FMC" data-ref="_M/URE_PLA_FMC">URE_PLA_FMC</dfn>		0xc0b4</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_CFG_WOL" data-ref="_M/URE_PLA_CFG_WOL">URE_PLA_CFG_WOL</dfn>		0xc0b6</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_TEREDO_CFG" data-ref="_M/URE_PLA_TEREDO_CFG">URE_PLA_TEREDO_CFG</dfn>	0xc0bc</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_MAR0" data-ref="_M/URE_PLA_MAR0">URE_PLA_MAR0</dfn>		0xcd00</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_MAR4" data-ref="_M/URE_PLA_MAR4">URE_PLA_MAR4</dfn>		0xcd04</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_BACKUP" data-ref="_M/URE_PLA_BACKUP">URE_PLA_BACKUP</dfn>		0xd000</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_BDC_CR" data-ref="_M/URE_PLA_BDC_CR">URE_PLA_BDC_CR</dfn>		0xd1a0</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_TEREDO_TIMER" data-ref="_M/URE_PLA_TEREDO_TIMER">URE_PLA_TEREDO_TIMER</dfn>	0xd2cc</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_REALWOW_TIMER" data-ref="_M/URE_PLA_REALWOW_TIMER">URE_PLA_REALWOW_TIMER</dfn>	0xd2e8</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_LEDSEL" data-ref="_M/URE_PLA_LEDSEL">URE_PLA_LEDSEL</dfn>		0xdd90</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_LED_FEATURE" data-ref="_M/URE_PLA_LED_FEATURE">URE_PLA_LED_FEATURE</dfn>	0xdd92</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_PHYAR" data-ref="_M/URE_PLA_PHYAR">URE_PLA_PHYAR</dfn>		0xde00</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_BOOT_CTRL" data-ref="_M/URE_PLA_BOOT_CTRL">URE_PLA_BOOT_CTRL</dfn>	0xe004</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_GPHY_INTR_IMR" data-ref="_M/URE_PLA_GPHY_INTR_IMR">URE_PLA_GPHY_INTR_IMR</dfn>	0xe022</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_EEE_CR" data-ref="_M/URE_PLA_EEE_CR">URE_PLA_EEE_CR</dfn>		0xe040</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_EEEP_CR" data-ref="_M/URE_PLA_EEEP_CR">URE_PLA_EEEP_CR</dfn>		0xe080</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_MAC_PWR_CTRL" data-ref="_M/URE_PLA_MAC_PWR_CTRL">URE_PLA_MAC_PWR_CTRL</dfn>	0xe0c0</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_MAC_PWR_CTRL2" data-ref="_M/URE_PLA_MAC_PWR_CTRL2">URE_PLA_MAC_PWR_CTRL2</dfn>	0xe0ca</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_MAC_PWR_CTRL3" data-ref="_M/URE_PLA_MAC_PWR_CTRL3">URE_PLA_MAC_PWR_CTRL3</dfn>	0xe0cc</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_MAC_PWR_CTRL4" data-ref="_M/URE_PLA_MAC_PWR_CTRL4">URE_PLA_MAC_PWR_CTRL4</dfn>	0xe0ce</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_WDT6_CTRL" data-ref="_M/URE_PLA_WDT6_CTRL">URE_PLA_WDT6_CTRL</dfn>	0xe428</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_TCR0" data-ref="_M/URE_PLA_TCR0">URE_PLA_TCR0</dfn>		0xe610</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_TCR1" data-ref="_M/URE_PLA_TCR1">URE_PLA_TCR1</dfn>		0xe612</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_MTPS" data-ref="_M/URE_PLA_MTPS">URE_PLA_MTPS</dfn>		0xe615</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_TXFIFO_CTRL" data-ref="_M/URE_PLA_TXFIFO_CTRL">URE_PLA_TXFIFO_CTRL</dfn>	0xe618</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_RSTTELLY" data-ref="_M/URE_PLA_RSTTELLY">URE_PLA_RSTTELLY</dfn>	0xe800</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_CR" data-ref="_M/URE_PLA_CR">URE_PLA_CR</dfn>		0xe813</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_CRWECR" data-ref="_M/URE_PLA_CRWECR">URE_PLA_CRWECR</dfn>		0xe81c</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_CONFIG5" data-ref="_M/URE_PLA_CONFIG5">URE_PLA_CONFIG5</dfn>		0xe822</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_PHY_PWR" data-ref="_M/URE_PLA_PHY_PWR">URE_PLA_PHY_PWR</dfn>		0xe84c</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_OOB_CTRL" data-ref="_M/URE_PLA_OOB_CTRL">URE_PLA_OOB_CTRL</dfn>	0xe84f</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_CPCR" data-ref="_M/URE_PLA_CPCR">URE_PLA_CPCR</dfn>		0xe854</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_MISC_0" data-ref="_M/URE_PLA_MISC_0">URE_PLA_MISC_0</dfn>		0xe858</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_MISC_1" data-ref="_M/URE_PLA_MISC_1">URE_PLA_MISC_1</dfn>		0xe85a</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_OCP_GPHY_BASE" data-ref="_M/URE_PLA_OCP_GPHY_BASE">URE_PLA_OCP_GPHY_BASE</dfn>	0xe86c</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_TELLYCNT" data-ref="_M/URE_PLA_TELLYCNT">URE_PLA_TELLYCNT</dfn>	0xe890</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_SFF_STS_7" data-ref="_M/URE_PLA_SFF_STS_7">URE_PLA_SFF_STS_7</dfn>	0xe8de</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/URE_PLA_PHYSTATUS" data-ref="_M/URE_PLA_PHYSTATUS">URE_PLA_PHYSTATUS</dfn>	0xe908</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_USB2PHY" data-ref="_M/URE_USB_USB2PHY">URE_USB_USB2PHY</dfn>		0xb41e</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_SSPHYLINK2" data-ref="_M/URE_USB_SSPHYLINK2">URE_USB_SSPHYLINK2</dfn>	0xb428</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_U2P3_CTRL" data-ref="_M/URE_USB_U2P3_CTRL">URE_USB_U2P3_CTRL</dfn>	0xb460</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_CSR_DUMMY1" data-ref="_M/URE_USB_CSR_DUMMY1">URE_USB_CSR_DUMMY1</dfn>	0xb464</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_CSR_DUMMY2" data-ref="_M/URE_USB_CSR_DUMMY2">URE_USB_CSR_DUMMY2</dfn>	0xb466</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_DEV_STAT" data-ref="_M/URE_USB_DEV_STAT">URE_USB_DEV_STAT</dfn>	0xb808</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_CONNECT_TIMER" data-ref="_M/URE_USB_CONNECT_TIMER">URE_USB_CONNECT_TIMER</dfn>	0xcbf8</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_BURST_SIZE" data-ref="_M/URE_USB_BURST_SIZE">URE_USB_BURST_SIZE</dfn>	0xcfc0</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_USB_CTRL" data-ref="_M/URE_USB_USB_CTRL">URE_USB_USB_CTRL</dfn>	0xd406</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_PHY_CTRL" data-ref="_M/URE_USB_PHY_CTRL">URE_USB_PHY_CTRL</dfn>	0xd408</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_TX_AGG" data-ref="_M/URE_USB_TX_AGG">URE_USB_TX_AGG</dfn>		0xd40a</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_RX_BUF_TH" data-ref="_M/URE_USB_RX_BUF_TH">URE_USB_RX_BUF_TH</dfn>	0xd40c</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_USB_TIMER" data-ref="_M/URE_USB_USB_TIMER">URE_USB_USB_TIMER</dfn>	0xd428</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_RX_EARLY_AGG" data-ref="_M/URE_USB_RX_EARLY_AGG">URE_USB_RX_EARLY_AGG</dfn>	0xd42c</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_PM_CTRL_STATUS" data-ref="_M/URE_USB_PM_CTRL_STATUS">URE_USB_PM_CTRL_STATUS</dfn>	0xd432</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_TX_DMA" data-ref="_M/URE_USB_TX_DMA">URE_USB_TX_DMA</dfn>		0xd434</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_TOLERANCE" data-ref="_M/URE_USB_TOLERANCE">URE_USB_TOLERANCE</dfn>	0xd490</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_LPM_CTRL" data-ref="_M/URE_USB_LPM_CTRL">URE_USB_LPM_CTRL</dfn>	0xd41a</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_UPS_CTRL" data-ref="_M/URE_USB_UPS_CTRL">URE_USB_UPS_CTRL</dfn>	0xd800</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_MISC_0" data-ref="_M/URE_USB_MISC_0">URE_USB_MISC_0</dfn>		0xd81a</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_POWER_CUT" data-ref="_M/URE_USB_POWER_CUT">URE_USB_POWER_CUT</dfn>	0xd80a</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_AFE_CTRL2" data-ref="_M/URE_USB_AFE_CTRL2">URE_USB_AFE_CTRL2</dfn>	0xd824</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/URE_USB_WDT11_CTRL" data-ref="_M/URE_USB_WDT11_CTRL">URE_USB_WDT11_CTRL</dfn>	0xe43c</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><i>/* OCP Registers. */</i></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_ALDPS_CONFIG" data-ref="_M/URE_OCP_ALDPS_CONFIG">URE_OCP_ALDPS_CONFIG</dfn>	0x2010</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_EEE_CONFIG1" data-ref="_M/URE_OCP_EEE_CONFIG1">URE_OCP_EEE_CONFIG1</dfn>	0x2080</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_EEE_CONFIG2" data-ref="_M/URE_OCP_EEE_CONFIG2">URE_OCP_EEE_CONFIG2</dfn>	0x2092</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_EEE_CONFIG3" data-ref="_M/URE_OCP_EEE_CONFIG3">URE_OCP_EEE_CONFIG3</dfn>	0x2094</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_BASE_MII" data-ref="_M/URE_OCP_BASE_MII">URE_OCP_BASE_MII</dfn>	0xa400</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_EEE_AR" data-ref="_M/URE_OCP_EEE_AR">URE_OCP_EEE_AR</dfn>		0xa41a</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_EEE_DATA" data-ref="_M/URE_OCP_EEE_DATA">URE_OCP_EEE_DATA</dfn>	0xa41c</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_PHY_STATUS" data-ref="_M/URE_OCP_PHY_STATUS">URE_OCP_PHY_STATUS</dfn>	0xa420</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_POWER_CFG" data-ref="_M/URE_OCP_POWER_CFG">URE_OCP_POWER_CFG</dfn>	0xa430</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_EEE_CFG" data-ref="_M/URE_OCP_EEE_CFG">URE_OCP_EEE_CFG</dfn>		0xa432</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_SRAM_ADDR" data-ref="_M/URE_OCP_SRAM_ADDR">URE_OCP_SRAM_ADDR</dfn>	0xa436</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_SRAM_DATA" data-ref="_M/URE_OCP_SRAM_DATA">URE_OCP_SRAM_DATA</dfn>	0xa438</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_DOWN_SPEED" data-ref="_M/URE_OCP_DOWN_SPEED">URE_OCP_DOWN_SPEED</dfn>	0xa442</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_EEE_ABLE" data-ref="_M/URE_OCP_EEE_ABLE">URE_OCP_EEE_ABLE</dfn>	0xa5c4</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_EEE_ADV" data-ref="_M/URE_OCP_EEE_ADV">URE_OCP_EEE_ADV</dfn>		0xa5d0</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_EEE_LPABLE" data-ref="_M/URE_OCP_EEE_LPABLE">URE_OCP_EEE_LPABLE</dfn>	0xa5d2</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_PHY_STATE" data-ref="_M/URE_OCP_PHY_STATE">URE_OCP_PHY_STATE</dfn>	0xa708</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/URE_OCP_ADC_CFG" data-ref="_M/URE_OCP_ADC_CFG">URE_OCP_ADC_CFG</dfn>		0xbc06</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><i>/* SRAM Register. */</i></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/URE_SRAM_LPF_CFG" data-ref="_M/URE_SRAM_LPF_CFG">URE_SRAM_LPF_CFG</dfn>	0x8012</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/URE_SRAM_10M_AMP1" data-ref="_M/URE_SRAM_10M_AMP1">URE_SRAM_10M_AMP1</dfn>	0x8080</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/URE_SRAM_10M_AMP2" data-ref="_M/URE_SRAM_10M_AMP2">URE_SRAM_10M_AMP2</dfn>	0x8082</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/URE_SRAM_IMPEDANCE" data-ref="_M/URE_SRAM_IMPEDANCE">URE_SRAM_IMPEDANCE</dfn>	0x8084</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i>/* PLA_RCR */</i></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/URE_RCR_AAP" data-ref="_M/URE_RCR_AAP">URE_RCR_AAP</dfn>		0x00000001</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/URE_RCR_APM" data-ref="_M/URE_RCR_APM">URE_RCR_APM</dfn>		0x00000002</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/URE_RCR_AM" data-ref="_M/URE_RCR_AM">URE_RCR_AM</dfn>		0x00000004</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/URE_RCR_AB" data-ref="_M/URE_RCR_AB">URE_RCR_AB</dfn>		0x00000008</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/URE_RCR_ACPT_ALL" data-ref="_M/URE_RCR_ACPT_ALL">URE_RCR_ACPT_ALL</dfn>	\</u></td></tr>
<tr><th id="149">149</th><td><u>	(URE_RCR_AAP | URE_RCR_APM | URE_RCR_AM | URE_RCR_AB)</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i>/* PLA_RXFIFO_CTRL0 */</i></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/URE_RXFIFO_THR1_NORMAL" data-ref="_M/URE_RXFIFO_THR1_NORMAL">URE_RXFIFO_THR1_NORMAL</dfn>	0x00080002</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/URE_RXFIFO_THR1_OOB" data-ref="_M/URE_RXFIFO_THR1_OOB">URE_RXFIFO_THR1_OOB</dfn>	0x01800003</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><i>/* PLA_RXFIFO_CTRL1 */</i></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/URE_RXFIFO_THR2_FULL" data-ref="_M/URE_RXFIFO_THR2_FULL">URE_RXFIFO_THR2_FULL</dfn>	0x00000060</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/URE_RXFIFO_THR2_HIGH" data-ref="_M/URE_RXFIFO_THR2_HIGH">URE_RXFIFO_THR2_HIGH</dfn>	0x00000038</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/URE_RXFIFO_THR2_OOB" data-ref="_M/URE_RXFIFO_THR2_OOB">URE_RXFIFO_THR2_OOB</dfn>	0x0000004a</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/URE_RXFIFO_THR2_NORMAL" data-ref="_M/URE_RXFIFO_THR2_NORMAL">URE_RXFIFO_THR2_NORMAL</dfn>	0x00a0</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>/* PLA_RXFIFO_CTRL2 */</i></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/URE_RXFIFO_THR3_FULL" data-ref="_M/URE_RXFIFO_THR3_FULL">URE_RXFIFO_THR3_FULL</dfn>	0x00000078</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/URE_RXFIFO_THR3_HIGH" data-ref="_M/URE_RXFIFO_THR3_HIGH">URE_RXFIFO_THR3_HIGH</dfn>	0x00000048</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/URE_RXFIFO_THR3_OOB" data-ref="_M/URE_RXFIFO_THR3_OOB">URE_RXFIFO_THR3_OOB</dfn>	0x0000005a</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/URE_RXFIFO_THR3_NORMAL" data-ref="_M/URE_RXFIFO_THR3_NORMAL">URE_RXFIFO_THR3_NORMAL</dfn>	0x0110</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>/* PLA_TXFIFO_CTRL */</i></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/URE_TXFIFO_THR_NORMAL" data-ref="_M/URE_TXFIFO_THR_NORMAL">URE_TXFIFO_THR_NORMAL</dfn>	0x00400008</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/URE_TXFIFO_THR_NORMAL2" data-ref="_M/URE_TXFIFO_THR_NORMAL2">URE_TXFIFO_THR_NORMAL2</dfn>	0x01000008</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><i>/* PLA_DMY_REG0 */</i></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/URE_ECM_ALDPS" data-ref="_M/URE_ECM_ALDPS">URE_ECM_ALDPS</dfn>		0x0002</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* PLA_FMC */</i></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/URE_FMC_FCR_MCU_EN" data-ref="_M/URE_FMC_FCR_MCU_EN">URE_FMC_FCR_MCU_EN</dfn>	0x0001</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i>/* PLA_EEEP_CR */</i></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/URE_EEEP_CR_EEEP_TX" data-ref="_M/URE_EEEP_CR_EEEP_TX">URE_EEEP_CR_EEEP_TX</dfn>	0x0002</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><i>/* PLA_WDT6_CTRL */</i></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/URE_WDT6_SET_MODE" data-ref="_M/URE_WDT6_SET_MODE">URE_WDT6_SET_MODE</dfn>	0x0010</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i>/* PLA_TCR0 */</i></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/URE_TCR0_TX_EMPTY" data-ref="_M/URE_TCR0_TX_EMPTY">URE_TCR0_TX_EMPTY</dfn>	0x0800</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/URE_TCR0_AUTO_FIFO" data-ref="_M/URE_TCR0_AUTO_FIFO">URE_TCR0_AUTO_FIFO</dfn>	0x0080</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i>/* PLA_TCR1 */</i></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/URE_VERSION_MASK" data-ref="_M/URE_VERSION_MASK">URE_VERSION_MASK</dfn>	0x7cf0</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><i>/* PLA_CR */</i></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/URE_CR_RST" data-ref="_M/URE_CR_RST">URE_CR_RST</dfn>		0x10</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/URE_CR_RE" data-ref="_M/URE_CR_RE">URE_CR_RE</dfn>		0x08</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/URE_CR_TE" data-ref="_M/URE_CR_TE">URE_CR_TE</dfn>		0x04</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i>/* PLA_CRWECR */</i></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/URE_CRWECR_NORAML" data-ref="_M/URE_CRWECR_NORAML">URE_CRWECR_NORAML</dfn>	0x00</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/URE_CRWECR_CONFIG" data-ref="_M/URE_CRWECR_CONFIG">URE_CRWECR_CONFIG</dfn>	0xc0</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><i>/* PLA_OOB_CTRL */</i></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/URE_NOW_IS_OOB" data-ref="_M/URE_NOW_IS_OOB">URE_NOW_IS_OOB</dfn>		0x80</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/URE_TXFIFO_EMPTY" data-ref="_M/URE_TXFIFO_EMPTY">URE_TXFIFO_EMPTY</dfn>	0x20</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/URE_RXFIFO_EMPTY" data-ref="_M/URE_RXFIFO_EMPTY">URE_RXFIFO_EMPTY</dfn>	0x10</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/URE_LINK_LIST_READY" data-ref="_M/URE_LINK_LIST_READY">URE_LINK_LIST_READY</dfn>	0x02</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/URE_DIS_MCU_CLROOB" data-ref="_M/URE_DIS_MCU_CLROOB">URE_DIS_MCU_CLROOB</dfn>	0x01</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/URE_FIFO_EMPTY" data-ref="_M/URE_FIFO_EMPTY">URE_FIFO_EMPTY</dfn>		(URE_TXFIFO_EMPTY | URE_RXFIFO_EMPTY)</u></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><i>/* PLA_MISC_1 */</i></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/URE_RXDY_GATED_EN" data-ref="_M/URE_RXDY_GATED_EN">URE_RXDY_GATED_EN</dfn>	0x0008</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><i>/* PLA_SFF_STS_7 */</i></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/URE_RE_INIT_LL" data-ref="_M/URE_RE_INIT_LL">URE_RE_INIT_LL</dfn>		0x8000</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/URE_MCU_BORW_EN" data-ref="_M/URE_MCU_BORW_EN">URE_MCU_BORW_EN</dfn>		0x4000</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>/* PLA_CPCR */</i></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/URE_CPCR_RX_VLAN" data-ref="_M/URE_CPCR_RX_VLAN">URE_CPCR_RX_VLAN</dfn>	0x0040</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><i>/* PLA_TEREDO_CFG */</i></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/URE_TEREDO_SEL" data-ref="_M/URE_TEREDO_SEL">URE_TEREDO_SEL</dfn>			0x8000</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/URE_TEREDO_WAKE_MASK" data-ref="_M/URE_TEREDO_WAKE_MASK">URE_TEREDO_WAKE_MASK</dfn>		0x7f00</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/URE_TEREDO_RS_EVENT_MASK" data-ref="_M/URE_TEREDO_RS_EVENT_MASK">URE_TEREDO_RS_EVENT_MASK</dfn>	0x00fe</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/URE_OOB_TEREDO_EN" data-ref="_M/URE_OOB_TEREDO_EN">URE_OOB_TEREDO_EN</dfn>		0x0001</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/* PAL_BDC_CR */</i></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/URE_ALDPS_PROXY_MODE" data-ref="_M/URE_ALDPS_PROXY_MODE">URE_ALDPS_PROXY_MODE</dfn>	0x0001</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i>/* PLA_CONFIG5 */</i></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/URE_LAN_WAKE_EN" data-ref="_M/URE_LAN_WAKE_EN">URE_LAN_WAKE_EN</dfn>		0x0002</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><i>/* PLA_LED_FEATURE */</i></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/URE_LED_MODE_MASK" data-ref="_M/URE_LED_MODE_MASK">URE_LED_MODE_MASK</dfn>	0x0700</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><i>/* PLA_PHY_PWR */</i></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/URE_TX_10M_IDLE_EN" data-ref="_M/URE_TX_10M_IDLE_EN">URE_TX_10M_IDLE_EN</dfn>	0x0080</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/URE_PFM_PWM_SWITCH" data-ref="_M/URE_PFM_PWM_SWITCH">URE_PFM_PWM_SWITCH</dfn>	0x0040</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>/* PLA_MAC_PWR_CTRL */</i></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/URE_D3_CLK_GATED_EN" data-ref="_M/URE_D3_CLK_GATED_EN">URE_D3_CLK_GATED_EN</dfn>	0x00004000</u></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/URE_MCU_CLK_RATIO" data-ref="_M/URE_MCU_CLK_RATIO">URE_MCU_CLK_RATIO</dfn>	0x07010f07</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/URE_MCU_CLK_RATIO_MASK" data-ref="_M/URE_MCU_CLK_RATIO_MASK">URE_MCU_CLK_RATIO_MASK</dfn>	0x0f0f0f0f</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/URE_ALDPS_SPDWN_RATIO" data-ref="_M/URE_ALDPS_SPDWN_RATIO">URE_ALDPS_SPDWN_RATIO</dfn>	0x0f87</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><i>/* PLA_MAC_PWR_CTRL2 */</i></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/URE_EEE_SPDWN_RATIO" data-ref="_M/URE_EEE_SPDWN_RATIO">URE_EEE_SPDWN_RATIO</dfn>	0x8007</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><i>/* PLA_MAC_PWR_CTRL3 */</i></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/URE_PKT_AVAIL_SPDWN_EN" data-ref="_M/URE_PKT_AVAIL_SPDWN_EN">URE_PKT_AVAIL_SPDWN_EN</dfn>	0x0100</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/URE_SUSPEND_SPDWN_EN" data-ref="_M/URE_SUSPEND_SPDWN_EN">URE_SUSPEND_SPDWN_EN</dfn>	0x0004</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/URE_U1U2_SPDWN_EN" data-ref="_M/URE_U1U2_SPDWN_EN">URE_U1U2_SPDWN_EN</dfn>	0x0002</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/URE_L1_SPDWN_EN" data-ref="_M/URE_L1_SPDWN_EN">URE_L1_SPDWN_EN</dfn>		0x0001</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><i>/* PLA_MAC_PWR_CTRL4 */</i></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/URE_PWRSAVE_SPDWN_EN" data-ref="_M/URE_PWRSAVE_SPDWN_EN">URE_PWRSAVE_SPDWN_EN</dfn>	0x1000</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/URE_RXDV_SPDWN_EN" data-ref="_M/URE_RXDV_SPDWN_EN">URE_RXDV_SPDWN_EN</dfn>	0x0800</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/URE_TX10MIDLE_EN" data-ref="_M/URE_TX10MIDLE_EN">URE_TX10MIDLE_EN</dfn>	0x0100</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/URE_TP100_SPDWN_EN" data-ref="_M/URE_TP100_SPDWN_EN">URE_TP100_SPDWN_EN</dfn>	0x0020</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/URE_TP500_SPDWN_EN" data-ref="_M/URE_TP500_SPDWN_EN">URE_TP500_SPDWN_EN</dfn>	0x0010</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/URE_TP1000_SPDWN_EN" data-ref="_M/URE_TP1000_SPDWN_EN">URE_TP1000_SPDWN_EN</dfn>	0x0008</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/URE_EEE_SPDWN_EN" data-ref="_M/URE_EEE_SPDWN_EN">URE_EEE_SPDWN_EN</dfn>	0x0001</u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><i>/* PLA_GPHY_INTR_IMR */</i></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/URE_GPHY_STS_MSK" data-ref="_M/URE_GPHY_STS_MSK">URE_GPHY_STS_MSK</dfn>	0x0001</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/URE_SPEED_DOWN_MSK" data-ref="_M/URE_SPEED_DOWN_MSK">URE_SPEED_DOWN_MSK</dfn>	0x0002</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/URE_SPDWN_RXDV_MSK" data-ref="_M/URE_SPDWN_RXDV_MSK">URE_SPDWN_RXDV_MSK</dfn>	0x0004</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/URE_SPDWN_LINKCHG_MSK" data-ref="_M/URE_SPDWN_LINKCHG_MSK">URE_SPDWN_LINKCHG_MSK</dfn>	0x0008</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/* PLA_PHYAR */</i></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/URE_PHYAR_PHYDATA" data-ref="_M/URE_PHYAR_PHYDATA">URE_PHYAR_PHYDATA</dfn>	0x0000ffff</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/URE_PHYAR_BUSY" data-ref="_M/URE_PHYAR_BUSY">URE_PHYAR_BUSY</dfn>		0x80000000</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i>/* PLA_EEE_CR */</i></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/URE_EEE_RX_EN" data-ref="_M/URE_EEE_RX_EN">URE_EEE_RX_EN</dfn>		0x0001</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/URE_EEE_TX_EN" data-ref="_M/URE_EEE_TX_EN">URE_EEE_TX_EN</dfn>		0x0002</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><i>/* PLA_BOOT_CTRL */</i></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/URE_AUTOLOAD_DONE" data-ref="_M/URE_AUTOLOAD_DONE">URE_AUTOLOAD_DONE</dfn>	0x0002</u></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><i>/* USB_USB2PHY */</i></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/URE_USB2PHY_SUSPEND" data-ref="_M/URE_USB2PHY_SUSPEND">URE_USB2PHY_SUSPEND</dfn>	0x0001</u></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/URE_USB2PHY_L1" data-ref="_M/URE_USB2PHY_L1">URE_USB2PHY_L1</dfn>		0x0002</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><i>/* USB_SSPHYLINK2 */</i></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/URE_PWD_DN_SCALE_MASK" data-ref="_M/URE_PWD_DN_SCALE_MASK">URE_PWD_DN_SCALE_MASK</dfn>	0x3ffe</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/URE_PWD_DN_SCALE" data-ref="_M/URE_PWD_DN_SCALE">URE_PWD_DN_SCALE</dfn>(x)	((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i>/* USB_CSR_DUMMY1 */</i></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/URE_DYNAMIC_BURST" data-ref="_M/URE_DYNAMIC_BURST">URE_DYNAMIC_BURST</dfn>	0x0001</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><i>/* USB_CSR_DUMMY2 */</i></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/URE_EP4_FULL_FC" data-ref="_M/URE_EP4_FULL_FC">URE_EP4_FULL_FC</dfn>		0x0001</u></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><i>/* USB_DEV_STAT */</i></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/URE_STAT_SPEED_MASK" data-ref="_M/URE_STAT_SPEED_MASK">URE_STAT_SPEED_MASK</dfn>	0x0006</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/URE_STAT_SPEED_HIGH" data-ref="_M/URE_STAT_SPEED_HIGH">URE_STAT_SPEED_HIGH</dfn>	0x0000</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/URE_STAT_SPEED_FULL" data-ref="_M/URE_STAT_SPEED_FULL">URE_STAT_SPEED_FULL</dfn>	0x0001</u></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><i>/* USB_TX_AGG */</i></td></tr>
<tr><th id="297">297</th><td><u>#define	<dfn class="macro" id="_M/URE_TX_AGG_MAX_THRESHOLD" data-ref="_M/URE_TX_AGG_MAX_THRESHOLD">URE_TX_AGG_MAX_THRESHOLD</dfn>	0x03</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><i>/* USB_RX_BUF_TH */</i></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/URE_RX_THR_SUPER" data-ref="_M/URE_RX_THR_SUPER">URE_RX_THR_SUPER</dfn>	0x0c350180</u></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/URE_RX_THR_HIGH" data-ref="_M/URE_RX_THR_HIGH">URE_RX_THR_HIGH</dfn>		0x7a120180</u></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/URE_RX_THR_SLOW" data-ref="_M/URE_RX_THR_SLOW">URE_RX_THR_SLOW</dfn>		0xffff0180</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><i>/* USB_TX_DMA */</i></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/URE_TEST_MODE_DISABLE" data-ref="_M/URE_TEST_MODE_DISABLE">URE_TEST_MODE_DISABLE</dfn>	0x00000001</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/URE_TX_SIZE_ADJUST1" data-ref="_M/URE_TX_SIZE_ADJUST1">URE_TX_SIZE_ADJUST1</dfn>	0x00000100</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><i>/* USB_UPS_CTRL */</i></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/URE_POWER_CUT" data-ref="_M/URE_POWER_CUT">URE_POWER_CUT</dfn>		0x0100</u></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><i>/* USB_PM_CTRL_STATUS */</i></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/URE_RESUME_INDICATE" data-ref="_M/URE_RESUME_INDICATE">URE_RESUME_INDICATE</dfn>	0x0001</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i>/* USB_USB_CTRL */</i></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/URE_RX_AGG_DISABLE" data-ref="_M/URE_RX_AGG_DISABLE">URE_RX_AGG_DISABLE</dfn>	0x0010</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/URE_RX_ZERO_EN" data-ref="_M/URE_RX_ZERO_EN">URE_RX_ZERO_EN</dfn>		0x0080</u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><i>/* USB_U2P3_CTRL */</i></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/URE_U2P3_ENABLE" data-ref="_M/URE_U2P3_ENABLE">URE_U2P3_ENABLE</dfn>		0x0001</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/* USB_POWER_CUT */</i></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/URE_PWR_EN" data-ref="_M/URE_PWR_EN">URE_PWR_EN</dfn>		0x0001</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/URE_PHASE2_EN" data-ref="_M/URE_PHASE2_EN">URE_PHASE2_EN</dfn>		0x0008</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><i>/* USB_MISC_0 */</i></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/URE_PCUT_STATUS" data-ref="_M/URE_PCUT_STATUS">URE_PCUT_STATUS</dfn>		0x0001</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><i>/* USB_RX_EARLY_TIMEOUT */</i></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/URE_COALESCE_SUPER" data-ref="_M/URE_COALESCE_SUPER">URE_COALESCE_SUPER</dfn>	85000U</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/URE_COALESCE_HIGH" data-ref="_M/URE_COALESCE_HIGH">URE_COALESCE_HIGH</dfn>	250000U</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/URE_COALESCE_SLOW" data-ref="_M/URE_COALESCE_SLOW">URE_COALESCE_SLOW</dfn>	524280U</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><i>/* USB_WDT11_CTRL */</i></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/URE_TIMER11_EN" data-ref="_M/URE_TIMER11_EN">URE_TIMER11_EN</dfn>		0x0001</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><i>/* USB_LPM_CTRL */</i></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/URE_FIFO_EMPTY_1FB" data-ref="_M/URE_FIFO_EMPTY_1FB">URE_FIFO_EMPTY_1FB</dfn>	0x30</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/URE_LPM_TIMER_MASK" data-ref="_M/URE_LPM_TIMER_MASK">URE_LPM_TIMER_MASK</dfn>	0x0c</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/URE_LPM_TIMER_500MS" data-ref="_M/URE_LPM_TIMER_500MS">URE_LPM_TIMER_500MS</dfn>	0x04</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/URE_LPM_TIMER_500US" data-ref="_M/URE_LPM_TIMER_500US">URE_LPM_TIMER_500US</dfn>	0x0c</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/URE_ROK_EXIT_LPM" data-ref="_M/URE_ROK_EXIT_LPM">URE_ROK_EXIT_LPM</dfn>	0x02</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i>/* USB_AFE_CTRL2 */</i></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/URE_SEN_VAL_MASK" data-ref="_M/URE_SEN_VAL_MASK">URE_SEN_VAL_MASK</dfn>	0xf800</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/URE_SEN_VAL_NORMAL" data-ref="_M/URE_SEN_VAL_NORMAL">URE_SEN_VAL_NORMAL</dfn>	0xa000</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/URE_SEL_RXIDLE" data-ref="_M/URE_SEL_RXIDLE">URE_SEL_RXIDLE</dfn>		0x0100</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><i>/* OCP_ALDPS_CONFIG */</i></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/URE_ENPWRSAVE" data-ref="_M/URE_ENPWRSAVE">URE_ENPWRSAVE</dfn>		0x8000</u>  </td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/URE_ENPDNPS" data-ref="_M/URE_ENPDNPS">URE_ENPDNPS</dfn>		0x0200</u>  </td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/URE_LINKENA" data-ref="_M/URE_LINKENA">URE_LINKENA</dfn>		0x0100</u>  </td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/URE_DIS_SDSAVE" data-ref="_M/URE_DIS_SDSAVE">URE_DIS_SDSAVE</dfn>		0x0010</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><i>/* OCP_PHY_STATUS */</i></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/URE_PHY_STAT_MASK" data-ref="_M/URE_PHY_STAT_MASK">URE_PHY_STAT_MASK</dfn>	0x0007</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/URE_PHY_STAT_LAN_ON" data-ref="_M/URE_PHY_STAT_LAN_ON">URE_PHY_STAT_LAN_ON</dfn>	3</u>	</td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/URE_PHY_STAT_PWRDN" data-ref="_M/URE_PHY_STAT_PWRDN">URE_PHY_STAT_PWRDN</dfn>	5</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><i>/* OCP_POWER_CFG */</i></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/URE_EEE_CLKDIV_EN" data-ref="_M/URE_EEE_CLKDIV_EN">URE_EEE_CLKDIV_EN</dfn>	0x8000</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/URE_EN_ALDPS" data-ref="_M/URE_EN_ALDPS">URE_EN_ALDPS</dfn>		0x0004</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/URE_EN_10M_PLLOFF" data-ref="_M/URE_EN_10M_PLLOFF">URE_EN_10M_PLLOFF</dfn>	0x0001</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><i>/* OCP_EEE_CFG */</i></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/URE_CTAP_SHORT_EN" data-ref="_M/URE_CTAP_SHORT_EN">URE_CTAP_SHORT_EN</dfn>	0x0040</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/URE_EEE10_EN" data-ref="_M/URE_EEE10_EN">URE_EEE10_EN</dfn>		0x0010</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><i>/* OCP_DOWN_SPEED */</i></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/URE_EN_10M_BGOFF" data-ref="_M/URE_EN_10M_BGOFF">URE_EN_10M_BGOFF</dfn>	0x0080</u></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><i>/* OCP_PHY_STATE */</i></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/URE_TXDIS_STATE" data-ref="_M/URE_TXDIS_STATE">URE_TXDIS_STATE</dfn>		0x01</u></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/URE_ABD_STATE" data-ref="_M/URE_ABD_STATE">URE_ABD_STATE</dfn>		0x02</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><i>/* OCP_ADC_CFG */</i></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/URE_CKADSEL_L" data-ref="_M/URE_CKADSEL_L">URE_CKADSEL_L</dfn>		0x0100</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/URE_ADC_EN" data-ref="_M/URE_ADC_EN">URE_ADC_EN</dfn>		0x0080</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/URE_EN_EMI_L" data-ref="_M/URE_EN_EMI_L">URE_EN_EMI_L</dfn>		0x0040</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/URE_MCU_TYPE_PLA" data-ref="_M/URE_MCU_TYPE_PLA">URE_MCU_TYPE_PLA</dfn>	0x0100</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/URE_MCU_TYPE_USB" data-ref="_M/URE_MCU_TYPE_USB">URE_MCU_TYPE_USB</dfn>	0x0000</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_ure.c.html'>netbsd/sys/dev/usb/if_ure.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
