// Seed: 3855806609
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    input uwire id_6,
    input wire id_7
);
  supply0 id_9, id_10 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input wor id_2
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
module module_2 (
    input  tri1  id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  tri   id_3,
    output tri   id_4,
    output tri1  id_5,
    output uwire id_6
);
  wire id_8[-1 : -1 'd0], id_9;
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
