

================================================================
== Vitis HLS Report for 'mlp_Pipeline_FWD_O'
================================================================
* Date:           Wed Nov 19 15:48:16 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mlp
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.405 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      131|      131|  0.655 us|  0.655 us|  129|  129|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- FWD_O   |      129|      129|         3|          1|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%o = alloca i32 1" [./components.h:35->mlp.cpp:29]   --->   Operation 6 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv7_i_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv7_i_i"   --->   Operation 7 'read' 'conv7_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv7_i_i_cast = sext i16 %conv7_i_i_read"   --->   Operation 8 'sext' 'conv7_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln35 = store i8 0, i8 %o" [./components.h:35->mlp.cpp:29]   --->   Operation 9 'store' 'store_ln35' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %FWD_I.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%o_1 = load i8 %o" [./components.h:35->mlp.cpp:29]   --->   Operation 11 'load' 'o_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%icmp_ln35 = icmp_eq  i8 %o_1, i8 128" [./components.h:35->mlp.cpp:29]   --->   Operation 12 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln35 = add i8 %o_1, i8 1" [./components.h:35->mlp.cpp:29]   --->   Operation 13 'add' 'add_ln35' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %FWD_I.i.split_ifconv, void %_Z13forward_layerILi1ELi128EEvPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS3_RK11LayerParamsIXT_EXT0_EER12LayerContextIXT_EXT0_EE.exit.exitStub" [./components.h:35->mlp.cpp:29]   --->   Operation 14 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i8 %o_1" [./components.h:35->mlp.cpp:29]   --->   Operation 15 'zext' 'zext_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%P_L0_b_addr = getelementptr i16 %P_L0_b, i64 0, i64 %zext_ln35" [./components.h:39->mlp.cpp:29]   --->   Operation 16 'getelementptr' 'P_L0_b_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.58ns)   --->   "%z_o = load i7 %P_L0_b_addr" [./components.h:39->mlp.cpp:29]   --->   Operation 17 'load' 'z_o' <Predicate = (!icmp_ln35)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%P_L0_W_0_addr = getelementptr i16 %P_L0_W_0, i64 0, i64 %zext_ln35" [./components.h:44->mlp.cpp:29]   --->   Operation 18 'getelementptr' 'P_L0_W_0_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.58ns)   --->   "%P_L0_W_0_load = load i7 %P_L0_W_0_addr" [./components.h:44->mlp.cpp:29]   --->   Operation 19 'load' 'P_L0_W_0_load' <Predicate = (!icmp_ln35)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln35 = store i8 %add_ln35, i8 %o" [./components.h:35->mlp.cpp:29]   --->   Operation 20 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 21 [1/2] (0.58ns)   --->   "%z_o = load i7 %P_L0_b_addr" [./components.h:39->mlp.cpp:29]   --->   Operation 21 'load' 'z_o' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 22 [1/2] (0.58ns)   --->   "%P_L0_W_0_load = load i7 %P_L0_W_0_addr" [./components.h:44->mlp.cpp:29]   --->   Operation 22 'load' 'P_L0_W_0_load' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i16 %P_L0_W_0_load" [./components.h:44->mlp.cpp:29]   --->   Operation 23 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.94ns)   --->   "%mul_ln44 = mul i32 %sext_ln44, i32 %conv7_i_i_cast" [./components.h:44->mlp.cpp:29]   --->   Operation 24 'mul' 'mul_ln44' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %z_o, i10 0" [./components.h:44->mlp.cpp:29]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i26 %shl_ln" [./components.h:44->mlp.cpp:29]   --->   Operation 26 'sext' 'sext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.88ns)   --->   "%add_ln44 = add i32 %sext_ln44_1, i32 %mul_ln44" [./components.h:44->mlp.cpp:29]   --->   Operation 27 'add' 'add_ln44' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln44, i32 31" [./components.h:44->mlp.cpp:29]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %mul_ln44" [./components.h:44->mlp.cpp:29]   --->   Operation 29 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.71ns)   --->   "%icmp_ln44 = icmp_ne  i9 %trunc_ln44, i9 0" [./components.h:44->mlp.cpp:29]   --->   Operation 30 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln44, i32 27, i32 31" [./components.h:44->mlp.cpp:29]   --->   Operation 31 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln44, i32 26, i32 31" [./components.h:44->mlp.cpp:29]   --->   Operation 32 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.21>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./components.h:36->mlp.cpp:29]   --->   Operation 33 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [./components.h:35->mlp.cpp:29]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./components.h:35->mlp.cpp:29]   --->   Operation 35 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node z_o_2)   --->   "%z_o_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln44, i32 10, i32 25" [./components.h:44->mlp.cpp:29]   --->   Operation 36 'partselect' 'z_o_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node z_o_2)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln44, i32 9" [./components.h:44->mlp.cpp:29]   --->   Operation 37 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln44, i32 25" [./components.h:44->mlp.cpp:29]   --->   Operation 38 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node z_o_2)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln44, i32 10" [./components.h:44->mlp.cpp:29]   --->   Operation 39 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node z_o_2)   --->   "%or_ln44 = or i1 %tmp_3, i1 %icmp_ln44" [./components.h:44->mlp.cpp:29]   --->   Operation 40 'or' 'or_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node z_o_2)   --->   "%and_ln44 = and i1 %or_ln44, i1 %tmp_1" [./components.h:44->mlp.cpp:29]   --->   Operation 41 'and' 'and_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node z_o_2)   --->   "%zext_ln44 = zext i1 %and_ln44" [./components.h:44->mlp.cpp:29]   --->   Operation 42 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_2 = add i16 %z_o_1, i16 %zext_ln44" [./components.h:44->mlp.cpp:29]   --->   Operation 43 'add' 'z_o_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_2, i32 15" [./components.h:44->mlp.cpp:29]   --->   Operation 44 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_1)   --->   "%xor_ln44 = xor i1 %tmp_4, i1 1" [./components.h:44->mlp.cpp:29]   --->   Operation 45 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln44_1 = and i1 %tmp_2, i1 %xor_ln44" [./components.h:44->mlp.cpp:29]   --->   Operation 46 'and' 'and_ln44_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_5)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln44, i32 26" [./components.h:44->mlp.cpp:29]   --->   Operation 47 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.70ns)   --->   "%icmp_ln44_1 = icmp_eq  i5 %tmp_7, i5 31" [./components.h:44->mlp.cpp:29]   --->   Operation 48 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%icmp_ln44_2 = icmp_eq  i6 %tmp_8, i6 63" [./components.h:44->mlp.cpp:29]   --->   Operation 49 'icmp' 'icmp_ln44_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.70ns)   --->   "%icmp_ln44_3 = icmp_eq  i6 %tmp_8, i6 0" [./components.h:44->mlp.cpp:29]   --->   Operation 50 'icmp' 'icmp_ln44_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%select_ln44 = select i1 %and_ln44_1, i1 %icmp_ln44_2, i1 %icmp_ln44_3" [./components.h:44->mlp.cpp:29]   --->   Operation 51 'select' 'select_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_5)   --->   "%xor_ln44_1 = xor i1 %tmp_5, i1 1" [./components.h:44->mlp.cpp:29]   --->   Operation 52 'xor' 'xor_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_5)   --->   "%and_ln44_2 = and i1 %icmp_ln44_1, i1 %xor_ln44_1" [./components.h:44->mlp.cpp:29]   --->   Operation 53 'and' 'and_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_5)   --->   "%select_ln44_1 = select i1 %and_ln44_1, i1 %and_ln44_2, i1 %icmp_ln44_2" [./components.h:44->mlp.cpp:29]   --->   Operation 54 'select' 'select_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_2)   --->   "%and_ln44_3 = and i1 %and_ln44_1, i1 %icmp_ln44_2" [./components.h:44->mlp.cpp:29]   --->   Operation 55 'and' 'and_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_2)   --->   "%xor_ln44_2 = xor i1 %and_ln44_3, i1 1" [./components.h:44->mlp.cpp:29]   --->   Operation 56 'xor' 'xor_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_2)   --->   "%empty = and i1 %tmp, i1 %xor_ln44_2" [./components.h:44->mlp.cpp:29]   --->   Operation 57 'and' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%xor_ln44_3 = xor i1 %select_ln44, i1 1" [./components.h:44->mlp.cpp:29]   --->   Operation 58 'xor' 'xor_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%or_ln44_1 = or i1 %tmp_4, i1 %xor_ln44_3" [./components.h:44->mlp.cpp:29]   --->   Operation 59 'or' 'or_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%xor_ln44_4 = xor i1 %tmp, i1 1" [./components.h:44->mlp.cpp:29]   --->   Operation 60 'xor' 'xor_ln44_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln44_4 = and i1 %or_ln44_1, i1 %xor_ln44_4" [./components.h:44->mlp.cpp:29]   --->   Operation 61 'and' 'and_ln44_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_5)   --->   "%and_ln44_5 = and i1 %tmp_4, i1 %select_ln44_1" [./components.h:44->mlp.cpp:29]   --->   Operation 62 'and' 'and_ln44_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln44_5 = xor i1 %and_ln44_5, i1 1" [./components.h:44->mlp.cpp:29]   --->   Operation 63 'xor' 'xor_ln44_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_2)   --->   "%and_ln44_6 = and i1 %empty, i1 %xor_ln44_5" [./components.h:44->mlp.cpp:29]   --->   Operation 64 'and' 'and_ln44_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node z_o_3)   --->   "%select_ln44_2 = select i1 %and_ln44_4, i16 32767, i16 32768" [./components.h:44->mlp.cpp:29]   --->   Operation 65 'select' 'select_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln44_2 = or i1 %and_ln44_4, i1 %and_ln44_6" [./components.h:44->mlp.cpp:29]   --->   Operation 66 'or' 'or_ln44_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.24ns) (out node of the LUT)   --->   "%z_o_3 = select i1 %or_ln44_2, i16 %select_ln44_2, i16 %z_o_2" [./components.h:44->mlp.cpp:29]   --->   Operation 67 'select' 'z_o_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i16 %z_o_3" [./components.h:39->mlp.cpp:29]   --->   Operation 68 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%C_C0_z_addr = getelementptr i16 %C_C0_z, i64 0, i64 %zext_ln35" [./components.h:48->mlp.cpp:29]   --->   Operation 69 'getelementptr' 'C_C0_z_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.58ns)   --->   "%store_ln48 = store i16 %z_o_3, i7 %C_C0_z_addr" [./components.h:48->mlp.cpp:29]   --->   Operation 70 'store' 'store_ln48' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 71 [1/1] (0.78ns)   --->   "%icmp_ln10 = icmp_sgt  i16 %z_o_3, i16 0" [./components.h:10->./components.h:51->mlp.cpp:29]   --->   Operation 71 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.29ns)   --->   "%select_ln10 = select i1 %icmp_ln10, i15 %trunc_ln39, i15 0" [./components.h:10->./components.h:51->mlp.cpp:29]   --->   Operation 72 'select' 'select_ln10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%layer1_out_addr = getelementptr i15 %layer1_out, i64 0, i64 %zext_ln35" [./components.h:51->mlp.cpp:29]   --->   Operation 73 'getelementptr' 'layer1_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.58ns)   --->   "%store_ln51 = store i15 %select_ln10, i7 %layer1_out_addr" [./components.h:51->mlp.cpp:29]   --->   Operation 74 'store' 'store_ln51' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln35 = br void %FWD_I.i" [./components.h:35->mlp.cpp:29]   --->   Operation 75 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.479ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln35', ./components.h:35->mlp.cpp:29) of constant 0 on local variable 'o', ./components.h:35->mlp.cpp:29 [9]  (0.387 ns)
	'load' operation 8 bit ('o', ./components.h:35->mlp.cpp:29) on local variable 'o', ./components.h:35->mlp.cpp:29 [12]  (0.000 ns)
	'add' operation 8 bit ('add_ln35', ./components.h:35->mlp.cpp:29) [14]  (0.705 ns)
	'store' operation 0 bit ('store_ln35', ./components.h:35->mlp.cpp:29) of variable 'add_ln35', ./components.h:35->mlp.cpp:29 on local variable 'o', ./components.h:35->mlp.cpp:29 [74]  (0.387 ns)

 <State 2>: 3.405ns
The critical path consists of the following:
	'load' operation 16 bit ('P_L0_W_0_load', ./components.h:44->mlp.cpp:29) on array 'P_L0_W_0' [24]  (0.585 ns)
	'mul' operation 32 bit ('mul_ln44', ./components.h:44->mlp.cpp:29) [26]  (1.940 ns)
	'add' operation 32 bit ('add_ln44', ./components.h:44->mlp.cpp:29) [29]  (0.880 ns)

 <State 3>: 3.212ns
The critical path consists of the following:
	'add' operation 16 bit ('z_o', ./components.h:44->mlp.cpp:29) [40]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln44', ./components.h:44->mlp.cpp:29) [42]  (0.000 ns)
	'and' operation 1 bit ('and_ln44_1', ./components.h:44->mlp.cpp:29) [43]  (0.122 ns)
	'select' operation 1 bit ('select_ln44', ./components.h:44->mlp.cpp:29) [50]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln44_3', ./components.h:44->mlp.cpp:29) [57]  (0.000 ns)
	'or' operation 1 bit ('or_ln44_1', ./components.h:44->mlp.cpp:29) [58]  (0.000 ns)
	'and' operation 1 bit ('and_ln44_4', ./components.h:44->mlp.cpp:29) [60]  (0.278 ns)
	'or' operation 1 bit ('or_ln44_2', ./components.h:44->mlp.cpp:29) [65]  (0.122 ns)
	'select' operation 16 bit ('z_o', ./components.h:44->mlp.cpp:29) [66]  (0.243 ns)
	'icmp' operation 1 bit ('icmp_ln10', ./components.h:10->./components.h:51->mlp.cpp:29) [70]  (0.785 ns)
	'select' operation 15 bit ('select_ln10', ./components.h:10->./components.h:51->mlp.cpp:29) [71]  (0.292 ns)
	'store' operation 0 bit ('store_ln51', ./components.h:51->mlp.cpp:29) of variable 'select_ln10', ./components.h:10->./components.h:51->mlp.cpp:29 on array 'layer1_out' [73]  (0.585 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
