{
	"title": "property",
	"description": "A property file for project of DIDE",
	"type": "object",
	"properties": {
		"TOOL_CHAIN": {
			"type": "string",
			"description": "The tool chain you need",
			"enum": [
				"xilinx"
			]
		},
        "PRJ_STRUCTURE" : {
            "type": "string",
			"description": "the project structure",
			"enum": [
				"standard",
                "customer"
			]
        },
        "PRJ_Path": {
			"type": "string"
		},
        "SoftwareSrc": {
            "type": "string"
        },
        "SoftwareData": {
			"type": "string"
		},
        "HardwareSrc": {
            "type": "string"
        },
        "HardwareSim": {
            "type": "string"
        },
        "HardwareData": {
			"type": "string"
		},
		"HardwareLIB": {
			"type": "object",
			"properties": {
				"state": {
					"type": "string",
					"enum": [
						"local",
						"remote"
					]
				},
				"common": {
					"type": "array"
				},
				"customer": {
					"type": "array"
				},
				"xilinx": {
					"type": "array"
				},
				"intel": {
					"type": "array"
				}
			}
		},
        "IP_REPO" : {
            "type" :"array"
        },
        "INSIDE_BOOT_TYPE" : {
            "type" :"string",
            "enum" :[
                "microphase"
            ]
        },
		"PRJ_NAME": {
			"type": "object",
			"default": {
				"FPGA": "template"
			},
			"properties": {
				"FPGA": {
					"type": "string",
					"description": "project name of FPGA",
					"default": "template"
				},
				"SOC": {
					"type": "string",
					"description": "project name of SOC",
					"default": "test"
				}
			}
		},
		"SOC_MODE": {
			"type": "object",
			"default": {
				"soc": "none"
			},
			"properties": {
				"soc": {
					"type": "string",
					"description": "Supported CPU for SOC",
					"enum": [
						"none",
						"cortexM3",
						"microblaze",
						"ps7_cortexa9_0",
						"ps7_cortexa9_1",
						"psu_cortexr5",
						"psu_cortexa53"
					]
				},
				"bd_file": {
					"type": "string",
					"description": "The bd_file for FPGA Designed",
					"enum": [
						"zynq_default",
						"m3_xIP_default",
						"MicroBlaze_default",
						"PCIe_Test"
					]
				},
				"os": {
					"type": "string",
					"default": "standalone",
					"description": "the os for SOC application",
					"enum": [
						"linux",
						"xilkernel",
						"standalone",
						"freertos10_xilinx"
					]
				},
				"app": {
					"type": "string",
					"default": "Hello World",
					"description": "the app for SOC application",
					"enum": [
						"Hello World",
						"Empty Application",
						"Zynq FSBL",
						"Zynq MP FSBL",
						"SREC SPI Bootloader",
						"SREC Bootloader",
						"Zynq DRAM tests",
						"Zynq MP DRAM tests",
						"ZynqMP PMU Firmware",
						"RSA Authentication App",
						"Libmetal AMP Demo",
						"lwIP Echo Server",
						"lwIP TCP Perf Client",
						"lwIP TCP Perf Server",
						"lwIP UDP Perf Client",
						"lwIP UDP Perf Server",
						"Memory Tests",
						"OpenAMP echo-test",
						"OpenAMP matrix multiplication Demo",
						"OpenAMP RPC Demo",
						"Peripheral Tests",
						"DDR self refresh",
						"Dhrystone",
						"Xilkernel POSIX Threads Demo",
						"FreeRTOS Hello World",
						"FreeRTOS lwIP Echo Server",
						"FreeRTOS lwIP TCP Perf Client",
						"FreeRTOS lwIP TCP Perf Server",
						"FreeRTOS lwIP UDP Perf Client",
						"FreeRTOS lwIP UDP Perf Server",
						"Linux Empty Application",
						"Linux Hello World"
					]
				}
			},
			"dependencies": {
				"bd_file": [
					"soc"
				],
				"os": [
					"soc"
				],
				"app": [
					"soc"
				]
			}
		},
		"enableShowlog": {
			"type": "boolean",
			"description": "Whether to display logs during compilation",
			"default": false,
			"enum": [
				true,
				false
			]
		},
		"Device": {
			"type": "string",
			"description": "The device type",
			"enum": [
				"none",
				"xc7z020clg400-2",
				"xc7a35tftg256-1",
				"xc7a35tcsg324-1",
				"xc7z035ffg676-2",
				"xc7z020clg484-1"
			]
		}
	},
	"required": [
		"TOOL_CHAIN",
		"SOC_MODE",
		"Device"
	]
}