vhdl xil_defaultlib  \
"../../../../../../../FPGA/FIR_SysGen/SysGenIP/ip/dds_compiler_1_1/sim/dds_compiler_1.vhd" \

nosort
