





E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v|E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/ipcore/blk_mem_gen_0/rtl/blk_mem_gen_0_init_param.v|


