

Microchip Technology PIC18 Macro Assembler V1.32 build 58300 
                                                                                                           Wed Feb  4 19:11:16 2015


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.32
     3                           	; Copyright (C) 1984-2014 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --CHIP=18F46K20 -v -DUPPER -I./ -Oc18_lcd.hex c18_lcd.p1 busyxlcd.p1 \
    11                           	; openxlcd.p1 putsxlcd.p1 putrxlcd.p1 readaddr.p1 readdata.p1 \
    12                           	; setcgram.p1 setddram.p1 wcmdxlcd.p1 writdata.p1
    13                           	;
    14                           
    15                           
    16                           	processor	18F46K20
    17                           
    18                           	GLOBAL	_main,start
    19                           	FNROOT	_main
    20                           
    21  0000                     
    22                           	psect	config,class=CONFIG,delta=1,noexec
    23                           	psect	idloc,class=IDLOC,delta=1,noexec
    24                           	psect	const,class=CODE,delta=1,reloc=2,noexec
    25                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    26                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    27                           	psect	rbss,class=COMRAM,space=1,noexec
    28                           	psect	bss,class=RAM,space=1,noexec
    29                           	psect	rdata,class=COMRAM,space=1,noexec
    30                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    31                           	psect	bss,class=RAM,space=1,noexec
    32                           	psect	data,class=RAM,space=1,noexec
    33                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    34                           	psect	nvrram,class=COMRAM,space=1,noexec
    35                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    36                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    37                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    38                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    39                           	psect	bigbss,class=BIGRAM,space=1,noexec
    40                           	psect	bigdata,class=BIGRAM,space=1,noexec
    41                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    42                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    43                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    44                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    45                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    46                           
    47                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    48                           	psect	powerup,class=CODE,delta=1,reloc=2
    49                           	psect	intcode,class=CODE,delta=1,reloc=2
    50                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    51                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    52                           	psect	intret,class=CODE,delta=1,reloc=2
    53                           	psect	intentry,class=CODE,delta=1,reloc=2
    54                           
    55                           	psect	intsave_regs,class=BIGRAM,space=1
    56                           	psect	init,class=CODE,delta=1,reloc=2
    57                           	psect	text,class=CODE,delta=1,reloc=2
    58                           GLOBAL	intlevel0,intlevel1,intlevel2
    59                           intlevel0:
    60  000000                     intlevel1:
    61  000000                     intlevel2:
    62  000000                     GLOBAL	intlevel3
    63                           intlevel3:
    64  000000                     	psect	end_init,class=CODE,delta=1,reloc=2
    65                           	psect	clrtext,class=CODE,delta=1,reloc=2
    66                           
    67                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    68                           	psect	smallconst
    69                           	GLOBAL	__smallconst
    70                           __smallconst:
    71  001000                     	psect	mediumconst
    72                           	GLOBAL	__mediumconst
    73                           __mediumconst:
    74  000000                     wreg	EQU	0FE8h
    75  0000                     fsr0l	EQU	0FE9h
    76  0000                     fsr0h	EQU	0FEAh
    77  0000                     fsr1l	EQU	0FE1h
    78  0000                     fsr1h	EQU	0FE2h
    79  0000                     fsr2l	EQU	0FD9h
    80  0000                     fsr2h	EQU	0FDAh
    81  0000                     postinc0	EQU	0FEEh
    82  0000                     postdec0	EQU	0FEDh
    83  0000                     postinc1	EQU	0FE6h
    84  0000                     postdec1	EQU	0FE5h
    85  0000                     postinc2	EQU	0FDEh
    86  0000                     postdec2	EQU	0FDDh
    87  0000                     tblptrl	EQU	0FF6h
    88  0000                     tblptrh	EQU	0FF7h
    89  0000                     tblptru	EQU	0FF8h
    90  0000                     tablat		EQU	0FF5h
    91  0000                     
    92                           	PSECT	ramtop,class=RAM,noexec
    93                           	GLOBAL	__S1			; top of RAM usage
    94                           	GLOBAL	__ramtop
    95                           	GLOBAL	__LRAM,__HRAM
    96                           __ramtop:
    97  001000                     
    98                           	psect	reset_vec
    99                           reset_vec:
   100  000000                     	; No powerup routine
   101                           	; No interrupt routine
   102                           	GLOBAL __accesstop
   103                           __accesstop EQU 96
   104  0000                     
   105                           
   106                           	psect	init
   107                           start:
   108  000000                     
   109                           ;Initialize the stack pointer (FSR1)
   110                           	global stacklo, stackhi
   111                           	stacklo	equ	08Bh
   112  0000                     	stackhi	equ	09FFh
   113  0000                     
   114                           
   115                           	psect	stack,class=STACK,space=2,noexec
   116                           	global ___sp,___inthi_sp,___intlo_sp
   117                           ___sp:
   118  000000                     ___inthi_sp:
   119  000000                     ___intlo_sp:
   120  000000                     
   121                           	psect	end_init
   122                           	global start_initialization
   123                           	goto start_initialization	;jump to C runtime clear & initialization
   124  000000  EFFC  F010         
   125                           ; Padding undefined space
   126                           	psect	config,class=CONFIG,delta=1,noexec
   127                           		org 0x0
   128  300000                     		db 0xFF
   129  300000  FF                 
   130                           ; Config register CONFIG1H @ 0x300001
   131                           ;	Fail-Safe Clock Monitor Enable bit
   132                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   133                           ;	Internal/External Oscillator Switchover bit
   134                           ;	IESO = OFF, Oscillator Switchover mode disabled
   135                           ;	Oscillator Selection bits
   136                           ;	FOSC = HS, HS oscillator
   137                           
   138                           	psect	config,class=CONFIG,delta=1,noexec
   139                           		org 0x1
   140  300001                     		db 0x2
   141  300001  02                 
   142                           ; Config register CONFIG2L @ 0x300002
   143                           ;	Power-up Timer Enable bit
   144                           ;	PWRT = OFF, PWRT disabled
   145                           ;	Brown-out Reset Enable bits
   146                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   147                           ;	Brown Out Reset Voltage bits
   148                           ;	BORV = 30, VBOR set to 3.0 V nominal
   149                           
   150                           	psect	config,class=CONFIG,delta=1,noexec
   151                           		org 0x2
   152  300002                     		db 0x1
   153  300002  01                 
   154                           ; Config register CONFIG2H @ 0x300003
   155                           ;	Watchdog Timer Postscale Select bits
   156                           ;	WDTPS = 32768, 1:32768
   157                           ;	Watchdog Timer Enable bit
   158                           ;	WDTEN = OFF, WDT is controlled by SWDTEN bit of the WDTCON register
   159                           
   160                           	psect	config,class=CONFIG,delta=1,noexec
   161                           		org 0x3
   162  300003                     		db 0x1E
   163  300003  1E                 
   164                           ; Padding undefined space
   165                           	psect	config,class=CONFIG,delta=1,noexec
   166                           		org 0x4
   167  300004                     		db 0xFF
   168  300004  FF                 
   169                           ; Config register CONFIG3H @ 0x300005
   170                           ;	CCP2 MUX bit
   171                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   172                           ;	HFINTOSC Fast Start-up
   173                           ;	HFOFST = 0x1, unprogrammed default
   174                           ;	PORTB A/D Enable bit
   175                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   176                           ;	MCLR Pin Enable bit
   177                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   178                           ;	Low-Power Timer1 Oscillator Enable bit
   179                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   180                           
   181                           	psect	config,class=CONFIG,delta=1,noexec
   182                           		org 0x5
   183  300005                     		db 0x89
   184  300005  89                 
   185                           ; Config register CONFIG4L @ 0x300006
   186                           ;	Stack Full/Underflow Reset Enable bit
   187                           ;	STVREN = ON, Stack full/underflow will cause Reset
   188                           ;	Background Debugger Enable bit
   189                           ;	DEBUG = 0x1, unprogrammed default
   190                           ;	Single-Supply ICSP Enable bit
   191                           ;	LVP = OFF, Single-Supply ICSP disabled
   192                           ;	Extended Instruction Set Enable bit
   193                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
   194                           
   195                           	psect	config,class=CONFIG,delta=1,noexec
   196                           		org 0x6
   197  300006                     		db 0x81
   198  300006  81                 
   199                           ; Padding undefined space
   200                           	psect	config,class=CONFIG,delta=1,noexec
   201                           		org 0x7
   202  300007                     		db 0xFF
   203  300007  FF                 
   204                           ; Config register CONFIG5L @ 0x300008
   205                           ;	Code Protection Block 0
   206                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   207                           ;	Code Protection Block 1
   208                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   209                           ;	Code Protection Block 2
   210                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   211                           ;	Code Protection Block 3
   212                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   213                           
   214                           	psect	config,class=CONFIG,delta=1,noexec
   215                           		org 0x8
   216  300008                     		db 0xF
   217  300008  0F                 
   218                           ; Config register CONFIG5H @ 0x300009
   219                           ;	Boot Block Code Protection bit
   220                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   221                           ;	Data EEPROM Code Protection bit
   222                           ;	CPD = OFF, Data EEPROM not code-protected
   223                           
   224                           	psect	config,class=CONFIG,delta=1,noexec
   225                           		org 0x9
   226  300009                     		db 0xC0
   227  300009  C0                 
   228                           ; Config register CONFIG6L @ 0x30000A
   229                           ;	Write Protection Block 0
   230                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   231                           ;	Write Protection Block 1
   232                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   233                           ;	Write Protection Block 2
   234                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   235                           ;	Write Protection Block 3
   236                           ;	WRT3 = OFF, Block 3 (00C000h-00FFFFh) not write-protected
   237                           
   238                           	psect	config,class=CONFIG,delta=1,noexec
   239                           		org 0xA
   240  30000A                     		db 0xF
   241  30000A  0F                 
   242                           ; Config register CONFIG6H @ 0x30000B
   243                           ;	Boot Block Write Protection bit
   244                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   245                           ;	Configuration Register Write Protection bit
   246                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   247                           ;	Data EEPROM Write Protection bit
   248                           ;	WRTD = OFF, Data EEPROM not write-protected
   249                           
   250                           	psect	config,class=CONFIG,delta=1,noexec
   251                           		org 0xB
   252  30000B                     		db 0xE0
   253  30000B  E0                 
   254                           ; Config register CONFIG7L @ 0x30000C
   255                           ;	Table Read Protection Block 0
   256                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other blocks
   257                           ;	Table Read Protection Block 1
   258                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other blocks
   259                           ;	Table Read Protection Block 2
   260                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks
   261                           ;	Table Read Protection Block 3
   262                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks
   263                           
   264                           	psect	config,class=CONFIG,delta=1,noexec
   265                           		org 0xC
   266  30000C                     		db 0xF
   267  30000C  0F                 
   268                           ; Config register CONFIG7H @ 0x30000D
   269                           ;	Boot Block Table Read Protection bit
   270                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in other blocks
   271                           
   272                           	psect	config,class=CONFIG,delta=1,noexec
   273                           		org 0xD
   274  30000D                     		db 0x40
   275  30000D  40                 


Microchip Technology PIC18 Macro Assembler V1.32 build 58300 
Symbol Table                                                                                               Wed Feb  4 19:11:16 2015

                __S1 008B                 ___sp 0000                 _main 1314                 start 0000  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 0009FF  
             stacklo 00008B           __accesstop 000060           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 1000  start_initialization 21F8          __smallconst 1000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
