                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
              Version K-2015.06-SP5-1 for linux64 - Feb 26, 2016 
                                        
                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set link_library {/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb }
/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb 
set target_library {/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db}
/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db
read_sverilog mf.sv
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb'
Loading db file '/apps/synopsys/SYNTH/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/SYNTH/libraries/syn/standard.sldb'
  Loading link library 'osu018_stdcells'
  Loading link library 'gtech'
Loading sverilog file '/home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:135: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:284: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:285: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:286: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:287: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:288: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:289: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:290: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:291: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:292: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:293: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:294: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:295: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:296: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:297: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:298: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:299: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:300: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:301: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:302: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:303: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:304: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:305: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:306: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:307: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:308: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:309: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:310: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:311: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:312: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:313: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:314: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:315: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:316: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:317: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:318: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:319: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:320: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:321: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:322: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:323: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:326: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:327: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:328: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:329: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:330: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:331: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:332: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:333: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:334: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:335: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:336: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:337: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:338: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:339: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:340: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:341: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:342: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:343: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:344: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:345: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:348: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:349: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:350: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:351: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:355: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:357: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:360: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:361: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:362: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:363: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:364: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv:365: Intraassignment delays for nonblocking assignments are ignored. (VER-130)

Inferred memory devices in process
	in routine mf line 203 in file
		'/home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Lres_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin00_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin01_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin02_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin03_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin04_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin05_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin06_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin07_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin08_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin09_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin10_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin11_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin12_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin13_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin14_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin15_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin16_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin17_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin18_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Ldin19_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin00_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin01_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin02_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin03_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin04_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin05_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin06_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin07_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin08_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin09_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin10_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin11_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin12_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin13_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin14_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin15_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin16_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin17_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin18_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lwin19_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp00_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp01_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp02_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp03_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp04_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp05_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp06_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp07_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp08_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp09_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp10_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp11_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp12_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp13_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp14_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp15_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp16_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp17_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp18_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mp19_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     temp_1_reg      | Flip-flop |  67   |  Y  | N  | Y  | N  | N  | N  | N  |
|     temp_2_reg      | Flip-flop |  67   |  Y  | N  | Y  | N  | N  | N  | N  |
|     temp_3_reg      | Flip-flop |  67   |  Y  | N  | Y  | N  | N  | N  | N  |
|     temp_4_reg      | Flip-flop |  67   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Lpushin_temp1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  Lpushin_temp2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  Lpushin_temp3_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  Lpushin_temp4_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      sval_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Lpushin_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Lpushout_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf.db:mf'
Loaded 1 design.
Current design is 'mf'.
mf
current_design mf
Current design is 'mf'.
{mf}
check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP5-1
Date:        Thu Mar  5 08:54:01 2020
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              20
    Leaf pins connected to undriven nets (LINT-58)                 20

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'mf', net 'inst_TC' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U1' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U2' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U3' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U4' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U5' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U6' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U7' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U8' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U9' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U10' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U11' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U12' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U13' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U14' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U15' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U16' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U17' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U18' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U19' is connected to undriven net 'inst_TC'.  (LINT-58)
Warning: In design 'mf', input pin 'TC' of leaf cell 'U20' is connected to undriven net 'inst_TC'.  (LINT-58)
1
set_drive 0 clk
1
set_drive 0 reset
1
set_dont_touch_network clk
1
create_clock clk -name clk -period 23.750000
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port reset]]
{pushin din00[31] din00[30] din00[29] din00[28] din00[27] din00[26] din00[25] din00[24] din00[23] din00[22] din00[21] din00[20] din00[19] din00[18] din00[17] din00[16] din00[15] din00[14] din00[13] din00[12] din00[11] din00[10] din00[9] din00[8] din00[7] din00[6] din00[5] din00[4] din00[3] din00[2] din00[1] din00[0] din01[31] din01[30] din01[29] din01[28] din01[27] din01[26] din01[25] din01[24] din01[23] din01[22] din01[21] din01[20] din01[19] din01[18] din01[17] din01[16] din01[15] din01[14] din01[13] din01[12] din01[11] din01[10] din01[9] din01[8] din01[7] din01[6] din01[5] din01[4] din01[3] din01[2] din01[1] din01[0] din02[31] din02[30] din02[29] din02[28] din02[27] din02[26] din02[25] din02[24] din02[23] din02[22] din02[21] din02[20] din02[19] din02[18] din02[17] din02[16] din02[15] din02[14] din02[13] din02[12] din02[11] din02[10] din02[9] din02[8] din02[7] din02[6] din02[5] din02[4] din02[3] din02[2] din02[1] din02[0] din03[31] din03[30] din03[29] ...}
set_driving_cell -lib_cell NAND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.5 -clock clk $all_inputs_wo_rst_clk
1
set_max_delay 23.5 -to [all_outputs]
1
set_max_delay 23.5 -from $all_inputs_wo_rst_clk
1
set_fix_hold [ get_clocks clk ]
1
compile_ultra 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.5.1
                                                               |     *     |
| Licensed DW Building Blocks        | I-2013.12-DWBB_201312.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 21 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'mf'

Loaded alib file './alib-52/osu018_stdcells.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mf'
 Implement Synthetic for 'mf'.
Loading db file '/apps/synopsys/SYNTH/libraries/syn/dw_foundation.sldb'
  Processing 'mf_DW02_mult_2_stage_J1_0'
  Processing 'mf_DW02_mult_2_stage_J1_1'
  Processing 'mf_DW02_mult_2_stage_J1_2'
  Processing 'mf_DW02_mult_2_stage_J1_3'
  Processing 'mf_DW02_mult_2_stage_J1_4'
  Processing 'mf_DW02_mult_2_stage_J1_5'
  Processing 'mf_DW02_mult_2_stage_J1_6'
  Processing 'mf_DW02_mult_2_stage_J1_7'
  Processing 'mf_DW02_mult_2_stage_J1_8'
  Processing 'mf_DW02_mult_2_stage_J1_9'
  Processing 'mf_DW02_mult_2_stage_J1_10'
  Processing 'mf_DW02_mult_2_stage_J1_11'
  Processing 'mf_DW02_mult_2_stage_J1_12'
  Processing 'mf_DW02_mult_2_stage_J1_13'
  Processing 'mf_DW02_mult_2_stage_J1_14'
  Processing 'mf_DW02_mult_2_stage_J1_15'
  Processing 'mf_DW02_mult_2_stage_J1_16'
  Processing 'mf_DW02_mult_2_stage_J1_17'
  Processing 'mf_DW02_mult_2_stage_J1_18'
  Processing 'mf_DW02_mult_2_stage_J1_19'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'mf'. (DDB-72)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Checking pipeline property of cell U20 (design mf_DW02_mult_2_stage_J1_0). (RTDC-137)
Information: cell U20 (design mf_DW02_mult_2_stage_J1_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U19 (design mf_DW02_mult_2_stage_J1_1). (RTDC-137)
Information: cell U19 (design mf_DW02_mult_2_stage_J1_1) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U18 (design mf_DW02_mult_2_stage_J1_2). (RTDC-137)
Information: cell U18 (design mf_DW02_mult_2_stage_J1_2) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U17 (design mf_DW02_mult_2_stage_J1_3). (RTDC-137)
Information: cell U17 (design mf_DW02_mult_2_stage_J1_3) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U16 (design mf_DW02_mult_2_stage_J1_4). (RTDC-137)
Information: cell U16 (design mf_DW02_mult_2_stage_J1_4) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U15 (design mf_DW02_mult_2_stage_J1_5). (RTDC-137)
Information: cell U15 (design mf_DW02_mult_2_stage_J1_5) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U14 (design mf_DW02_mult_2_stage_J1_6). (RTDC-137)
Information: cell U14 (design mf_DW02_mult_2_stage_J1_6) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U13 (design mf_DW02_mult_2_stage_J1_7). (RTDC-137)
Information: cell U13 (design mf_DW02_mult_2_stage_J1_7) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U12 (design mf_DW02_mult_2_stage_J1_8). (RTDC-137)
Information: cell U12 (design mf_DW02_mult_2_stage_J1_8) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U11 (design mf_DW02_mult_2_stage_J1_9). (RTDC-137)
Information: cell U11 (design mf_DW02_mult_2_stage_J1_9) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U10 (design mf_DW02_mult_2_stage_J1_10). (RTDC-137)
Information: cell U10 (design mf_DW02_mult_2_stage_J1_10) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U9 (design mf_DW02_mult_2_stage_J1_11). (RTDC-137)
Information: cell U9 (design mf_DW02_mult_2_stage_J1_11) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U8 (design mf_DW02_mult_2_stage_J1_12). (RTDC-137)
Information: cell U8 (design mf_DW02_mult_2_stage_J1_12) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U7 (design mf_DW02_mult_2_stage_J1_13). (RTDC-137)
Information: cell U7 (design mf_DW02_mult_2_stage_J1_13) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U6 (design mf_DW02_mult_2_stage_J1_14). (RTDC-137)
Information: cell U6 (design mf_DW02_mult_2_stage_J1_14) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U5 (design mf_DW02_mult_2_stage_J1_15). (RTDC-137)
Information: cell U5 (design mf_DW02_mult_2_stage_J1_15) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U4 (design mf_DW02_mult_2_stage_J1_16). (RTDC-137)
Information: cell U4 (design mf_DW02_mult_2_stage_J1_16) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U3 (design mf_DW02_mult_2_stage_J1_17). (RTDC-137)
Information: cell U3 (design mf_DW02_mult_2_stage_J1_17) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U2 (design mf_DW02_mult_2_stage_J1_18). (RTDC-137)
Information: cell U2 (design mf_DW02_mult_2_stage_J1_18) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell U1 (design mf_DW02_mult_2_stage_J1_19). (RTDC-137)
Information: cell U1 (design mf_DW02_mult_2_stage_J1_19) is a pipeline. (RTDC-139)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
  Mapping Optimization (Phase 1)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
  Retiming mf_DW02_mult_2_stage_J1_0 (U20)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_1 (U19)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_2 (U18)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_3 (U17)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_4 (U16)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_5 (U15)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_6 (U14)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_7 (U13)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_8 (U12)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_9 (U11)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_10 (U10)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_11 (U9)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_12 (U8)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_13 (U7)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_14 (U6)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_15 (U5)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_16 (U4)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_17 (U3)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_18 (U2)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
  Retiming mf_DW02_mult_2_stage_J1_19 (U1)
  Preferred flip-flop is DFFPOSX1 with setup = 0.20


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 14.55
  Critical path length = 14.55
  Clock correction = 0.75 (clock-to-Q delay = 0.30, setup = 0.20, uncertainty = 0.25)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:42 2870113.0      0.00       0.0       4.3                           5129.3779      0.00  
    0:01:42 2870113.0      0.00       0.0       4.3                           5129.3779      0.00  
    0:01:42 2870113.0      0.00       0.0       4.3                           5129.3779      0.00  
    0:01:42 2870113.0      0.00       0.0       4.3                           5129.3779      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:02:00 2864353.0      0.00       0.0       4.1                           5086.6636      0.00  
    0:02:04 2859657.0      0.00       0.0       3.9                           5076.0229      0.00  
    0:02:04 2858265.0      0.00       0.0       3.6                           5073.9043      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:08 2858265.0      0.00       0.0       3.6                           5056.0098      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:02:09 2858265.0      0.00       0.0       0.0                           5056.3013      0.00  
    0:02:09 2858265.0      0.00       0.0       0.0                           5056.3013      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:09 2858265.0      0.00       0.0       0.0                           5056.3013      0.00  
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:02:14 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:14 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:14 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:16 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:17 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:18 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:18 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:18 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:21 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:24 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:24 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:24 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
    0:02:24 2858097.0      0.00       0.0       0.0                           5052.4424      0.00  
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mf' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'n5795': 2898 load(s), 1 driver(s)
     Net 'U1/CLK': 2938 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
create_clock clk -name clk -period 25.000000
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
update_timing
Information: Updating design information... (UID-85)
Warning: Design 'mf' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
1
report -cell
report_cell
 
****************************************
Report : cell
Design : mf
Version: K-2015.06-SP5-1
Date   : Thu Mar  5 08:56:32 2020
****************************************

Attributes:
   BO - reference allows boundary optimization
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
Ldin00_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin00_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin01_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin02_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin03_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin04_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin05_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin06_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin07_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin08_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin09_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin10_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin11_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin12_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin13_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin14_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin15_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin16_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin17_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin18_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Ldin19_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lpushin_reg               DFFSR           osu018_stdcells 176.000000
                                                                    n
Lpushin_temp1_reg         DFFSR           osu018_stdcells 176.000000
                                                                    n
Lpushin_temp2_reg         DFFSR           osu018_stdcells 176.000000
                                                                    n
Lpushin_temp3_reg         DFFSR           osu018_stdcells 176.000000
                                                                    n
Lpushin_temp4_reg         DFFSR           osu018_stdcells 176.000000
                                                                    n
Lpushout_reg              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lres_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin00_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin01_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin02_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin03_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin04_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin05_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin06_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin07_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin08_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin09_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin10_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin11_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin12_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin13_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin14_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin15_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin16_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin17_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin18_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
Lwin19_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
U1                        mf_DW02_mult_2_stage_J1_19      110063.000000
                                                                    BO, h, n
U2                        mf_DW02_mult_2_stage_J1_18      110063.000000
                                                                    BO, h, n
U3                        mf_DW02_mult_2_stage_J1_17      110063.000000
                                                                    BO, h, n
U4                        mf_DW02_mult_2_stage_J1_16      110063.000000
                                                                    BO, h, n
U5                        mf_DW02_mult_2_stage_J1_15      110063.000000
                                                                    BO, h, n
U6                        mf_DW02_mult_2_stage_J1_14      110063.000000
                                                                    BO, h, n
U7                        mf_DW02_mult_2_stage_J1_13      110063.000000
                                                                    BO, h, n
U8                        mf_DW02_mult_2_stage_J1_12      110063.000000
                                                                    BO, h, n
U9                        mf_DW02_mult_2_stage_J1_11      110063.000000
                                                                    BO, h, n
U10                       mf_DW02_mult_2_stage_J1_10      110063.000000
                                                                    BO, h, n
U11                       mf_DW02_mult_2_stage_J1_9       110063.000000
                                                                    BO, h, n
U12                       mf_DW02_mult_2_stage_J1_8       110063.000000
                                                                    BO, h, n
U13                       mf_DW02_mult_2_stage_J1_7       110063.000000
                                                                    BO, h, n
U14                       mf_DW02_mult_2_stage_J1_6       110063.000000
                                                                    BO, h, n
U15                       mf_DW02_mult_2_stage_J1_5       110063.000000
                                                                    BO, h, n
U16                       mf_DW02_mult_2_stage_J1_4       110063.000000
                                                                    BO, h, n
U17                       mf_DW02_mult_2_stage_J1_3       110063.000000
                                                                    BO, h, n
U18                       mf_DW02_mult_2_stage_J1_2       110063.000000
                                                                    BO, h, n
U19                       mf_DW02_mult_2_stage_J1_1       110063.000000
                                                                    BO, h, n
U20                       mf_DW02_mult_2_stage_J1_0       110063.000000
                                                                    BO, h, n
U5820                     BUFX2           osu018_stdcells 24.000000 
U5821                     BUFX2           osu018_stdcells 24.000000 
U5822                     BUFX2           osu018_stdcells 24.000000 
U5823                     BUFX2           osu018_stdcells 24.000000 
U5824                     BUFX2           osu018_stdcells 24.000000 
U5825                     BUFX2           osu018_stdcells 24.000000 
U5826                     BUFX2           osu018_stdcells 24.000000 
U5827                     BUFX2           osu018_stdcells 24.000000 
U5828                     BUFX2           osu018_stdcells 24.000000 
U5829                     BUFX2           osu018_stdcells 24.000000 
U5830                     BUFX2           osu018_stdcells 24.000000 
U5831                     BUFX2           osu018_stdcells 24.000000 
U5832                     INVX1           osu018_stdcells 16.000000 
U5833                     BUFX2           osu018_stdcells 24.000000 
U5834                     BUFX2           osu018_stdcells 24.000000 
U5835                     BUFX2           osu018_stdcells 24.000000 
U5836                     BUFX2           osu018_stdcells 24.000000 
U5837                     BUFX2           osu018_stdcells 24.000000 
U5838                     BUFX2           osu018_stdcells 24.000000 
U5839                     BUFX2           osu018_stdcells 24.000000 
U5840                     BUFX2           osu018_stdcells 24.000000 
U5841                     BUFX2           osu018_stdcells 24.000000 
U5842                     BUFX2           osu018_stdcells 24.000000 
U5843                     BUFX2           osu018_stdcells 24.000000 
U5844                     BUFX2           osu018_stdcells 24.000000 
U5845                     BUFX2           osu018_stdcells 24.000000 
U5846                     BUFX2           osu018_stdcells 24.000000 
U5847                     BUFX2           osu018_stdcells 24.000000 
U5848                     BUFX2           osu018_stdcells 24.000000 
U5849                     BUFX2           osu018_stdcells 24.000000 
U5850                     BUFX2           osu018_stdcells 24.000000 
U5851                     BUFX2           osu018_stdcells 24.000000 
U5852                     BUFX2           osu018_stdcells 24.000000 
U5853                     BUFX2           osu018_stdcells 24.000000 
U5854                     BUFX2           osu018_stdcells 24.000000 
U5855                     BUFX2           osu018_stdcells 24.000000 
U5856                     BUFX2           osu018_stdcells 24.000000 
U5857                     BUFX2           osu018_stdcells 24.000000 
U5858                     BUFX2           osu018_stdcells 24.000000 
U5859                     BUFX2           osu018_stdcells 24.000000 
U5860                     BUFX2           osu018_stdcells 24.000000 
U5861                     BUFX2           osu018_stdcells 24.000000 
U5862                     BUFX2           osu018_stdcells 24.000000 
U5863                     BUFX2           osu018_stdcells 24.000000 
U5864                     BUFX2           osu018_stdcells 24.000000 
U5865                     BUFX2           osu018_stdcells 24.000000 
U5866                     BUFX2           osu018_stdcells 24.000000 
U5867                     BUFX2           osu018_stdcells 24.000000 
U5868                     BUFX2           osu018_stdcells 24.000000 
U5869                     BUFX2           osu018_stdcells 24.000000 
U5870                     BUFX2           osu018_stdcells 24.000000 
U5871                     BUFX2           osu018_stdcells 24.000000 
U5872                     BUFX2           osu018_stdcells 24.000000 
U5873                     BUFX2           osu018_stdcells 24.000000 
U5874                     BUFX2           osu018_stdcells 24.000000 
U5875                     BUFX2           osu018_stdcells 24.000000 
U5876                     BUFX2           osu018_stdcells 24.000000 
U5877                     BUFX2           osu018_stdcells 24.000000 
U5878                     BUFX2           osu018_stdcells 24.000000 
U5879                     BUFX2           osu018_stdcells 24.000000 
U5880                     BUFX2           osu018_stdcells 24.000000 
U5881                     BUFX2           osu018_stdcells 24.000000 
U5882                     BUFX2           osu018_stdcells 24.000000 
U5883                     BUFX2           osu018_stdcells 24.000000 
U5884                     BUFX2           osu018_stdcells 24.000000 
U5885                     BUFX2           osu018_stdcells 24.000000 
U5886                     BUFX2           osu018_stdcells 24.000000 
U5887                     BUFX2           osu018_stdcells 24.000000 
U5888                     BUFX2           osu018_stdcells 24.000000 
U5889                     BUFX2           osu018_stdcells 24.000000 
U5890                     BUFX2           osu018_stdcells 24.000000 
U5891                     BUFX2           osu018_stdcells 24.000000 
U5892                     BUFX2           osu018_stdcells 24.000000 
U5893                     BUFX2           osu018_stdcells 24.000000 
U5894                     BUFX2           osu018_stdcells 24.000000 
U5895                     BUFX2           osu018_stdcells 24.000000 
U5896                     BUFX2           osu018_stdcells 24.000000 
U5897                     BUFX2           osu018_stdcells 24.000000 
U5898                     INVX1           osu018_stdcells 16.000000 
U5899                     INVX1           osu018_stdcells 16.000000 
U5900                     INVX1           osu018_stdcells 16.000000 
U5901                     INVX1           osu018_stdcells 16.000000 
U5902                     INVX1           osu018_stdcells 16.000000 
U5903                     INVX1           osu018_stdcells 16.000000 
U5904                     INVX1           osu018_stdcells 16.000000 
U5905                     INVX1           osu018_stdcells 16.000000 
U5906                     INVX1           osu018_stdcells 16.000000 
U5907                     INVX1           osu018_stdcells 16.000000 
U5908                     INVX1           osu018_stdcells 16.000000 
U5909                     INVX1           osu018_stdcells 16.000000 
U5910                     INVX1           osu018_stdcells 16.000000 
U5911                     INVX1           osu018_stdcells 16.000000 
U5912                     INVX1           osu018_stdcells 16.000000 
U5913                     INVX1           osu018_stdcells 16.000000 
U5914                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5915                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5916                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5917                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5918                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5919                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5920                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5921                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5922                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5923                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5924                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5925                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5926                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5927                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5928                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5929                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5930                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5931                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5932                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5933                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5934                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5935                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5936                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5937                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5938                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5939                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5940                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5941                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5942                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5943                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5944                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5945                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5946                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5947                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5948                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5949                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5950                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5951                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5952                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5953                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5954                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5955                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5956                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5957                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5958                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5959                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5960                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5961                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5962                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5963                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5964                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5965                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5966                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5967                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5968                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5969                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5970                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5971                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5972                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5973                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5974                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5975                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5976                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5977                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5978                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5979                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5980                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5981                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5982                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5983                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5984                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5985                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5986                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5987                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5988                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5989                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5990                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5991                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5992                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5993                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5994                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5995                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5996                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5997                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5998                     FAX1            osu018_stdcells 120.000000
                                                                    r
U5999                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6000                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6001                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6002                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6003                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6004                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6005                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6006                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6007                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6008                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6009                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6010                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6011                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6012                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6013                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6014                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6015                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6016                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6017                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6018                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6019                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6020                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6021                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6022                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6023                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6024                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6025                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6026                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6027                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6028                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6029                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6030                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6031                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6032                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6033                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6034                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6035                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6036                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6037                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6038                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6039                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6040                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6041                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6042                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6043                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6044                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6045                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6046                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6047                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6048                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6049                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6050                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6051                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6052                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6053                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6054                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6055                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6056                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6057                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6058                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6059                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6060                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6061                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6062                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6063                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6064                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6065                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6066                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6067                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6068                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6069                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6070                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6071                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6072                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6073                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6074                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6075                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6076                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6077                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6078                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6079                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6080                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6081                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6082                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6083                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6084                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6085                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6086                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6087                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6088                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6089                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6090                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6091                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6092                     AND2X1          osu018_stdcells 32.000000 
U6093                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6094                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6095                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6096                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6097                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6098                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6099                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6100                     NOR2X1          osu018_stdcells 24.000000 
U6101                     NOR2X1          osu018_stdcells 24.000000 
U6102                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6103                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6104                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6105                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6106                     INVX1           osu018_stdcells 16.000000 
U6107                     INVX1           osu018_stdcells 16.000000 
U6108                     INVX1           osu018_stdcells 16.000000 
U6109                     INVX1           osu018_stdcells 16.000000 
U6110                     INVX1           osu018_stdcells 16.000000 
U6111                     INVX1           osu018_stdcells 16.000000 
U6112                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6113                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6114                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6115                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6116                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6117                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6118                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6119                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6120                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6121                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6122                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6123                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6124                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6125                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6126                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6127                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6128                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6129                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6130                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6131                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6132                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6133                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6134                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6135                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6136                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6137                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6138                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6139                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6140                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6141                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6142                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6143                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6144                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6145                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6146                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6147                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6148                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6149                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6150                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6151                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6152                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6153                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6154                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6155                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6156                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6157                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6158                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6159                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6160                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6161                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6162                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6163                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6164                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6165                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6166                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6167                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6168                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6169                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6170                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6171                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6172                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6173                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6174                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6175                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6176                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6177                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6178                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6179                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6180                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6181                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6182                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6183                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6184                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6185                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6186                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6187                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6188                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6189                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6190                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6191                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6192                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6193                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6194                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6195                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6196                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6197                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6198                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6199                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6200                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6201                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6202                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6203                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6204                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6205                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6206                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6207                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6208                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6209                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6210                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6211                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6212                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6213                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6214                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6215                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6216                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6217                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6218                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6219                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6220                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6221                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6222                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6223                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6224                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6225                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6226                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6227                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6228                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6229                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6230                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6231                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6232                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6233                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6234                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6235                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6236                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6237                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6238                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6239                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6240                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6241                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6242                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6243                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6244                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6245                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6246                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6247                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6248                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6249                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6250                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6251                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6252                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6253                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6254                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6255                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6256                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6257                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6258                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6259                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6260                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6261                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6262                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6263                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6264                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6265                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6266                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6267                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6268                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6269                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6270                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6271                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6272                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6273                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6274                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6275                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6276                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6277                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6278                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6279                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6280                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6281                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6282                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6283                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6284                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6285                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6286                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6287                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6288                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6289                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6290                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6291                     AND2X1          osu018_stdcells 32.000000 
U6292                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6293                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6294                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6295                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6296                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6297                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6298                     NOR2X1          osu018_stdcells 24.000000 
U6299                     NOR2X1          osu018_stdcells 24.000000 
U6300                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6301                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6302                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6303                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6304                     INVX1           osu018_stdcells 16.000000 
U6305                     INVX1           osu018_stdcells 16.000000 
U6306                     INVX1           osu018_stdcells 16.000000 
U6307                     INVX1           osu018_stdcells 16.000000 
U6308                     INVX1           osu018_stdcells 16.000000 
U6309                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6310                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6311                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6312                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6313                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6314                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6315                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6316                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6317                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6318                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6319                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6320                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6321                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6322                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6323                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6324                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6325                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6326                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6327                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6328                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6329                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6330                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6331                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6332                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6333                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6334                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6335                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6336                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6337                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6338                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6339                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6340                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6341                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6342                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6343                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6344                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6345                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6346                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6347                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6348                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6349                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6350                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6351                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6352                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6353                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6354                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6355                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6356                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6357                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6358                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6359                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6360                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6361                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6362                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6363                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6364                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6365                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6366                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6367                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6368                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6369                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6370                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6371                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6372                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6373                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6374                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6375                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6376                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6377                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6378                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6379                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6380                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6381                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6382                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6383                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6384                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6385                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6386                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6387                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6388                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6389                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6390                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6391                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6392                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6393                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6394                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6395                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6396                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6397                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6398                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6399                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6400                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6401                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6402                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6403                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6404                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6405                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6406                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6407                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6408                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6409                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6410                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6411                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6412                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6413                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6414                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6415                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6416                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6417                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6418                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6419                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6420                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6421                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6422                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6423                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6424                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6425                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6426                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6427                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6428                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6429                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6430                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6431                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6432                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6433                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6434                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6435                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6436                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6437                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6438                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6439                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6440                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6441                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6442                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6443                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6444                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6445                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6446                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6447                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6448                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6449                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6450                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6451                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6452                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6453                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6454                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6455                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6456                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6457                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6458                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6459                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6460                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6461                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6462                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6463                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6464                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6465                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6466                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6467                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6468                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6469                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6470                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6471                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6472                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6473                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6474                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6475                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6476                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6477                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6478                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6479                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6480                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6481                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6482                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6483                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6484                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6485                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6486                     AND2X1          osu018_stdcells 32.000000 
U6487                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6488                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6489                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6490                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6491                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6492                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6493                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6494                     NOR2X1          osu018_stdcells 24.000000 
U6495                     NOR2X1          osu018_stdcells 24.000000 
U6496                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6497                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6498                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6499                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6500                     INVX1           osu018_stdcells 16.000000 
U6501                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6502                     INVX1           osu018_stdcells 16.000000 
U6503                     INVX1           osu018_stdcells 16.000000 
U6504                     INVX1           osu018_stdcells 16.000000 
U6505                     INVX1           osu018_stdcells 16.000000 
U6506                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6507                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6508                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6509                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6510                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6511                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6512                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6513                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6514                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6515                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6516                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6517                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6518                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6519                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6520                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6521                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6522                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6523                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6524                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6525                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6526                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6527                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6528                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6529                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6530                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6531                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6532                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6533                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6534                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6535                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6536                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6537                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6538                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6539                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6540                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6541                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6542                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6543                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6544                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6545                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6546                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6547                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6548                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6549                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6550                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6551                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6552                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6553                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6554                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6555                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6556                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6557                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6558                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6559                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6560                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6561                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6562                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6563                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6564                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6565                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6566                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6567                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6568                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6569                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6570                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6571                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6572                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6573                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6574                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6575                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6576                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6577                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6578                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6579                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6580                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6581                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6582                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6583                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6584                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6585                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6586                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6587                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6588                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6589                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6590                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6591                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6592                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6593                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6594                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6595                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6596                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6597                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6598                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6599                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6600                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6601                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6602                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6603                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6604                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6605                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6606                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6607                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6608                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6609                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6610                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6611                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6612                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6613                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6614                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6615                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6616                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6617                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6618                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6619                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6620                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6621                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6622                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6623                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6624                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6625                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6626                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6627                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6628                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6629                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6630                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6631                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6632                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6633                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6634                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6635                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6636                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6637                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6638                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6639                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6640                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6641                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6642                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6643                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6644                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6645                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6646                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6647                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6648                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6649                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6650                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6651                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6652                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6653                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6654                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6655                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6656                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6657                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6658                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6659                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6660                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6661                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6662                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6663                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6664                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6665                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6666                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6667                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6668                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6669                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6670                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6671                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6672                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6673                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6674                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6675                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6676                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6677                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6678                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6679                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6680                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6681                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6682                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6683                     AND2X1          osu018_stdcells 32.000000 
U6684                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6685                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6686                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6687                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6688                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6689                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6690                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6691                     NOR2X1          osu018_stdcells 24.000000 
U6692                     NOR2X1          osu018_stdcells 24.000000 
U6693                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6694                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6695                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6696                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6697                     INVX1           osu018_stdcells 16.000000 
U6698                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6699                     INVX1           osu018_stdcells 16.000000 
U6700                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6701                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6702                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6703                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6704                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6705                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6706                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6707                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6708                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6709                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6710                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6711                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6712                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6713                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6714                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6715                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6716                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6717                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6718                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6719                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6720                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6721                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6722                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6723                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6724                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6725                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6726                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6727                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6728                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6729                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6730                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6731                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6732                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6733                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6734                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6735                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6736                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6737                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6738                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6739                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6740                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6741                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6742                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6743                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6744                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6745                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6746                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6747                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6748                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6749                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6750                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6751                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6752                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6753                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6754                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6755                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6756                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6757                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6758                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6759                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6760                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6761                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6762                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6763                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6764                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6765                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6766                     NAND2X1         osu018_stdcells 24.000000 
U6767                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6768                     NOR2X1          osu018_stdcells 24.000000 
U6769                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6770                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6771                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6772                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6773                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6774                     NOR2X1          osu018_stdcells 24.000000 
U6775                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6776                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6777                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6778                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6779                     NOR2X1          osu018_stdcells 24.000000 
U6780                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6781                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6782                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6783                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6784                     NOR2X1          osu018_stdcells 24.000000 
U6785                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6786                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6787                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6788                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6789                     NOR2X1          osu018_stdcells 24.000000 
U6790                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6791                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6792                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6793                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6794                     NOR2X1          osu018_stdcells 24.000000 
U6795                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6796                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6797                     INVX1           osu018_stdcells 16.000000 
U6798                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6799                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6800                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6801                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6802                     NOR2X1          osu018_stdcells 24.000000 
U6803                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6804                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6805                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6806                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6807                     NOR2X1          osu018_stdcells 24.000000 
U6808                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6809                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6810                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6811                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6812                     AOI22X1         osu018_stdcells 40.000000 
U6813                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6814                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6815                     NOR2X1          osu018_stdcells 24.000000 
U6816                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6817                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6818                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6819                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6820                     NOR2X1          osu018_stdcells 24.000000 
U6821                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6822                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6823                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6824                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6825                     NOR2X1          osu018_stdcells 24.000000 
U6826                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6827                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6828                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6829                     NAND2X1         osu018_stdcells 24.000000 
U6830                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6831                     AND2X1          osu018_stdcells 32.000000 
U6832                     NOR2X1          osu018_stdcells 24.000000 
U6833                     NAND2X1         osu018_stdcells 24.000000 
U6834                     OAI21X1         osu018_stdcells 23.000000 
U6835                     OAI21X1         osu018_stdcells 23.000000 
U6836                     OAI21X1         osu018_stdcells 23.000000 
U6837                     NAND2X1         osu018_stdcells 24.000000 
U6838                     NAND2X1         osu018_stdcells 24.000000 
U6839                     OAI21X1         osu018_stdcells 23.000000 
U6840                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6841                     NAND2X1         osu018_stdcells 24.000000 
U6842                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6843                     OAI21X1         osu018_stdcells 23.000000 
U6844                     NAND2X1         osu018_stdcells 24.000000 
U6845                     AOI21X1         osu018_stdcells 32.000000 
U6846                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6847                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6848                     OAI22X1         osu018_stdcells 40.000000 
U6849                     AOI22X1         osu018_stdcells 40.000000 
U6850                     OAI21X1         osu018_stdcells 23.000000 
U6851                     OAI21X1         osu018_stdcells 23.000000 
U6852                     AOI22X1         osu018_stdcells 40.000000 
U6853                     OAI21X1         osu018_stdcells 23.000000 
U6854                     OAI21X1         osu018_stdcells 23.000000 
U6855                     AOI22X1         osu018_stdcells 40.000000 
U6856                     OAI21X1         osu018_stdcells 23.000000 
U6857                     OAI21X1         osu018_stdcells 23.000000 
U6858                     NAND2X1         osu018_stdcells 24.000000 
U6859                     OAI21X1         osu018_stdcells 23.000000 
U6860                     OAI21X1         osu018_stdcells 23.000000 
U6861                     NAND2X1         osu018_stdcells 24.000000 
U6862                     OAI21X1         osu018_stdcells 23.000000 
U6863                     AOI22X1         osu018_stdcells 40.000000 
U6864                     OAI21X1         osu018_stdcells 23.000000 
U6865                     OAI21X1         osu018_stdcells 23.000000 
U6866                     AOI22X1         osu018_stdcells 40.000000 
U6867                     OAI21X1         osu018_stdcells 23.000000 
U6868                     OAI21X1         osu018_stdcells 23.000000 
U6869                     OAI21X1         osu018_stdcells 23.000000 
U6870                     OAI21X1         osu018_stdcells 23.000000 
U6871                     AOI22X1         osu018_stdcells 40.000000 
U6872                     OAI21X1         osu018_stdcells 23.000000 
U6873                     OAI21X1         osu018_stdcells 23.000000 
U6874                     AOI22X1         osu018_stdcells 40.000000 
U6875                     OAI21X1         osu018_stdcells 23.000000 
U6876                     OAI21X1         osu018_stdcells 23.000000 
U6877                     AOI22X1         osu018_stdcells 40.000000 
U6878                     OAI21X1         osu018_stdcells 23.000000 
U6879                     OAI21X1         osu018_stdcells 23.000000 
U6880                     AOI22X1         osu018_stdcells 40.000000 
U6881                     OAI21X1         osu018_stdcells 23.000000 
U6882                     OAI21X1         osu018_stdcells 23.000000 
U6883                     AOI22X1         osu018_stdcells 40.000000 
U6884                     OAI21X1         osu018_stdcells 23.000000 
U6885                     OAI21X1         osu018_stdcells 23.000000 
U6886                     NAND2X1         osu018_stdcells 24.000000 
U6887                     OAI21X1         osu018_stdcells 23.000000 
U6888                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6889                     NAND2X1         osu018_stdcells 24.000000 
U6890                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6891                     OAI21X1         osu018_stdcells 23.000000 
U6892                     NAND3X1         osu018_stdcells 36.000000 
U6893                     OAI21X1         osu018_stdcells 23.000000 
U6894                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6895                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6896                     NOR2X1          osu018_stdcells 24.000000 
U6897                     NAND2X1         osu018_stdcells 24.000000 
U6898                     OAI21X1         osu018_stdcells 23.000000 
U6899                     AOI21X1         osu018_stdcells 32.000000 
U6900                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6901                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6902                     OAI22X1         osu018_stdcells 40.000000 
U6903                     AOI22X1         osu018_stdcells 40.000000 
U6904                     OAI21X1         osu018_stdcells 23.000000 
U6905                     OAI21X1         osu018_stdcells 23.000000 
U6906                     INVX1           osu018_stdcells 16.000000 
U6907                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6908                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6909                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6910                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6911                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6912                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6913                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6914                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6915                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6916                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6917                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6918                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6919                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6920                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6921                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6922                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6923                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6924                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6925                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6926                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6927                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6928                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6929                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6930                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6931                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6932                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6933                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6934                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6935                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6936                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6937                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6938                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6939                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6940                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6941                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6942                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6943                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6944                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6945                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6946                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6947                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6948                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6949                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6950                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6951                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6952                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6953                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6954                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6955                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6956                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6957                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6958                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6959                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6960                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6961                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6962                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6963                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6964                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6965                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6966                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6967                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6968                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6969                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6970                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6971                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6972                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6973                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6974                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6975                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6976                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6977                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6978                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6979                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6980                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6981                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6982                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6983                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6984                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6985                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6986                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6987                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6988                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6989                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6990                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6991                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6992                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6993                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6994                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6995                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6996                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6997                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6998                     FAX1            osu018_stdcells 120.000000
                                                                    r
U6999                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7000                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7001                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7002                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7003                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7004                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7005                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7006                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7007                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7008                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7009                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7010                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7011                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7012                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7013                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7014                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7015                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7016                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7017                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7018                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7019                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7020                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7021                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7022                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7023                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7024                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7025                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7026                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7027                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7028                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7029                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7030                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7031                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7032                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7033                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7034                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7035                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7036                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7037                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7038                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7039                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7040                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7041                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7042                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7043                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7044                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7045                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7046                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7047                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7048                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7049                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7050                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7051                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7052                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7053                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7054                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7055                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7056                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7057                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7058                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7059                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7060                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7061                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7062                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7063                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7064                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7065                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7066                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7067                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7068                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7069                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7070                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7071                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7072                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7073                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7074                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7075                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7076                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7077                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7078                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7079                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7080                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7081                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7082                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7083                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7084                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7085                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7086                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7087                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7088                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7089                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7090                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7091                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7092                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7093                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7094                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7095                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7096                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7097                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7098                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7099                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7100                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7101                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7102                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7103                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7104                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7105                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7106                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7107                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7108                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7109                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7110                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7111                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7112                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7113                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7114                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7115                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7116                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7117                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7118                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7119                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7120                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7121                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7122                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7123                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7124                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7125                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7126                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7127                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7128                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7129                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7130                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7131                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7132                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7133                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7134                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7135                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7136                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7137                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7138                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7139                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7140                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7141                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7142                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7143                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7144                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7145                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7146                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7147                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7148                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7149                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7150                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7151                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7152                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7153                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7154                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7155                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7156                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7157                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7158                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7159                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7160                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7161                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7162                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7163                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7164                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7165                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7166                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7167                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7168                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7169                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7170                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7171                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7172                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7173                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7174                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7175                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7176                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7177                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7178                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7179                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7180                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7181                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7182                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7183                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7184                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7185                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7186                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7187                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7188                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7189                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7190                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7191                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7192                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7193                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7194                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7195                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7196                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7197                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7198                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7201                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7202                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7203                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7204                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7205                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7206                     FAX1            osu018_stdcells 120.000000
                                                                    r
U7207                     XNOR2X1         osu018_stdcells 56.000000 
U7208                     NAND2X1         osu018_stdcells 24.000000 
U7209                     OAI21X1         osu018_stdcells 23.000000 
U7210                     XNOR2X1         osu018_stdcells 56.000000 
U7211                     NAND2X1         osu018_stdcells 24.000000 
U7212                     OAI21X1         osu018_stdcells 23.000000 
U7213                     XNOR2X1         osu018_stdcells 56.000000 
U7214                     NAND2X1         osu018_stdcells 24.000000 
U7215                     OAI21X1         osu018_stdcells 23.000000 
mp00_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp00_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp01_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp02_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp03_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp04_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp05_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp06_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp07_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp08_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp09_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp10_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp11_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp12_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp13_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp14_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp15_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp16_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp17_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp18_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[32]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[33]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[34]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
mp19_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[35]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[36]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[37]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[38]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[39]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[40]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[41]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[42]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[43]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[44]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[45]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[46]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[47]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[48]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[49]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[50]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[51]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[52]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[53]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[54]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[55]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[56]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[57]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[58]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[59]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[60]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[61]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[62]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[63]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[64]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[65]              DFFSR           osu018_stdcells 176.000000
                                                                    n
sval_reg[66]              DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[32]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[33]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[34]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[35]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[36]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[37]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[38]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[39]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[40]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[41]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[42]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[43]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[44]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[45]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[46]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[47]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[48]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[49]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[50]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[51]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[52]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[53]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[54]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[55]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[56]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[57]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[58]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[59]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[60]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[61]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[62]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[63]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[64]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[65]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_1_reg[66]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[32]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[33]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[34]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[35]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[36]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[37]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[38]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[39]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[40]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[41]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[42]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[43]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[44]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[45]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[46]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[47]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[48]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[49]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[50]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[51]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[52]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[53]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[54]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[55]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[56]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[57]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[58]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[59]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[60]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[61]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[62]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[63]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[64]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[65]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_2_reg[66]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[32]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[33]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[34]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[35]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[36]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[37]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[38]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[39]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[40]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[41]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[42]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[43]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[44]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[45]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[46]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[47]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[48]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[49]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[50]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[51]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[52]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[53]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[54]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[55]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[56]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[57]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[58]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[59]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[60]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[61]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[62]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[63]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[64]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[65]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_3_reg[66]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[0]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[1]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[2]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[3]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[4]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[5]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[6]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[7]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[8]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[9]             DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[10]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[11]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[12]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[13]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[14]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[15]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[16]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[17]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[18]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[19]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[20]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[21]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[22]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[23]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[24]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[25]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[26]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[27]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[28]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[29]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[30]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[31]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[32]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[33]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[34]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[35]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[36]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[37]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[38]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[39]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[40]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[41]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[42]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[43]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[44]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[45]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[46]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[47]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[48]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[49]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[50]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[51]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[52]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[53]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[54]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[55]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[56]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[57]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[58]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[59]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[60]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[61]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[62]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[63]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[64]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[65]            DFFSR           osu018_stdcells 176.000000
                                                                    n
temp_4_reg[66]            DFFSR           osu018_stdcells 176.000000
                                                                    n
--------------------------------------------------------------------------------
Total 4312 cells                                          2858097.000000
1
report_timing -max_paths 10
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : mf
Version: K-2015.06-SP5-1
Date   : Thu Mar  5 08:56:32 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: U4/mult_x_1/clk_r_REG29_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mp03_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.70       0.70
  U4/mult_x_1/clk_r_REG29_S1/CLK (DFFPOSX1)               0.00       0.70 r
  U4/mult_x_1/clk_r_REG29_S1/Q (DFFPOSX1)                 0.92       1.62 r
  U4/U11/Y (INVX2)                                        0.95       2.57 f
  U4/U1859/Y (AOI22X1)                                    0.22       2.78 r
  U4/U1860/Y (NOR2X1)                                     0.41       3.19 f
  U4/U72/Y (INVX1)                                        0.17       3.36 r
  U4/U1861/Y (INVX1)                                      0.57       3.93 f
  U4/U2022/Y (AOI22X1)                                    0.19       4.12 r
  U4/U2023/Y (OAI21X1)                                    0.07       4.19 f
  U4/U2024/Y (MUX2X1)                                     0.15       4.34 f
  U4/U2087/YC (HAX1)                                      0.18       4.53 f
  U4/U2086/YC (HAX1)                                      0.16       4.69 f
  U4/U2085/YC (FAX1)                                      0.21       4.90 f
  U4/U2084/YC (FAX1)                                      0.21       5.11 f
  U4/U2083/YC (FAX1)                                      0.21       5.33 f
  U4/U2082/YC (FAX1)                                      0.21       5.54 f
  U4/U2081/YC (FAX1)                                      0.21       5.76 f
  U4/U2080/YC (FAX1)                                      0.21       5.97 f
  U4/U2079/YC (FAX1)                                      0.21       6.18 f
  U4/U2078/YC (FAX1)                                      0.21       6.40 f
  U4/U2077/YC (FAX1)                                      0.21       6.61 f
  U4/U2076/YC (FAX1)                                      0.21       6.83 f
  U4/U2075/YC (FAX1)                                      0.21       7.04 f
  U4/U2074/YC (FAX1)                                      0.21       7.25 f
  U4/U2073/YC (FAX1)                                      0.21       7.47 f
  U4/U2072/YC (FAX1)                                      0.21       7.68 f
  U4/U2071/YC (FAX1)                                      0.21       7.89 f
  U4/U2070/YC (FAX1)                                      0.21       8.11 f
  U4/U2069/YC (FAX1)                                      0.21       8.32 f
  U4/U2068/YC (FAX1)                                      0.21       8.54 f
  U4/U2067/YC (FAX1)                                      0.21       8.75 f
  U4/U2066/YC (FAX1)                                      0.21       8.96 f
  U4/U2065/YC (FAX1)                                      0.21       9.18 f
  U4/U2064/YC (FAX1)                                      0.21       9.39 f
  U4/U2063/YC (FAX1)                                      0.21       9.61 f
  U4/U2062/YC (FAX1)                                      0.21       9.82 f
  U4/U2061/YC (FAX1)                                      0.21      10.03 f
  U4/U2060/YC (FAX1)                                      0.21      10.25 f
  U4/U2059/YC (FAX1)                                      0.21      10.46 f
  U4/U2058/YC (FAX1)                                      0.21      10.67 f
  U4/U2057/YC (FAX1)                                      0.21      10.89 f
  U4/U2056/YC (FAX1)                                      0.21      11.10 f
  U4/U2055/YC (FAX1)                                      0.21      11.32 f
  U4/U2054/YC (FAX1)                                      0.21      11.53 f
  U4/U2053/YC (FAX1)                                      0.21      11.74 f
  U4/U2052/YC (FAX1)                                      0.21      11.96 f
  U4/U2051/YC (FAX1)                                      0.21      12.17 f
  U4/U2050/YC (FAX1)                                      0.21      12.38 f
  U4/U2049/YC (FAX1)                                      0.21      12.60 f
  U4/U2048/YC (FAX1)                                      0.21      12.81 f
  U4/U2047/YC (FAX1)                                      0.21      13.02 f
  U4/U2046/YC (FAX1)                                      0.21      13.24 f
  U4/U2045/YC (FAX1)                                      0.21      13.45 f
  U4/U2044/YC (FAX1)                                      0.21      13.66 f
  U4/U2043/YC (FAX1)                                      0.21      13.87 f
  U4/U2042/YC (FAX1)                                      0.21      14.09 f
  U4/U2041/YC (FAX1)                                      0.21      14.30 f
  U4/U2040/YC (FAX1)                                      0.21      14.51 f
  U4/U2039/YC (FAX1)                                      0.21      14.73 f
  U4/U2038/YC (FAX1)                                      0.21      14.94 f
  U4/U2037/YC (FAX1)                                      0.21      15.15 f
  U4/U2036/YC (FAX1)                                      0.21      15.37 f
  U4/U2035/YC (FAX1)                                      0.21      15.58 f
  U4/U2034/YC (FAX1)                                      0.21      15.79 f
  U4/U2033/YC (FAX1)                                      0.21      16.01 f
  U4/U2032/YC (FAX1)                                      0.21      16.22 f
  U4/U2031/YC (FAX1)                                      0.21      16.43 f
  U4/U2030/YC (FAX1)                                      0.21      16.65 f
  U4/U2029/YC (FAX1)                                      0.21      16.86 f
  U4/U2028/YC (FAX1)                                      0.21      17.07 f
  U4/U2093/YC (FAX1)                                      0.21      17.29 f
  U4/U2094/YC (FAX1)                                      0.19      17.48 f
  U4/U2096/Y (XOR2X1)                                     0.13      17.61 r
  U4/U2097/Y (NAND2X1)                                    0.05      17.66 f
  U4/U2098/Y (OAI21X1)                                    0.06      17.72 r
  U4/PRODUCT[63] (mf_DW02_mult_2_stage_J1_16)             0.00      17.72 r
  mp03_reg[63]/D (DFFSR)                                  0.00      17.72 r
  data arrival time                                                 17.72

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (propagated)                        0.00      25.00
  clock uncertainty                                      -0.25      24.75
  mp03_reg[63]/CLK (DFFSR)                                0.00      24.75 r
  library setup time                                     -0.10      24.65
  data required time                                                24.65
  --------------------------------------------------------------------------
  data required time                                                24.65
  data arrival time                                                -17.72
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: U3/mult_x_1/clk_r_REG29_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mp02_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.70       0.70
  U3/mult_x_1/clk_r_REG29_S1/CLK (DFFPOSX1)               0.00       0.70 r
  U3/mult_x_1/clk_r_REG29_S1/Q (DFFPOSX1)                 0.92       1.62 r
  U3/U14/Y (INVX2)                                        0.95       2.57 f
  U3/U1861/Y (AOI22X1)                                    0.22       2.78 r
  U3/U1862/Y (NOR2X1)                                     0.41       3.19 f
  U3/U74/Y (INVX1)                                        0.17       3.36 r
  U3/U75/Y (INVX1)                                        0.57       3.93 f
  U3/U2022/Y (AOI22X1)                                    0.19       4.12 r
  U3/U2023/Y (OAI21X1)                                    0.07       4.19 f
  U3/U2024/Y (MUX2X1)                                     0.15       4.34 f
  U3/U2087/YC (HAX1)                                      0.18       4.53 f
  U3/U2086/YC (HAX1)                                      0.16       4.69 f
  U3/U2085/YC (FAX1)                                      0.21       4.90 f
  U3/U2084/YC (FAX1)                                      0.21       5.11 f
  U3/U2083/YC (FAX1)                                      0.21       5.33 f
  U3/U2082/YC (FAX1)                                      0.21       5.54 f
  U3/U2081/YC (FAX1)                                      0.21       5.76 f
  U3/U2080/YC (FAX1)                                      0.21       5.97 f
  U3/U2079/YC (FAX1)                                      0.21       6.18 f
  U3/U2078/YC (FAX1)                                      0.21       6.40 f
  U3/U2077/YC (FAX1)                                      0.21       6.61 f
  U3/U2076/YC (FAX1)                                      0.21       6.83 f
  U3/U2075/YC (FAX1)                                      0.21       7.04 f
  U3/U2074/YC (FAX1)                                      0.21       7.25 f
  U3/U2073/YC (FAX1)                                      0.21       7.47 f
  U3/U2072/YC (FAX1)                                      0.21       7.68 f
  U3/U2071/YC (FAX1)                                      0.21       7.89 f
  U3/U2070/YC (FAX1)                                      0.21       8.11 f
  U3/U2069/YC (FAX1)                                      0.21       8.32 f
  U3/U2068/YC (FAX1)                                      0.21       8.54 f
  U3/U2067/YC (FAX1)                                      0.21       8.75 f
  U3/U2066/YC (FAX1)                                      0.21       8.96 f
  U3/U2065/YC (FAX1)                                      0.21       9.18 f
  U3/U2064/YC (FAX1)                                      0.21       9.39 f
  U3/U2063/YC (FAX1)                                      0.21       9.61 f
  U3/U2062/YC (FAX1)                                      0.21       9.82 f
  U3/U2061/YC (FAX1)                                      0.21      10.03 f
  U3/U2060/YC (FAX1)                                      0.21      10.25 f
  U3/U2059/YC (FAX1)                                      0.21      10.46 f
  U3/U2058/YC (FAX1)                                      0.21      10.67 f
  U3/U2057/YC (FAX1)                                      0.21      10.89 f
  U3/U2056/YC (FAX1)                                      0.21      11.10 f
  U3/U2055/YC (FAX1)                                      0.21      11.32 f
  U3/U2054/YC (FAX1)                                      0.21      11.53 f
  U3/U2053/YC (FAX1)                                      0.21      11.74 f
  U3/U2052/YC (FAX1)                                      0.21      11.96 f
  U3/U2051/YC (FAX1)                                      0.21      12.17 f
  U3/U2050/YC (FAX1)                                      0.21      12.38 f
  U3/U2049/YC (FAX1)                                      0.21      12.60 f
  U3/U2048/YC (FAX1)                                      0.21      12.81 f
  U3/U2047/YC (FAX1)                                      0.21      13.02 f
  U3/U2046/YC (FAX1)                                      0.21      13.24 f
  U3/U2045/YC (FAX1)                                      0.21      13.45 f
  U3/U2044/YC (FAX1)                                      0.21      13.66 f
  U3/U2043/YC (FAX1)                                      0.21      13.87 f
  U3/U2042/YC (FAX1)                                      0.21      14.09 f
  U3/U2041/YC (FAX1)                                      0.21      14.30 f
  U3/U2040/YC (FAX1)                                      0.21      14.51 f
  U3/U2039/YC (FAX1)                                      0.21      14.73 f
  U3/U2038/YC (FAX1)                                      0.21      14.94 f
  U3/U2037/YC (FAX1)                                      0.21      15.15 f
  U3/U2036/YC (FAX1)                                      0.21      15.37 f
  U3/U2035/YC (FAX1)                                      0.21      15.58 f
  U3/U2034/YC (FAX1)                                      0.21      15.79 f
  U3/U2033/YC (FAX1)                                      0.21      16.01 f
  U3/U2032/YC (FAX1)                                      0.21      16.22 f
  U3/U2031/YC (FAX1)                                      0.21      16.43 f
  U3/U2030/YC (FAX1)                                      0.21      16.65 f
  U3/U2029/YC (FAX1)                                      0.21      16.86 f
  U3/U2028/YC (FAX1)                                      0.21      17.07 f
  U3/U2093/YC (FAX1)                                      0.21      17.29 f
  U3/U2094/YC (FAX1)                                      0.19      17.48 f
  U3/U2096/Y (XOR2X1)                                     0.13      17.61 r
  U3/U2097/Y (NAND2X1)                                    0.05      17.66 f
  U3/U2098/Y (OAI21X1)                                    0.06      17.72 r
  U3/PRODUCT[63] (mf_DW02_mult_2_stage_J1_17)             0.00      17.72 r
  mp02_reg[63]/D (DFFSR)                                  0.00      17.72 r
  data arrival time                                                 17.72

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (propagated)                        0.00      25.00
  clock uncertainty                                      -0.25      24.75
  mp02_reg[63]/CLK (DFFSR)                                0.00      24.75 r
  library setup time                                     -0.10      24.65
  data required time                                                24.65
  --------------------------------------------------------------------------
  data required time                                                24.65
  data arrival time                                                -17.72
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: U1/mult_x_1/clk_r_REG29_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mp00_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.70       0.70
  U1/mult_x_1/clk_r_REG29_S1/CLK (DFFPOSX1)               0.00       0.70 r
  U1/mult_x_1/clk_r_REG29_S1/Q (DFFPOSX1)                 0.92       1.62 r
  U1/U12/Y (INVX2)                                        0.95       2.57 f
  U1/U1859/Y (AOI22X1)                                    0.22       2.78 r
  U1/U1860/Y (NOR2X1)                                     0.41       3.19 f
  U1/U67/Y (INVX1)                                        0.17       3.36 r
  U1/U1861/Y (INVX1)                                      0.57       3.93 f
  U1/U2022/Y (AOI22X1)                                    0.19       4.12 r
  U1/U2023/Y (OAI21X1)                                    0.07       4.19 f
  U1/U2024/Y (MUX2X1)                                     0.15       4.34 f
  U1/U2087/YC (HAX1)                                      0.18       4.53 f
  U1/U2086/YC (HAX1)                                      0.16       4.69 f
  U1/U2085/YC (FAX1)                                      0.21       4.90 f
  U1/U2084/YC (FAX1)                                      0.21       5.11 f
  U1/U2083/YC (FAX1)                                      0.21       5.33 f
  U1/U2082/YC (FAX1)                                      0.21       5.54 f
  U1/U2081/YC (FAX1)                                      0.21       5.76 f
  U1/U2080/YC (FAX1)                                      0.21       5.97 f
  U1/U2079/YC (FAX1)                                      0.21       6.18 f
  U1/U2078/YC (FAX1)                                      0.21       6.40 f
  U1/U2077/YC (FAX1)                                      0.21       6.61 f
  U1/U2076/YC (FAX1)                                      0.21       6.83 f
  U1/U2075/YC (FAX1)                                      0.21       7.04 f
  U1/U2074/YC (FAX1)                                      0.21       7.25 f
  U1/U2073/YC (FAX1)                                      0.21       7.47 f
  U1/U2072/YC (FAX1)                                      0.21       7.68 f
  U1/U2071/YC (FAX1)                                      0.21       7.89 f
  U1/U2070/YC (FAX1)                                      0.21       8.11 f
  U1/U2069/YC (FAX1)                                      0.21       8.32 f
  U1/U2068/YC (FAX1)                                      0.21       8.54 f
  U1/U2067/YC (FAX1)                                      0.21       8.75 f
  U1/U2066/YC (FAX1)                                      0.21       8.96 f
  U1/U2065/YC (FAX1)                                      0.21       9.18 f
  U1/U2064/YC (FAX1)                                      0.21       9.39 f
  U1/U2063/YC (FAX1)                                      0.21       9.61 f
  U1/U2062/YC (FAX1)                                      0.21       9.82 f
  U1/U2061/YC (FAX1)                                      0.21      10.03 f
  U1/U2060/YC (FAX1)                                      0.21      10.25 f
  U1/U2059/YC (FAX1)                                      0.21      10.46 f
  U1/U2058/YC (FAX1)                                      0.21      10.67 f
  U1/U2057/YC (FAX1)                                      0.21      10.89 f
  U1/U2056/YC (FAX1)                                      0.21      11.10 f
  U1/U2055/YC (FAX1)                                      0.21      11.32 f
  U1/U2054/YC (FAX1)                                      0.21      11.53 f
  U1/U2053/YC (FAX1)                                      0.21      11.74 f
  U1/U2052/YC (FAX1)                                      0.21      11.96 f
  U1/U2051/YC (FAX1)                                      0.21      12.17 f
  U1/U2050/YC (FAX1)                                      0.21      12.38 f
  U1/U2049/YC (FAX1)                                      0.21      12.60 f
  U1/U2048/YC (FAX1)                                      0.21      12.81 f
  U1/U2047/YC (FAX1)                                      0.21      13.02 f
  U1/U2046/YC (FAX1)                                      0.21      13.24 f
  U1/U2045/YC (FAX1)                                      0.21      13.45 f
  U1/U2044/YC (FAX1)                                      0.21      13.66 f
  U1/U2043/YC (FAX1)                                      0.21      13.87 f
  U1/U2042/YC (FAX1)                                      0.21      14.09 f
  U1/U2041/YC (FAX1)                                      0.21      14.30 f
  U1/U2040/YC (FAX1)                                      0.21      14.51 f
  U1/U2039/YC (FAX1)                                      0.21      14.73 f
  U1/U2038/YC (FAX1)                                      0.21      14.94 f
  U1/U2037/YC (FAX1)                                      0.21      15.15 f
  U1/U2036/YC (FAX1)                                      0.21      15.37 f
  U1/U2035/YC (FAX1)                                      0.21      15.58 f
  U1/U2034/YC (FAX1)                                      0.21      15.79 f
  U1/U2033/YC (FAX1)                                      0.21      16.01 f
  U1/U2032/YC (FAX1)                                      0.21      16.22 f
  U1/U2031/YC (FAX1)                                      0.21      16.43 f
  U1/U2030/YC (FAX1)                                      0.21      16.65 f
  U1/U2029/YC (FAX1)                                      0.21      16.86 f
  U1/U2028/YC (FAX1)                                      0.21      17.07 f
  U1/U2093/YC (FAX1)                                      0.21      17.29 f
  U1/U2094/YC (FAX1)                                      0.19      17.48 f
  U1/U2096/Y (XOR2X1)                                     0.13      17.61 r
  U1/U2097/Y (NAND2X1)                                    0.05      17.66 f
  U1/U2098/Y (OAI21X1)                                    0.06      17.72 r
  U1/PRODUCT[63] (mf_DW02_mult_2_stage_J1_19)             0.00      17.72 r
  mp00_reg[63]/D (DFFSR)                                  0.00      17.72 r
  data arrival time                                                 17.72

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (propagated)                        0.00      25.00
  clock uncertainty                                      -0.25      24.75
  mp00_reg[63]/CLK (DFFSR)                                0.00      24.75 r
  library setup time                                     -0.10      24.65
  data required time                                                24.65
  --------------------------------------------------------------------------
  data required time                                                24.65
  data arrival time                                                -17.72
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: U2/mult_x_1/clk_r_REG29_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mp01_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.70       0.70
  U2/mult_x_1/clk_r_REG29_S1/CLK (DFFPOSX1)               0.00       0.70 r
  U2/mult_x_1/clk_r_REG29_S1/Q (DFFPOSX1)                 0.92       1.62 r
  U2/U16/Y (INVX2)                                        0.95       2.57 f
  U2/U1859/Y (AOI22X1)                                    0.22       2.78 r
  U2/U1860/Y (NOR2X1)                                     0.41       3.19 f
  U2/U76/Y (INVX1)                                        0.17       3.36 r
  U2/U1861/Y (INVX1)                                      0.57       3.93 f
  U2/U2022/Y (AOI22X1)                                    0.19       4.12 r
  U2/U2023/Y (OAI21X1)                                    0.07       4.19 f
  U2/U2024/Y (MUX2X1)                                     0.15       4.34 f
  U2/U2087/YC (HAX1)                                      0.18       4.53 f
  U2/U2086/YC (HAX1)                                      0.16       4.69 f
  U2/U2085/YC (FAX1)                                      0.21       4.90 f
  U2/U2084/YC (FAX1)                                      0.21       5.11 f
  U2/U2083/YC (FAX1)                                      0.21       5.33 f
  U2/U2082/YC (FAX1)                                      0.21       5.54 f
  U2/U2081/YC (FAX1)                                      0.21       5.76 f
  U2/U2080/YC (FAX1)                                      0.21       5.97 f
  U2/U2079/YC (FAX1)                                      0.21       6.18 f
  U2/U2078/YC (FAX1)                                      0.21       6.40 f
  U2/U2077/YC (FAX1)                                      0.21       6.61 f
  U2/U2076/YC (FAX1)                                      0.21       6.83 f
  U2/U2075/YC (FAX1)                                      0.21       7.04 f
  U2/U2074/YC (FAX1)                                      0.21       7.25 f
  U2/U2073/YC (FAX1)                                      0.21       7.47 f
  U2/U2072/YC (FAX1)                                      0.21       7.68 f
  U2/U2071/YC (FAX1)                                      0.21       7.89 f
  U2/U2070/YC (FAX1)                                      0.21       8.11 f
  U2/U2069/YC (FAX1)                                      0.21       8.32 f
  U2/U2068/YC (FAX1)                                      0.21       8.54 f
  U2/U2067/YC (FAX1)                                      0.21       8.75 f
  U2/U2066/YC (FAX1)                                      0.21       8.96 f
  U2/U2065/YC (FAX1)                                      0.21       9.18 f
  U2/U2064/YC (FAX1)                                      0.21       9.39 f
  U2/U2063/YC (FAX1)                                      0.21       9.61 f
  U2/U2062/YC (FAX1)                                      0.21       9.82 f
  U2/U2061/YC (FAX1)                                      0.21      10.03 f
  U2/U2060/YC (FAX1)                                      0.21      10.25 f
  U2/U2059/YC (FAX1)                                      0.21      10.46 f
  U2/U2058/YC (FAX1)                                      0.21      10.67 f
  U2/U2057/YC (FAX1)                                      0.21      10.89 f
  U2/U2056/YC (FAX1)                                      0.21      11.10 f
  U2/U2055/YC (FAX1)                                      0.21      11.32 f
  U2/U2054/YC (FAX1)                                      0.21      11.53 f
  U2/U2053/YC (FAX1)                                      0.21      11.74 f
  U2/U2052/YC (FAX1)                                      0.21      11.96 f
  U2/U2051/YC (FAX1)                                      0.21      12.17 f
  U2/U2050/YC (FAX1)                                      0.21      12.38 f
  U2/U2049/YC (FAX1)                                      0.21      12.60 f
  U2/U2048/YC (FAX1)                                      0.21      12.81 f
  U2/U2047/YC (FAX1)                                      0.21      13.02 f
  U2/U2046/YC (FAX1)                                      0.21      13.24 f
  U2/U2045/YC (FAX1)                                      0.21      13.45 f
  U2/U2044/YC (FAX1)                                      0.21      13.66 f
  U2/U2043/YC (FAX1)                                      0.21      13.87 f
  U2/U2042/YC (FAX1)                                      0.21      14.09 f
  U2/U2041/YC (FAX1)                                      0.21      14.30 f
  U2/U2040/YC (FAX1)                                      0.21      14.51 f
  U2/U2039/YC (FAX1)                                      0.21      14.73 f
  U2/U2038/YC (FAX1)                                      0.21      14.94 f
  U2/U2037/YC (FAX1)                                      0.21      15.15 f
  U2/U2036/YC (FAX1)                                      0.21      15.37 f
  U2/U2035/YC (FAX1)                                      0.21      15.58 f
  U2/U2034/YC (FAX1)                                      0.21      15.79 f
  U2/U2033/YC (FAX1)                                      0.21      16.01 f
  U2/U2032/YC (FAX1)                                      0.21      16.22 f
  U2/U2031/YC (FAX1)                                      0.21      16.43 f
  U2/U2030/YC (FAX1)                                      0.21      16.65 f
  U2/U2029/YC (FAX1)                                      0.21      16.86 f
  U2/U2028/YC (FAX1)                                      0.21      17.07 f
  U2/U2093/YC (FAX1)                                      0.21      17.29 f
  U2/U2094/YC (FAX1)                                      0.19      17.48 f
  U2/U2096/Y (XOR2X1)                                     0.13      17.61 r
  U2/U2097/Y (NAND2X1)                                    0.05      17.66 f
  U2/U2098/Y (OAI21X1)                                    0.06      17.72 r
  U2/PRODUCT[63] (mf_DW02_mult_2_stage_J1_18)             0.00      17.72 r
  mp01_reg[63]/D (DFFSR)                                  0.00      17.72 r
  data arrival time                                                 17.72

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (propagated)                        0.00      25.00
  clock uncertainty                                      -0.25      24.75
  mp01_reg[63]/CLK (DFFSR)                                0.00      24.75 r
  library setup time                                     -0.10      24.65
  data required time                                                24.65
  --------------------------------------------------------------------------
  data required time                                                24.65
  data arrival time                                                -17.72
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: U5/mult_x_1/clk_r_REG29_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mp04_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.70       0.70
  U5/mult_x_1/clk_r_REG29_S1/CLK (DFFPOSX1)               0.00       0.70 r
  U5/mult_x_1/clk_r_REG29_S1/Q (DFFPOSX1)                 0.92       1.62 r
  U5/U9/Y (INVX2)                                         0.95       2.57 f
  U5/U1859/Y (AOI22X1)                                    0.22       2.78 r
  U5/U1860/Y (NOR2X1)                                     0.41       3.19 f
  U5/U72/Y (INVX1)                                        0.17       3.36 r
  U5/U1861/Y (INVX1)                                      0.57       3.93 f
  U5/U2022/Y (AOI22X1)                                    0.19       4.12 r
  U5/U2023/Y (OAI21X1)                                    0.07       4.19 f
  U5/U2024/Y (MUX2X1)                                     0.15       4.34 f
  U5/U2087/YC (HAX1)                                      0.18       4.53 f
  U5/U2086/YC (HAX1)                                      0.16       4.69 f
  U5/U2085/YC (FAX1)                                      0.21       4.90 f
  U5/U2084/YC (FAX1)                                      0.21       5.11 f
  U5/U2083/YC (FAX1)                                      0.21       5.33 f
  U5/U2082/YC (FAX1)                                      0.21       5.54 f
  U5/U2081/YC (FAX1)                                      0.21       5.76 f
  U5/U2080/YC (FAX1)                                      0.21       5.97 f
  U5/U2079/YC (FAX1)                                      0.21       6.18 f
  U5/U2078/YC (FAX1)                                      0.21       6.40 f
  U5/U2077/YC (FAX1)                                      0.21       6.61 f
  U5/U2076/YC (FAX1)                                      0.21       6.83 f
  U5/U2075/YC (FAX1)                                      0.21       7.04 f
  U5/U2074/YC (FAX1)                                      0.21       7.25 f
  U5/U2073/YC (FAX1)                                      0.21       7.47 f
  U5/U2072/YC (FAX1)                                      0.21       7.68 f
  U5/U2071/YC (FAX1)                                      0.21       7.89 f
  U5/U2070/YC (FAX1)                                      0.21       8.11 f
  U5/U2069/YC (FAX1)                                      0.21       8.32 f
  U5/U2068/YC (FAX1)                                      0.21       8.54 f
  U5/U2067/YC (FAX1)                                      0.21       8.75 f
  U5/U2066/YC (FAX1)                                      0.21       8.96 f
  U5/U2065/YC (FAX1)                                      0.21       9.18 f
  U5/U2064/YC (FAX1)                                      0.21       9.39 f
  U5/U2063/YC (FAX1)                                      0.21       9.61 f
  U5/U2062/YC (FAX1)                                      0.21       9.82 f
  U5/U2061/YC (FAX1)                                      0.21      10.03 f
  U5/U2060/YC (FAX1)                                      0.21      10.25 f
  U5/U2059/YC (FAX1)                                      0.21      10.46 f
  U5/U2058/YC (FAX1)                                      0.21      10.67 f
  U5/U2057/YC (FAX1)                                      0.21      10.89 f
  U5/U2056/YC (FAX1)                                      0.21      11.10 f
  U5/U2055/YC (FAX1)                                      0.21      11.32 f
  U5/U2054/YC (FAX1)                                      0.21      11.53 f
  U5/U2053/YC (FAX1)                                      0.21      11.74 f
  U5/U2052/YC (FAX1)                                      0.21      11.96 f
  U5/U2051/YC (FAX1)                                      0.21      12.17 f
  U5/U2050/YC (FAX1)                                      0.21      12.38 f
  U5/U2049/YC (FAX1)                                      0.21      12.60 f
  U5/U2048/YC (FAX1)                                      0.21      12.81 f
  U5/U2047/YC (FAX1)                                      0.21      13.02 f
  U5/U2046/YC (FAX1)                                      0.21      13.24 f
  U5/U2045/YC (FAX1)                                      0.21      13.45 f
  U5/U2044/YC (FAX1)                                      0.21      13.66 f
  U5/U2043/YC (FAX1)                                      0.21      13.87 f
  U5/U2042/YC (FAX1)                                      0.21      14.09 f
  U5/U2041/YC (FAX1)                                      0.21      14.30 f
  U5/U2040/YC (FAX1)                                      0.21      14.51 f
  U5/U2039/YC (FAX1)                                      0.21      14.73 f
  U5/U2038/YC (FAX1)                                      0.21      14.94 f
  U5/U2037/YC (FAX1)                                      0.21      15.15 f
  U5/U2036/YC (FAX1)                                      0.21      15.37 f
  U5/U2035/YC (FAX1)                                      0.21      15.58 f
  U5/U2034/YC (FAX1)                                      0.21      15.79 f
  U5/U2033/YC (FAX1)                                      0.21      16.01 f
  U5/U2032/YC (FAX1)                                      0.21      16.22 f
  U5/U2031/YC (FAX1)                                      0.21      16.43 f
  U5/U2030/YC (FAX1)                                      0.21      16.65 f
  U5/U2029/YC (FAX1)                                      0.21      16.86 f
  U5/U2028/YC (FAX1)                                      0.21      17.07 f
  U5/U2093/YC (FAX1)                                      0.21      17.29 f
  U5/U2094/YC (FAX1)                                      0.19      17.48 f
  U5/U2096/Y (XOR2X1)                                     0.13      17.61 r
  U5/U2097/Y (NAND2X1)                                    0.05      17.66 f
  U5/U2098/Y (OAI21X1)                                    0.06      17.72 r
  U5/PRODUCT[63] (mf_DW02_mult_2_stage_J1_15)             0.00      17.72 r
  mp04_reg[63]/D (DFFSR)                                  0.00      17.72 r
  data arrival time                                                 17.72

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (propagated)                        0.00      25.00
  clock uncertainty                                      -0.25      24.75
  mp04_reg[63]/CLK (DFFSR)                                0.00      24.75 r
  library setup time                                     -0.10      24.65
  data required time                                                24.65
  --------------------------------------------------------------------------
  data required time                                                24.65
  data arrival time                                                -17.72
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: U6/mult_x_1/clk_r_REG29_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mp05_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.70       0.70
  U6/mult_x_1/clk_r_REG29_S1/CLK (DFFPOSX1)               0.00       0.70 r
  U6/mult_x_1/clk_r_REG29_S1/Q (DFFPOSX1)                 0.92       1.62 r
  U6/U13/Y (INVX2)                                        0.95       2.57 f
  U6/U1861/Y (AOI22X1)                                    0.22       2.78 r
  U6/U1862/Y (NOR2X1)                                     0.41       3.19 f
  U6/U73/Y (INVX1)                                        0.17       3.36 r
  U6/U74/Y (INVX1)                                        0.57       3.93 f
  U6/U2022/Y (AOI22X1)                                    0.19       4.12 r
  U6/U2023/Y (OAI21X1)                                    0.07       4.19 f
  U6/U2024/Y (MUX2X1)                                     0.15       4.34 f
  U6/U2087/YC (HAX1)                                      0.18       4.53 f
  U6/U2086/YC (HAX1)                                      0.16       4.69 f
  U6/U2085/YC (FAX1)                                      0.21       4.90 f
  U6/U2084/YC (FAX1)                                      0.21       5.11 f
  U6/U2083/YC (FAX1)                                      0.21       5.33 f
  U6/U2082/YC (FAX1)                                      0.21       5.54 f
  U6/U2081/YC (FAX1)                                      0.21       5.76 f
  U6/U2080/YC (FAX1)                                      0.21       5.97 f
  U6/U2079/YC (FAX1)                                      0.21       6.18 f
  U6/U2078/YC (FAX1)                                      0.21       6.40 f
  U6/U2077/YC (FAX1)                                      0.21       6.61 f
  U6/U2076/YC (FAX1)                                      0.21       6.83 f
  U6/U2075/YC (FAX1)                                      0.21       7.04 f
  U6/U2074/YC (FAX1)                                      0.21       7.25 f
  U6/U2073/YC (FAX1)                                      0.21       7.47 f
  U6/U2072/YC (FAX1)                                      0.21       7.68 f
  U6/U2071/YC (FAX1)                                      0.21       7.89 f
  U6/U2070/YC (FAX1)                                      0.21       8.11 f
  U6/U2069/YC (FAX1)                                      0.21       8.32 f
  U6/U2068/YC (FAX1)                                      0.21       8.54 f
  U6/U2067/YC (FAX1)                                      0.21       8.75 f
  U6/U2066/YC (FAX1)                                      0.21       8.96 f
  U6/U2065/YC (FAX1)                                      0.21       9.18 f
  U6/U2064/YC (FAX1)                                      0.21       9.39 f
  U6/U2063/YC (FAX1)                                      0.21       9.61 f
  U6/U2062/YC (FAX1)                                      0.21       9.82 f
  U6/U2061/YC (FAX1)                                      0.21      10.03 f
  U6/U2060/YC (FAX1)                                      0.21      10.25 f
  U6/U2059/YC (FAX1)                                      0.21      10.46 f
  U6/U2058/YC (FAX1)                                      0.21      10.67 f
  U6/U2057/YC (FAX1)                                      0.21      10.89 f
  U6/U2056/YC (FAX1)                                      0.21      11.10 f
  U6/U2055/YC (FAX1)                                      0.21      11.32 f
  U6/U2054/YC (FAX1)                                      0.21      11.53 f
  U6/U2053/YC (FAX1)                                      0.21      11.74 f
  U6/U2052/YC (FAX1)                                      0.21      11.96 f
  U6/U2051/YC (FAX1)                                      0.21      12.17 f
  U6/U2050/YC (FAX1)                                      0.21      12.38 f
  U6/U2049/YC (FAX1)                                      0.21      12.60 f
  U6/U2048/YC (FAX1)                                      0.21      12.81 f
  U6/U2047/YC (FAX1)                                      0.21      13.02 f
  U6/U2046/YC (FAX1)                                      0.21      13.24 f
  U6/U2045/YC (FAX1)                                      0.21      13.45 f
  U6/U2044/YC (FAX1)                                      0.21      13.66 f
  U6/U2043/YC (FAX1)                                      0.21      13.87 f
  U6/U2042/YC (FAX1)                                      0.21      14.09 f
  U6/U2041/YC (FAX1)                                      0.21      14.30 f
  U6/U2040/YC (FAX1)                                      0.21      14.51 f
  U6/U2039/YC (FAX1)                                      0.21      14.73 f
  U6/U2038/YC (FAX1)                                      0.21      14.94 f
  U6/U2037/YC (FAX1)                                      0.21      15.15 f
  U6/U2036/YC (FAX1)                                      0.21      15.37 f
  U6/U2035/YC (FAX1)                                      0.21      15.58 f
  U6/U2034/YC (FAX1)                                      0.21      15.79 f
  U6/U2033/YC (FAX1)                                      0.21      16.01 f
  U6/U2032/YC (FAX1)                                      0.21      16.22 f
  U6/U2031/YC (FAX1)                                      0.21      16.43 f
  U6/U2030/YC (FAX1)                                      0.21      16.65 f
  U6/U2029/YC (FAX1)                                      0.21      16.86 f
  U6/U2028/YC (FAX1)                                      0.21      17.07 f
  U6/U2093/YC (FAX1)                                      0.21      17.29 f
  U6/U2094/YC (FAX1)                                      0.19      17.48 f
  U6/U2096/Y (XOR2X1)                                     0.13      17.61 r
  U6/U2097/Y (NAND2X1)                                    0.05      17.66 f
  U6/U2098/Y (OAI21X1)                                    0.06      17.72 r
  U6/PRODUCT[63] (mf_DW02_mult_2_stage_J1_14)             0.00      17.72 r
  mp05_reg[63]/D (DFFSR)                                  0.00      17.72 r
  data arrival time                                                 17.72

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (propagated)                        0.00      25.00
  clock uncertainty                                      -0.25      24.75
  mp05_reg[63]/CLK (DFFSR)                                0.00      24.75 r
  library setup time                                     -0.10      24.65
  data required time                                                24.65
  --------------------------------------------------------------------------
  data required time                                                24.65
  data arrival time                                                -17.72
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: U7/mult_x_1/clk_r_REG29_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mp06_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.70       0.70
  U7/mult_x_1/clk_r_REG29_S1/CLK (DFFPOSX1)               0.00       0.70 r
  U7/mult_x_1/clk_r_REG29_S1/Q (DFFPOSX1)                 0.92       1.62 r
  U7/U17/Y (INVX2)                                        0.95       2.57 f
  U7/U1859/Y (AOI22X1)                                    0.22       2.78 r
  U7/U1860/Y (NOR2X1)                                     0.41       3.19 f
  U7/U79/Y (INVX1)                                        0.17       3.36 r
  U7/U1861/Y (INVX1)                                      0.57       3.93 f
  U7/U2022/Y (AOI22X1)                                    0.19       4.12 r
  U7/U2023/Y (OAI21X1)                                    0.07       4.19 f
  U7/U2024/Y (MUX2X1)                                     0.15       4.34 f
  U7/U2087/YC (HAX1)                                      0.18       4.53 f
  U7/U2086/YC (HAX1)                                      0.16       4.69 f
  U7/U2085/YC (FAX1)                                      0.21       4.90 f
  U7/U2084/YC (FAX1)                                      0.21       5.11 f
  U7/U2083/YC (FAX1)                                      0.21       5.33 f
  U7/U2082/YC (FAX1)                                      0.21       5.54 f
  U7/U2081/YC (FAX1)                                      0.21       5.76 f
  U7/U2080/YC (FAX1)                                      0.21       5.97 f
  U7/U2079/YC (FAX1)                                      0.21       6.18 f
  U7/U2078/YC (FAX1)                                      0.21       6.40 f
  U7/U2077/YC (FAX1)                                      0.21       6.61 f
  U7/U2076/YC (FAX1)                                      0.21       6.83 f
  U7/U2075/YC (FAX1)                                      0.21       7.04 f
  U7/U2074/YC (FAX1)                                      0.21       7.25 f
  U7/U2073/YC (FAX1)                                      0.21       7.47 f
  U7/U2072/YC (FAX1)                                      0.21       7.68 f
  U7/U2071/YC (FAX1)                                      0.21       7.89 f
  U7/U2070/YC (FAX1)                                      0.21       8.11 f
  U7/U2069/YC (FAX1)                                      0.21       8.32 f
  U7/U2068/YC (FAX1)                                      0.21       8.54 f
  U7/U2067/YC (FAX1)                                      0.21       8.75 f
  U7/U2066/YC (FAX1)                                      0.21       8.96 f
  U7/U2065/YC (FAX1)                                      0.21       9.18 f
  U7/U2064/YC (FAX1)                                      0.21       9.39 f
  U7/U2063/YC (FAX1)                                      0.21       9.61 f
  U7/U2062/YC (FAX1)                                      0.21       9.82 f
  U7/U2061/YC (FAX1)                                      0.21      10.03 f
  U7/U2060/YC (FAX1)                                      0.21      10.25 f
  U7/U2059/YC (FAX1)                                      0.21      10.46 f
  U7/U2058/YC (FAX1)                                      0.21      10.67 f
  U7/U2057/YC (FAX1)                                      0.21      10.89 f
  U7/U2056/YC (FAX1)                                      0.21      11.10 f
  U7/U2055/YC (FAX1)                                      0.21      11.32 f
  U7/U2054/YC (FAX1)                                      0.21      11.53 f
  U7/U2053/YC (FAX1)                                      0.21      11.74 f
  U7/U2052/YC (FAX1)                                      0.21      11.96 f
  U7/U2051/YC (FAX1)                                      0.21      12.17 f
  U7/U2050/YC (FAX1)                                      0.21      12.38 f
  U7/U2049/YC (FAX1)                                      0.21      12.60 f
  U7/U2048/YC (FAX1)                                      0.21      12.81 f
  U7/U2047/YC (FAX1)                                      0.21      13.02 f
  U7/U2046/YC (FAX1)                                      0.21      13.24 f
  U7/U2045/YC (FAX1)                                      0.21      13.45 f
  U7/U2044/YC (FAX1)                                      0.21      13.66 f
  U7/U2043/YC (FAX1)                                      0.21      13.87 f
  U7/U2042/YC (FAX1)                                      0.21      14.09 f
  U7/U2041/YC (FAX1)                                      0.21      14.30 f
  U7/U2040/YC (FAX1)                                      0.21      14.51 f
  U7/U2039/YC (FAX1)                                      0.21      14.73 f
  U7/U2038/YC (FAX1)                                      0.21      14.94 f
  U7/U2037/YC (FAX1)                                      0.21      15.15 f
  U7/U2036/YC (FAX1)                                      0.21      15.37 f
  U7/U2035/YC (FAX1)                                      0.21      15.58 f
  U7/U2034/YC (FAX1)                                      0.21      15.79 f
  U7/U2033/YC (FAX1)                                      0.21      16.01 f
  U7/U2032/YC (FAX1)                                      0.21      16.22 f
  U7/U2031/YC (FAX1)                                      0.21      16.43 f
  U7/U2030/YC (FAX1)                                      0.21      16.65 f
  U7/U2029/YC (FAX1)                                      0.21      16.86 f
  U7/U2028/YC (FAX1)                                      0.21      17.07 f
  U7/U2093/YC (FAX1)                                      0.21      17.29 f
  U7/U2094/YC (FAX1)                                      0.19      17.48 f
  U7/U2096/Y (XOR2X1)                                     0.13      17.61 r
  U7/U2097/Y (NAND2X1)                                    0.05      17.66 f
  U7/U2098/Y (OAI21X1)                                    0.06      17.72 r
  U7/PRODUCT[63] (mf_DW02_mult_2_stage_J1_13)             0.00      17.72 r
  mp06_reg[63]/D (DFFSR)                                  0.00      17.72 r
  data arrival time                                                 17.72

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (propagated)                        0.00      25.00
  clock uncertainty                                      -0.25      24.75
  mp06_reg[63]/CLK (DFFSR)                                0.00      24.75 r
  library setup time                                     -0.10      24.65
  data required time                                                24.65
  --------------------------------------------------------------------------
  data required time                                                24.65
  data arrival time                                                -17.72
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: U8/mult_x_1/clk_r_REG29_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mp07_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.70       0.70
  U8/mult_x_1/clk_r_REG29_S1/CLK (DFFPOSX1)               0.00       0.70 r
  U8/mult_x_1/clk_r_REG29_S1/Q (DFFPOSX1)                 0.92       1.62 r
  U8/U14/Y (INVX2)                                        0.95       2.57 f
  U8/U1859/Y (AOI22X1)                                    0.22       2.78 r
  U8/U1860/Y (NOR2X1)                                     0.41       3.19 f
  U8/U74/Y (INVX1)                                        0.17       3.36 r
  U8/U1861/Y (INVX1)                                      0.57       3.93 f
  U8/U2022/Y (AOI22X1)                                    0.19       4.12 r
  U8/U2023/Y (OAI21X1)                                    0.07       4.19 f
  U8/U2024/Y (MUX2X1)                                     0.15       4.34 f
  U8/U2087/YC (HAX1)                                      0.18       4.53 f
  U8/U2086/YC (HAX1)                                      0.16       4.69 f
  U8/U2085/YC (FAX1)                                      0.21       4.90 f
  U8/U2084/YC (FAX1)                                      0.21       5.11 f
  U8/U2083/YC (FAX1)                                      0.21       5.33 f
  U8/U2082/YC (FAX1)                                      0.21       5.54 f
  U8/U2081/YC (FAX1)                                      0.21       5.76 f
  U8/U2080/YC (FAX1)                                      0.21       5.97 f
  U8/U2079/YC (FAX1)                                      0.21       6.18 f
  U8/U2078/YC (FAX1)                                      0.21       6.40 f
  U8/U2077/YC (FAX1)                                      0.21       6.61 f
  U8/U2076/YC (FAX1)                                      0.21       6.83 f
  U8/U2075/YC (FAX1)                                      0.21       7.04 f
  U8/U2074/YC (FAX1)                                      0.21       7.25 f
  U8/U2073/YC (FAX1)                                      0.21       7.47 f
  U8/U2072/YC (FAX1)                                      0.21       7.68 f
  U8/U2071/YC (FAX1)                                      0.21       7.89 f
  U8/U2070/YC (FAX1)                                      0.21       8.11 f
  U8/U2069/YC (FAX1)                                      0.21       8.32 f
  U8/U2068/YC (FAX1)                                      0.21       8.54 f
  U8/U2067/YC (FAX1)                                      0.21       8.75 f
  U8/U2066/YC (FAX1)                                      0.21       8.96 f
  U8/U2065/YC (FAX1)                                      0.21       9.18 f
  U8/U2064/YC (FAX1)                                      0.21       9.39 f
  U8/U2063/YC (FAX1)                                      0.21       9.61 f
  U8/U2062/YC (FAX1)                                      0.21       9.82 f
  U8/U2061/YC (FAX1)                                      0.21      10.03 f
  U8/U2060/YC (FAX1)                                      0.21      10.25 f
  U8/U2059/YC (FAX1)                                      0.21      10.46 f
  U8/U2058/YC (FAX1)                                      0.21      10.67 f
  U8/U2057/YC (FAX1)                                      0.21      10.89 f
  U8/U2056/YC (FAX1)                                      0.21      11.10 f
  U8/U2055/YC (FAX1)                                      0.21      11.32 f
  U8/U2054/YC (FAX1)                                      0.21      11.53 f
  U8/U2053/YC (FAX1)                                      0.21      11.74 f
  U8/U2052/YC (FAX1)                                      0.21      11.96 f
  U8/U2051/YC (FAX1)                                      0.21      12.17 f
  U8/U2050/YC (FAX1)                                      0.21      12.38 f
  U8/U2049/YC (FAX1)                                      0.21      12.60 f
  U8/U2048/YC (FAX1)                                      0.21      12.81 f
  U8/U2047/YC (FAX1)                                      0.21      13.02 f
  U8/U2046/YC (FAX1)                                      0.21      13.24 f
  U8/U2045/YC (FAX1)                                      0.21      13.45 f
  U8/U2044/YC (FAX1)                                      0.21      13.66 f
  U8/U2043/YC (FAX1)                                      0.21      13.87 f
  U8/U2042/YC (FAX1)                                      0.21      14.09 f
  U8/U2041/YC (FAX1)                                      0.21      14.30 f
  U8/U2040/YC (FAX1)                                      0.21      14.51 f
  U8/U2039/YC (FAX1)                                      0.21      14.73 f
  U8/U2038/YC (FAX1)                                      0.21      14.94 f
  U8/U2037/YC (FAX1)                                      0.21      15.15 f
  U8/U2036/YC (FAX1)                                      0.21      15.37 f
  U8/U2035/YC (FAX1)                                      0.21      15.58 f
  U8/U2034/YC (FAX1)                                      0.21      15.79 f
  U8/U2033/YC (FAX1)                                      0.21      16.01 f
  U8/U2032/YC (FAX1)                                      0.21      16.22 f
  U8/U2031/YC (FAX1)                                      0.21      16.43 f
  U8/U2030/YC (FAX1)                                      0.21      16.65 f
  U8/U2029/YC (FAX1)                                      0.21      16.86 f
  U8/U2028/YC (FAX1)                                      0.21      17.07 f
  U8/U2093/YC (FAX1)                                      0.21      17.29 f
  U8/U2094/YC (FAX1)                                      0.19      17.48 f
  U8/U2096/Y (XOR2X1)                                     0.13      17.61 r
  U8/U2097/Y (NAND2X1)                                    0.05      17.66 f
  U8/U2098/Y (OAI21X1)                                    0.06      17.72 r
  U8/PRODUCT[63] (mf_DW02_mult_2_stage_J1_12)             0.00      17.72 r
  mp07_reg[63]/D (DFFSR)                                  0.00      17.72 r
  data arrival time                                                 17.72

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (propagated)                        0.00      25.00
  clock uncertainty                                      -0.25      24.75
  mp07_reg[63]/CLK (DFFSR)                                0.00      24.75 r
  library setup time                                     -0.10      24.65
  data required time                                                24.65
  --------------------------------------------------------------------------
  data required time                                                24.65
  data arrival time                                                -17.72
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: U9/mult_x_1/clk_r_REG29_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mp08_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.70       0.70
  U9/mult_x_1/clk_r_REG29_S1/CLK (DFFPOSX1)               0.00       0.70 r
  U9/mult_x_1/clk_r_REG29_S1/Q (DFFPOSX1)                 0.92       1.62 r
  U9/U11/Y (INVX2)                                        0.95       2.57 f
  U9/U1861/Y (AOI22X1)                                    0.22       2.78 r
  U9/U1862/Y (NOR2X1)                                     0.41       3.19 f
  U9/U76/Y (INVX1)                                        0.17       3.36 r
  U9/U77/Y (INVX1)                                        0.57       3.93 f
  U9/U2022/Y (AOI22X1)                                    0.19       4.12 r
  U9/U2023/Y (OAI21X1)                                    0.07       4.19 f
  U9/U2024/Y (MUX2X1)                                     0.15       4.34 f
  U9/U2087/YC (HAX1)                                      0.18       4.53 f
  U9/U2086/YC (HAX1)                                      0.16       4.69 f
  U9/U2085/YC (FAX1)                                      0.21       4.90 f
  U9/U2084/YC (FAX1)                                      0.21       5.11 f
  U9/U2083/YC (FAX1)                                      0.21       5.33 f
  U9/U2082/YC (FAX1)                                      0.21       5.54 f
  U9/U2081/YC (FAX1)                                      0.21       5.76 f
  U9/U2080/YC (FAX1)                                      0.21       5.97 f
  U9/U2079/YC (FAX1)                                      0.21       6.18 f
  U9/U2078/YC (FAX1)                                      0.21       6.40 f
  U9/U2077/YC (FAX1)                                      0.21       6.61 f
  U9/U2076/YC (FAX1)                                      0.21       6.83 f
  U9/U2075/YC (FAX1)                                      0.21       7.04 f
  U9/U2074/YC (FAX1)                                      0.21       7.25 f
  U9/U2073/YC (FAX1)                                      0.21       7.47 f
  U9/U2072/YC (FAX1)                                      0.21       7.68 f
  U9/U2071/YC (FAX1)                                      0.21       7.89 f
  U9/U2070/YC (FAX1)                                      0.21       8.11 f
  U9/U2069/YC (FAX1)                                      0.21       8.32 f
  U9/U2068/YC (FAX1)                                      0.21       8.54 f
  U9/U2067/YC (FAX1)                                      0.21       8.75 f
  U9/U2066/YC (FAX1)                                      0.21       8.96 f
  U9/U2065/YC (FAX1)                                      0.21       9.18 f
  U9/U2064/YC (FAX1)                                      0.21       9.39 f
  U9/U2063/YC (FAX1)                                      0.21       9.61 f
  U9/U2062/YC (FAX1)                                      0.21       9.82 f
  U9/U2061/YC (FAX1)                                      0.21      10.03 f
  U9/U2060/YC (FAX1)                                      0.21      10.25 f
  U9/U2059/YC (FAX1)                                      0.21      10.46 f
  U9/U2058/YC (FAX1)                                      0.21      10.67 f
  U9/U2057/YC (FAX1)                                      0.21      10.89 f
  U9/U2056/YC (FAX1)                                      0.21      11.10 f
  U9/U2055/YC (FAX1)                                      0.21      11.32 f
  U9/U2054/YC (FAX1)                                      0.21      11.53 f
  U9/U2053/YC (FAX1)                                      0.21      11.74 f
  U9/U2052/YC (FAX1)                                      0.21      11.96 f
  U9/U2051/YC (FAX1)                                      0.21      12.17 f
  U9/U2050/YC (FAX1)                                      0.21      12.38 f
  U9/U2049/YC (FAX1)                                      0.21      12.60 f
  U9/U2048/YC (FAX1)                                      0.21      12.81 f
  U9/U2047/YC (FAX1)                                      0.21      13.02 f
  U9/U2046/YC (FAX1)                                      0.21      13.24 f
  U9/U2045/YC (FAX1)                                      0.21      13.45 f
  U9/U2044/YC (FAX1)                                      0.21      13.66 f
  U9/U2043/YC (FAX1)                                      0.21      13.87 f
  U9/U2042/YC (FAX1)                                      0.21      14.09 f
  U9/U2041/YC (FAX1)                                      0.21      14.30 f
  U9/U2040/YC (FAX1)                                      0.21      14.51 f
  U9/U2039/YC (FAX1)                                      0.21      14.73 f
  U9/U2038/YC (FAX1)                                      0.21      14.94 f
  U9/U2037/YC (FAX1)                                      0.21      15.15 f
  U9/U2036/YC (FAX1)                                      0.21      15.37 f
  U9/U2035/YC (FAX1)                                      0.21      15.58 f
  U9/U2034/YC (FAX1)                                      0.21      15.79 f
  U9/U2033/YC (FAX1)                                      0.21      16.01 f
  U9/U2032/YC (FAX1)                                      0.21      16.22 f
  U9/U2031/YC (FAX1)                                      0.21      16.43 f
  U9/U2030/YC (FAX1)                                      0.21      16.65 f
  U9/U2029/YC (FAX1)                                      0.21      16.86 f
  U9/U2028/YC (FAX1)                                      0.21      17.07 f
  U9/U2093/YC (FAX1)                                      0.21      17.29 f
  U9/U2094/YC (FAX1)                                      0.19      17.48 f
  U9/U2096/Y (XOR2X1)                                     0.13      17.61 r
  U9/U2097/Y (NAND2X1)                                    0.05      17.66 f
  U9/U2098/Y (OAI21X1)                                    0.06      17.72 r
  U9/PRODUCT[63] (mf_DW02_mult_2_stage_J1_11)             0.00      17.72 r
  mp08_reg[63]/D (DFFSR)                                  0.00      17.72 r
  data arrival time                                                 17.72

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (propagated)                        0.00      25.00
  clock uncertainty                                      -0.25      24.75
  mp08_reg[63]/CLK (DFFSR)                                0.00      24.75 r
  library setup time                                     -0.10      24.65
  data required time                                                24.65
  --------------------------------------------------------------------------
  data required time                                                24.65
  data arrival time                                                -17.72
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: U10/mult_x_1/clk_r_REG29_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mp09_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.70       0.70
  U10/mult_x_1/clk_r_REG29_S1/CLK (DFFPOSX1)              0.00       0.70 r
  U10/mult_x_1/clk_r_REG29_S1/Q (DFFPOSX1)                0.92       1.62 r
  U10/U10/Y (INVX2)                                       0.95       2.57 f
  U10/U1859/Y (AOI22X1)                                   0.22       2.78 r
  U10/U1860/Y (NOR2X1)                                    0.41       3.19 f
  U10/U71/Y (INVX1)                                       0.17       3.36 r
  U10/U1861/Y (INVX1)                                     0.57       3.93 f
  U10/U2022/Y (AOI22X1)                                   0.19       4.12 r
  U10/U2023/Y (OAI21X1)                                   0.07       4.19 f
  U10/U2024/Y (MUX2X1)                                    0.15       4.34 f
  U10/U2087/YC (HAX1)                                     0.18       4.53 f
  U10/U2086/YC (HAX1)                                     0.16       4.69 f
  U10/U2085/YC (FAX1)                                     0.21       4.90 f
  U10/U2084/YC (FAX1)                                     0.21       5.11 f
  U10/U2083/YC (FAX1)                                     0.21       5.33 f
  U10/U2082/YC (FAX1)                                     0.21       5.54 f
  U10/U2081/YC (FAX1)                                     0.21       5.76 f
  U10/U2080/YC (FAX1)                                     0.21       5.97 f
  U10/U2079/YC (FAX1)                                     0.21       6.18 f
  U10/U2078/YC (FAX1)                                     0.21       6.40 f
  U10/U2077/YC (FAX1)                                     0.21       6.61 f
  U10/U2076/YC (FAX1)                                     0.21       6.83 f
  U10/U2075/YC (FAX1)                                     0.21       7.04 f
  U10/U2074/YC (FAX1)                                     0.21       7.25 f
  U10/U2073/YC (FAX1)                                     0.21       7.47 f
  U10/U2072/YC (FAX1)                                     0.21       7.68 f
  U10/U2071/YC (FAX1)                                     0.21       7.89 f
  U10/U2070/YC (FAX1)                                     0.21       8.11 f
  U10/U2069/YC (FAX1)                                     0.21       8.32 f
  U10/U2068/YC (FAX1)                                     0.21       8.54 f
  U10/U2067/YC (FAX1)                                     0.21       8.75 f
  U10/U2066/YC (FAX1)                                     0.21       8.96 f
  U10/U2065/YC (FAX1)                                     0.21       9.18 f
  U10/U2064/YC (FAX1)                                     0.21       9.39 f
  U10/U2063/YC (FAX1)                                     0.21       9.61 f
  U10/U2062/YC (FAX1)                                     0.21       9.82 f
  U10/U2061/YC (FAX1)                                     0.21      10.03 f
  U10/U2060/YC (FAX1)                                     0.21      10.25 f
  U10/U2059/YC (FAX1)                                     0.21      10.46 f
  U10/U2058/YC (FAX1)                                     0.21      10.67 f
  U10/U2057/YC (FAX1)                                     0.21      10.89 f
  U10/U2056/YC (FAX1)                                     0.21      11.10 f
  U10/U2055/YC (FAX1)                                     0.21      11.32 f
  U10/U2054/YC (FAX1)                                     0.21      11.53 f
  U10/U2053/YC (FAX1)                                     0.21      11.74 f
  U10/U2052/YC (FAX1)                                     0.21      11.96 f
  U10/U2051/YC (FAX1)                                     0.21      12.17 f
  U10/U2050/YC (FAX1)                                     0.21      12.38 f
  U10/U2049/YC (FAX1)                                     0.21      12.60 f
  U10/U2048/YC (FAX1)                                     0.21      12.81 f
  U10/U2047/YC (FAX1)                                     0.21      13.02 f
  U10/U2046/YC (FAX1)                                     0.21      13.24 f
  U10/U2045/YC (FAX1)                                     0.21      13.45 f
  U10/U2044/YC (FAX1)                                     0.21      13.66 f
  U10/U2043/YC (FAX1)                                     0.21      13.87 f
  U10/U2042/YC (FAX1)                                     0.21      14.09 f
  U10/U2041/YC (FAX1)                                     0.21      14.30 f
  U10/U2040/YC (FAX1)                                     0.21      14.51 f
  U10/U2039/YC (FAX1)                                     0.21      14.73 f
  U10/U2038/YC (FAX1)                                     0.21      14.94 f
  U10/U2037/YC (FAX1)                                     0.21      15.15 f
  U10/U2036/YC (FAX1)                                     0.21      15.37 f
  U10/U2035/YC (FAX1)                                     0.21      15.58 f
  U10/U2034/YC (FAX1)                                     0.21      15.79 f
  U10/U2033/YC (FAX1)                                     0.21      16.01 f
  U10/U2032/YC (FAX1)                                     0.21      16.22 f
  U10/U2031/YC (FAX1)                                     0.21      16.43 f
  U10/U2030/YC (FAX1)                                     0.21      16.65 f
  U10/U2029/YC (FAX1)                                     0.21      16.86 f
  U10/U2028/YC (FAX1)                                     0.21      17.07 f
  U10/U2093/YC (FAX1)                                     0.21      17.29 f
  U10/U2094/YC (FAX1)                                     0.19      17.48 f
  U10/U2096/Y (XOR2X1)                                    0.13      17.61 r
  U10/U2097/Y (NAND2X1)                                   0.05      17.66 f
  U10/U2098/Y (OAI21X1)                                   0.06      17.72 r
  U10/PRODUCT[63] (mf_DW02_mult_2_stage_J1_10)            0.00      17.72 r
  mp09_reg[63]/D (DFFSR)                                  0.00      17.72 r
  data arrival time                                                 17.72

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (propagated)                        0.00      25.00
  clock uncertainty                                      -0.25      24.75
  mp09_reg[63]/CLK (DFFSR)                                0.00      24.75 r
  library setup time                                     -0.10      24.65
  data required time                                                24.65
  --------------------------------------------------------------------------
  data required time                                                24.65
  data arrival time                                                -17.72
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


1
write -hierarchy -format verilog -output mf_gates.v
Writing verilog file '/home/014538550@SJSUAD.SJSU.EDU/287/pnrhw/mf_gates.v'.
1
write_sdc mf_gates.sdc
1
quit

Thank you...
