//Digital Clock
module DigClock(clk,rst,SECONDS,MINUTES,HOURS);
 	input clk,rst;
	output reg [5:0] SECONDS, MINUTES;
	output reg [4:0] HOURS;
 	always @(posedge clk , posedge rst)
 	begin
		if(rst)
 		begin
 			SECONDS<=0;
 			MINUTES<=0;
 			HOURS<=0;
 		end
 		else if(clk)
 		begin
 			SECONDS<=SECONDS+1;
 			if (SECONDS==60)
 			begin
 				MINUTES<=MINUTES+1;
 				SECONDS<=0;
 				if(MINUTES==60)
 				begin
 					HOURS<=HOURS+1;
 					MINUTES<=0;
 					if (HOURS==24)
 						HOURS<=0;
 				end
 			end
 		end
 	end
endmodule

