INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_1/Repositorio/Repositorio1/lab1-g03/Lab1_Andrey/Lab1_Andrey.srcs/sources_1/new/tb_module_7seg_deco.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_module_7seg_deco
