TimeQuest Timing Analyzer report for M3
Thu Jun 18 14:53:25 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'FPGA_CLK'
 13. Hold: 'FPGA_CLK'
 14. Recovery: 'FPGA_CLK'
 15. Removal: 'FPGA_CLK'
 16. Minimum Pulse Width: 'FPGA_CLK'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Setup Transfers
 24. Hold Transfers
 25. Recovery Transfers
 26. Removal Transfers
 27. Report TCCS
 28. Report RSKM
 29. Unconstrained Paths
 30. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; M3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C8F256C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; M3.sdc        ; OK     ; Thu Jun 18 14:53:23 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; FPGA_CLK   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+------------------------------------------------+
; Fmax Summary                                   ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 9.57 MHz ; 9.57 MHz        ; FPGA_CLK   ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Setup Summary                      ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; FPGA_CLK ; -94.527 ; -1166.506     ;
+----------+---------+---------------+


+----------------------------------+
; Hold Summary                     ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 0.499 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Recovery Summary                 ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 6.575 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Removal Summary                  ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 2.315 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Minimum Pulse Width Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 1.933 ; 0.000         ;
+----------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                          ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -94.527 ; host_itf:inst10|my_clk_cnt[0]                                                                                                                      ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 106.194    ;
; -94.450 ; host_itf:inst10|my_clk_cnt[1]                                                                                                                      ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 106.117    ;
; -94.365 ; host_itf:inst10|my_clk_cnt[2]                                                                                                                      ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 106.032    ;
; -94.329 ; host_itf:inst10|my_clk_cnt[3]                                                                                                                      ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 105.996    ;
; -94.194 ; host_itf:inst10|my_clk_cnt[4]                                                                                                                      ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 105.861    ;
; -94.158 ; host_itf:inst10|my_clk_cnt[5]                                                                                                                      ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 105.825    ;
; -94.072 ; host_itf:inst10|my_clk_cnt[6]                                                                                                                      ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 105.739    ;
; -93.942 ; host_itf:inst10|my_clk_cnt[7]                                                                                                                      ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 105.609    ;
; -93.795 ; host_itf:inst10|my_clk_cnt[8]                                                                                                                      ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 105.462    ;
; -93.659 ; host_itf:inst10|my_clk_cnt[9]                                                                                                                      ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 105.326    ;
; -93.623 ; host_itf:inst10|my_clk_cnt[10]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 105.290    ;
; -93.488 ; host_itf:inst10|my_clk_cnt[11]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 105.155    ;
; -93.452 ; host_itf:inst10|my_clk_cnt[12]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 105.119    ;
; -93.316 ; host_itf:inst10|my_clk_cnt[13]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 104.983    ;
; -93.230 ; host_itf:inst10|my_clk_cnt[14]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 104.897    ;
; -93.164 ; host_itf:inst10|my_clk_cnt[15]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.627      ; 104.831    ;
; -92.939 ; host_itf:inst10|my_clk_cnt[16]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 104.625    ;
; -92.862 ; host_itf:inst10|my_clk_cnt[17]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 104.548    ;
; -92.777 ; host_itf:inst10|my_clk_cnt[18]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 104.463    ;
; -92.741 ; host_itf:inst10|my_clk_cnt[19]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 104.427    ;
; -92.606 ; host_itf:inst10|my_clk_cnt[20]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 104.292    ;
; -92.570 ; host_itf:inst10|my_clk_cnt[21]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 104.256    ;
; -92.484 ; host_itf:inst10|my_clk_cnt[22]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 104.170    ;
; -92.354 ; host_itf:inst10|my_clk_cnt[23]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 104.040    ;
; -92.207 ; host_itf:inst10|my_clk_cnt[24]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 103.893    ;
; -92.071 ; host_itf:inst10|my_clk_cnt[25]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 103.757    ;
; -92.035 ; host_itf:inst10|my_clk_cnt[26]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 103.721    ;
; -91.900 ; host_itf:inst10|my_clk_cnt[27]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 103.586    ;
; -91.864 ; host_itf:inst10|my_clk_cnt[28]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 103.550    ;
; -91.728 ; host_itf:inst10|my_clk_cnt[29]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 103.414    ;
; -91.642 ; host_itf:inst10|my_clk_cnt[30]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 103.328    ;
; -90.739 ; host_itf:inst10|my_clk_cnt[31]                                                                                                                     ; host_itf:inst10|seg_clk                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.646      ; 102.425    ;
; -3.936  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[20]                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.973     ;
; -3.896  ; processor:inst7|sum[27]                                                                                                                            ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.014     ; 13.922     ;
; -3.730  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT1 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[26]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.680     ;
; -3.723  ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[17]                                      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.004     ; 13.759     ;
; -3.716  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT1 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[30]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.666     ;
; -3.716  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[26]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.666     ;
; -3.702  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[30]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.652     ;
; -3.686  ; processor:inst7|s_constK[16]                                                                                                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 13.726     ;
; -3.679  ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[20]                                      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.716     ;
; -3.672  ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[13]                                      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.004     ; 13.708     ;
; -3.672  ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[18]                                      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.004     ; 13.708     ;
; -3.668  ; processor:inst7|sum[22]                                                                                                                            ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.015     ; 13.693     ;
; -3.667  ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[21]                                      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.704     ;
; -3.656  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[21]                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.693     ;
; -3.642  ; processor:inst7|sum[25]                                                                                                                            ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.015     ; 13.667     ;
; -3.633  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT1 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[29]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.583     ;
; -3.622  ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[14]                                      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.004     ; 13.658     ;
; -3.619  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[29]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.569     ;
; -3.589  ; processor:inst7|sum[20]                                                                                                                            ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.015     ; 13.614     ;
; -3.584  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT1 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 13.513     ;
; -3.570  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 13.499     ;
; -3.566  ; processor:inst7|sum[30]                                                                                                                            ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.593     ;
; -3.555  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[1]                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.012     ; 13.583     ;
; -3.551  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT1 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[28]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.501     ;
; -3.539  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT3 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[26]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.489     ;
; -3.537  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[28]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.487     ;
; -3.529  ; processor:inst7|s_constK[24]                                                                                                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2]             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.011     ; 13.558     ;
; -3.526  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[26]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.476     ;
; -3.525  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT3 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[30]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.475     ;
; -3.517  ; processor:inst7|sum[29]                                                                                                                            ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.544     ;
; -3.512  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[30]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.462     ;
; -3.510  ; processor:inst7|s_constK[24]                                                                                                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[5]             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.537     ;
; -3.507  ; processor:inst7|s_constK[24]                                                                                                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[5]             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.534     ;
; -3.502  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT1 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[28]~_Duplicate_1 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 13.431     ;
; -3.488  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[28]~_Duplicate_1 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 13.417     ;
; -3.461  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[8]                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.019      ; 13.520     ;
; -3.458  ; processor:inst7|sum[27]                                                                                                                            ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|datab_man_dffe1[2]               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.002      ; 13.500     ;
; -3.455  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT1 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[27]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.405     ;
; -3.449  ; processor:inst7|s_constK[25]                                                                                                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2]             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.011     ; 13.478     ;
; -3.442  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT3 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[29]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.392     ;
; -3.441  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[27]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.391     ;
; -3.440  ; processor:inst7|sum[3]                                                                                                                             ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.016     ; 13.464     ;
; -3.440  ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[0]                                       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.012     ; 13.468     ;
; -3.430  ; processor:inst7|s_constK[25]                                                                                                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[5]             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.457     ;
; -3.429  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[29]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.379     ;
; -3.427  ; processor:inst7|s_constK[25]                                                                                                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[5]             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.454     ;
; -3.426  ; processor:inst7|s_constK[28]                                                                                                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 13.457     ;
; -3.418  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[2]                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.012     ; 13.446     ;
; -3.407  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[14]                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.019      ; 13.466     ;
; -3.406  ; processor:inst7|sum[23]                                                                                                                            ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.015     ; 13.431     ;
; -3.403  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[10]                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.019      ; 13.462     ;
; -3.399  ; processor:inst7|sum[5]                                                                                                                             ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.016     ; 13.423     ;
; -3.398  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT1 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[23]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.348     ;
; -3.394  ; processor:inst7|s_constK[11]                                                                                                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 13.433     ;
; -3.393  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT3 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 13.322     ;
; -3.385  ; processor:inst7|s_constK[29]                                                                                                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 13.416     ;
; -3.384  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[23]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.334     ;
; -3.383  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[26]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.005      ; 13.326     ;
; -3.380  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 13.309     ;
; -3.372  ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[16]                                      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|sticky_bit_dffe1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.004     ; 13.408     ;
; -3.369  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[30]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.005      ; 13.312     ;
; -3.368  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT3   ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.020     ; 13.286     ;
; -3.364  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[19]                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.401     ;
; -3.360  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT3 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[28]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.310     ;
; -3.355  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[11]                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.019      ; 13.414     ;
; -3.347  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl3_taylor_prod|mult_h8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl3_taylor_prod_dffe12[28]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.012      ; 13.297     ;
; -3.347  ; processor:inst7|s_constK[12]                                                                                                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 13.386     ;
; -3.341  ; processor:inst7|s_constK[18]                                                                                                                       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 13.381     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; host_itf:inst10|seg_clk                                                                                                                                                                                 ; host_itf:inst10|seg_clk                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|state.IDLE                                                                                                                                                                              ; processor:inst7|state.IDLE                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[31]                                                                                                                                                                                 ; processor:inst7|sum[31]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|state.COMPLETE                                                                                                                                                                          ; processor:inst7|state.COMPLETE                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|state.RUNNING                                                                                                                                                                           ; processor:inst7|state.RUNNING                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[24]                                                                                                                                                                                 ; processor:inst7|sum[24]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[25]                                                                                                                                                                                 ; processor:inst7|sum[25]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[23]                                                                                                                                                                                 ; processor:inst7|sum[23]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[26]                                                                                                                                                                                 ; processor:inst7|sum[26]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[27]                                                                                                                                                                                 ; processor:inst7|sum[27]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[0]                                                                                                                                                                                  ; processor:inst7|sum[0]                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[1]                                                                                                                                                                                  ; processor:inst7|sum[1]                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[2]                                                                                                                                                                                  ; processor:inst7|sum[2]                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[22]                                                                                                                                                                                 ; processor:inst7|sum[22]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[20]                                                                                                                                                                                 ; processor:inst7|sum[20]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[19]                                                                                                                                                                                 ; processor:inst7|sum[19]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[21]                                                                                                                                                                                 ; processor:inst7|sum[21]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[18]                                                                                                                                                                                 ; processor:inst7|sum[18]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[17]                                                                                                                                                                                 ; processor:inst7|sum[17]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[16]                                                                                                                                                                                 ; processor:inst7|sum[16]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[15]                                                                                                                                                                                 ; processor:inst7|sum[15]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[10]                                                                                                                                                                                 ; processor:inst7|sum[10]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[7]                                                                                                                                                                                  ; processor:inst7|sum[7]                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[8]                                                                                                                                                                                  ; processor:inst7|sum[8]                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[9]                                                                                                                                                                                  ; processor:inst7|sum[9]                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[13]                                                                                                                                                                                 ; processor:inst7|sum[13]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[12]                                                                                                                                                                                 ; processor:inst7|sum[12]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[11]                                                                                                                                                                                 ; processor:inst7|sum[11]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[14]                                                                                                                                                                                 ; processor:inst7|sum[14]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[3]                                                                                                                                                                                  ; processor:inst7|sum[3]                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[5]                                                                                                                                                                                  ; processor:inst7|sum[5]                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[6]                                                                                                                                                                                  ; processor:inst7|sum[6]                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[4]                                                                                                                                                                                  ; processor:inst7|sum[4]                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[4]                                                                                                                                                                              ; processor:inst7|cnt_clk[4]                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[5]                                                                                                                                                                              ; processor:inst7|cnt_clk[5]                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[10]                                                                                                                                                                             ; processor:inst7|cnt_clk[10]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[9]                                                                                                                                                                              ; processor:inst7|cnt_clk[9]                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[8]                                                                                                                                                                              ; processor:inst7|cnt_clk[8]                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[11]                                                                                                                                                                             ; processor:inst7|cnt_clk[11]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[14]                                                                                                                                                                             ; processor:inst7|cnt_clk[14]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[12]                                                                                                                                                                             ; processor:inst7|cnt_clk[12]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[15]                                                                                                                                                                             ; processor:inst7|cnt_clk[15]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[13]                                                                                                                                                                             ; processor:inst7|cnt_clk[13]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[1]                                                                                                                                                                              ; processor:inst7|cnt_clk[1]                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[0]                                                                                                                                                                              ; processor:inst7|cnt_clk[0]                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[20]                                                                                                                                                                             ; processor:inst7|cnt_clk[20]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[22]                                                                                                                                                                             ; processor:inst7|cnt_clk[22]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[23]                                                                                                                                                                             ; processor:inst7|cnt_clk[23]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[21]                                                                                                                                                                             ; processor:inst7|cnt_clk[21]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[24]                                                                                                                                                                             ; processor:inst7|cnt_clk[24]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[27]                                                                                                                                                                             ; processor:inst7|cnt_clk[27]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[26]                                                                                                                                                                             ; processor:inst7|cnt_clk[26]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[25]                                                                                                                                                                             ; processor:inst7|cnt_clk[25]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[28]                                                                                                                                                                             ; processor:inst7|cnt_clk[28]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[30]                                                                                                                                                                             ; processor:inst7|cnt_clk[30]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[29]                                                                                                                                                                             ; processor:inst7|cnt_clk[29]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[31]                                                                                                                                                                             ; processor:inst7|cnt_clk[31]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[19]                                                                                                                                                                             ; processor:inst7|cnt_clk[19]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[17]                                                                                                                                                                             ; processor:inst7|cnt_clk[17]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[16]                                                                                                                                                                             ; processor:inst7|cnt_clk[16]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[18]                                                                                                                                                                             ; processor:inst7|cnt_clk[18]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[7]                                                                                                                                                                              ; processor:inst7|cnt_clk[7]                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[6]                                                                                                                                                                              ; processor:inst7|cnt_clk[6]                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[3]                                                                                                                                                                              ; processor:inst7|cnt_clk[3]                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[2]                                                                                                                                                                              ; processor:inst7|cnt_clk[2]                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.732 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|man_res_dffe4[11]                                                                                                ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|man_out_dffe5[11]                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.038      ;
; 0.734 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|man_res_dffe4[15]                                                                                                ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|man_out_dffe5[15]                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; host_itf:inst10|x8800_000C[14]                                                                                                                                                                          ; processor:inst7|s_const3[14]                                                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:xi_ln2_prod|mult_e7s:auto_generated|dffe17                                                                      ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|xi_ln2_prod_dffe7[10]                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:xi_ln2_prod|mult_e7s:auto_generated|dffe28                                                                      ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|xi_ln2_prod_dffe7[21]                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.040      ;
; 0.735 ; host_itf:inst10|x8800_0006[15]                                                                                                                                                                          ; processor:inst7|s_const1[31]                                                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; host_itf:inst10|x8800_000E[2]                                                                                                                                                                           ; processor:inst7|s_const3[18]                                                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; host_itf:inst10|x8800_0006[6]                                                                                                                                                                           ; processor:inst7|s_const1[22]                                                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe264                                                  ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe263                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; processor:inst7|s_const2[3]                                                                                                                                                                             ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe216                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|man_out_dffe5[10]                                                                                                ; processor:inst7|sum[10]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|man_out_dffe5[7]                                                                                                 ; processor:inst7|sum[7]                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.736 ; host_itf:inst10|x8800_000E[15]                                                                                                                                                                          ; processor:inst7|s_const3[31]                                                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|man_res_dffe4[14]                                                                                                ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|man_out_dffe5[14]                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|man_res_dffe4[16]                                                                                              ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|man_out_dffe5[16]                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; host_itf:inst10|x8800_000E[7]                                                                                                                                                                           ; processor:inst7|s_const3[23]                                                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; host_itf:inst10|x8800_0004[8]                                                                                                                                                                           ; processor:inst7|s_const1[8]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe186                                                  ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe183                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.737 ; host_itf:inst10|x8800_0004[10]                                                                                                                                                                          ; processor:inst7|s_const1[10]                                                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated|pipeline_dffe[7]                                       ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_add_p1[7]                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; processor:inst7|s_const2[31]                                                                                                                                                                            ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|sign_node_ff0[0]                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|man_out_dffe5[12]                                                                                                ; processor:inst7|sum[12]                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.043      ;
; 0.738 ; host_itf:inst10|x8800_000E[5]                                                                                                                                                                           ; processor:inst7|s_const3[21]                                                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; host_itf:inst10|x8800_0004[7]                                                                                                                                                                           ; processor:inst7|s_const1[7]                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:xi_ln2_prod|mult_e7s:auto_generated|dffe42                                                                      ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|xi_ln2_prod_dffe7[35]                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|sign_node_ff0[0]                                                                                            ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|sign_node_ff1[0]                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.044      ;
; 0.739 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|sign_node_ff4[0]                                                                                            ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe0[0]                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:xi_ln2_prod|mult_e7s:auto_generated|dffe32                                                                      ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|xi_ln2_prod_dffe7[25]                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:xi_ln2_prod|mult_e7s:auto_generated|dffe20                                                                      ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|xi_ln2_prod_dffe7[13]                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.045      ;
; 0.740 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_add_p1[0]                                                                                               ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|delay_exp_bias[0]                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.046      ;
; 0.741 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|need_complement_dffe2                                                                                            ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|man_add_sub_res_sign_dffe21                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.575 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.065      ; 3.444      ;
; 6.575 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.065      ; 3.444      ;
; 6.575 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.065      ; 3.444      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a1  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a2  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a3  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a4  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a5  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a6  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a7  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a8  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a9  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a10 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a11 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a12 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a13 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a14 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a15 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a16 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 6.996 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a17 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 3.043      ;
; 7.003 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.029      ;
; 7.003 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.029      ;
; 7.003 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.029      ;
; 7.003 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.029      ;
; 7.003 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.029      ;
; 7.003 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.029      ;
; 7.003 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.029      ;
; 7.003 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.078      ; 3.029      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a0    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a1    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a2    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a3    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a4    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a5    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a6    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a7    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a8    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a9    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a10   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a11   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a12   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a13   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a14   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a15   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a16   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a17   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a18   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a19   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a20   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a21   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a22   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a23   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a24   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a25   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a26   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a27   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a28   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a29   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a30   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a31   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.363 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a32   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.673      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a0       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a1       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a2       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a3       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a4       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a5       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a6       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a7       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a8       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a9       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a10      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a11      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a12      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a13      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a14      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a15      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a16      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a17      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a18      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a19      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a20      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a21      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a22      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a23      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a24      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a25      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a26      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a27      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a28      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a29      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a30      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
; 7.372 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a31      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.664      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a0       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a1       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a2       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a3       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a4       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a5       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a6       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a7       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a8       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a9       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a10      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a11      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a12      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a13      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a14      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a15      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a16      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a17      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a18      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a19      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a20      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a21      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a22      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a23      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a24      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a25      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a26      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a27      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a28      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a29      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a30      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.315 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|dffe4      ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_6gm:auto_generated|altsyncram_dta1:altsyncram2|ram_block5a31      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.664      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a0    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a1    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a2    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a3    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a4    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a5    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a6    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a7    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a8    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a9    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a10   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a11   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a12   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a13   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a14   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a15   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a16   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a17   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a18   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a19   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a20   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a21   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a22   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a23   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a24   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a25   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a26   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a27   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a28   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a29   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a30   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a31   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.324 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|dffe6   ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_4gm:auto_generated|altsyncram_d461:altsyncram4|ram_block7a32   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.673      ;
; 2.684 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.029      ;
; 2.684 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.029      ;
; 2.684 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.029      ;
; 2.684 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.029      ;
; 2.684 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.029      ;
; 2.684 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.029      ;
; 2.684 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.029      ;
; 2.684 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4             ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.029      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a1  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a2  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a3  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a4  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a5  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a6  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a7  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a8  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a9  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a10 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a11 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a12 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a13 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a14 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a15 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a16 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 2.691 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|dffe4 ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a17 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 3.043      ;
; 3.112 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.065      ; 3.444      ;
; 3.112 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.065      ; 3.444      ;
; 3.112 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4               ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.065      ; 3.444      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FPGA_CLK'                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg10 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg10 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg11 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg11 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg12 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg12 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg13 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg13 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg14 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg14 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg15 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg15 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg16 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg16 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg17 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg17 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg8  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg8  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg9  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_datain_reg9  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a10                   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a10                   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a10~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a10~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a11                   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a11                   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a11~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a11~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a12                   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a12                   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a12~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a12~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a13                   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a13                   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a13~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a13~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a14                   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a14                   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a14~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a14~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a15                   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a15                   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a15~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a15~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a16                   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a16                   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a16~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a16~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a17                   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a17                   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a17~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a17~porta_memory_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a1~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a1~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a2                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a2                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a2~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a2~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a3                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a3                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a3~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a3~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a4                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a4                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a4~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a4~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a5                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a5                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a5~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_add:acc|fp_add_altfp_add_sub_9vj:fp_add_altfp_add_sub_9vj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_5gm:auto_generated|altsyncram_jta1:altsyncram2|ram_block5a5~porta_memory_reg0  ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; 13.887 ; 13.887 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 8.592  ; 8.592  ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; 8.859  ; 8.859  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; 13.970 ; 13.970 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; 11.224 ; 11.224 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; 10.068 ; 10.068 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; 10.134 ; 10.134 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; 9.515  ; 9.515  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; 11.397 ; 11.397 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; 10.740 ; 10.740 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; 13.433 ; 13.433 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; 13.640 ; 13.640 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; 13.475 ; 13.475 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; 13.381 ; 13.381 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; 13.601 ; 13.601 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; 13.970 ; 13.970 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; 9.583  ; 9.583  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; 13.520 ; 13.520 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; 13.368 ; 13.368 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; 13.470 ; 13.470 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; 13.733 ; 13.733 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; 13.402 ; 13.402 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; 13.226 ; 13.226 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; 13.425 ; 13.425 ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+---------------+------------+---------+---------+------------+-----------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference ;
+---------------+------------+---------+---------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; -11.695 ; -11.695 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 0.698   ; 0.698   ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; -6.667  ; -6.667  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; -7.263  ; -7.263  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; -9.032  ; -9.032  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; -7.836  ; -7.836  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; -7.902  ; -7.902  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; -7.263  ; -7.263  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; -9.205  ; -9.205  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; -8.548  ; -8.548  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; -11.241 ; -11.241 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; -11.448 ; -11.448 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; -11.283 ; -11.283 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; -11.189 ; -11.189 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; -11.409 ; -11.409 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; -11.778 ; -11.778 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; -7.494  ; -7.494  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; -11.328 ; -11.328 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; -11.176 ; -11.176 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; -11.278 ; -11.278 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; -11.541 ; -11.541 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; -11.210 ; -11.210 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; -11.034 ; -11.034 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; -11.233 ; -11.233 ; Rise       ; FPGA_CLK        ;
+---------------+------------+---------+---------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 8.458 ; 8.458 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.458 ; 8.458 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.419 ; 8.419 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 8.062 ; 8.062 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 8.062 ; 8.062 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.028 ; 8.028 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.419 ; 8.419 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.627 ; 7.627 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.627 ; 7.627 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.599 ; 7.599 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.419 ; 8.419 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.569 ; 7.569 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.569 ; 7.569 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.458 ; 8.458 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.177 ; 7.177 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.424 ; 7.424 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.539 ; 7.539 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.177 ; 7.177 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.458 ; 8.458 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.419 ; 8.419 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 8.062 ; 8.062 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 8.062 ; 8.062 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.028 ; 8.028 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.419 ; 8.419 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.627 ; 7.627 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.627 ; 7.627 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.599 ; 7.599 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.419 ; 8.419 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.569 ; 7.569 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.569 ; 7.569 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.458 ; 8.458 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.177 ; 7.177 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.424 ; 7.424 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.539 ; 7.539 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.803 ;    ;    ; 12.803 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.764 ;    ;    ; 12.764 ;
; CPLD_0     ; XM0_DATA[2]  ; 12.407 ;    ;    ; 12.407 ;
; CPLD_0     ; XM0_DATA[3]  ; 12.407 ;    ;    ; 12.407 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.373 ;    ;    ; 12.373 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.764 ;    ;    ; 12.764 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.972 ;    ;    ; 11.972 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.972 ;    ;    ; 11.972 ;
; CPLD_0     ; XM0_DATA[8]  ; 11.944 ;    ;    ; 11.944 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.764 ;    ;    ; 12.764 ;
; CPLD_0     ; XM0_DATA[10] ; 11.914 ;    ;    ; 11.914 ;
; CPLD_0     ; XM0_DATA[11] ; 11.914 ;    ;    ; 11.914 ;
; CPLD_0     ; XM0_DATA[12] ; 12.803 ;    ;    ; 12.803 ;
; CPLD_0     ; XM0_DATA[13] ; 11.522 ;    ;    ; 11.522 ;
; CPLD_0     ; XM0_DATA[14] ; 11.769 ;    ;    ; 11.769 ;
; CPLD_0     ; XM0_DATA[15] ; 11.884 ;    ;    ; 11.884 ;
; XM0OEN     ; XM0_DATA[0]  ; 7.261  ;    ;    ; 7.261  ;
; XM0OEN     ; XM0_DATA[1]  ; 7.222  ;    ;    ; 7.222  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.865  ;    ;    ; 6.865  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.865  ;    ;    ; 6.865  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.831  ;    ;    ; 6.831  ;
; XM0OEN     ; XM0_DATA[5]  ; 7.222  ;    ;    ; 7.222  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.430  ;    ;    ; 6.430  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.430  ;    ;    ; 6.430  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.402  ;    ;    ; 6.402  ;
; XM0OEN     ; XM0_DATA[9]  ; 7.222  ;    ;    ; 7.222  ;
; XM0OEN     ; XM0_DATA[10] ; 6.372  ;    ;    ; 6.372  ;
; XM0OEN     ; XM0_DATA[11] ; 6.372  ;    ;    ; 6.372  ;
; XM0OEN     ; XM0_DATA[12] ; 7.261  ;    ;    ; 7.261  ;
; XM0OEN     ; XM0_DATA[13] ; 5.980  ;    ;    ; 5.980  ;
; XM0OEN     ; XM0_DATA[14] ; 6.227  ;    ;    ; 6.227  ;
; XM0OEN     ; XM0_DATA[15] ; 6.342  ;    ;    ; 6.342  ;
+------------+--------------+--------+----+----+--------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.803 ;    ;    ; 12.803 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.764 ;    ;    ; 12.764 ;
; CPLD_0     ; XM0_DATA[2]  ; 12.407 ;    ;    ; 12.407 ;
; CPLD_0     ; XM0_DATA[3]  ; 12.407 ;    ;    ; 12.407 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.373 ;    ;    ; 12.373 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.764 ;    ;    ; 12.764 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.972 ;    ;    ; 11.972 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.972 ;    ;    ; 11.972 ;
; CPLD_0     ; XM0_DATA[8]  ; 11.944 ;    ;    ; 11.944 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.764 ;    ;    ; 12.764 ;
; CPLD_0     ; XM0_DATA[10] ; 11.914 ;    ;    ; 11.914 ;
; CPLD_0     ; XM0_DATA[11] ; 11.914 ;    ;    ; 11.914 ;
; CPLD_0     ; XM0_DATA[12] ; 12.803 ;    ;    ; 12.803 ;
; CPLD_0     ; XM0_DATA[13] ; 11.522 ;    ;    ; 11.522 ;
; CPLD_0     ; XM0_DATA[14] ; 11.769 ;    ;    ; 11.769 ;
; CPLD_0     ; XM0_DATA[15] ; 11.884 ;    ;    ; 11.884 ;
; XM0OEN     ; XM0_DATA[0]  ; 7.261  ;    ;    ; 7.261  ;
; XM0OEN     ; XM0_DATA[1]  ; 7.222  ;    ;    ; 7.222  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.865  ;    ;    ; 6.865  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.865  ;    ;    ; 6.865  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.831  ;    ;    ; 6.831  ;
; XM0OEN     ; XM0_DATA[5]  ; 7.222  ;    ;    ; 7.222  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.430  ;    ;    ; 6.430  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.430  ;    ;    ; 6.430  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.402  ;    ;    ; 6.402  ;
; XM0OEN     ; XM0_DATA[9]  ; 7.222  ;    ;    ; 7.222  ;
; XM0OEN     ; XM0_DATA[10] ; 6.372  ;    ;    ; 6.372  ;
; XM0OEN     ; XM0_DATA[11] ; 6.372  ;    ;    ; 6.372  ;
; XM0OEN     ; XM0_DATA[12] ; 7.261  ;    ;    ; 7.261  ;
; XM0OEN     ; XM0_DATA[13] ; 5.980  ;    ;    ; 5.980  ;
; XM0OEN     ; XM0_DATA[14] ; 6.227  ;    ;    ; 6.227  ;
; XM0OEN     ; XM0_DATA[15] ; 6.342  ;    ;    ; 6.342  ;
+------------+--------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 94       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 94       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 40    ; 40   ;
; Unconstrained Input Port Paths  ; 6233  ; 6233 ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Thu Jun 18 14:53:21 2015
Info: Command: quartus_sta M3 -c M3
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'M3.sdc'
Warning: Node: host_itf:inst10|seg_clk was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -94.527
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -94.527     -1166.506 FPGA_CLK 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 FPGA_CLK 
Info: Worst-case recovery slack is 6.575
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.575         0.000 FPGA_CLK 
Info: Worst-case removal slack is 2.315
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.315         0.000 FPGA_CLK 
Info: Worst-case minimum pulse width slack is 1.933
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.933         0.000 FPGA_CLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 287 megabytes
    Info: Processing ended: Thu Jun 18 14:53:25 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


