Summary
======
Overall execution cycle = 1158606463
Total execution cycles per core:
- Processor 0 = 1150088111
- Processor 1 = 1154062714
- Processor 2 = 72949823
- Processor 3 = 1158606463
======
Number of compute cycles per core:
- Processor 0 = 17729254
- Processor 1 = 17120545
- Processor 2 = 17556877
- Processor 3 = 17140113
======
Number of load/store instructions per core:
- Processor 0: Load = 2380720, Store = 889412
- Processor 1: Load = 2388005, Store = 899247
- Processor 2: Load = 74523, Store = 43175
- Processor 3: Load = 2416052, Store = 908867
======
Number of idle cycles
- Processor 0 = 1132358857
- Processor 1 = 1136942169
- Processor 2 = 55392946
- Processor 3 = 1141466350
======
Data cache miss rate for each core
- Processor 0 = 0.9703969136414066 (3173326/3270132)
- Processor 1 = 0.9702934244165035 (3189599/3287252)
- Processor 2 = 0.9274159289027851 (109155/117698)
- Processor 3 = 0.9703541650187568 (3226349/3324919)
======
Amount of Data traffic in bytes on the bus
= 17592878
======
Number of invalidations or updates on the bus
= 1838730
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 3254226, numSharedAccess = 15906
- Cache 1: numPrivateAccess = 3111387, numSharedAccess = 175865
- Cache 2: numPrivateAccess = 115546, numSharedAccess = 2152
- Cache 3: numPrivateAccess = 3151574, numSharedAccess = 173345
======
Number of times each state is entered
- Cache 0: numO = 1
- Cache 1: numO = 0
- Cache 2: numO = 0
- Cache 3: numO = 0
