{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-31-15/tmp/29d13542dc3e4307a0b81160879961fc.lib ",
   "modules": {
      "\\top": {
         "num_wires":         145,
         "num_wire_bits":     152,
         "num_pub_wires":     35,
         "num_pub_wire_bits": 42,
         "num_ports":         6,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         141,
         "area":              1609.043200,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 2,
            "sky130_fd_sc_hd__a21bo_2": 2,
            "sky130_fd_sc_hd__a21o_2": 2,
            "sky130_fd_sc_hd__a21oi_2": 2,
            "sky130_fd_sc_hd__a22o_2": 3,
            "sky130_fd_sc_hd__a22oi_2": 1,
            "sky130_fd_sc_hd__a2bb2o_2": 1,
            "sky130_fd_sc_hd__a311o_2": 3,
            "sky130_fd_sc_hd__and2_2": 4,
            "sky130_fd_sc_hd__and3_2": 7,
            "sky130_fd_sc_hd__and3b_2": 4,
            "sky130_fd_sc_hd__and4_2": 3,
            "sky130_fd_sc_hd__and4b_2": 1,
            "sky130_fd_sc_hd__dfrtp_2": 29,
            "sky130_fd_sc_hd__dfstp_2": 2,
            "sky130_fd_sc_hd__inv_2": 39,
            "sky130_fd_sc_hd__mux2_1": 10,
            "sky130_fd_sc_hd__nand2_2": 6,
            "sky130_fd_sc_hd__nand2b_2": 1,
            "sky130_fd_sc_hd__nand3_2": 1,
            "sky130_fd_sc_hd__nand4_2": 1,
            "sky130_fd_sc_hd__nor2_2": 5,
            "sky130_fd_sc_hd__o211a_2": 1,
            "sky130_fd_sc_hd__o21a_2": 2,
            "sky130_fd_sc_hd__o21ba_2": 1,
            "sky130_fd_sc_hd__or2_2": 2,
            "sky130_fd_sc_hd__or3_2": 2,
            "sky130_fd_sc_hd__or3b_2": 2,
            "sky130_fd_sc_hd__or4b_2": 1,
            "sky130_fd_sc_hd__xor2_2": 1
         }
      }
   },
      "design": {
         "num_wires":         145,
         "num_wire_bits":     152,
         "num_pub_wires":     35,
         "num_pub_wire_bits": 42,
         "num_ports":         6,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         141,
         "area":              1609.043200,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 2,
            "sky130_fd_sc_hd__a21bo_2": 2,
            "sky130_fd_sc_hd__a21o_2": 2,
            "sky130_fd_sc_hd__a21oi_2": 2,
            "sky130_fd_sc_hd__a22o_2": 3,
            "sky130_fd_sc_hd__a22oi_2": 1,
            "sky130_fd_sc_hd__a2bb2o_2": 1,
            "sky130_fd_sc_hd__a311o_2": 3,
            "sky130_fd_sc_hd__and2_2": 4,
            "sky130_fd_sc_hd__and3_2": 7,
            "sky130_fd_sc_hd__and3b_2": 4,
            "sky130_fd_sc_hd__and4_2": 3,
            "sky130_fd_sc_hd__and4b_2": 1,
            "sky130_fd_sc_hd__dfrtp_2": 29,
            "sky130_fd_sc_hd__dfstp_2": 2,
            "sky130_fd_sc_hd__inv_2": 39,
            "sky130_fd_sc_hd__mux2_1": 10,
            "sky130_fd_sc_hd__nand2_2": 6,
            "sky130_fd_sc_hd__nand2b_2": 1,
            "sky130_fd_sc_hd__nand3_2": 1,
            "sky130_fd_sc_hd__nand4_2": 1,
            "sky130_fd_sc_hd__nor2_2": 5,
            "sky130_fd_sc_hd__o211a_2": 1,
            "sky130_fd_sc_hd__o21a_2": 2,
            "sky130_fd_sc_hd__o21ba_2": 1,
            "sky130_fd_sc_hd__or2_2": 2,
            "sky130_fd_sc_hd__or3_2": 2,
            "sky130_fd_sc_hd__or3b_2": 2,
            "sky130_fd_sc_hd__or4b_2": 1,
            "sky130_fd_sc_hd__xor2_2": 1
         }
      }
}

