-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toe_top_processPseudoHeader_512_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rxEng_dataBuffer2_dout : IN STD_LOGIC_VECTOR (576 downto 0);
    rxEng_dataBuffer2_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
    rxEng_dataBuffer2_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
    rxEng_dataBuffer2_empty_n : IN STD_LOGIC;
    rxEng_dataBuffer2_read : OUT STD_LOGIC;
    rxEng_checksumValidFifo_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    rxEng_checksumValidFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_checksumValidFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_checksumValidFifo_empty_n : IN STD_LOGIC;
    rxEng_checksumValidFifo_read : OUT STD_LOGIC;
    rxEng_headerMetaFifo_din : OUT STD_LOGIC_VECTOR (159 downto 0);
    rxEng_headerMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    rxEng_headerMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    rxEng_headerMetaFifo_full_n : IN STD_LOGIC;
    rxEng_headerMetaFifo_write : OUT STD_LOGIC;
    rxEng2portTable_check_req_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    rxEng2portTable_check_req_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    rxEng2portTable_check_req_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    rxEng2portTable_check_req_full_n : IN STD_LOGIC;
    rxEng2portTable_check_req_write : OUT STD_LOGIC;
    rxEng_tupleBuffer_din : OUT STD_LOGIC_VECTOR (95 downto 0);
    rxEng_tupleBuffer_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_tupleBuffer_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rxEng_tupleBuffer_full_n : IN STD_LOGIC;
    rxEng_tupleBuffer_write : OUT STD_LOGIC;
    rxEng_dataBuffer3a_din : OUT STD_LOGIC_VECTOR (576 downto 0);
    rxEng_dataBuffer3a_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    rxEng_dataBuffer3a_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    rxEng_dataBuffer3a_full_n : IN STD_LOGIC;
    rxEng_dataBuffer3a_write : OUT STD_LOGIC;
    rxEng_optionalFieldsMetaFifo_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    rxEng_optionalFieldsMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    rxEng_optionalFieldsMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    rxEng_optionalFieldsMetaFifo_full_n : IN STD_LOGIC;
    rxEng_optionalFieldsMetaFifo_write : OUT STD_LOGIC );
end;


architecture behav of toe_top_processPseudoHeader_512_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv255_lc_3 : STD_LOGIC_VECTOR (254 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv256_lc_11 : STD_LOGIC_VECTOR (255 downto 0) := "0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv256_lc_3 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv256_lc_12 : STD_LOGIC_VECTOR (255 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110";
    constant ap_const_lv256_lc_13 : STD_LOGIC_VECTOR (255 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_C4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000100";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_CC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001100";
    constant ap_const_lv32_CA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001010";
    constant ap_const_lv32_C9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001001";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_186_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_341_nbreadreq_fu_194_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op40_read_state1 : BOOLEAN;
    signal ap_predicate_op44_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_i_reg_898 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_898_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_341_reg_906 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_341_reg_906_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal pkgValid_loc_0_i_reg_281 : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_1_load_reg_951 : STD_LOGIC_VECTOR (0 downto 0);
    signal firstWord_load_reg_902 : STD_LOGIC_VECTOR (0 downto 0);
    signal firstWord_load_reg_902_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op131_write_state3 : BOOLEAN;
    signal ap_predicate_op133_write_state3 : BOOLEAN;
    signal ap_predicate_op137_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal tmp_i_reg_898_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_341_reg_906_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal pkgValid_loc_0_i_reg_281_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln457_reg_961 : STD_LOGIC_VECTOR (0 downto 0);
    signal firstWord_load_reg_902_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op142_write_state4 : BOOLEAN;
    signal metaWritten_1_load_reg_951_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln478_reg_975 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op147_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal firstWord : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal header_ready_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal header_idx_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal header_header_V_2 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000";
    signal pkgValid : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal metaWritten_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rxEng_dataBuffer2_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rxEng_checksumValidFifo_blk_n : STD_LOGIC;
    signal rxEng_dataBuffer3a_blk_n : STD_LOGIC;
    signal rxEng_headerMetaFifo_blk_n : STD_LOGIC;
    signal rxEng2portTable_check_req_blk_n : STD_LOGIC;
    signal rxEng_tupleBuffer_blk_n : STD_LOGIC;
    signal rxEng_optionalFieldsMetaFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal rxEng_dataBuffer2_read_reg_910 : STD_LOGIC_VECTOR (576 downto 0);
    signal rxEng_dataBuffer2_read_reg_910_pp0_iter1_reg : STD_LOGIC_VECTOR (576 downto 0);
    signal rxEng_dataBuffer2_read_reg_910_pp0_iter2_reg : STD_LOGIC_VECTOR (576 downto 0);
    signal tmp_last_V_fu_315_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_917 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_455_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal header_ready_1_load_load_fu_345_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_1_load_load_fu_474_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln457_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal meta_dataOffset_V_1_fu_714_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal meta_dataOffset_V_1_reg_965 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_303_fu_758_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_303_reg_970 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln478_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_firstWord_flag_0_i_phi_fu_252_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_249 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_header_ready_1_flag_0_i_phi_fu_263_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_header_ready_1_flag_0_i_reg_260 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_header_idx_6_new_0_i_phi_fu_274_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_fu_467_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_header_idx_6_new_0_i_reg_271 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_281 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_281 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_294_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_metaWritten_1_flag_0_i_reg_291 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_42_in_i_in_in_reg_302 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_42_in_i_in_in_reg_302 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln492_fu_333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln492_fu_483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln492_1_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln492_fu_488_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln492_2_fu_495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_fu_360_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln414_fu_368_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln414_fu_378_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal st_fu_381_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_305_fu_357_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal select_ln414_fu_389_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_300_fu_397_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal select_ln414_19_fu_415_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal select_ln414_20_fu_423_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln414_fu_431_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal select_ln414_18_fu_407_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal xor_ln414_fu_437_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal and_ln414_fu_443_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal and_ln414_21_fu_449_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_442_i_fu_528_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_441_i_fu_518_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_fu_546_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ret_V_fu_556_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_192_fu_538_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1542_fu_564_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1081_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1069_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_455_i_fu_696_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_454_i_fu_686_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln3_fu_724_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_193_fu_706_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln232_15_fu_732_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_304_fu_766_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_302_fu_750_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_301_fu_742_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal meta_length_V_1_fu_736_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_453_i_fu_676_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_452_i_fu_666_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_451_i_fu_656_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_450_i_fu_646_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_449_i_fu_636_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_448_i_fu_626_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_447_i_fu_616_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_446_i_fu_606_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_445_i_fu_596_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_444_i_fu_586_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln174_s_fu_774_p23 : STD_LOGIC_VECTOR (148 downto 0);
    signal tmp_s_fu_838_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln174_fu_848_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1081_4_fu_867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1069_4_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln232_fu_879_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln174_266_i_fu_884_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_66 : BOOLEAN;
    signal ap_condition_292 : BOOLEAN;
    signal ap_condition_303 : BOOLEAN;
    signal ap_condition_273 : BOOLEAN;
    signal ap_condition_299 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_281_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_292)) then
                if (((firstWord = ap_const_lv1_0) and (tmp_i_nbreadreq_fu_186_p3 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_281 <= pkgValid;
                elsif ((ap_const_boolean_1 = ap_condition_66)) then 
                    ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_281 <= rxEng_checksumValidFifo_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_281 <= ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_281;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_299)) then
                if ((ap_const_boolean_1 = ap_condition_273)) then 
                    ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302 <= p_Result_s_fu_455_p2;
                elsif ((ap_const_boolean_1 = ap_condition_303)) then 
                    ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302 <= header_header_V_2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302 <= ap_phi_reg_pp0_iter1_p_Val2_42_in_i_in_in_reg_302;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_p_Val2_42_in_i_in_in_reg_302 <= ap_phi_reg_pp0_iter0_p_Val2_42_in_i_in_in_reg_302;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((firstWord = ap_const_lv1_0) and (tmp_i_nbreadreq_fu_186_p3 = ap_const_lv1_1) and (or_ln492_fu_333_p2 = ap_const_lv1_1)) or ((tmp_i_341_nbreadreq_fu_194_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_186_p3 = ap_const_lv1_1) and (or_ln492_fu_333_p2 = ap_const_lv1_1))))) then
                firstWord <= rxEng_dataBuffer2_dout(576 downto 576);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_186_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                firstWord_load_reg_902 <= firstWord;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                firstWord_load_reg_902_pp0_iter1_reg <= firstWord_load_reg_902;
                rxEng_dataBuffer2_read_reg_910_pp0_iter1_reg <= rxEng_dataBuffer2_read_reg_910;
                tmp_i_341_reg_906_pp0_iter1_reg <= tmp_i_341_reg_906;
                tmp_i_reg_898 <= tmp_i_nbreadreq_fu_186_p3;
                tmp_i_reg_898_pp0_iter1_reg <= tmp_i_reg_898;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                firstWord_load_reg_902_pp0_iter2_reg <= firstWord_load_reg_902_pp0_iter1_reg;
                metaWritten_1_load_reg_951_pp0_iter2_reg <= metaWritten_1_load_reg_951;
                pkgValid_loc_0_i_reg_281_pp0_iter2_reg <= pkgValid_loc_0_i_reg_281;
                rxEng_dataBuffer2_read_reg_910_pp0_iter2_reg <= rxEng_dataBuffer2_read_reg_910_pp0_iter1_reg;
                tmp_i_341_reg_906_pp0_iter2_reg <= tmp_i_341_reg_906_pp0_iter1_reg;
                tmp_i_reg_898_pp0_iter2_reg <= tmp_i_reg_898_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((firstWord_load_reg_902 = ap_const_lv1_0) and (tmp_i_reg_898 = ap_const_lv1_1) and (header_ready_1_load_load_fu_345_p1 = ap_const_lv1_0)) or ((tmp_i_341_reg_906 = ap_const_lv1_1) and (tmp_i_reg_898 = ap_const_lv1_1) and (header_ready_1_load_load_fu_345_p1 = ap_const_lv1_0))))) then
                header_header_V_2 <= p_Result_s_fu_455_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((firstWord_load_reg_902 = ap_const_lv1_0) and (tmp_i_reg_898 = ap_const_lv1_1) and (or_ln492_1_fu_478_p2 = ap_const_lv1_1)) or ((tmp_i_341_reg_906 = ap_const_lv1_1) and (tmp_i_reg_898 = ap_const_lv1_1) and (or_ln492_1_fu_478_p2 = ap_const_lv1_1))))) then
                header_idx_2 <= select_ln492_fu_488_p3;
                header_ready_1 <= xor_ln492_fu_483_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((firstWord_load_reg_902 = ap_const_lv1_0) and (tmp_i_reg_898 = ap_const_lv1_1) and (or_ln492_2_fu_495_p2 = ap_const_lv1_1)) or ((tmp_i_341_reg_906 = ap_const_lv1_1) and (tmp_i_reg_898 = ap_const_lv1_1) and (or_ln492_2_fu_495_p2 = ap_const_lv1_1))))) then
                metaWritten_1 <= xor_ln492_fu_483_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((firstWord_load_reg_902 = ap_const_lv1_0) and (tmp_i_reg_898 = ap_const_lv1_1)) or ((tmp_i_341_reg_906 = ap_const_lv1_1) and (tmp_i_reg_898 = ap_const_lv1_1))))) then
                metaWritten_1_load_reg_951 <= metaWritten_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((metaWritten_1_load_reg_951 = ap_const_lv1_0) and (tmp_i_341_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter1_reg = ap_const_lv1_1)) or ((firstWord_load_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (metaWritten_1_load_reg_951 = ap_const_lv1_0) and (tmp_i_reg_898_pp0_iter1_reg = ap_const_lv1_1))))) then
                meta_dataOffset_V_1_reg_965 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(199 downto 196);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((pkgValid_loc_0_i_reg_281 = ap_const_lv1_1) and (tmp_i_341_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter1_reg = ap_const_lv1_1)) or ((firstWord_load_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (pkgValid_loc_0_i_reg_281 = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter1_reg = ap_const_lv1_1))))) then
                or_ln457_reg_961 <= or_ln457_fu_580_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((metaWritten_1_load_reg_951 = ap_const_lv1_0) and (pkgValid_loc_0_i_reg_281 = ap_const_lv1_1) and (tmp_i_341_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter1_reg = ap_const_lv1_1)) or ((firstWord_load_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (metaWritten_1_load_reg_951 = ap_const_lv1_0) and (pkgValid_loc_0_i_reg_281 = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter1_reg = ap_const_lv1_1))))) then
                or_ln478_reg_975 <= or_ln478_fu_873_p2;
                tmp_303_reg_970 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(201 downto 201);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((firstWord = ap_const_lv1_1) and (tmp_i_341_nbreadreq_fu_194_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_186_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pkgValid <= rxEng_checksumValidFifo_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pkgValid_loc_0_i_reg_281 <= ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_281;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rxEng_dataBuffer2_read_reg_910 <= rxEng_dataBuffer2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((firstWord = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_186_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_341_reg_906 <= tmp_i_341_nbreadreq_fu_194_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((firstWord = ap_const_lv1_0) and (tmp_i_nbreadreq_fu_186_p3 = ap_const_lv1_1)) or ((tmp_i_341_nbreadreq_fu_194_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_186_p3 = ap_const_lv1_1))))) then
                tmp_last_V_reg_917 <= rxEng_dataBuffer2_dout(576 downto 576);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln232_fu_879_p2 <= std_logic_vector(unsigned(meta_dataOffset_V_1_reg_965) + unsigned(ap_const_lv4_B));
    add_ln67_fu_467_p2 <= std_logic_vector(unsigned(header_idx_2) + unsigned(ap_const_lv16_1));
    and_ln414_21_fu_449_p2 <= (xor_ln414_fu_437_p2 and select_ln414_18_fu_407_p3);
    and_ln414_fu_443_p2 <= (or_ln414_fu_431_p2 and header_header_V_2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, rxEng_dataBuffer2_empty_n, ap_predicate_op40_read_state1, rxEng_checksumValidFifo_empty_n, ap_predicate_op44_read_state1, ap_done_reg, rxEng_headerMetaFifo_full_n, ap_predicate_op131_write_state3, rxEng2portTable_check_req_full_n, ap_predicate_op133_write_state3, rxEng_tupleBuffer_full_n, ap_predicate_op137_write_state3, rxEng_dataBuffer3a_full_n, ap_predicate_op142_write_state4, rxEng_optionalFieldsMetaFifo_full_n, ap_predicate_op147_write_state4)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op44_read_state1 = ap_const_boolean_1) and (rxEng_checksumValidFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer2_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op147_write_state4 = ap_const_boolean_1) and (rxEng_optionalFieldsMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op142_write_state4 = ap_const_boolean_1) and (rxEng_dataBuffer3a_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((rxEng_headerMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op131_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op137_write_state3 = ap_const_boolean_1) and (rxEng_tupleBuffer_full_n = ap_const_logic_0)) or ((ap_predicate_op133_write_state3 = ap_const_boolean_1) and (rxEng2portTable_check_req_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, rxEng_dataBuffer2_empty_n, ap_predicate_op40_read_state1, rxEng_checksumValidFifo_empty_n, ap_predicate_op44_read_state1, ap_done_reg, rxEng_headerMetaFifo_full_n, ap_predicate_op131_write_state3, rxEng2portTable_check_req_full_n, ap_predicate_op133_write_state3, rxEng_tupleBuffer_full_n, ap_predicate_op137_write_state3, rxEng_dataBuffer3a_full_n, ap_predicate_op142_write_state4, rxEng_optionalFieldsMetaFifo_full_n, ap_predicate_op147_write_state4)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op44_read_state1 = ap_const_boolean_1) and (rxEng_checksumValidFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer2_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op147_write_state4 = ap_const_boolean_1) and (rxEng_optionalFieldsMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op142_write_state4 = ap_const_boolean_1) and (rxEng_dataBuffer3a_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((rxEng_headerMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op131_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op137_write_state3 = ap_const_boolean_1) and (rxEng_tupleBuffer_full_n = ap_const_logic_0)) or ((ap_predicate_op133_write_state3 = ap_const_boolean_1) and (rxEng2portTable_check_req_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, rxEng_dataBuffer2_empty_n, ap_predicate_op40_read_state1, rxEng_checksumValidFifo_empty_n, ap_predicate_op44_read_state1, ap_done_reg, rxEng_headerMetaFifo_full_n, ap_predicate_op131_write_state3, rxEng2portTable_check_req_full_n, ap_predicate_op133_write_state3, rxEng_tupleBuffer_full_n, ap_predicate_op137_write_state3, rxEng_dataBuffer3a_full_n, ap_predicate_op142_write_state4, rxEng_optionalFieldsMetaFifo_full_n, ap_predicate_op147_write_state4)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op44_read_state1 = ap_const_boolean_1) and (rxEng_checksumValidFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer2_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op147_write_state4 = ap_const_boolean_1) and (rxEng_optionalFieldsMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op142_write_state4 = ap_const_boolean_1) and (rxEng_dataBuffer3a_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((rxEng_headerMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op131_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op137_write_state3 = ap_const_boolean_1) and (rxEng_tupleBuffer_full_n = ap_const_logic_0)) or ((ap_predicate_op133_write_state3 = ap_const_boolean_1) and (rxEng2portTable_check_req_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(rxEng_dataBuffer2_empty_n, ap_predicate_op40_read_state1, rxEng_checksumValidFifo_empty_n, ap_predicate_op44_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op44_read_state1 = ap_const_boolean_1) and (rxEng_checksumValidFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer2_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(rxEng_headerMetaFifo_full_n, ap_predicate_op131_write_state3, rxEng2portTable_check_req_full_n, ap_predicate_op133_write_state3, rxEng_tupleBuffer_full_n, ap_predicate_op137_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((rxEng_headerMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op131_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op137_write_state3 = ap_const_boolean_1) and (rxEng_tupleBuffer_full_n = ap_const_logic_0)) or ((ap_predicate_op133_write_state3 = ap_const_boolean_1) and (rxEng2portTable_check_req_full_n = ap_const_logic_0)));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(rxEng_dataBuffer3a_full_n, ap_predicate_op142_write_state4, rxEng_optionalFieldsMetaFifo_full_n, ap_predicate_op147_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (((ap_predicate_op147_write_state4 = ap_const_boolean_1) and (rxEng_optionalFieldsMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op142_write_state4 = ap_const_boolean_1) and (rxEng_dataBuffer3a_full_n = ap_const_logic_0)));
    end process;


    ap_condition_273_assign_proc : process(tmp_i_reg_898, tmp_i_341_reg_906, firstWord_load_reg_902, header_ready_1_load_load_fu_345_p1)
    begin
                ap_condition_273 <= (((firstWord_load_reg_902 = ap_const_lv1_0) and (tmp_i_reg_898 = ap_const_lv1_1) and (header_ready_1_load_load_fu_345_p1 = ap_const_lv1_0)) or ((tmp_i_341_reg_906 = ap_const_lv1_1) and (tmp_i_reg_898 = ap_const_lv1_1) and (header_ready_1_load_load_fu_345_p1 = ap_const_lv1_0)));
    end process;


    ap_condition_292_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_292 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_299_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_299 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_303_assign_proc : process(tmp_i_reg_898, tmp_i_341_reg_906, firstWord_load_reg_902, header_ready_1_load_load_fu_345_p1)
    begin
                ap_condition_303 <= (((firstWord_load_reg_902 = ap_const_lv1_0) and (tmp_i_reg_898 = ap_const_lv1_1) and (header_ready_1_load_load_fu_345_p1 = ap_const_lv1_1)) or ((tmp_i_341_reg_906 = ap_const_lv1_1) and (tmp_i_reg_898 = ap_const_lv1_1) and (header_ready_1_load_load_fu_345_p1 = ap_const_lv1_1)));
    end process;


    ap_condition_66_assign_proc : process(tmp_i_nbreadreq_fu_186_p3, tmp_i_341_nbreadreq_fu_194_p3, firstWord)
    begin
                ap_condition_66 <= ((firstWord = ap_const_lv1_1) and (tmp_i_341_nbreadreq_fu_194_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_186_p3 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_firstWord_flag_0_i_phi_fu_252_p4_assign_proc : process(tmp_i_nbreadreq_fu_186_p3, tmp_i_341_nbreadreq_fu_194_p3, firstWord, ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_249)
    begin
        if ((tmp_i_nbreadreq_fu_186_p3 = ap_const_lv1_1)) then
            if ((firstWord = ap_const_lv1_0)) then 
                ap_phi_mux_firstWord_flag_0_i_phi_fu_252_p4 <= ap_const_lv1_0;
            elsif (((firstWord = ap_const_lv1_1) and (tmp_i_341_nbreadreq_fu_194_p3 = ap_const_lv1_1))) then 
                ap_phi_mux_firstWord_flag_0_i_phi_fu_252_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_firstWord_flag_0_i_phi_fu_252_p4 <= ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_249;
            end if;
        else 
            ap_phi_mux_firstWord_flag_0_i_phi_fu_252_p4 <= ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_249;
        end if; 
    end process;


    ap_phi_mux_header_idx_6_new_0_i_phi_fu_274_p4_assign_proc : process(tmp_i_reg_898, tmp_i_341_reg_906, firstWord_load_reg_902, header_ready_1_load_load_fu_345_p1, add_ln67_fu_467_p2, ap_phi_reg_pp0_iter1_header_idx_6_new_0_i_reg_271)
    begin
        if ((((firstWord_load_reg_902 = ap_const_lv1_0) and (tmp_i_reg_898 = ap_const_lv1_1) and (header_ready_1_load_load_fu_345_p1 = ap_const_lv1_0)) or ((tmp_i_341_reg_906 = ap_const_lv1_1) and (tmp_i_reg_898 = ap_const_lv1_1) and (header_ready_1_load_load_fu_345_p1 = ap_const_lv1_0)))) then 
            ap_phi_mux_header_idx_6_new_0_i_phi_fu_274_p4 <= add_ln67_fu_467_p2;
        else 
            ap_phi_mux_header_idx_6_new_0_i_phi_fu_274_p4 <= ap_phi_reg_pp0_iter1_header_idx_6_new_0_i_reg_271;
        end if; 
    end process;


    ap_phi_mux_header_ready_1_flag_0_i_phi_fu_263_p4_assign_proc : process(tmp_i_reg_898, tmp_i_341_reg_906, firstWord_load_reg_902, header_ready_1_load_load_fu_345_p1, ap_phi_reg_pp0_iter1_header_ready_1_flag_0_i_reg_260)
    begin
        if ((((firstWord_load_reg_902 = ap_const_lv1_0) and (tmp_i_reg_898 = ap_const_lv1_1) and (header_ready_1_load_load_fu_345_p1 = ap_const_lv1_0)) or ((tmp_i_341_reg_906 = ap_const_lv1_1) and (tmp_i_reg_898 = ap_const_lv1_1) and (header_ready_1_load_load_fu_345_p1 = ap_const_lv1_0)))) then 
            ap_phi_mux_header_ready_1_flag_0_i_phi_fu_263_p4 <= ap_const_lv1_1;
        elsif ((((firstWord_load_reg_902 = ap_const_lv1_0) and (tmp_i_reg_898 = ap_const_lv1_1) and (header_ready_1_load_load_fu_345_p1 = ap_const_lv1_1)) or ((tmp_i_341_reg_906 = ap_const_lv1_1) and (tmp_i_reg_898 = ap_const_lv1_1) and (header_ready_1_load_load_fu_345_p1 = ap_const_lv1_1)))) then 
            ap_phi_mux_header_ready_1_flag_0_i_phi_fu_263_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_header_ready_1_flag_0_i_phi_fu_263_p4 <= ap_phi_reg_pp0_iter1_header_ready_1_flag_0_i_reg_260;
        end if; 
    end process;


    ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_294_p4_assign_proc : process(tmp_i_reg_898, tmp_i_341_reg_906, firstWord_load_reg_902, metaWritten_1_load_load_fu_474_p1, ap_phi_reg_pp0_iter1_metaWritten_1_flag_0_i_reg_291)
    begin
        if ((((firstWord_load_reg_902 = ap_const_lv1_0) and (tmp_i_reg_898 = ap_const_lv1_1) and (metaWritten_1_load_load_fu_474_p1 = ap_const_lv1_0)) or ((tmp_i_341_reg_906 = ap_const_lv1_1) and (tmp_i_reg_898 = ap_const_lv1_1) and (metaWritten_1_load_load_fu_474_p1 = ap_const_lv1_0)))) then 
            ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_294_p4 <= ap_const_lv1_1;
        elsif ((((firstWord_load_reg_902 = ap_const_lv1_0) and (tmp_i_reg_898 = ap_const_lv1_1) and (metaWritten_1_load_load_fu_474_p1 = ap_const_lv1_1)) or ((tmp_i_341_reg_906 = ap_const_lv1_1) and (tmp_i_reg_898 = ap_const_lv1_1) and (metaWritten_1_load_load_fu_474_p1 = ap_const_lv1_1)))) then 
            ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_294_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_294_p4 <= ap_phi_reg_pp0_iter1_metaWritten_1_flag_0_i_reg_291;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_249 <= "X";
    ap_phi_reg_pp0_iter0_p_Val2_42_in_i_in_in_reg_302 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_281 <= "X";
    ap_phi_reg_pp0_iter1_header_idx_6_new_0_i_reg_271 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_header_ready_1_flag_0_i_reg_260 <= "X";
    ap_phi_reg_pp0_iter1_metaWritten_1_flag_0_i_reg_291 <= "X";

    ap_predicate_op131_write_state3_assign_proc : process(tmp_i_reg_898_pp0_iter1_reg, tmp_i_341_reg_906_pp0_iter1_reg, pkgValid_loc_0_i_reg_281, metaWritten_1_load_reg_951, firstWord_load_reg_902_pp0_iter1_reg)
    begin
                ap_predicate_op131_write_state3 <= (((metaWritten_1_load_reg_951 = ap_const_lv1_0) and (pkgValid_loc_0_i_reg_281 = ap_const_lv1_1) and (tmp_i_341_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter1_reg = ap_const_lv1_1)) or ((firstWord_load_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (metaWritten_1_load_reg_951 = ap_const_lv1_0) and (pkgValid_loc_0_i_reg_281 = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter1_reg = ap_const_lv1_1)));
    end process;


    ap_predicate_op133_write_state3_assign_proc : process(tmp_i_reg_898_pp0_iter1_reg, tmp_i_341_reg_906_pp0_iter1_reg, pkgValid_loc_0_i_reg_281, metaWritten_1_load_reg_951, firstWord_load_reg_902_pp0_iter1_reg)
    begin
                ap_predicate_op133_write_state3 <= (((metaWritten_1_load_reg_951 = ap_const_lv1_0) and (pkgValid_loc_0_i_reg_281 = ap_const_lv1_1) and (tmp_i_341_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter1_reg = ap_const_lv1_1)) or ((firstWord_load_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (metaWritten_1_load_reg_951 = ap_const_lv1_0) and (pkgValid_loc_0_i_reg_281 = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter1_reg = ap_const_lv1_1)));
    end process;


    ap_predicate_op137_write_state3_assign_proc : process(tmp_i_reg_898_pp0_iter1_reg, tmp_i_341_reg_906_pp0_iter1_reg, pkgValid_loc_0_i_reg_281, metaWritten_1_load_reg_951, firstWord_load_reg_902_pp0_iter1_reg)
    begin
                ap_predicate_op137_write_state3 <= (((metaWritten_1_load_reg_951 = ap_const_lv1_0) and (pkgValid_loc_0_i_reg_281 = ap_const_lv1_1) and (tmp_i_341_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter1_reg = ap_const_lv1_1)) or ((firstWord_load_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (metaWritten_1_load_reg_951 = ap_const_lv1_0) and (pkgValid_loc_0_i_reg_281 = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter1_reg = ap_const_lv1_1)));
    end process;


    ap_predicate_op142_write_state4_assign_proc : process(tmp_i_reg_898_pp0_iter2_reg, tmp_i_341_reg_906_pp0_iter2_reg, pkgValid_loc_0_i_reg_281_pp0_iter2_reg, or_ln457_reg_961, firstWord_load_reg_902_pp0_iter2_reg)
    begin
                ap_predicate_op142_write_state4 <= (((firstWord_load_reg_902_pp0_iter2_reg = ap_const_lv1_0) and (or_ln457_reg_961 = ap_const_lv1_1) and (pkgValid_loc_0_i_reg_281_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter2_reg = ap_const_lv1_1)) or ((or_ln457_reg_961 = ap_const_lv1_1) and (pkgValid_loc_0_i_reg_281_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_341_reg_906_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter2_reg = ap_const_lv1_1)));
    end process;


    ap_predicate_op147_write_state4_assign_proc : process(tmp_i_reg_898_pp0_iter2_reg, tmp_i_341_reg_906_pp0_iter2_reg, pkgValid_loc_0_i_reg_281_pp0_iter2_reg, firstWord_load_reg_902_pp0_iter2_reg, metaWritten_1_load_reg_951_pp0_iter2_reg, or_ln478_reg_975)
    begin
                ap_predicate_op147_write_state4 <= (((or_ln478_reg_975 = ap_const_lv1_1) and (metaWritten_1_load_reg_951_pp0_iter2_reg = ap_const_lv1_0) and (firstWord_load_reg_902_pp0_iter2_reg = ap_const_lv1_0) and (pkgValid_loc_0_i_reg_281_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter2_reg = ap_const_lv1_1)) or ((or_ln478_reg_975 = ap_const_lv1_1) and (metaWritten_1_load_reg_951_pp0_iter2_reg = ap_const_lv1_0) and (pkgValid_loc_0_i_reg_281_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_341_reg_906_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_898_pp0_iter2_reg = ap_const_lv1_1)));
    end process;


    ap_predicate_op40_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_186_p3, tmp_i_341_nbreadreq_fu_194_p3, firstWord)
    begin
                ap_predicate_op40_read_state1 <= (((firstWord = ap_const_lv1_0) and (tmp_i_nbreadreq_fu_186_p3 = ap_const_lv1_1)) or ((tmp_i_341_nbreadreq_fu_194_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_186_p3 = ap_const_lv1_1)));
    end process;


    ap_predicate_op44_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_186_p3, tmp_i_341_nbreadreq_fu_194_p3, firstWord)
    begin
                ap_predicate_op44_read_state1 <= ((firstWord = ap_const_lv1_1) and (tmp_i_341_nbreadreq_fu_194_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_186_p3 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_idle_pp0_0to2 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    header_ready_1_load_load_fu_345_p1 <= header_ready_1;
    icmp_ln1069_4_fu_861_p2 <= "0" when (p_Result_193_fu_706_p3 = zext_ln232_15_fu_732_p1) else "1";
    icmp_ln1069_fu_568_p2 <= "0" when (p_Result_192_fu_538_p3 = zext_ln1542_fu_564_p1) else "1";
    icmp_ln1081_4_fu_867_p2 <= "1" when (unsigned(meta_dataOffset_V_1_fu_714_p4) > unsigned(ap_const_lv4_5)) else "0";
    icmp_ln1081_fu_574_p2 <= "1" when (unsigned(lhs_fu_546_p4) > unsigned(ap_const_lv4_5)) else "0";
    icmp_ln414_fu_372_p2 <= "0" when (zext_ln414_fu_368_p1 = ap_const_lv24_0) else "1";
    lhs_fu_546_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(199 downto 196);
    metaWritten_1_load_load_fu_474_p1 <= metaWritten_1;
    meta_dataOffset_V_1_fu_714_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(199 downto 196);
    meta_length_V_1_fu_736_p2 <= std_logic_vector(unsigned(p_Result_193_fu_706_p3) - unsigned(zext_ln232_15_fu_732_p1));
    or_ln174_266_i_fu_884_p4 <= ((tmp_303_reg_970 & ap_const_lv4_0) & add_ln232_fu_879_p2);
    or_ln174_s_fu_774_p23 <= (((((((((((((((((((((ap_const_lv1_0 & meta_dataOffset_V_1_fu_714_p4) & ap_const_lv7_0) & tmp_304_fu_766_p3) & ap_const_lv7_0) & tmp_303_fu_758_p3) & ap_const_lv7_0) & tmp_302_fu_750_p3) & ap_const_lv7_0) & tmp_301_fu_742_p3) & meta_length_V_1_fu_736_p2) & ap_const_lv16_0) & tmp_453_i_fu_676_p4) & tmp_452_i_fu_666_p4) & tmp_451_i_fu_656_p4) & tmp_450_i_fu_646_p4) & tmp_449_i_fu_636_p4) & tmp_448_i_fu_626_p4) & tmp_447_i_fu_616_p4) & tmp_446_i_fu_606_p4) & tmp_445_i_fu_596_p4) & tmp_444_i_fu_586_p4);
    or_ln414_fu_431_p2 <= (select_ln414_20_fu_423_p3 or select_ln414_19_fu_415_p3);
    or_ln457_fu_580_p2 <= (icmp_ln1081_fu_574_p2 or icmp_ln1069_fu_568_p2);
    or_ln478_fu_873_p2 <= (icmp_ln1081_4_fu_867_p2 or icmp_ln1069_4_fu_861_p2);
    or_ln492_1_fu_478_p2 <= (tmp_last_V_reg_917 or ap_phi_mux_header_ready_1_flag_0_i_phi_fu_263_p4);
    or_ln492_2_fu_495_p2 <= (tmp_last_V_reg_917 or ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_294_p4);
    or_ln492_fu_333_p2 <= (tmp_last_V_fu_315_p3 or ap_phi_mux_firstWord_flag_0_i_phi_fu_252_p4);
    p_Result_192_fu_538_p3 <= (tmp_442_i_fu_528_p4 & tmp_441_i_fu_518_p4);
    p_Result_193_fu_706_p3 <= (tmp_455_i_fu_696_p4 & tmp_454_i_fu_686_p4);
    p_Result_s_fu_455_p2 <= (and_ln414_fu_443_p2 or and_ln414_21_fu_449_p2);
    ret_V_fu_556_p3 <= (lhs_fu_546_p4 & ap_const_lv2_0);

    rxEng2portTable_check_req_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng2portTable_check_req_full_n, ap_predicate_op133_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op133_write_state3 = ap_const_boolean_1))) then 
            rxEng2portTable_check_req_blk_n <= rxEng2portTable_check_req_full_n;
        else 
            rxEng2portTable_check_req_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng2portTable_check_req_din <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(127 downto 112);

    rxEng2portTable_check_req_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op133_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op133_write_state3 = ap_const_boolean_1))) then 
            rxEng2portTable_check_req_write <= ap_const_logic_1;
        else 
            rxEng2portTable_check_req_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_checksumValidFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rxEng_checksumValidFifo_empty_n, ap_predicate_op44_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op44_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng_checksumValidFifo_blk_n <= rxEng_checksumValidFifo_empty_n;
        else 
            rxEng_checksumValidFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_checksumValidFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op44_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op44_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_checksumValidFifo_read <= ap_const_logic_1;
        else 
            rxEng_checksumValidFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_dataBuffer2_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rxEng_dataBuffer2_empty_n, ap_predicate_op40_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op40_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng_dataBuffer2_blk_n <= rxEng_dataBuffer2_empty_n;
        else 
            rxEng_dataBuffer2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_dataBuffer2_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op40_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_dataBuffer2_read <= ap_const_logic_1;
        else 
            rxEng_dataBuffer2_read <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_dataBuffer3a_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, rxEng_dataBuffer3a_full_n, ap_predicate_op142_write_state4, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op142_write_state4 = ap_const_boolean_1))) then 
            rxEng_dataBuffer3a_blk_n <= rxEng_dataBuffer3a_full_n;
        else 
            rxEng_dataBuffer3a_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_dataBuffer3a_din <= rxEng_dataBuffer2_read_reg_910_pp0_iter2_reg;

    rxEng_dataBuffer3a_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op142_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op142_write_state4 = ap_const_boolean_1))) then 
            rxEng_dataBuffer3a_write <= ap_const_logic_1;
        else 
            rxEng_dataBuffer3a_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_headerMetaFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng_headerMetaFifo_full_n, ap_predicate_op131_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op131_write_state3 = ap_const_boolean_1))) then 
            rxEng_headerMetaFifo_blk_n <= rxEng_headerMetaFifo_full_n;
        else 
            rxEng_headerMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_headerMetaFifo_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_s_fu_774_p23),160));

    rxEng_headerMetaFifo_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op131_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op131_write_state3 = ap_const_boolean_1))) then 
            rxEng_headerMetaFifo_write <= ap_const_logic_1;
        else 
            rxEng_headerMetaFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_optionalFieldsMetaFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, rxEng_optionalFieldsMetaFifo_full_n, ap_predicate_op147_write_state4, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op147_write_state4 = ap_const_boolean_1))) then 
            rxEng_optionalFieldsMetaFifo_blk_n <= rxEng_optionalFieldsMetaFifo_full_n;
        else 
            rxEng_optionalFieldsMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_optionalFieldsMetaFifo_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_266_i_fu_884_p4),16));

    rxEng_optionalFieldsMetaFifo_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op147_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op147_write_state4 = ap_const_boolean_1))) then 
            rxEng_optionalFieldsMetaFifo_write <= ap_const_logic_1;
        else 
            rxEng_optionalFieldsMetaFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_tupleBuffer_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng_tupleBuffer_full_n, ap_predicate_op137_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op137_write_state3 = ap_const_boolean_1))) then 
            rxEng_tupleBuffer_blk_n <= rxEng_tupleBuffer_full_n;
        else 
            rxEng_tupleBuffer_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_tupleBuffer_din <= (tmp_s_fu_838_p4 & trunc_ln174_fu_848_p1);

    rxEng_tupleBuffer_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op137_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op137_write_state3 = ap_const_boolean_1))) then 
            rxEng_tupleBuffer_write <= ap_const_logic_1;
        else 
            rxEng_tupleBuffer_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln414_18_fu_407_p3 <= 
        tmp_300_fu_397_p4 when (icmp_ln414_fu_372_p2(0) = '1') else 
        tmp_305_fu_357_p1;
    select_ln414_19_fu_415_p3 <= 
        ap_const_lv256_lc_11 when (icmp_ln414_fu_372_p2(0) = '1') else 
        ap_const_lv256_lc_3;
    select_ln414_20_fu_423_p3 <= 
        ap_const_lv256_lc_12 when (icmp_ln414_fu_372_p2(0) = '1') else 
        ap_const_lv256_lc_3;
    select_ln414_fu_389_p3 <= 
        st_fu_381_p3 when (icmp_ln414_fu_372_p2(0) = '1') else 
        tmp_305_fu_357_p1;
    select_ln492_fu_488_p3 <= 
        ap_const_lv16_0 when (tmp_last_V_reg_917(0) = '1') else 
        ap_phi_mux_header_idx_6_new_0_i_phi_fu_274_p4;
    shl_ln3_fu_724_p3 <= (meta_dataOffset_V_1_fu_714_p4 & ap_const_lv2_0);
    st_fu_381_p3 <= (trunc_ln414_fu_378_p1 & ap_const_lv255_lc_3);
    
    tmp_300_fu_397_p4_proc : process(select_ln414_fu_389_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(256+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(256+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable tmp_300_fu_397_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(256 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(256 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(8 - 1 downto 0) := ap_const_lv32_FF(8 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(8 - 1 downto 0) := ap_const_lv32_0(8 - 1 downto 0);
        v0_cpy := select_ln414_fu_389_p3;
        if (vlo_cpy(8 - 1 downto 0) > vhi_cpy(8 - 1 downto 0)) then
            vhi_cpy(8-1 downto 0) := std_logic_vector(256-1-unsigned(ap_const_lv32_0(8-1 downto 0)));
            vlo_cpy(8-1 downto 0) := std_logic_vector(256-1-unsigned(ap_const_lv32_FF(8-1 downto 0)));
            for tmp_300_fu_397_p4_i in 0 to 256-1 loop
                v0_cpy(tmp_300_fu_397_p4_i) := select_ln414_fu_389_p3(256-1-tmp_300_fu_397_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(8-1 downto 0)))));

        section := (others=>'0');
        section(8-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(8-1 downto 0)) - unsigned(vlo_cpy(8-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(256-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_300_fu_397_p4 <= resvalue(256-1 downto 0);
    end process;

    tmp_301_fu_742_p3 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(204 downto 204);
    tmp_302_fu_750_p3 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(202 downto 202);
    tmp_303_fu_758_p3 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(201 downto 201);
    tmp_304_fu_766_p3 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(200 downto 200);
    tmp_305_fu_357_p1 <= rxEng_dataBuffer2_read_reg_910(256 - 1 downto 0);
    tmp_441_i_fu_518_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(95 downto 88);
    tmp_442_i_fu_528_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(87 downto 80);
    tmp_444_i_fu_586_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(159 downto 152);
    tmp_445_i_fu_596_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(151 downto 144);
    tmp_446_i_fu_606_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(143 downto 136);
    tmp_447_i_fu_616_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(135 downto 128);
    tmp_448_i_fu_626_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(191 downto 184);
    tmp_449_i_fu_636_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(183 downto 176);
    tmp_450_i_fu_646_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(175 downto 168);
    tmp_451_i_fu_656_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(167 downto 160);
    tmp_452_i_fu_666_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(223 downto 216);
    tmp_453_i_fu_676_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(215 downto 208);
    tmp_454_i_fu_686_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(95 downto 88);
    tmp_455_i_fu_696_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(87 downto 80);
    tmp_fu_360_p3 <= (header_idx_2 & ap_const_lv1_0);
    tmp_i_341_nbreadreq_fu_194_p3 <= (0=>(rxEng_checksumValidFifo_empty_n), others=>'-');
    tmp_i_nbreadreq_fu_186_p3 <= (0=>(rxEng_dataBuffer2_empty_n), others=>'-');
    tmp_last_V_fu_315_p3 <= rxEng_dataBuffer2_dout(576 downto 576);
    tmp_s_fu_838_p4 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(127 downto 96);
    trunc_ln174_fu_848_p1 <= ap_phi_reg_pp0_iter2_p_Val2_42_in_i_in_in_reg_302(64 - 1 downto 0);
    trunc_ln414_fu_378_p1 <= rxEng_dataBuffer2_read_reg_910(1 - 1 downto 0);
    xor_ln414_fu_437_p2 <= (or_ln414_fu_431_p2 xor ap_const_lv256_lc_13);
    xor_ln492_fu_483_p2 <= (tmp_last_V_reg_917 xor ap_const_lv1_1);
    zext_ln1542_fu_564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_556_p3),16));
    zext_ln232_15_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln3_fu_724_p3),16));
    zext_ln414_fu_368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_360_p3),24));
end behav;
