--------------- Build Started: 10/30/2023 00:30:45 Project: DOMOTICA_PROYECTO, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\adria\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\adria\OneDrive\Documents\psoc\PROYECTO_IOT\DOMOTICA_PROYECTO.cydsn\DOMOTICA_PROYECTO.cyprj -d CY8C5888LTI-LP097 -s C:\Users\adria\OneDrive\Documents\psoc\PROYECTO_IOT\DOMOTICA_PROYECTO.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Info: plm.M0038: The pin named SCLK_1(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
Warning: sta.M0021: DOMOTICA_PROYECTO_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_3(routed)" to "Clock_2". See the timing report for details. (File=C:\Users\adria\OneDrive\Documents\psoc\PROYECTO_IOT\DOMOTICA_PROYECTO.cydsn\DOMOTICA_PROYECTO_timing.html)
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 10/30/2023 00:30:55 ---------------
