
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1713138                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486172                       # Number of bytes of host memory used
host_op_rate                                  1917153                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1626.05                       # Real time elapsed on the host
host_tick_rate                              655490477                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2785640781                       # Number of instructions simulated
sim_ops                                    3117379733                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.065858                       # Number of seconds simulated
sim_ticks                                1065857839061                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    48                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2036982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4073938                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 141599720                       # Number of branches fetched
system.switch_cpus.committedInsts           785640780                       # Number of instructions committed
system.switch_cpus.committedOps             877435917                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2556014001                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2556014001                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    254235969                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    247984428                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    113382068                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            12703465                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     721428441                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            721428441                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1226254196                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    632913763                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           159869084                       # Number of load instructions
system.switch_cpus.num_mem_refs             274040884                       # number of memory refs
system.switch_cpus.num_store_insts          114171800                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     116050453                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            116050453                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    144701674                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     85117803                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         512401981     58.40%     58.40% # Class of executed instruction
system.switch_cpus.op_class::IntMult         25044373      2.85%     61.25% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.25% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        12994705      1.48%     62.73% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         8596034      0.98%     63.71% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3537529      0.40%     64.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       11721760      1.34%     65.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     14105964      1.61%     67.06% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1973784      0.22%     67.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       12237533      1.39%     68.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           781418      0.09%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::MemRead        159869084     18.22%     86.99% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       114171800     13.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          877435965                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2085630                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2071327                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4171260                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2071353                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2036548                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       450151                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1586805                       # Transaction distribution
system.membus.trans_dist::ReadExReq               434                       # Transaction distribution
system.membus.trans_dist::ReadExResp              434                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2036548                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3025911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3085009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6110920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6110920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    157986816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    160366208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    318353024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               318353024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2036982                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2036982    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2036982                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4783912116                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4830959939                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        19281206743                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2084507                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       947211                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3668933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1123                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2084507                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6256890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6256890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    330584320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              330584320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2530514                       # Total snoops (count)
system.tol2bus.snoopTraffic                  57619328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4616144                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.448731                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497376                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2544765     55.13%     55.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2071353     44.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     26      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4616144                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2568511500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4348538550                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    129105920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         129105920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     28880896                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       28880896                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1008640                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1008640                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       225632                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            225632                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    121128649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            121128649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      27096387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            27096387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      27096387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    121128649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           148225035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    451186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1996322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000883175428                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        25281                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        25281                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3491005                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            426228                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1008640                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    225632                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2017280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  451264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 20958                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   78                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            78559                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            75993                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            64290                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            56457                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            58770                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            83868                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            64227                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           393671                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           274885                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            65895                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          139809                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          214601                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          171665                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          104003                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           76457                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           73172                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            25436                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            19156                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            11563                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            13289                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            12998                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            13662                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            16622                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            14488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            14066                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            34976                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          107194                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           65020                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           36546                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           33997                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           16334                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           15822                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 38766242360                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                9981610000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            76197279860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19418.83                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38168.83                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1209845                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 287878                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                60.60                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               63.80                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2017280                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              451264                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 998611                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 997711                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 22851                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 23278                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 25259                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 25302                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 25294                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 25284                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 25285                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 25283                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 25283                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 25286                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 25287                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 25287                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 25287                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 25292                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 25290                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 25282                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 25281                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 25281                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   479                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       949764                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   164.923766                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   148.893873                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    98.505280                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        26503      2.79%      2.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       747979     78.75%     81.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       111086     11.70%     93.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        38779      4.08%     97.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        15592      1.64%     98.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         6204      0.65%     99.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         2378      0.25%     99.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          847      0.09%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          396      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       949764                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        25281                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     78.964598                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    75.467972                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    23.315599                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           20      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          151      0.60%      0.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          467      1.85%      2.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         1174      4.64%      7.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         1995      7.89%     15.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         2810     11.12%     26.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         3301     13.06%     39.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3454     13.66%     52.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         3310     13.09%     65.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2769     10.95%     76.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         2072      8.20%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         1461      5.78%     90.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          950      3.76%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          578      2.29%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          360      1.42%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          175      0.69%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          117      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159           58      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           32      0.13%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175           14      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        25281                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        25281                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.846169                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.836226                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.579883                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2003      7.92%      7.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             425      1.68%      9.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           22369     88.48%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             428      1.69%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              54      0.21%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        25281                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             127764608                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1341312                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               28874816                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              129105920                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            28880896                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      119.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       27.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   121.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    27.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.15                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1065855738822                       # Total gap between requests
system.mem_ctrls0.avgGap                    863550.12                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    127764608                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     28874816                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 119870214.692569255829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 27090682.210901737213                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2017280                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       451264                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  76197279860                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24617030794526                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37772.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  54551284.38                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   61.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3982199340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2116581555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8000277180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1691045100                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    382749531420                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     86973282720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      569650372275                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       534.452486                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 222626025682                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 807640673379                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2799144180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1487772825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6253461900                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         664057080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    355609240200                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    109828317120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      560779448265                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       526.129684                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 282145413456                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 748121285605                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    131627776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         131627776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     28738432                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       28738432                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1028342                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1028342                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       224519                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            224519                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    123494683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            123494683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      26962725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            26962725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      26962725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    123494683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           150457408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    448911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2038462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000813265462                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        25166                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        25166                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3553092                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            424016                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1028342                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    224519                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2056684                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  449038                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 18222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  127                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            86335                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            64041                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            65711                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            59154                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            70318                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            77752                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            90697                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           400548                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           269100                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            50847                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          143680                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          222876                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          180143                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           99626                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           89180                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           68454                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            25571                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            20236                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            12210                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            12688                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            12786                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            14390                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            16996                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            14376                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            14168                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            17518                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          119403                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           64196                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           36802                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           35136                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           16316                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           16090                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 39826526198                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               10192310000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            78047688698                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19537.54                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38287.54                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1232902                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 289584                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                60.48                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               64.51                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2056684                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              449038                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1019688                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1018774                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 22644                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 23062                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 25162                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 25194                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 25179                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 25170                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 25167                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 25167                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 25168                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 25168                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 25173                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 25176                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 25171                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 25172                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 25170                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 25166                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 25166                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 25166                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   455                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       964855                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   164.988140                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   148.795770                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   100.293678                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        25614      2.65%      2.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       763574     79.14%     81.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       111137     11.52%     93.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        37754      3.91%     97.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        15956      1.65%     98.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         6527      0.68%     99.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         2619      0.27%     99.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         1040      0.11%     99.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          634      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       964855                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        25166                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     80.998808                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    77.395393                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    23.985856                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           14      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          116      0.46%      0.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          416      1.65%      2.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         1084      4.31%      6.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         1737      6.90%     13.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         2607     10.36%     23.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         3132     12.45%     36.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         3361     13.36%     49.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         3369     13.39%     62.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         2767     10.99%     73.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         2171      8.63%     82.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         1640      6.52%     89.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         1091      4.34%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          682      2.71%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          430      1.71%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          238      0.95%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          133      0.53%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159           99      0.39%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167           40      0.16%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175           23      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183           10      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        25166                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        25166                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.836843                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.826504                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.591149                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2103      8.36%      8.36% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             420      1.67%     10.03% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           22176     88.12%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             417      1.66%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              47      0.19%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        25166                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             130461568                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1166208                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               28728448                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              131627776                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            28738432                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      122.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       26.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   123.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    26.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.17                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.96                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1065856756302                       # Total gap between requests
system.mem_ctrls1.avgGap                    850738.24                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    130461568                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     28728448                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 122400533.372193515301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 26953358.081326495856                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2056684                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       449038                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  78047688698                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24621696706530                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     37948.31                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  54832100.42                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   61.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3972546060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2111450715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8024688840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1668463380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    384274631970                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     85689296160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      569878532085                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       534.666549                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 219265894064                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 811000804997                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2916540060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1550174010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         6529929840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         674700660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    360850390200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    105415025760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      562074215490                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       527.344450                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 270640666110                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 759626032951                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        48648                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48648                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        48648                       # number of overall hits
system.l2.overall_hits::total                   48648                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2036982                       # number of demand (read+write) misses
system.l2.demand_misses::total                2036982                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2036982                       # number of overall misses
system.l2.overall_misses::total               2036982                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 180598432839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     180598432839                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 180598432839                       # number of overall miss cycles
system.l2.overall_miss_latency::total    180598432839                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2085630                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2085630                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2085630                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2085630                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.976675                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.976675                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.976675                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.976675                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 88659.807911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88659.807911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88659.807911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88659.807911                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              450151                       # number of writebacks
system.l2.writebacks::total                    450151                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2036982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2036982                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2036982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2036982                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 163167632218                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 163167632218                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 163167632218                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 163167632218                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.976675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.976675                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.976675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.976675                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80102.638226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80102.638226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80102.638226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80102.638226                       # average overall mshr miss latency
system.l2.replacements                        2530514                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       497060                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           497060                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       497060                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       497060                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1577795                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1577795                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          689                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   689                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 434                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     35788191                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      35788191                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.386465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.386465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82461.269585                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82461.269585                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     32085091                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     32085091                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.386465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.386465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73928.781106                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73928.781106                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        47959                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47959                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2036548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2036548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 180562644648                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 180562644648                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2084507                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2084507                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.976993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.976993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88661.128855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88661.128855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2036548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2036548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 163135547127                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 163135547127                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.976993                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.976993                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80103.953910                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80103.953910                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     2593570                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2530642                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.024866                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.134318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   101.863193                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.204174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.795806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  69270258                       # Number of tag accesses
system.l2.tags.data_accesses                 69270258                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    934142160939                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1065857839061                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    785640829                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2785845179                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    785640829                       # number of overall hits
system.cpu.icache.overall_hits::total      2785845179                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          903                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            903                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          903                       # number of overall misses
system.cpu.icache.overall_misses::total           903                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    785640829                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2785846082                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    785640829                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2785846082                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.icache.writebacks::total               279                       # number of writebacks
system.cpu.icache.replacements                    279                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    785640829                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2785845179                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          903                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           903                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    785640829                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2785846082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.899901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2785846082                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3085100.866002                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.899901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      108647998101                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     108647998101                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    663547831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    259525193                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        923073024                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    663547831                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    259525193                       # number of overall hits
system.cpu.dcache.overall_hits::total       923073024                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5964630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2085549                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8050179                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5964630                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2085549                       # number of overall misses
system.cpu.dcache.overall_misses::total       8050179                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 185376829167                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 185376829167                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 185376829167                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 185376829167                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    669512461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    261610742                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    931123203                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    669512461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    261610742                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    931123203                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008646                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008646                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88886.345594                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23027.665493                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88886.345594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23027.665493                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2491081                       # number of writebacks
system.cpu.dcache.writebacks::total           2491081                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2085549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2085549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2085549                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2085549                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 183637481301                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 183637481301                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 183637481301                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 183637481301                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007972                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002240                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007972                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002240                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88052.345594                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88052.345594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88052.345594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88052.345594                       # average overall mshr miss latency
system.cpu.dcache.replacements                8052059                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    387830992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    152387547                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       540218539                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5295495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2084426                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7379921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 185332575876                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 185332575876                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    393126487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    154471973                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    547598460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013477                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88913.003328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25113.083985                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2084426                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2084426                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 183594164592                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 183594164592                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003806                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88079.003328                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88079.003328                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    275716839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    107137646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      382854485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       669135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       670258                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     44253291                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     44253291                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    276385974                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    107138769                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    383524743                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39406.314337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    66.024264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     43316709                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43316709                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38572.314337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38572.314337                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16758098                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      7032950                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     23791048                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2055                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           81                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2136                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      6572754                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6572754                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16760153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      7033031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     23793184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000123                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000090                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 81145.111111                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  3077.132022                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           81                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      6505200                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      6505200                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 80311.111111                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80311.111111                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16760153                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      7033031                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     23793184                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16760153                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      7033031                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     23793184                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           978709571                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8052315                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.543875                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   144.388580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   111.610726                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.564018                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.435979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31326758587                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31326758587                       # Number of data accesses

---------- End Simulation Statistics   ----------
