***************
*** 178,190 ****
  		.ctrlbit	= S3C_CLKCON_PCLK_KEYPAD,
  	}, {
  		.name		= "spi",
- 		.devname	= "s3c64xx-spi.0",
  		.parent		= &clk_p,
  		.enable		= s3c64xx_pclk_ctrl,
  		.ctrlbit	= S3C_CLKCON_PCLK_SPI0,
  	}, {
  		.name		= "spi",
- 		.devname	= "s3c64xx-spi.1",
  		.parent		= &clk_p,
  		.enable		= s3c64xx_pclk_ctrl,
  		.ctrlbit	= S3C_CLKCON_PCLK_SPI1,
--- 178,190 ----
  		.ctrlbit	= S3C_CLKCON_PCLK_KEYPAD,
  	}, {
  		.name		= "spi",
+ 		.devname	= "s3c6410-spi.0",
  		.parent		= &clk_p,
  		.enable		= s3c64xx_pclk_ctrl,
  		.ctrlbit	= S3C_CLKCON_PCLK_SPI0,
  	}, {
  		.name		= "spi",
+ 		.devname	= "s3c6410-spi.1",
  		.parent		= &clk_p,
  		.enable		= s3c64xx_pclk_ctrl,
  		.ctrlbit	= S3C_CLKCON_PCLK_SPI1,
***************
*** 331,337 ****
  
  static struct clk clk_48m_spi0 = {
  	.name		= "spi_48m",
- 	.devname	= "s3c64xx-spi.0",
  	.parent		= &clk_48m,
  	.enable		= s3c64xx_sclk_ctrl,
  	.ctrlbit	= S3C_CLKCON_SCLK_SPI0_48,
--- 331,337 ----
  
  static struct clk clk_48m_spi0 = {
  	.name		= "spi_48m",
+ 	.devname	= "s3c6410-spi.0",
  	.parent		= &clk_48m,
  	.enable		= s3c64xx_sclk_ctrl,
  	.ctrlbit	= S3C_CLKCON_SCLK_SPI0_48,
***************
*** 339,345 ****
  
  static struct clk clk_48m_spi1 = {
  	.name		= "spi_48m",
- 	.devname	= "s3c64xx-spi.1",
  	.parent		= &clk_48m,
  	.enable		= s3c64xx_sclk_ctrl,
  	.ctrlbit	= S3C_CLKCON_SCLK_SPI1_48,
--- 339,345 ----
  
  static struct clk clk_48m_spi1 = {
  	.name		= "spi_48m",
+ 	.devname	= "s3c6410-spi.1",
  	.parent		= &clk_48m,
  	.enable		= s3c64xx_sclk_ctrl,
  	.ctrlbit	= S3C_CLKCON_SCLK_SPI1_48,
***************
*** 802,808 ****
  static struct clksrc_clk clk_sclk_spi0 = {
  	.clk	= {
  		.name		= "spi-bus",
- 		.devname	= "s3c64xx-spi.0",
  		.ctrlbit	= S3C_CLKCON_SCLK_SPI0,
  		.enable		= s3c64xx_sclk_ctrl,
  	},
--- 802,808 ----
  static struct clksrc_clk clk_sclk_spi0 = {
  	.clk	= {
  		.name		= "spi-bus",
+ 		.devname	= "s3c6410-spi.0",
  		.ctrlbit	= S3C_CLKCON_SCLK_SPI0,
  		.enable		= s3c64xx_sclk_ctrl,
  	},
***************
*** 814,820 ****
  static struct clksrc_clk clk_sclk_spi1 = {
  	.clk	= {
  		.name		= "spi-bus",
- 		.devname	= "s3c64xx-spi.1",
  		.ctrlbit	= S3C_CLKCON_SCLK_SPI1,
  		.enable		= s3c64xx_sclk_ctrl,
  	},
--- 814,820 ----
  static struct clksrc_clk clk_sclk_spi1 = {
  	.clk	= {
  		.name		= "spi-bus",
+ 		.devname	= "s3c6410-spi.1",
  		.ctrlbit	= S3C_CLKCON_SCLK_SPI1,
  		.enable		= s3c64xx_sclk_ctrl,
  	},
***************
*** 858,867 ****
  	CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_sclk_mmc1.clk),
  	CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk),
  	CLKDEV_INIT(NULL, "spi_busclk0", &clk_p),
- 	CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_sclk_spi0.clk),
- 	CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk2", &clk_48m_spi0),
- 	CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_sclk_spi1.clk),
- 	CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk2", &clk_48m_spi1),
  };
  
  #define GET_DIV(clk, field) ((((clk) & field##_MASK) >> field##_SHIFT) + 1)
--- 858,867 ----
  	CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_sclk_mmc1.clk),
  	CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk),
  	CLKDEV_INIT(NULL, "spi_busclk0", &clk_p),
+ 	CLKDEV_INIT("s3c6410-spi.0", "spi_busclk1", &clk_sclk_spi0.clk),
+ 	CLKDEV_INIT("s3c6410-spi.0", "spi_busclk2", &clk_48m_spi0),
+ 	CLKDEV_INIT("s3c6410-spi.1", "spi_busclk1", &clk_sclk_spi1.clk),
+ 	CLKDEV_INIT("s3c6410-spi.1", "spi_busclk2", &clk_48m_spi1),
  };
  
  #define GET_DIV(clk, field) ((((clk) & field##_MASK) >> field##_SHIFT) + 1)
