
==============================================================
    Jasper Verification Results
==============================================================
    2022.09p001 64 bits for Linux64 3.10.0-1062.1.2.el7.x86_64
    Host Name: icpc
    User Name: master
    Printed on: Monday, Feb10, 2025 08:46:06 AM CST
    Working Directory: /home/master/RAG-aided-Assertion-Generation/Evaluation/Dataset/uartRec


==============================================================
SUMMARY
==============================================================
    Total Tasks           : 1
    Total Properties      : 14
          assumptions     : 0                   
           - approved     : 0                   
           - temporary    : 0                   
          assertions      : 7                   
           - proven       : 7                   ( 100.0% )
           - marked_proven: 0                   ( 0.0% )
           - cex          : 0                   ( 0.0% )
           - ar_cex       : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )
          covers          : 7                   
           - unreachable  : 0                   ( 0.0% )
           - covered      : 7                   ( 100.0% )
           - ar_covered   : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )

==============================================================
RESULTS
==============================================================

--------------------------------------------------------------------------------------------
       Name                                |    Result    |  Engine  |  Bound  |  Time    
--------------------------------------------------------------------------------------------

---[ <embedded> ]---------------------------------------------------------------------------
[1]   uartRec._assert_1                         proven          N      Infinite    0.002 s      
[2]   uartRec._assert_1:precondition1           covered         PRE           1    0.000 s      
[3]   uartRec._assert_2                         proven          Hp     Infinite    0.001 s      
[4]   uartRec._assert_2:precondition1           covered         PRE           1    0.000 s      
[5]   uartRec._assert_3                         proven          Hp     Infinite    0.001 s      
[6]   uartRec._assert_3:precondition1           covered         PRE           1    0.000 s      
[7]   uartRec._assert_4                         proven          Hp     Infinite    0.062 s      
[8]   uartRec._assert_4:precondition1           covered         PRE           1    0.000 s      
[9]   uartRec._assert_5                         proven          Hp     Infinite    0.063 s      
[10]  uartRec._assert_5:precondition1           covered         PRE           1    0.000 s      
[11]  uartRec._assert_6                         proven          Hp     Infinite    0.001 s      
[12]  uartRec._assert_6:precondition1           covered         PRE           1    0.000 s      
[13]  uartRec._assert_7                         proven          Hp     Infinite    0.001 s      
[14]  uartRec._assert_7:precondition1           covered         PRE           1    0.000 s      
