# sv_project_visualizer
Parse and visualize a System Verilog project with interactive figures that seamlessly links up to project documentation.
