#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 21 13:44:04 2020
# Process ID: 5356
# Current directory: C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log Lavadora.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lavadora.tcl
# Log file: C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.runs/synth_1/Lavadora.vds
# Journal file: C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Lavadora.tcl -notrace
Command: synth_design -top Lavadora -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 716.113 ; gain = 178.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lavadora' [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Lavadora.vhd:31]
INFO: [Synth 8-3491] module 'CLOCK_DIVIDER' declared at 'C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/CLOCK_DIVIDER.vhd:10' bound to instance 'Inst_CLOCK_DIVIDER' of component 'CLOCK_DIVIDER' [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Lavadora.vhd:92]
INFO: [Synth 8-638] synthesizing module 'CLOCK_DIVIDER' [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/CLOCK_DIVIDER.vhd:24]
	Parameter mitad bound to: 100000 - type: integer 
	Parameter cincuenta_ms bound to: 30 - type: integer 
WARNING: [Synth 8-614] signal 'comparador' is read in the process but is not in the sensitivity list [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/CLOCK_DIVIDER.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'CLOCK_DIVIDER' (1#1) [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/CLOCK_DIVIDER.vhd:24]
INFO: [Synth 8-3491] module 'Control' declared at 'C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Control.vhd:5' bound to instance 'Inst_Control' of component 'Control' [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Lavadora.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Control.vhd:34]
INFO: [Synth 8-3491] module 'FSM_CONTROL' declared at 'C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/FSM_CONTROL.vhd:5' bound to instance 'Inst_FSM_CONTROL' of component 'FSM_CONTROL' [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Control.vhd:84]
INFO: [Synth 8-638] synthesizing module 'FSM_CONTROL' [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/FSM_CONTROL.vhd:39]
	Parameter diezsec bound to: 5000 - type: integer 
	Parameter veintemin bound to: 15000 - type: integer 
	Parameter diezmin bound to: 10000 - type: integer 
	Parameter cincomin bound to: 8000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/FSM_CONTROL.vhd:152]
WARNING: [Synth 8-614] signal 'tiempo' is read in the process but is not in the sensitivity list [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/FSM_CONTROL.vhd:149]
WARNING: [Synth 8-614] signal 'caliente' is read in the process but is not in the sensitivity list [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/FSM_CONTROL.vhd:149]
WARNING: [Synth 8-614] signal 'centrifuga' is read in the process but is not in the sensitivity list [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/FSM_CONTROL.vhd:149]
INFO: [Synth 8-226] default block is never used [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/FSM_CONTROL.vhd:298]
WARNING: [Synth 8-614] signal 'color' is read in the process but is not in the sensitivity list [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/FSM_CONTROL.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'FSM_CONTROL' (2#1) [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/FSM_CONTROL.vhd:39]
WARNING: [Synth 8-3848] Net contar in module/entity Control does not have driver. [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Control.vhd:77]
WARNING: [Synth 8-3848] Net done_ok in module/entity Control does not have driver. [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Control.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Control' (3#1) [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Control.vhd:34]
INFO: [Synth 8-3491] module 'Sistema_fisico' declared at 'C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Sistema_fisico.vhd:5' bound to instance 'Inst_Sist_Fisico' of component 'Sistema_fisico' [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Lavadora.vhd:129]
INFO: [Synth 8-638] synthesizing module 'Sistema_fisico' [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Sistema_fisico.vhd:19]
INFO: [Synth 8-3491] module 'Display' declared at 'C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Displays.vhd:6' bound to instance 'Inst_Display' of component 'Display' [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Sistema_fisico.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Displays.vhd:16]
INFO: [Synth 8-226] default block is never used [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Displays.vhd:31]
WARNING: [Synth 8-614] signal 'ultimo_carga_timer_d' is read in the process but is not in the sensitivity list [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Displays.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'Display' (4#1) [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Displays.vhd:16]
INFO: [Synth 8-3491] module 'Leds' declared at 'C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Leds.vhd:4' bound to instance 'Inst_Leds' of component 'Leds' [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Sistema_fisico.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Leds' [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Leds.vhd:18]
WARNING: [Synth 8-614] signal 'parpadeo' is read in the process but is not in the sensitivity list [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Leds.vhd:54]
WARNING: [Synth 8-614] signal 'ultimo_estado' is read in the process but is not in the sensitivity list [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Leds.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'Leds' (5#1) [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Leds.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Sistema_fisico' (6#1) [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Sistema_fisico.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Lavadora' (7#1) [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/sources_1/new/Lavadora.vhd:31]
WARNING: [Synth 8-3331] design FSM_CONTROL has unconnected port done
WARNING: [Synth 8-3331] design Control has unconnected port cuenta_timer_c
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 780.375 ; gain = 242.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 780.375 ; gain = 242.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 780.375 ; gain = 242.523
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/constrs_1/imports/nexys4ddr_master_xdc/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/constrs_1/imports/nexys4ddr_master_xdc/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.srcs/constrs_1/imports/nexys4ddr_master_xdc/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lavadora_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lavadora_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 885.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 885.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 885.848 ; gain = 347.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 885.848 ; gain = 347.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 885.848 ; gain = 347.996
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'FSM_CONTROL'
INFO: [Synth 8-5544] ROM "tiempores" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "carga_timer" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "segmentos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "salida" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "salida" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "salida" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 inicial |                  000000000000001 |                             0000
         inicio_llenado1 |                  000000000000010 |                             0001
                llenado1 |                  000000000000100 |                             0010
     inicio_lavado_color |                  000000000001000 |                             0011
                  lavado |                  000000000010000 |                             0101
                  vacia1 |                  000000000100000 |                             0110
           inicio_espera |                  000000001000000 |                             0111
         espera_llenado2 |                  000000010000000 |                             1000
         inicio_llenado2 |                  000000100000000 |                             1001
                llenado2 |                  000001000000000 |                             1010
         inicio_aclarado |                  000010000000000 |                             1011
                aclarado |                  000100000000000 |                             1100
                  vacia2 |                  001000000000000 |                             1101
     inicio_centrifugado |                  010000000000000 |                             1110
            centrifugado |                  100000000000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'FSM_CONTROL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 885.848 ; gain = 347.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     16 Bit        Muxes := 1     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 3     
	  13 Input      7 Bit        Muxes := 3     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLOCK_DIVIDER 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FSM_CONTROL 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 13    
	  15 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	  13 Input      7 Bit        Muxes := 3     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
Module Leds 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[12]' (FDCE) to 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[8]' (FDCE) to 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[11]' (FDCE) to 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[13]' (FDCE) to 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[10]' (FDCE) to 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[15]' (FDCE) to 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[9]' (FDCE) to 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[16]' (FDCE) to 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[6]' (FDCE) to 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[14]' (FDCE) to 'i_1/Inst_CLOCK_DIVIDER/contador50_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\Inst_CLOCK_DIVIDER/contador50_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 885.848 ; gain = 347.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------------------+---------------+----------------+
|Module Name | RTL Object                        | Depth x Width | Implemented As | 
+------------+-----------------------------------+---------------+----------------+
|Lavadora    | Inst_Sist_Fisico/Inst_Leds/salida | 32x16         | LUT            | 
|Lavadora    | Inst_Sist_Fisico/Inst_Leds/salida | 32x16         | LUT            | 
+------------+-----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 885.848 ; gain = 347.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 885.848 ; gain = 347.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 904.848 ; gain = 366.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 910.633 ; gain = 372.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 910.633 ; gain = 372.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 910.633 ; gain = 372.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 910.633 ; gain = 372.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 910.633 ; gain = 372.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 910.633 ; gain = 372.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    28|
|3     |LUT1   |     4|
|4     |LUT2   |    10|
|5     |LUT3   |    32|
|6     |LUT4   |    38|
|7     |LUT5   |    57|
|8     |LUT6   |    71|
|9     |FDCE   |    39|
|10    |FDPE   |     1|
|11    |FDRE   |    82|
|12    |IBUF   |     9|
|13    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   400|
|2     |  Inst_CLOCK_DIVIDER |CLOCK_DIVIDER  |    61|
|3     |  Inst_Control       |Control        |   130|
|4     |    Inst_FSM_CONTROL |FSM_CONTROL    |   130|
|5     |  Inst_Sist_Fisico   |Sistema_fisico |   171|
|6     |    Inst_Display     |Display        |    71|
|7     |    Inst_Leds        |Leds           |   100|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 910.633 ; gain = 372.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 910.633 ; gain = 267.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 910.633 ; gain = 372.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 923.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 923.672 ; gain = 629.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 923.672 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/elena/OneDrive/Escritorio/LAVADORAv4/project_2/project_2.runs/synth_1/Lavadora.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lavadora_utilization_synth.rpt -pb Lavadora_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 21 13:44:44 2020...
