// Copyright FastPath Logic (2009)
// Interface Library File v1.0, this is autogenerated by FastPath Generator 2009-12-17 21:13
//----------------------------------------------------------------------
// Copyright (c) 2005-2008 Fastpathlogic
// All Rights Reserved.
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of Fastpathlogic;
// the contents of this file may not be disclosed to third parties,
// copied or duplicated in any form, in whole or in part, without the prior
// written permission of Fastpathlogic.
//
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to
// restrictions as set forth in subdivision (c)(1)(ii) of the Rights in
// Technical Data and Computer Software clause at DFARS 252.227-7013,
// and/or in similar or succesor clauses in the FAR, DOD or NASA FAR Supplement.
// Unpublished rights reserved under the Copyright Laws of the United States
//----------------------------------------------------------------------




//------------------------------------------------------------
// Begin csl_interface declarations
//------------------------------------------------------------
csl_interface ifc0 { 
    csl_bitrange br_p_m ( 77,1);
    csl_port p_m ( input , wire , br_p_m);
    csl_bitrange br_p_n ( 70,7);
    csl_port p_n ( output , wire , br_p_n);
    csl_port p_o ( input , wire , 78);

    ifc0() {
 }
};

csl_interface ifc1 { 
    csl_bitrange br_p_x ( 120,33);
    csl_port p_x ( input , wire , br_p_x);
   ifc0 ifc00;

   ifc0 ifc01;


    ifc1() {
 }
};

csl_interface ifc2 { 
    csl_port p_n ( inout , wire , 64);

    ifc2() {
 }
};

csl_interface ifc3 { 
    csl_port p_m ( input , wire , 78);

    ifc3() {
 }
};

csl_interface ifc4 { 
    csl_port p_c ( output , wire , 64);
   ifc3 ifc30;


    ifc4() { 
    }
};

//------------------------------------------------------------
// Begin csl_unit predecalaration
//------------------------------------------------------------
csl_unit a;
csl_unit b;
csl_unit c;
csl_unit top;



//------------------------------------------------------------
// Begin csl_unit declarations
//------------------------------------------------------------
//------------------------------------------------------
csl_unit b {  // declaration
	// unit instances
	a a0; // unit instance
	// interface instances
	ifc0 ifc01; // receiver interface
	ifc1 ifc11; // driver interface
	b() { 
	}
};


//------------------------------------------------------
csl_unit a {  // declaration
	// unit instances
	// interface instances
	ifc0 ifc00; // driver interface
	a() { 
	}
};


//------------------------------------------------------
csl_unit c {  // declaration
	// unit instances
	b b0; // unit instance
	// interface instances
	ifc1 ifc11; // receiver interface
	ifc4 ifc41; // driver interface
	c() { 
	}
};


//------------------------------------------------------
csl_unit top {  // declaration
	// unit instances
	c c0; // unit instance
	// interface instances
	ifc4 ifc41; // receiver interface
	ifc1 ifc11; // driver interface
	ifc0 ifc01; // driver interface
	top() { 
		top.c0.b0.a0.ifc00.connect_by_name(top.c0.b0.ifc01,cp1);
		top.c0.b0.ifc11.connect_by_name(top.c0.ifc11,cp2);
		top.c0.ifc41.connect_by_name(top.ifc41,cp3);
		top.ifc11.connect_by_name(top.c0.ifc11,pc1);
		top.ifc01.connect_by_name(top.c0.b0.ifc01,pc2);
	}
};


