Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 06 09:03:01 2020
| Host         : DESKTOP-G22A6L1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.978        0.000                      0                24831        0.017        0.000                      0                24831       15.250        0.000                       0                 10087  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                    ------------       ----------      --------------
clk_fpga_0                                                               {0.000 20.000}     40.000          25.000          
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                    10.978        0.000                      0                23860        0.017        0.000                      0                23860       18.750        0.000                       0                  9704  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.842        0.000                      0                  692        0.066        0.000                      0                  692       15.250        0.000                       0                   383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        clk_fpga_0                                                               clk_fpga_0                                                                    32.693        0.000                      0                  179        0.234        0.000                      0                  179  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.248        0.000                      0                  100        0.383        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.978ns  (required time - arrival time)
  Source:                 design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ang_steps_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG__7/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.685ns  (logic 14.108ns (50.960%)  route 13.577ns (49.041%))
  Logic Levels:           49  (CARRY4=34 LUT3=1 LUT4=2 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 42.877 - 40.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.735     3.029    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/s01_axis_costmap_aclk
    SLICE_X77Y44         FDRE                                         r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ang_steps_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y44         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ang_steps_reg_reg[3]/Q
                         net (fo=14, routed)          1.178     4.663    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ang_steps_reg[3]
    SLICE_X86Y47         LUT4 (Prop_lut4_I1_O)        0.124     4.787 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i___140_i_8__1/O
                         net (fo=1, routed)           0.000     4.787    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i___140_i_8__1_n_0
    SLICE_X86Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.320 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i___140_i_1/CO[3]
                         net (fo=114, routed)         1.098     6.418    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/num_steps1
    SLICE_X84Y48         LUT3 (Prop_lut3_I1_O)        0.124     6.542 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/num_steps[3]_i_1__1/O
                         net (fo=5, routed)           0.692     7.234    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/num_steps[3]
    SLICE_X84Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.358 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_13__1/O
                         net (fo=4, routed)           0.458     7.816    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_13__1_n_0
    SLICE_X84Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.940 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_1__1/O
                         net (fo=41, routed)          0.500     8.440    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_1__1_n_0
    SLICE_X84Y47         LUT4 (Prop_lut4_I3_O)        0.124     8.564 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_105/O
                         net (fo=1, routed)           0.471     9.035    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_105_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.542 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.542    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_45_n_0
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_14/CO[3]
                         net (fo=1, routed)           0.001     9.656    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_14_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.927 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_2/CO[0]
                         net (fo=17, routed)          0.832    10.759    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_2_n_3
    SLICE_X86Y48         LUT5 (Prop_lut5_I4_O)        0.373    11.132 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__9/O
                         net (fo=1, routed)           0.000    11.132    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__9_n_0
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.665 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.665    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_54_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_16/CO[3]
                         net (fo=1, routed)           0.001    11.783    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_16_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.940 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_3/CO[1]
                         net (fo=17, routed)          0.787    12.727    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_3_n_2
    SLICE_X87Y49         LUT5 (Prop_lut5_I4_O)        0.332    13.059 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__8/O
                         net (fo=1, routed)           0.000    13.059    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__8_n_0
    SLICE_X87Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.609 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_59/CO[3]
                         net (fo=1, routed)           0.001    13.609    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_59_n_0
    SLICE_X87Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.723 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.723    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_19_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.880 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_4/CO[1]
                         net (fo=17, routed)          0.744    14.624    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_4_n_2
    SLICE_X89Y49         LUT5 (Prop_lut5_I4_O)        0.329    14.953 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__7/O
                         net (fo=1, routed)           0.000    14.953    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__7_n_0
    SLICE_X89Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.503 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_64/CO[3]
                         net (fo=1, routed)           0.001    15.504    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_64_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.618 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.618    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_22_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.775 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_5/CO[1]
                         net (fo=17, routed)          0.656    16.431    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_5_n_2
    SLICE_X88Y49         LUT5 (Prop_lut5_I4_O)        0.329    16.760 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__6/O
                         net (fo=1, routed)           0.000    16.760    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__6_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.310 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_69/CO[3]
                         net (fo=1, routed)           0.001    17.311    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_69_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.425    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_25_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_6/CO[1]
                         net (fo=17, routed)          1.035    18.617    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_6_n_2
    SLICE_X90Y48         LUT5 (Prop_lut5_I4_O)        0.329    18.946 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__5/O
                         net (fo=1, routed)           0.000    18.946    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__5_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.479 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.479    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_74_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.596 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_28/CO[3]
                         net (fo=1, routed)           0.001    19.597    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_28_n_0
    SLICE_X90Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.754 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_7/CO[1]
                         net (fo=17, routed)          0.695    20.449    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_7_n_2
    SLICE_X91Y48         LUT5 (Prop_lut5_I4_O)        0.332    20.781 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__4/O
                         net (fo=1, routed)           0.000    20.781    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__4_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.331 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_79_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_31/CO[3]
                         net (fo=1, routed)           0.001    21.446    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_31_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.603 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_8/CO[1]
                         net (fo=17, routed)          0.835    22.439    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_8_n_2
    SLICE_X93Y48         LUT5 (Prop_lut5_I4_O)        0.329    22.768 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__3/O
                         net (fo=1, routed)           0.000    22.768    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__3_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.318 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.318    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_84_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.432 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_34/CO[3]
                         net (fo=1, routed)           0.001    23.432    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_34_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.589 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_9/CO[1]
                         net (fo=17, routed)          0.901    24.491    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_9_n_2
    SLICE_X92Y46         LUT5 (Prop_lut5_I4_O)        0.329    24.820 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__2/O
                         net (fo=1, routed)           0.000    24.820    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__2_n_0
    SLICE_X92Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.353 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.353    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_89_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.470 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.470    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_37_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.627 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_10/CO[1]
                         net (fo=17, routed)          0.833    26.460    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_10_n_2
    SLICE_X93Y45         LUT5 (Prop_lut5_I4_O)        0.332    26.792 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__1/O
                         net (fo=1, routed)           0.000    26.792    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__1_n_0
    SLICE_X93Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.342 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_94/CO[3]
                         net (fo=1, routed)           0.000    27.342    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_94_n_0
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.456 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.456    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_40_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.613 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_11/CO[1]
                         net (fo=17, routed)          0.807    28.420    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_11_n_2
    SLICE_X91Y45         LUT5 (Prop_lut5_I4_O)        0.329    28.749 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__0/O
                         net (fo=1, routed)           0.000    28.749    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__0_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.281 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.281    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_99_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.395 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.395    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_43_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.666 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_12/CO[0]
                         net (fo=5, routed)           1.048    30.714    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_12_n_3
    DSP48_X4Y21          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG__7/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.698    42.877    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/s01_axis_costmap_aclk
    DSP48_X4Y21          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG__7/CLK
                         clock pessimism              0.115    42.992    
                         clock uncertainty           -0.601    42.391    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.699    41.692    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG__7
  -------------------------------------------------------------------
                         required time                         41.692    
                         arrival time                         -30.714    
  -------------------------------------------------------------------
                         slack                                 10.978    

Slack (MET) :             11.016ns  (required time - arrival time)
  Source:                 design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.787ns  (logic 13.985ns (50.330%)  route 13.802ns (49.670%))
  Logic Levels:           49  (CARRY4=34 LUT3=1 LUT4=2 LUT5=10 LUT6=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 42.873 - 40.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.712     3.006    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/s01_axis_costmap_aclk
    SLICE_X61Y90         FDRE                                         r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/Q
                         net (fo=18, routed)          1.577     5.039    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg_n_0_[7]
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.163 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_6__0/O
                         net (fo=1, routed)           0.000     5.163    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_6__0_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.564 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_1/CO[3]
                         net (fo=114, routed)         0.870     6.434    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps1
    SLICE_X54Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.558 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps[1]_i_1__0/O
                         net (fo=6, routed)           0.686     7.244    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps[1]
    SLICE_X55Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.368 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_13__0/O
                         net (fo=4, routed)           0.458     7.826    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_13__0_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.950 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_1__0/O
                         net (fo=41, routed)          0.730     8.680    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_1__0_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I3_O)        0.124     8.804 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_105/O
                         net (fo=1, routed)           0.527     9.331    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_105_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.838 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.838    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_45_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.952    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_14_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.223 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_2/CO[0]
                         net (fo=17, routed)          0.629    10.852    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_2_n_3
    SLICE_X56Y83         LUT5 (Prop_lut5_I4_O)        0.373    11.225 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__9/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__9_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.775 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.775    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_54_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.889    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_16_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.046 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_3/CO[1]
                         net (fo=17, routed)          0.841    12.887    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_3_n_2
    SLICE_X55Y80         LUT5 (Prop_lut5_I4_O)        0.329    13.216 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__8/O
                         net (fo=1, routed)           0.000    13.216    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__8_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.766 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.766    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_59_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.880    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_19_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.037 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_4/CO[1]
                         net (fo=17, routed)          0.808    14.845    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_4_n_2
    SLICE_X56Y80         LUT5 (Prop_lut5_I4_O)        0.329    15.174 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__7/O
                         net (fo=1, routed)           0.000    15.174    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__7_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.724 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_64/CO[3]
                         net (fo=1, routed)           0.000    15.724    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_64_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.838    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_22_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.995 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_5/CO[1]
                         net (fo=17, routed)          0.763    16.759    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_5_n_2
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.329    17.088 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__6/O
                         net (fo=1, routed)           0.000    17.088    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__6_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.638 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_69_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.752 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.752    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_25_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.909 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_6/CO[1]
                         net (fo=17, routed)          0.795    18.703    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_6_n_2
    SLICE_X60Y79         LUT5 (Prop_lut5_I4_O)        0.329    19.032 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__5/O
                         net (fo=1, routed)           0.000    19.032    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__5_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.582 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.582    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_74_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.696 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.696    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_28_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.853 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_7/CO[1]
                         net (fo=17, routed)          0.649    20.502    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_7_n_2
    SLICE_X62Y80         LUT5 (Prop_lut5_I4_O)        0.329    20.831 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__4/O
                         net (fo=1, routed)           0.000    20.831    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__4_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.364 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.364    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_79_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.481 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.481    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_31_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.638 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_8/CO[1]
                         net (fo=17, routed)          0.772    22.409    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_8_n_2
    SLICE_X61Y80         LUT5 (Prop_lut5_I4_O)        0.332    22.741 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__3/O
                         net (fo=1, routed)           0.000    22.741    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__3_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.291 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.291    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_84_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_34/CO[3]
                         net (fo=1, routed)           0.000    23.405    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_34_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.562 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_9/CO[1]
                         net (fo=17, routed)          0.714    24.276    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_9_n_2
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.329    24.605 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__2/O
                         net (fo=1, routed)           0.000    24.605    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__2_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.155 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.155    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_89_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.269 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.269    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_37_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.426 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_10/CO[1]
                         net (fo=17, routed)          0.688    26.114    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_10_n_2
    SLICE_X59Y81         LUT5 (Prop_lut5_I4_O)        0.329    26.443 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__1/O
                         net (fo=1, routed)           0.000    26.443    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__1_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.993 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_94/CO[3]
                         net (fo=1, routed)           0.000    26.993    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_94_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.107    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_40_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.264 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_11/CO[1]
                         net (fo=17, routed)          0.659    27.923    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_11_n_2
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.252 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_129/O
                         net (fo=1, routed)           0.000    28.252    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_129_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.785 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_99/CO[3]
                         net (fo=1, routed)           0.000    28.785    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_99_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.902 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.902    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_43_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.156 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_12/CO[0]
                         net (fo=5, routed)           1.637    30.793    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_12_n_3
    DSP48_X3Y36          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.694    42.873    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/s01_axis_costmap_aclk
    DSP48_X3Y36          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__0/CLK
                         clock pessimism              0.229    43.103    
                         clock uncertainty           -0.601    42.501    
    DSP48_X3Y36          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.693    41.808    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__0
  -------------------------------------------------------------------
                         required time                         41.808    
                         arrival time                         -30.793    
  -------------------------------------------------------------------
                         slack                                 11.016    

Slack (MET) :             11.046ns  (required time - arrival time)
  Source:                 design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.830ns  (logic 13.985ns (50.251%)  route 13.845ns (49.749%))
  Logic Levels:           49  (CARRY4=34 LUT3=1 LUT4=2 LUT5=10 LUT6=2)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 42.859 - 40.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.712     3.006    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/s01_axis_costmap_aclk
    SLICE_X61Y90         FDRE                                         r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/Q
                         net (fo=18, routed)          1.577     5.039    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg_n_0_[7]
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.163 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_6__0/O
                         net (fo=1, routed)           0.000     5.163    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_6__0_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.564 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_1/CO[3]
                         net (fo=114, routed)         0.870     6.434    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps1
    SLICE_X54Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.558 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps[1]_i_1__0/O
                         net (fo=6, routed)           0.686     7.244    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps[1]
    SLICE_X55Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.368 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_13__0/O
                         net (fo=4, routed)           0.458     7.826    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_13__0_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.950 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_1__0/O
                         net (fo=41, routed)          0.730     8.680    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_1__0_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I3_O)        0.124     8.804 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_105/O
                         net (fo=1, routed)           0.527     9.331    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_105_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.838 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.838    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_45_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.952    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_14_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.223 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_2/CO[0]
                         net (fo=17, routed)          0.629    10.852    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_2_n_3
    SLICE_X56Y83         LUT5 (Prop_lut5_I4_O)        0.373    11.225 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__9/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__9_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.775 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.775    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_54_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.889    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_16_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.046 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_3/CO[1]
                         net (fo=17, routed)          0.841    12.887    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_3_n_2
    SLICE_X55Y80         LUT5 (Prop_lut5_I4_O)        0.329    13.216 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__8/O
                         net (fo=1, routed)           0.000    13.216    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__8_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.766 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.766    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_59_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.880    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_19_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.037 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_4/CO[1]
                         net (fo=17, routed)          0.808    14.845    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_4_n_2
    SLICE_X56Y80         LUT5 (Prop_lut5_I4_O)        0.329    15.174 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__7/O
                         net (fo=1, routed)           0.000    15.174    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__7_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.724 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_64/CO[3]
                         net (fo=1, routed)           0.000    15.724    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_64_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.838    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_22_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.995 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_5/CO[1]
                         net (fo=17, routed)          0.763    16.759    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_5_n_2
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.329    17.088 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__6/O
                         net (fo=1, routed)           0.000    17.088    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__6_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.638 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_69_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.752 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.752    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_25_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.909 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_6/CO[1]
                         net (fo=17, routed)          0.795    18.703    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_6_n_2
    SLICE_X60Y79         LUT5 (Prop_lut5_I4_O)        0.329    19.032 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__5/O
                         net (fo=1, routed)           0.000    19.032    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__5_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.582 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.582    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_74_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.696 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.696    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_28_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.853 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_7/CO[1]
                         net (fo=17, routed)          0.649    20.502    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_7_n_2
    SLICE_X62Y80         LUT5 (Prop_lut5_I4_O)        0.329    20.831 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__4/O
                         net (fo=1, routed)           0.000    20.831    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__4_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.364 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.364    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_79_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.481 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.481    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_31_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.638 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_8/CO[1]
                         net (fo=17, routed)          0.772    22.409    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_8_n_2
    SLICE_X61Y80         LUT5 (Prop_lut5_I4_O)        0.332    22.741 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__3/O
                         net (fo=1, routed)           0.000    22.741    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__3_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.291 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.291    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_84_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_34/CO[3]
                         net (fo=1, routed)           0.000    23.405    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_34_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.562 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_9/CO[1]
                         net (fo=17, routed)          0.714    24.276    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_9_n_2
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.329    24.605 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__2/O
                         net (fo=1, routed)           0.000    24.605    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__2_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.155 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.155    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_89_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.269 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.269    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_37_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.426 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_10/CO[1]
                         net (fo=17, routed)          0.688    26.114    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_10_n_2
    SLICE_X59Y81         LUT5 (Prop_lut5_I4_O)        0.329    26.443 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__1/O
                         net (fo=1, routed)           0.000    26.443    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__1_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.993 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_94/CO[3]
                         net (fo=1, routed)           0.000    26.993    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_94_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.107    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_40_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.264 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_11/CO[1]
                         net (fo=17, routed)          0.659    27.923    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_11_n_2
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.252 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_129/O
                         net (fo=1, routed)           0.000    28.252    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_129_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.785 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_99/CO[3]
                         net (fo=1, routed)           0.000    28.785    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_99_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.902 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.902    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_43_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.156 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_12/CO[0]
                         net (fo=5, routed)           1.681    30.836    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_12_n_3
    DSP48_X3Y30          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.680    42.859    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/s01_axis_costmap_aclk
    DSP48_X3Y30          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__1/CLK
                         clock pessimism              0.229    43.089    
                         clock uncertainty           -0.601    42.487    
    DSP48_X3Y30          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.605    41.882    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__1
  -------------------------------------------------------------------
                         required time                         41.882    
                         arrival time                         -30.836    
  -------------------------------------------------------------------
                         slack                                 11.046    

Slack (MET) :             11.114ns  (required time - arrival time)
  Source:                 design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ang_steps_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.773ns  (logic 13.934ns (50.172%)  route 13.839ns (49.828%))
  Logic Levels:           46  (CARRY4=31 LUT2=1 LUT3=1 LUT4=2 LUT5=9 LUT6=2)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 42.878 - 40.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.715     3.009    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/s01_axis_costmap_aclk
    SLICE_X65Y55         FDRE                                         r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ang_steps_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ang_steps_reg_reg[1]/Q
                         net (fo=16, routed)          1.268     4.733    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ang_steps_reg[1]
    SLICE_X65Y68         LUT4 (Prop_lut4_I1_O)        0.124     4.857 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i___140_i_9__2/O
                         net (fo=1, routed)           0.000     4.857    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i___140_i_9__2_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.389 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i___140_i_1/CO[3]
                         net (fo=114, routed)         1.189     6.578    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/num_steps1
    SLICE_X67Y68         LUT3 (Prop_lut3_I1_O)        0.150     6.728 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/num_steps[4]_i_1__2/O
                         net (fo=4, routed)           0.458     7.186    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/num_steps[4]
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.332     7.518 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_13__2/O
                         net (fo=4, routed)           0.173     7.691    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_13__2_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_1__2/O
                         net (fo=41, routed)          0.588     8.402    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_1__2_n_0
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.526 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_49/O
                         net (fo=1, routed)           0.472     8.998    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_49_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.524 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.524    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_14_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.795 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_2/CO[0]
                         net (fo=17, routed)          0.902    10.697    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_2_n_3
    SLICE_X65Y65         LUT5 (Prop_lut5_I4_O)        0.373    11.070 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__9/O
                         net (fo=1, routed)           0.000    11.070    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__9_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.620 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.620    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_54_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.734    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_16_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.891 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_3/CO[1]
                         net (fo=17, routed)          0.799    12.690    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_3_n_2
    SLICE_X63Y65         LUT5 (Prop_lut5_I4_O)        0.329    13.019 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__8/O
                         net (fo=1, routed)           0.000    13.019    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__8_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.569 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.569    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_59_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.683 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.683    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_19_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.840 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_4/CO[1]
                         net (fo=17, routed)          0.615    14.455    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_4_n_2
    SLICE_X58Y67         LUT5 (Prop_lut5_I4_O)        0.329    14.784 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__7/O
                         net (fo=1, routed)           0.000    14.784    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__7_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.317 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_64/CO[3]
                         net (fo=1, routed)           0.000    15.317    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_64_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.434 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.434    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_22_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.591 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_5/CO[1]
                         net (fo=17, routed)          0.888    16.479    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_5_n_2
    SLICE_X59Y71         LUT2 (Prop_lut2_I0_O)        0.332    16.811 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_26/O
                         net (fo=1, routed)           0.000    16.811    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_26_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    17.302 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_6/CO[1]
                         net (fo=17, routed)          0.779    18.081    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_6_n_2
    SLICE_X60Y69         LUT5 (Prop_lut5_I4_O)        0.329    18.410 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__5/O
                         net (fo=1, routed)           0.000    18.410    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__5_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.960 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_74/CO[3]
                         net (fo=1, routed)           0.000    18.960    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_74_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.074 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.074    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_28_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.231 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_7/CO[1]
                         net (fo=17, routed)          0.743    19.974    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_7_n_2
    SLICE_X63Y68         LUT5 (Prop_lut5_I4_O)        0.329    20.303 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__4/O
                         net (fo=1, routed)           0.000    20.303    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__4_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.853 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.853    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_79_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.967 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.967    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_31_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.124 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_8/CO[1]
                         net (fo=17, routed)          0.672    21.796    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_8_n_2
    SLICE_X61Y67         LUT5 (Prop_lut5_I4_O)        0.329    22.125 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__3/O
                         net (fo=1, routed)           0.000    22.125    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__3_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.675 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.675    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_84_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.789 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_34/CO[3]
                         net (fo=1, routed)           0.000    22.789    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_34_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.946 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_9/CO[1]
                         net (fo=17, routed)          0.777    23.723    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_9_n_2
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.329    24.052 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__2/O
                         net (fo=1, routed)           0.000    24.052    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.585 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.585    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_89_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.702 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.702    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_37_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.859 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_10/CO[1]
                         net (fo=17, routed)          0.937    25.796    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_10_n_2
    SLICE_X66Y65         LUT5 (Prop_lut5_I4_O)        0.332    26.128 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__1/O
                         net (fo=1, routed)           0.000    26.128    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__1_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.661 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_94/CO[3]
                         net (fo=1, routed)           0.000    26.661    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_94_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.778 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.778    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_40_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.935 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_11/CO[1]
                         net (fo=17, routed)          0.643    27.578    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_11_n_2
    SLICE_X67Y65         LUT5 (Prop_lut5_I0_O)        0.332    27.910 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_129/O
                         net (fo=1, routed)           0.000    27.910    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_129_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.460 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_99/CO[3]
                         net (fo=1, routed)           0.000    28.460    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_99_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.574 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.574    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_43_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.845 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_12/CO[0]
                         net (fo=5, routed)           1.937    30.782    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_12_n_3
    DSP48_X4Y20          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.699    42.878    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/s01_axis_costmap_aclk
    DSP48_X4Y20          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG/CLK
                         clock pessimism              0.229    43.108    
                         clock uncertainty           -0.601    42.506    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.611    41.895    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG
  -------------------------------------------------------------------
                         required time                         41.895    
                         arrival time                         -30.782    
  -------------------------------------------------------------------
                         slack                                 11.114    

Slack (MET) :             11.189ns  (required time - arrival time)
  Source:                 design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__7/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.609ns  (logic 13.985ns (50.653%)  route 13.624ns (49.347%))
  Logic Levels:           49  (CARRY4=34 LUT3=1 LUT4=2 LUT5=10 LUT6=2)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 42.869 - 40.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.712     3.006    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/s01_axis_costmap_aclk
    SLICE_X61Y90         FDRE                                         r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/Q
                         net (fo=18, routed)          1.577     5.039    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg_n_0_[7]
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.163 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_6__0/O
                         net (fo=1, routed)           0.000     5.163    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_6__0_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.564 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_1/CO[3]
                         net (fo=114, routed)         0.870     6.434    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps1
    SLICE_X54Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.558 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps[1]_i_1__0/O
                         net (fo=6, routed)           0.686     7.244    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps[1]
    SLICE_X55Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.368 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_13__0/O
                         net (fo=4, routed)           0.458     7.826    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_13__0_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.950 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_1__0/O
                         net (fo=41, routed)          0.730     8.680    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_1__0_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I3_O)        0.124     8.804 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_105/O
                         net (fo=1, routed)           0.527     9.331    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_105_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.838 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.838    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_45_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.952    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_14_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.223 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_2/CO[0]
                         net (fo=17, routed)          0.629    10.852    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_2_n_3
    SLICE_X56Y83         LUT5 (Prop_lut5_I4_O)        0.373    11.225 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__9/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__9_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.775 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.775    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_54_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.889    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_16_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.046 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_3/CO[1]
                         net (fo=17, routed)          0.841    12.887    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_3_n_2
    SLICE_X55Y80         LUT5 (Prop_lut5_I4_O)        0.329    13.216 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__8/O
                         net (fo=1, routed)           0.000    13.216    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__8_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.766 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.766    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_59_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.880    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_19_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.037 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_4/CO[1]
                         net (fo=17, routed)          0.808    14.845    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_4_n_2
    SLICE_X56Y80         LUT5 (Prop_lut5_I4_O)        0.329    15.174 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__7/O
                         net (fo=1, routed)           0.000    15.174    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__7_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.724 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_64/CO[3]
                         net (fo=1, routed)           0.000    15.724    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_64_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.838    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_22_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.995 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_5/CO[1]
                         net (fo=17, routed)          0.763    16.759    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_5_n_2
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.329    17.088 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__6/O
                         net (fo=1, routed)           0.000    17.088    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__6_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.638 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_69_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.752 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.752    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_25_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.909 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_6/CO[1]
                         net (fo=17, routed)          0.795    18.703    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_6_n_2
    SLICE_X60Y79         LUT5 (Prop_lut5_I4_O)        0.329    19.032 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__5/O
                         net (fo=1, routed)           0.000    19.032    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__5_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.582 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.582    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_74_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.696 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.696    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_28_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.853 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_7/CO[1]
                         net (fo=17, routed)          0.649    20.502    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_7_n_2
    SLICE_X62Y80         LUT5 (Prop_lut5_I4_O)        0.329    20.831 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__4/O
                         net (fo=1, routed)           0.000    20.831    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__4_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.364 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.364    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_79_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.481 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.481    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_31_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.638 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_8/CO[1]
                         net (fo=17, routed)          0.772    22.409    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_8_n_2
    SLICE_X61Y80         LUT5 (Prop_lut5_I4_O)        0.332    22.741 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__3/O
                         net (fo=1, routed)           0.000    22.741    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__3_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.291 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.291    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_84_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_34/CO[3]
                         net (fo=1, routed)           0.000    23.405    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_34_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.562 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_9/CO[1]
                         net (fo=17, routed)          0.714    24.276    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_9_n_2
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.329    24.605 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__2/O
                         net (fo=1, routed)           0.000    24.605    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__2_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.155 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.155    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_89_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.269 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.269    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_37_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.426 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_10/CO[1]
                         net (fo=17, routed)          0.688    26.114    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_10_n_2
    SLICE_X59Y81         LUT5 (Prop_lut5_I4_O)        0.329    26.443 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__1/O
                         net (fo=1, routed)           0.000    26.443    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__1_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.993 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_94/CO[3]
                         net (fo=1, routed)           0.000    26.993    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_94_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.107    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_40_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.264 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_11/CO[1]
                         net (fo=17, routed)          0.659    27.923    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_11_n_2
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.252 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_129/O
                         net (fo=1, routed)           0.000    28.252    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_129_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.785 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_99/CO[3]
                         net (fo=1, routed)           0.000    28.785    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_99_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.902 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.902    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_43_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.156 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_12/CO[0]
                         net (fo=5, routed)           1.459    30.615    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_12_n_3
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__7/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.690    42.869    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/s01_axis_costmap_aclk
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__7/CLK
                         clock pessimism              0.229    43.098    
                         clock uncertainty           -0.601    42.497    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.693    41.804    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__7
  -------------------------------------------------------------------
                         required time                         41.804    
                         arrival time                         -30.615    
  -------------------------------------------------------------------
                         slack                                 11.189    

Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__4/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.609ns  (logic 13.985ns (50.653%)  route 13.624ns (49.347%))
  Logic Levels:           49  (CARRY4=34 LUT3=1 LUT4=2 LUT5=10 LUT6=2)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 42.871 - 40.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.712     3.006    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/s01_axis_costmap_aclk
    SLICE_X61Y90         FDRE                                         r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/Q
                         net (fo=18, routed)          1.577     5.039    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg_n_0_[7]
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.163 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_6__0/O
                         net (fo=1, routed)           0.000     5.163    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_6__0_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.564 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_1/CO[3]
                         net (fo=114, routed)         0.870     6.434    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps1
    SLICE_X54Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.558 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps[1]_i_1__0/O
                         net (fo=6, routed)           0.686     7.244    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps[1]
    SLICE_X55Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.368 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_13__0/O
                         net (fo=4, routed)           0.458     7.826    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_13__0_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.950 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_1__0/O
                         net (fo=41, routed)          0.730     8.680    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_1__0_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I3_O)        0.124     8.804 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_105/O
                         net (fo=1, routed)           0.527     9.331    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_105_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.838 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.838    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_45_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.952    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_14_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.223 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_2/CO[0]
                         net (fo=17, routed)          0.629    10.852    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_2_n_3
    SLICE_X56Y83         LUT5 (Prop_lut5_I4_O)        0.373    11.225 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__9/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__9_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.775 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.775    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_54_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.889    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_16_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.046 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_3/CO[1]
                         net (fo=17, routed)          0.841    12.887    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_3_n_2
    SLICE_X55Y80         LUT5 (Prop_lut5_I4_O)        0.329    13.216 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__8/O
                         net (fo=1, routed)           0.000    13.216    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__8_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.766 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.766    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_59_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.880    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_19_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.037 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_4/CO[1]
                         net (fo=17, routed)          0.808    14.845    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_4_n_2
    SLICE_X56Y80         LUT5 (Prop_lut5_I4_O)        0.329    15.174 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__7/O
                         net (fo=1, routed)           0.000    15.174    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__7_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.724 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_64/CO[3]
                         net (fo=1, routed)           0.000    15.724    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_64_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.838    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_22_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.995 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_5/CO[1]
                         net (fo=17, routed)          0.763    16.759    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_5_n_2
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.329    17.088 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__6/O
                         net (fo=1, routed)           0.000    17.088    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__6_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.638 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_69_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.752 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.752    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_25_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.909 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_6/CO[1]
                         net (fo=17, routed)          0.795    18.703    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_6_n_2
    SLICE_X60Y79         LUT5 (Prop_lut5_I4_O)        0.329    19.032 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__5/O
                         net (fo=1, routed)           0.000    19.032    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__5_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.582 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.582    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_74_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.696 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.696    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_28_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.853 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_7/CO[1]
                         net (fo=17, routed)          0.649    20.502    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_7_n_2
    SLICE_X62Y80         LUT5 (Prop_lut5_I4_O)        0.329    20.831 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__4/O
                         net (fo=1, routed)           0.000    20.831    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__4_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.364 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.364    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_79_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.481 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.481    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_31_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.638 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_8/CO[1]
                         net (fo=17, routed)          0.772    22.409    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_8_n_2
    SLICE_X61Y80         LUT5 (Prop_lut5_I4_O)        0.332    22.741 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__3/O
                         net (fo=1, routed)           0.000    22.741    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__3_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.291 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.291    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_84_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_34/CO[3]
                         net (fo=1, routed)           0.000    23.405    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_34_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.562 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_9/CO[1]
                         net (fo=17, routed)          0.714    24.276    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_9_n_2
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.329    24.605 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__2/O
                         net (fo=1, routed)           0.000    24.605    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__2_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.155 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.155    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_89_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.269 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.269    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_37_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.426 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_10/CO[1]
                         net (fo=17, routed)          0.688    26.114    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_10_n_2
    SLICE_X59Y81         LUT5 (Prop_lut5_I4_O)        0.329    26.443 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__1/O
                         net (fo=1, routed)           0.000    26.443    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__1_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.993 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_94/CO[3]
                         net (fo=1, routed)           0.000    26.993    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_94_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.107    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_40_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.264 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_11/CO[1]
                         net (fo=17, routed)          0.659    27.923    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_11_n_2
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.252 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_129/O
                         net (fo=1, routed)           0.000    28.252    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_129_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.785 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_99/CO[3]
                         net (fo=1, routed)           0.000    28.785    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_99_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.902 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.902    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_43_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.156 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_12/CO[0]
                         net (fo=5, routed)           1.459    30.615    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_12_n_3
    DSP48_X3Y35          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__4/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.692    42.871    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/s01_axis_costmap_aclk
    DSP48_X3Y35          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__4/CLK
                         clock pessimism              0.229    43.100    
                         clock uncertainty           -0.601    42.499    
    DSP48_X3Y35          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.693    41.806    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG__4
  -------------------------------------------------------------------
                         required time                         41.806    
                         arrival time                         -30.615    
  -------------------------------------------------------------------
                         slack                                 11.191    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ang_steps_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.589ns  (logic 13.934ns (50.505%)  route 13.655ns (49.495%))
  Logic Levels:           46  (CARRY4=31 LUT2=1 LUT3=1 LUT4=2 LUT5=9 LUT6=2)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 42.874 - 40.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.715     3.009    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/s01_axis_costmap_aclk
    SLICE_X65Y55         FDRE                                         r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ang_steps_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ang_steps_reg_reg[1]/Q
                         net (fo=16, routed)          1.268     4.733    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ang_steps_reg[1]
    SLICE_X65Y68         LUT4 (Prop_lut4_I1_O)        0.124     4.857 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i___140_i_9__2/O
                         net (fo=1, routed)           0.000     4.857    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i___140_i_9__2_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.389 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i___140_i_1/CO[3]
                         net (fo=114, routed)         1.189     6.578    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/num_steps1
    SLICE_X67Y68         LUT3 (Prop_lut3_I1_O)        0.150     6.728 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/num_steps[4]_i_1__2/O
                         net (fo=4, routed)           0.458     7.186    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/num_steps[4]
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.332     7.518 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_13__2/O
                         net (fo=4, routed)           0.173     7.691    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_13__2_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_1__2/O
                         net (fo=41, routed)          0.588     8.402    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_1__2_n_0
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.526 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_49/O
                         net (fo=1, routed)           0.472     8.998    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_49_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.524 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.524    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_14_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.795 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_2/CO[0]
                         net (fo=17, routed)          0.902    10.697    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_2_n_3
    SLICE_X65Y65         LUT5 (Prop_lut5_I4_O)        0.373    11.070 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__9/O
                         net (fo=1, routed)           0.000    11.070    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__9_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.620 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.620    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_54_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.734    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_16_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.891 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_3/CO[1]
                         net (fo=17, routed)          0.799    12.690    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_3_n_2
    SLICE_X63Y65         LUT5 (Prop_lut5_I4_O)        0.329    13.019 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__8/O
                         net (fo=1, routed)           0.000    13.019    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__8_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.569 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.569    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_59_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.683 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.683    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_19_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.840 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_4/CO[1]
                         net (fo=17, routed)          0.615    14.455    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_4_n_2
    SLICE_X58Y67         LUT5 (Prop_lut5_I4_O)        0.329    14.784 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__7/O
                         net (fo=1, routed)           0.000    14.784    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__7_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.317 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_64/CO[3]
                         net (fo=1, routed)           0.000    15.317    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_64_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.434 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.434    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_22_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.591 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_5/CO[1]
                         net (fo=17, routed)          0.888    16.479    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_5_n_2
    SLICE_X59Y71         LUT2 (Prop_lut2_I0_O)        0.332    16.811 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_26/O
                         net (fo=1, routed)           0.000    16.811    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_26_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    17.302 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_6/CO[1]
                         net (fo=17, routed)          0.779    18.081    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_6_n_2
    SLICE_X60Y69         LUT5 (Prop_lut5_I4_O)        0.329    18.410 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__5/O
                         net (fo=1, routed)           0.000    18.410    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__5_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.960 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_74/CO[3]
                         net (fo=1, routed)           0.000    18.960    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_74_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.074 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.074    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_28_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.231 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_7/CO[1]
                         net (fo=17, routed)          0.743    19.974    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_7_n_2
    SLICE_X63Y68         LUT5 (Prop_lut5_I4_O)        0.329    20.303 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__4/O
                         net (fo=1, routed)           0.000    20.303    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__4_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.853 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.853    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_79_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.967 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.967    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_31_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.124 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_8/CO[1]
                         net (fo=17, routed)          0.672    21.796    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_8_n_2
    SLICE_X61Y67         LUT5 (Prop_lut5_I4_O)        0.329    22.125 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__3/O
                         net (fo=1, routed)           0.000    22.125    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__3_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.675 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.675    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_84_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.789 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_34/CO[3]
                         net (fo=1, routed)           0.000    22.789    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_34_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.946 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_9/CO[1]
                         net (fo=17, routed)          0.777    23.723    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_9_n_2
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.329    24.052 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__2/O
                         net (fo=1, routed)           0.000    24.052    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.585 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.585    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_89_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.702 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.702    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_37_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.859 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_10/CO[1]
                         net (fo=17, routed)          0.937    25.796    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_10_n_2
    SLICE_X66Y65         LUT5 (Prop_lut5_I4_O)        0.332    26.128 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__1/O
                         net (fo=1, routed)           0.000    26.128    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__1_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.661 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_94/CO[3]
                         net (fo=1, routed)           0.000    26.661    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_94_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.778 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.778    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_40_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.935 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_11/CO[1]
                         net (fo=17, routed)          0.643    27.578    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_11_n_2
    SLICE_X67Y65         LUT5 (Prop_lut5_I0_O)        0.332    27.910 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_129/O
                         net (fo=1, routed)           0.000    27.910    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_129_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.460 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_99/CO[3]
                         net (fo=1, routed)           0.000    28.460    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_99_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.574 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.574    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_43_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.845 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_12/CO[0]
                         net (fo=5, routed)           1.753    30.598    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_12_n_3
    DSP48_X3Y21          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.695    42.874    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/s01_axis_costmap_aclk
    DSP48_X3Y21          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG__0/CLK
                         clock pessimism              0.229    43.104    
                         clock uncertainty           -0.601    42.502    
    DSP48_X3Y21          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.699    41.803    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG__0
  -------------------------------------------------------------------
                         required time                         41.803    
                         arrival time                         -30.598    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             11.219ns  (required time - arrival time)
  Source:                 design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.673ns  (logic 13.985ns (50.537%)  route 13.688ns (49.463%))
  Logic Levels:           49  (CARRY4=34 LUT3=1 LUT4=2 LUT5=10 LUT6=2)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 42.874 - 40.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.712     3.006    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/s01_axis_costmap_aclk
    SLICE_X61Y90         FDRE                                         r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg[7]/Q
                         net (fo=18, routed)          1.577     5.039    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg_reg_n_0_[7]
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.163 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_6__0/O
                         net (fo=1, routed)           0.000     5.163    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_6__0_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.564 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___140_i_1/CO[3]
                         net (fo=114, routed)         0.870     6.434    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps1
    SLICE_X54Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.558 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps[1]_i_1__0/O
                         net (fo=6, routed)           0.686     7.244    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps[1]
    SLICE_X55Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.368 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_13__0/O
                         net (fo=4, routed)           0.458     7.826    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_13__0_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.950 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_1__0/O
                         net (fo=41, routed)          0.730     8.680    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_1__0_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I3_O)        0.124     8.804 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_105/O
                         net (fo=1, routed)           0.527     9.331    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_105_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.838 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.838    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_45_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.952    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_14_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.223 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_2/CO[0]
                         net (fo=17, routed)          0.629    10.852    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_2_n_3
    SLICE_X56Y83         LUT5 (Prop_lut5_I4_O)        0.373    11.225 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__9/O
                         net (fo=1, routed)           0.000    11.225    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__9_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.775 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.775    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_54_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.889    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_16_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.046 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_3/CO[1]
                         net (fo=17, routed)          0.841    12.887    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_3_n_2
    SLICE_X55Y80         LUT5 (Prop_lut5_I4_O)        0.329    13.216 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__8/O
                         net (fo=1, routed)           0.000    13.216    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__8_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.766 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.766    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_59_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.880    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_19_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.037 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_4/CO[1]
                         net (fo=17, routed)          0.808    14.845    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_4_n_2
    SLICE_X56Y80         LUT5 (Prop_lut5_I4_O)        0.329    15.174 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__7/O
                         net (fo=1, routed)           0.000    15.174    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__7_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.724 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_64/CO[3]
                         net (fo=1, routed)           0.000    15.724    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_64_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.838 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.838    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_22_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.995 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_5/CO[1]
                         net (fo=17, routed)          0.763    16.759    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_5_n_2
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.329    17.088 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__6/O
                         net (fo=1, routed)           0.000    17.088    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__6_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.638 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_69_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.752 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.752    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_25_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.909 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_6/CO[1]
                         net (fo=17, routed)          0.795    18.703    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_6_n_2
    SLICE_X60Y79         LUT5 (Prop_lut5_I4_O)        0.329    19.032 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__5/O
                         net (fo=1, routed)           0.000    19.032    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__5_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.582 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.582    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_74_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.696 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.696    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_28_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.853 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_7/CO[1]
                         net (fo=17, routed)          0.649    20.502    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_7_n_2
    SLICE_X62Y80         LUT5 (Prop_lut5_I4_O)        0.329    20.831 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__4/O
                         net (fo=1, routed)           0.000    20.831    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__4_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.364 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.364    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_79_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.481 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.481    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_31_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.638 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_8/CO[1]
                         net (fo=17, routed)          0.772    22.409    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_8_n_2
    SLICE_X61Y80         LUT5 (Prop_lut5_I4_O)        0.332    22.741 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__3/O
                         net (fo=1, routed)           0.000    22.741    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__3_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.291 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.291    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_84_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_34/CO[3]
                         net (fo=1, routed)           0.000    23.405    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_34_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.562 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_9/CO[1]
                         net (fo=17, routed)          0.714    24.276    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_9_n_2
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.329    24.605 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__2/O
                         net (fo=1, routed)           0.000    24.605    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__2_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.155 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.155    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_89_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.269 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.269    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_37_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.426 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_10/CO[1]
                         net (fo=17, routed)          0.688    26.114    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_10_n_2
    SLICE_X59Y81         LUT5 (Prop_lut5_I4_O)        0.329    26.443 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__1/O
                         net (fo=1, routed)           0.000    26.443    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i__rep__1_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.993 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_94/CO[3]
                         net (fo=1, routed)           0.000    26.993    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_94_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.107    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_40_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.264 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_11/CO[1]
                         net (fo=17, routed)          0.659    27.923    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_11_n_2
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.252 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_129/O
                         net (fo=1, routed)           0.000    28.252    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_129_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.785 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_99/CO[3]
                         net (fo=1, routed)           0.000    28.785    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_99_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.902 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.902    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_43_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.156 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_12/CO[0]
                         net (fo=5, routed)           1.523    30.679    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG_i_12_n_3
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.695    42.874    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/s01_axis_costmap_aclk
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG/CLK
                         clock pessimism              0.229    43.104    
                         clock uncertainty           -0.601    42.502    
    DSP48_X3Y37          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.605    41.897    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/ARG
  -------------------------------------------------------------------
                         required time                         41.897    
                         arrival time                         -30.679    
  -------------------------------------------------------------------
                         slack                                 11.219    

Slack (MET) :             11.300ns  (required time - arrival time)
  Source:                 design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ang_steps_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.582ns  (logic 14.108ns (51.149%)  route 13.474ns (48.851%))
  Logic Levels:           49  (CARRY4=34 LUT3=1 LUT4=2 LUT5=10 LUT6=2)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 42.894 - 40.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.735     3.029    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/s01_axis_costmap_aclk
    SLICE_X77Y44         FDRE                                         r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ang_steps_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y44         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ang_steps_reg_reg[3]/Q
                         net (fo=14, routed)          1.178     4.663    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ang_steps_reg[3]
    SLICE_X86Y47         LUT4 (Prop_lut4_I1_O)        0.124     4.787 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i___140_i_8__1/O
                         net (fo=1, routed)           0.000     4.787    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i___140_i_8__1_n_0
    SLICE_X86Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.320 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i___140_i_1/CO[3]
                         net (fo=114, routed)         1.098     6.418    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/num_steps1
    SLICE_X84Y48         LUT3 (Prop_lut3_I1_O)        0.124     6.542 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/num_steps[3]_i_1__1/O
                         net (fo=5, routed)           0.692     7.234    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/num_steps[3]
    SLICE_X84Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.358 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_13__1/O
                         net (fo=4, routed)           0.458     7.816    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_13__1_n_0
    SLICE_X84Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.940 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_1__1/O
                         net (fo=41, routed)          0.500     8.440    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_1__1_n_0
    SLICE_X84Y47         LUT4 (Prop_lut4_I3_O)        0.124     8.564 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_105/O
                         net (fo=1, routed)           0.471     9.035    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_105_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.542 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.542    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_45_n_0
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_14/CO[3]
                         net (fo=1, routed)           0.001     9.656    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_14_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.927 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_2/CO[0]
                         net (fo=17, routed)          0.832    10.759    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_2_n_3
    SLICE_X86Y48         LUT5 (Prop_lut5_I4_O)        0.373    11.132 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__9/O
                         net (fo=1, routed)           0.000    11.132    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__9_n_0
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.665 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.665    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_54_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_16/CO[3]
                         net (fo=1, routed)           0.001    11.783    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_16_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.940 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_3/CO[1]
                         net (fo=17, routed)          0.787    12.727    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_3_n_2
    SLICE_X87Y49         LUT5 (Prop_lut5_I4_O)        0.332    13.059 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__8/O
                         net (fo=1, routed)           0.000    13.059    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__8_n_0
    SLICE_X87Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.609 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_59/CO[3]
                         net (fo=1, routed)           0.001    13.609    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_59_n_0
    SLICE_X87Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.723 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.723    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_19_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.880 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_4/CO[1]
                         net (fo=17, routed)          0.744    14.624    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_4_n_2
    SLICE_X89Y49         LUT5 (Prop_lut5_I4_O)        0.329    14.953 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__7/O
                         net (fo=1, routed)           0.000    14.953    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__7_n_0
    SLICE_X89Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.503 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_64/CO[3]
                         net (fo=1, routed)           0.001    15.504    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_64_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.618 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.618    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_22_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.775 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_5/CO[1]
                         net (fo=17, routed)          0.656    16.431    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_5_n_2
    SLICE_X88Y49         LUT5 (Prop_lut5_I4_O)        0.329    16.760 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__6/O
                         net (fo=1, routed)           0.000    16.760    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__6_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.310 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_69/CO[3]
                         net (fo=1, routed)           0.001    17.311    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_69_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.425    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_25_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_6/CO[1]
                         net (fo=17, routed)          1.035    18.617    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_6_n_2
    SLICE_X90Y48         LUT5 (Prop_lut5_I4_O)        0.329    18.946 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__5/O
                         net (fo=1, routed)           0.000    18.946    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__5_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.479 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.479    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_74_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.596 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_28/CO[3]
                         net (fo=1, routed)           0.001    19.597    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_28_n_0
    SLICE_X90Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.754 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_7/CO[1]
                         net (fo=17, routed)          0.695    20.449    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_7_n_2
    SLICE_X91Y48         LUT5 (Prop_lut5_I4_O)        0.332    20.781 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__4/O
                         net (fo=1, routed)           0.000    20.781    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__4_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.331 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_79_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_31/CO[3]
                         net (fo=1, routed)           0.001    21.446    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_31_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.603 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_8/CO[1]
                         net (fo=17, routed)          0.835    22.439    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_8_n_2
    SLICE_X93Y48         LUT5 (Prop_lut5_I4_O)        0.329    22.768 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__3/O
                         net (fo=1, routed)           0.000    22.768    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__3_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.318 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.318    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_84_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.432 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_34/CO[3]
                         net (fo=1, routed)           0.001    23.432    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_34_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.589 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_9/CO[1]
                         net (fo=17, routed)          0.901    24.491    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_9_n_2
    SLICE_X92Y46         LUT5 (Prop_lut5_I4_O)        0.329    24.820 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__2/O
                         net (fo=1, routed)           0.000    24.820    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__2_n_0
    SLICE_X92Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.353 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.353    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_89_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.470 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.470    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_37_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.627 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_10/CO[1]
                         net (fo=17, routed)          0.833    26.460    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_10_n_2
    SLICE_X93Y45         LUT5 (Prop_lut5_I4_O)        0.332    26.792 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__1/O
                         net (fo=1, routed)           0.000    26.792    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__1_n_0
    SLICE_X93Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.342 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_94/CO[3]
                         net (fo=1, routed)           0.000    27.342    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_94_n_0
    SLICE_X93Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.456 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.456    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_40_n_0
    SLICE_X93Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.613 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_11/CO[1]
                         net (fo=17, routed)          0.807    28.420    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_11_n_2
    SLICE_X91Y45         LUT5 (Prop_lut5_I4_O)        0.329    28.749 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__0/O
                         net (fo=1, routed)           0.000    28.749    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i__rep__0_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.281 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.281    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_99_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.395 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.395    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_43_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.666 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_12/CO[0]
                         net (fo=5, routed)           0.945    30.611    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG_i_12_n_3
    DSP48_X4Y18          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.715    42.894    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/s01_axis_costmap_aclk
    DSP48_X4Y18          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG/CLK
                         clock pessimism              0.230    43.124    
                         clock uncertainty           -0.601    42.522    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.611    41.911    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/ARG
  -------------------------------------------------------------------
                         required time                         41.911    
                         arrival time                         -30.611    
  -------------------------------------------------------------------
                         slack                                 11.300    

Slack (MET) :             11.313ns  (required time - arrival time)
  Source:                 design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ang_steps_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG__7/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.473ns  (logic 13.934ns (50.719%)  route 13.539ns (49.281%))
  Logic Levels:           46  (CARRY4=31 LUT2=1 LUT3=1 LUT4=2 LUT5=9 LUT6=2)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 42.865 - 40.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.715     3.009    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/s01_axis_costmap_aclk
    SLICE_X65Y55         FDRE                                         r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ang_steps_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ang_steps_reg_reg[1]/Q
                         net (fo=16, routed)          1.268     4.733    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ang_steps_reg[1]
    SLICE_X65Y68         LUT4 (Prop_lut4_I1_O)        0.124     4.857 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i___140_i_9__2/O
                         net (fo=1, routed)           0.000     4.857    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i___140_i_9__2_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.389 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i___140_i_1/CO[3]
                         net (fo=114, routed)         1.189     6.578    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/num_steps1
    SLICE_X67Y68         LUT3 (Prop_lut3_I1_O)        0.150     6.728 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/num_steps[4]_i_1__2/O
                         net (fo=4, routed)           0.458     7.186    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/num_steps[4]
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.332     7.518 f  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_13__2/O
                         net (fo=4, routed)           0.173     7.691    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_13__2_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_1__2/O
                         net (fo=41, routed)          0.588     8.402    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_1__2_n_0
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.526 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_49/O
                         net (fo=1, routed)           0.472     8.998    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_49_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.524 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.524    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_14_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.795 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_2/CO[0]
                         net (fo=17, routed)          0.902    10.697    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_2_n_3
    SLICE_X65Y65         LUT5 (Prop_lut5_I4_O)        0.373    11.070 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__9/O
                         net (fo=1, routed)           0.000    11.070    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__9_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.620 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.620    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_54_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.734    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_16_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.891 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_3/CO[1]
                         net (fo=17, routed)          0.799    12.690    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_3_n_2
    SLICE_X63Y65         LUT5 (Prop_lut5_I4_O)        0.329    13.019 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__8/O
                         net (fo=1, routed)           0.000    13.019    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__8_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.569 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_59/CO[3]
                         net (fo=1, routed)           0.000    13.569    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_59_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.683 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.683    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_19_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.840 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_4/CO[1]
                         net (fo=17, routed)          0.615    14.455    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_4_n_2
    SLICE_X58Y67         LUT5 (Prop_lut5_I4_O)        0.329    14.784 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__7/O
                         net (fo=1, routed)           0.000    14.784    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__7_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.317 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_64/CO[3]
                         net (fo=1, routed)           0.000    15.317    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_64_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.434 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.434    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_22_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.591 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_5/CO[1]
                         net (fo=17, routed)          0.888    16.479    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_5_n_2
    SLICE_X59Y71         LUT2 (Prop_lut2_I0_O)        0.332    16.811 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_26/O
                         net (fo=1, routed)           0.000    16.811    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_26_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    17.302 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_6/CO[1]
                         net (fo=17, routed)          0.779    18.081    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_6_n_2
    SLICE_X60Y69         LUT5 (Prop_lut5_I4_O)        0.329    18.410 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__5/O
                         net (fo=1, routed)           0.000    18.410    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__5_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.960 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_74/CO[3]
                         net (fo=1, routed)           0.000    18.960    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_74_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.074 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.074    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_28_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.231 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_7/CO[1]
                         net (fo=17, routed)          0.743    19.974    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_7_n_2
    SLICE_X63Y68         LUT5 (Prop_lut5_I4_O)        0.329    20.303 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__4/O
                         net (fo=1, routed)           0.000    20.303    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__4_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.853 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.853    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_79_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.967 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.967    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_31_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.124 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_8/CO[1]
                         net (fo=17, routed)          0.672    21.796    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_8_n_2
    SLICE_X61Y67         LUT5 (Prop_lut5_I4_O)        0.329    22.125 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__3/O
                         net (fo=1, routed)           0.000    22.125    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__3_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.675 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.675    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_84_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.789 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_34/CO[3]
                         net (fo=1, routed)           0.000    22.789    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_34_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.946 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_9/CO[1]
                         net (fo=17, routed)          0.777    23.723    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_9_n_2
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.329    24.052 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__2/O
                         net (fo=1, routed)           0.000    24.052    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.585 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_89/CO[3]
                         net (fo=1, routed)           0.000    24.585    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_89_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.702 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.702    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_37_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.859 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_10/CO[1]
                         net (fo=17, routed)          0.937    25.796    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_10_n_2
    SLICE_X66Y65         LUT5 (Prop_lut5_I4_O)        0.332    26.128 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__1/O
                         net (fo=1, routed)           0.000    26.128    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i__rep__1_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.661 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_94/CO[3]
                         net (fo=1, routed)           0.000    26.661    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_94_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.778 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.778    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_40_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.935 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_11/CO[1]
                         net (fo=17, routed)          0.643    27.578    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_11_n_2
    SLICE_X67Y65         LUT5 (Prop_lut5_I0_O)        0.332    27.910 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_129/O
                         net (fo=1, routed)           0.000    27.910    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_129_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.460 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_99/CO[3]
                         net (fo=1, routed)           0.000    28.460    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_99_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.574 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.574    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_43_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.845 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_12/CO[0]
                         net (fo=5, routed)           1.637    30.482    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG_i_12_n_3
    DSP48_X4Y28          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG__7/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.686    42.865    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/s01_axis_costmap_aclk
    DSP48_X4Y28          DSP48E1                                      r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG__7/CLK
                         clock pessimism              0.229    43.095    
                         clock uncertainty           -0.601    42.493    
    DSP48_X4Y28          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.699    41.794    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/ARG__7
  -------------------------------------------------------------------
                         required time                         41.794    
                         arrival time                         -30.482    
  -------------------------------------------------------------------
                         slack                                 11.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.022%)  route 0.211ns (59.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.630     0.966    design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_o
    SLICE_X52Y114        FDRE                                         r  design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[14]/Q
                         net (fo=2, routed)           0.211     1.318    design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_muConfig[4103]_7[14]
    SLICE_X49Y115        FDRE                                         r  design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.904     1.270    design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_o
    SLICE_X49Y115        FDRE                                         r  design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[13]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X49Y115        FDRE (Hold_fdre_C_D)         0.070     1.301    design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.565     0.901    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.092     1.134    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X34Y48         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X34Y48         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.283     0.914    
    SLICE_X34Y48         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.114    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.565     0.901    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.092     1.134    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X34Y48         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X34Y48         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.283     0.914    
    SLICE_X34Y48         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.114    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.565     0.901    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.134     1.176    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X34Y48         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X34Y48         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.283     0.914    
    SLICE_X34Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.154    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.565     0.901    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.134     1.176    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X34Y48         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X34Y48         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.283     0.914    
    SLICE_X34Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.154    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.743%)  route 0.223ns (61.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.630     0.966    design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X51Y114        FDRE                                         r  design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[14]/Q
                         net (fo=2, routed)           0.223     1.330    design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/Q[14]
    SLICE_X47Y115        FDRE                                         r  design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.904     1.270    design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X47Y115        FDRE                                         r  design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[13]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X47Y115        FDRE (Hold_fdre_C_D)         0.070     1.301    design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.116     1.168    design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/path_dist_map_add_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP_inst/RAM_reg_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.575     0.911    design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/s01_axis_costmap_aclk
    SLICE_X55Y91         FDRE                                         r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/path_dist_map_add_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/path_dist_map_add_reg[8]/Q
                         net (fo=1, routed)           0.156     1.208    design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP_inst/READ_ADD_2[8]
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP_inst/RAM_reg_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.886     1.252    design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP_inst/s00_axis_path_dist_map_aclk
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP_inst/RAM_reg_3/CLKBWRCLK
                         clock pessimism             -0.283     0.969    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.152    design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP_inst/RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/parallel_dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/parallel_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.499%)  route 0.245ns (63.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.628     0.964    design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_o
    SLICE_X51Y117        FDRE                                         r  design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/parallel_dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.141     1.105 r  design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/parallel_dout_reg[14]/Q
                         net (fo=2, routed)           0.245     1.350    design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/slaveRegDo_muConfig[4108]_12[14]
    SLICE_X49Y118        FDRE                                         r  design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/parallel_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.901     1.267    design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_o
    SLICE_X49Y118        FDRE                                         r  design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/parallel_dout_reg[13]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X49Y118        FDRE (Hold_fdre_C_D)         0.066     1.294    design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/parallel_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.116     1.148    design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X36Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y10   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y10   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y12   design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y12   design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y24   design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y24   design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y22   design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y22   design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y22   design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y22   design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y124  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y124  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y124  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y124  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y124  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y124  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y124  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y124  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y122  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y122  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y48   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y48   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y58   design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y58   design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y122  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y122  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y122  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y122  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y122  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X82Y122  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.890ns (13.131%)  route 5.888ns (86.869%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 36.938 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.368     7.076    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.976     9.175    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X102Y116       LUT4 (Prop_lut4_I1_O)        0.124     9.299 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     9.970    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y116       LUT6 (Prop_lut6_I5_O)        0.124    10.094 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.874    10.968    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y116       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.853    36.938    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y116       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.336    37.274    
                         clock uncertainty           -0.035    37.239    
    SLICE_X106Y116       FDRE (Setup_fdre_C_R)       -0.429    36.810    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                 25.842    

Slack (MET) :             25.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.890ns (13.131%)  route 5.888ns (86.869%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 36.938 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.368     7.076    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.976     9.175    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X102Y116       LUT4 (Prop_lut4_I1_O)        0.124     9.299 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     9.970    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y116       LUT6 (Prop_lut6_I5_O)        0.124    10.094 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.874    10.968    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y116       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.853    36.938    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y116       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.336    37.274    
                         clock uncertainty           -0.035    37.239    
    SLICE_X106Y116       FDRE (Setup_fdre_C_R)       -0.429    36.810    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                 25.842    

Slack (MET) :             25.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.890ns (13.131%)  route 5.888ns (86.869%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 36.938 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.368     7.076    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.976     9.175    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X102Y116       LUT4 (Prop_lut4_I1_O)        0.124     9.299 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     9.970    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y116       LUT6 (Prop_lut6_I5_O)        0.124    10.094 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.874    10.968    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y116       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.853    36.938    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y116       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.336    37.274    
                         clock uncertainty           -0.035    37.239    
    SLICE_X106Y116       FDRE (Setup_fdre_C_R)       -0.429    36.810    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                 25.842    

Slack (MET) :             26.131ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 0.890ns (13.873%)  route 5.525ns (86.127%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 36.864 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.368     7.076    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.976     9.175    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X102Y116       LUT4 (Prop_lut4_I1_O)        0.124     9.299 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     9.970    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y116       LUT6 (Prop_lut6_I5_O)        0.124    10.094 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.511    10.605    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X105Y116       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.779    36.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X105Y116       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.336    37.200    
                         clock uncertainty           -0.035    37.165    
    SLICE_X105Y116       FDRE (Setup_fdre_C_R)       -0.429    36.736    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.736    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 26.131    

Slack (MET) :             26.131ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 0.890ns (13.873%)  route 5.525ns (86.127%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 36.864 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.368     7.076    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.976     9.175    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X102Y116       LUT4 (Prop_lut4_I1_O)        0.124     9.299 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     9.970    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y116       LUT6 (Prop_lut6_I5_O)        0.124    10.094 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.511    10.605    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X105Y116       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.779    36.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X105Y116       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.336    37.200    
                         clock uncertainty           -0.035    37.165    
    SLICE_X105Y116       FDRE (Setup_fdre_C_R)       -0.429    36.736    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.736    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 26.131    

Slack (MET) :             26.131ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 0.890ns (13.873%)  route 5.525ns (86.127%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 36.864 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.368     7.076    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT5 (Prop_lut5_I0_O)        0.124     7.200 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.976     9.175    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X102Y116       LUT4 (Prop_lut4_I1_O)        0.124     9.299 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     9.970    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y116       LUT6 (Prop_lut6_I5_O)        0.124    10.094 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.511    10.605    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X105Y116       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.779    36.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X105Y116       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.336    37.200    
                         clock uncertainty           -0.035    37.165    
    SLICE_X105Y116       FDRE (Setup_fdre_C_R)       -0.429    36.736    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.736    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 26.131    

Slack (MET) :             26.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 1.138ns (17.547%)  route 5.347ns (82.453%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 36.850 - 33.000 ) 
    Source Clock Delay      (SCD):    4.363ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.956     4.363    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X90Y124        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y124        FDCE (Prop_fdce_C_Q)         0.518     4.881 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.956     5.837    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid
    SLICE_X90Y122        LUT6 (Prop_lut6_I3_O)        0.124     5.961 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           1.000     6.961    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X90Y121        LUT3 (Prop_lut3_I2_O)        0.124     7.085 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          1.039     8.125    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X90Y124        LUT4 (Prop_lut4_I1_O)        0.124     8.249 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          1.004     9.253    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X84Y123        LUT6 (Prop_lut6_I0_O)        0.124     9.377 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.444     9.821    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X84Y123        LUT6 (Prop_lut6_I0_O)        0.124     9.945 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.903    10.848    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X90Y124        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.765    36.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X90Y124        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.513    37.363    
                         clock uncertainty           -0.035    37.328    
    SLICE_X90Y124        FDPE (Setup_fdpe_C_D)       -0.013    37.315    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                 26.466    

Slack (MET) :             26.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 1.403ns (21.432%)  route 5.143ns (78.568%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.368     7.076    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X103Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.200 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.854     8.054    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X104Y91        LUT6 (Prop_lut6_I3_O)        0.124     8.178 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     8.178    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.691 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.921    10.612    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X98Y87         LUT5 (Prop_lut5_I3_O)        0.124    10.736 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.736    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[0]
    SLICE_X98Y87         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.607    36.692    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y87         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/C
                         clock pessimism              0.474    37.166    
                         clock uncertainty           -0.035    37.131    
    SLICE_X98Y87         FDRE (Setup_fdre_C_D)        0.079    37.210    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.210    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                 26.473    

Slack (MET) :             26.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 1.403ns (21.721%)  route 5.056ns (78.279%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.694ns = ( 36.694 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.368     7.076    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X103Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.200 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.854     8.054    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X104Y91        LUT6 (Prop_lut6_I3_O)        0.124     8.178 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     8.178    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.691 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.834    10.525    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X96Y89         LUT5 (Prop_lut5_I3_O)        0.124    10.649 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.649    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X96Y89         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.609    36.694    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y89         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.436    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X96Y89         FDRE (Setup_fdre_C_D)        0.081    37.176    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                 26.526    

Slack (MET) :             26.546ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 1.403ns (21.800%)  route 5.033ns (78.200%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.694ns = ( 36.694 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.368     7.076    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X103Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.200 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.854     8.054    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X104Y91        LUT6 (Prop_lut6_I3_O)        0.124     8.178 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     8.178    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.691 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.811    10.502    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X96Y89         LUT5 (Prop_lut5_I3_O)        0.124    10.626 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.626    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X96Y89         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.609    36.694    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y89         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.436    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X96Y89         FDRE (Setup_fdre_C_D)        0.077    37.172    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 26.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.862%)  route 0.180ns (56.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.662     1.716    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDCE (Prop_fdce_C_Q)         0.141     1.857 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.037    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X86Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.935     2.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.393     1.731    
    SLICE_X86Y115        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.862%)  route 0.180ns (56.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.662     1.716    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDCE (Prop_fdce_C_Q)         0.141     1.857 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.037    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X86Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.935     2.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.393     1.731    
    SLICE_X86Y115        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.862%)  route 0.180ns (56.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.662     1.716    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDCE (Prop_fdce_C_Q)         0.141     1.857 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.037    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X86Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.935     2.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.393     1.731    
    SLICE_X86Y115        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.862%)  route 0.180ns (56.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.662     1.716    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDCE (Prop_fdce_C_Q)         0.141     1.857 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.037    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X86Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.935     2.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.393     1.731    
    SLICE_X86Y115        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.862%)  route 0.180ns (56.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.662     1.716    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDCE (Prop_fdce_C_Q)         0.141     1.857 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.037    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X86Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.935     2.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.393     1.731    
    SLICE_X86Y115        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.862%)  route 0.180ns (56.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.662     1.716    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDCE (Prop_fdce_C_Q)         0.141     1.857 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.037    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X86Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.935     2.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.393     1.731    
    SLICE_X86Y115        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.862%)  route 0.180ns (56.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.662     1.716    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDCE (Prop_fdce_C_Q)         0.141     1.857 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.037    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X86Y115        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.935     2.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y115        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.393     1.731    
    SLICE_X86Y115        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.862%)  route 0.180ns (56.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.662     1.716    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDCE (Prop_fdce_C_Q)         0.141     1.857 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.180     2.037    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X86Y115        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.935     2.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y115        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.393     1.731    
    SLICE_X86Y115        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.268%)  route 0.193ns (57.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.662     1.716    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDCE (Prop_fdce_C_Q)         0.141     1.857 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.193     2.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X86Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.933     2.122    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.393     1.729    
    SLICE_X86Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.969    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.268%)  route 0.193ns (57.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.662     1.716    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDCE (Prop_fdce_C_Q)         0.141     1.857 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.193     2.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X86Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.933     2.122    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y117        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.393     1.729    
    SLICE_X86Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.969    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X98Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X99Y119  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X99Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X99Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X98Y123  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X95Y122  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X95Y122  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X97Y123  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X97Y123  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y117  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       32.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.693ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 0.604ns (9.928%)  route 5.480ns (90.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 42.659 - 40.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.651     2.945    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          4.627     8.028    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.148     8.176 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=108, routed)         0.853     9.029    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y50         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.480    42.659    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.229    42.888    
                         clock uncertainty           -0.601    42.287    
    SLICE_X36Y50         FDPE (Recov_fdpe_C_PRE)     -0.565    41.722    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.722    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                 32.693    

Slack (MET) :             32.735ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 0.604ns (9.928%)  route 5.480ns (90.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 42.659 - 40.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.651     2.945    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          4.627     8.028    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.148     8.176 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=108, routed)         0.853     9.029    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y50         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.480    42.659    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.229    42.888    
                         clock uncertainty           -0.601    42.287    
    SLICE_X36Y50         FDPE (Recov_fdpe_C_PRE)     -0.523    41.764    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.764    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                 32.735    

Slack (MET) :             32.998ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 0.604ns (10.452%)  route 5.175ns (89.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 42.659 - 40.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.651     2.945    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          4.627     8.028    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.148     8.176 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=108, routed)         0.548     8.724    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y52         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.480    42.659    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y52         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.229    42.888    
                         clock uncertainty           -0.601    42.287    
    SLICE_X36Y52         FDPE (Recov_fdpe_C_PRE)     -0.565    41.722    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.722    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                 32.998    

Slack (MET) :             33.040ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 0.604ns (10.452%)  route 5.175ns (89.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 42.659 - 40.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.651     2.945    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          4.627     8.028    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.148     8.176 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=108, routed)         0.548     8.724    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y52         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.480    42.659    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y52         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.229    42.888    
                         clock uncertainty           -0.601    42.287    
    SLICE_X36Y52         FDPE (Recov_fdpe_C_PRE)     -0.523    41.764    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.764    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                 33.040    

Slack (MET) :             33.916ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.580ns (11.454%)  route 4.484ns (88.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 42.658 - 40.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.651     2.945    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          3.765     7.166    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X34Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.290 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=108, routed)         0.718     8.009    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y54         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.479    42.658    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y54         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.229    42.887    
                         clock uncertainty           -0.601    42.286    
    SLICE_X36Y54         FDPE (Recov_fdpe_C_PRE)     -0.361    41.925    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.925    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 33.916    

Slack (MET) :             33.916ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.580ns (11.454%)  route 4.484ns (88.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 42.658 - 40.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.651     2.945    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          3.765     7.166    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X34Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.290 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=108, routed)         0.718     8.009    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y54         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.479    42.658    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y54         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.229    42.887    
                         clock uncertainty           -0.601    42.286    
    SLICE_X36Y54         FDPE (Recov_fdpe_C_PRE)     -0.361    41.925    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.925    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 33.916    

Slack (MET) :             33.958ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.580ns (11.454%)  route 4.484ns (88.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 42.658 - 40.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.651     2.945    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          3.765     7.166    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X34Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.290 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=108, routed)         0.718     8.009    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y54         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.479    42.658    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y54         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.229    42.887    
                         clock uncertainty           -0.601    42.286    
    SLICE_X36Y54         FDPE (Recov_fdpe_C_PRE)     -0.319    41.967    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.967    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 33.958    

Slack (MET) :             33.958ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.580ns (11.454%)  route 4.484ns (88.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 42.658 - 40.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.651     2.945    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          3.765     7.166    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X34Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.290 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=108, routed)         0.718     8.009    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y54         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.479    42.658    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y54         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.229    42.887    
                         clock uncertainty           -0.601    42.286    
    SLICE_X36Y54         FDPE (Recov_fdpe_C_PRE)     -0.319    41.967    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.967    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 33.958    

Slack (MET) :             35.395ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.580ns (16.497%)  route 2.936ns (83.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 42.885 - 40.000 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.967     3.261    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y117        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y117        FDRE (Prop_fdre_C_Q)         0.456     3.717 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.581     5.298    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X91Y124        LUT2 (Prop_lut2_I1_O)        0.124     5.422 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          1.355     6.777    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X89Y127        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.706    42.885    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X89Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.247    43.132    
                         clock uncertainty           -0.601    42.531    
    SLICE_X89Y127        FDPE (Recov_fdpe_C_PRE)     -0.359    42.172    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         42.172    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                 35.395    

Slack (MET) :             35.395ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.580ns (16.497%)  route 2.936ns (83.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 42.885 - 40.000 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.967     3.261    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y117        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y117        FDRE (Prop_fdre_C_Q)         0.456     3.717 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.581     5.298    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X91Y124        LUT2 (Prop_lut2_I1_O)        0.124     5.422 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          1.355     6.777    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X89Y127        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        1.706    42.885    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X89Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.247    43.132    
                         clock uncertainty           -0.601    42.531    
    SLICE_X89Y127        FDPE (Recov_fdpe_C_PRE)     -0.359    42.172    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         42.172    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                 35.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.592%)  route 0.250ns (60.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.250     1.309    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y47         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y47         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.592%)  route 0.250ns (60.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.250     1.309    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y47         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y47         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.592%)  route 0.250ns (60.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.250     1.309    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y47         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y47         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.592%)  route 0.250ns (60.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.250     1.309    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y47         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y47         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.592%)  route 0.250ns (60.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.250     1.309    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y47         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y47         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.592%)  route 0.250ns (60.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.250     1.309    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y47         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.072    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.574%)  route 0.261ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.261     1.320    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y48         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.574%)  route 0.261ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.261     1.320    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y48         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.574%)  route 0.261ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.261     1.320    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y48         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.574%)  route 0.261ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.261     1.320    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X35Y48         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9767, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.248ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.766ns (14.394%)  route 4.556ns (85.606%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 36.864 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.358     7.066    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT4 (Prop_lut4_I0_O)        0.124     7.190 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.566     8.756    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X103Y112       LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     9.511    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X103Y116       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.779    36.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X103Y116       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.336    37.200    
                         clock uncertainty           -0.035    37.165    
    SLICE_X103Y116       FDCE (Recov_fdce_C_CLR)     -0.405    36.760    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                 27.248    

Slack (MET) :             27.248ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.766ns (14.394%)  route 4.556ns (85.606%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 36.864 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.358     7.066    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT4 (Prop_lut4_I0_O)        0.124     7.190 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.566     8.756    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X103Y112       LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     9.511    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X103Y116       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.779    36.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X103Y116       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.336    37.200    
                         clock uncertainty           -0.035    37.165    
    SLICE_X103Y116       FDCE (Recov_fdce_C_CLR)     -0.405    36.760    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                 27.248    

Slack (MET) :             27.248ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.766ns (14.394%)  route 4.556ns (85.606%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 36.864 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.358     7.066    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT4 (Prop_lut4_I0_O)        0.124     7.190 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.566     8.756    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X103Y112       LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     9.511    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X103Y116       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.779    36.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X103Y116       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.336    37.200    
                         clock uncertainty           -0.035    37.165    
    SLICE_X103Y116       FDCE (Recov_fdce_C_CLR)     -0.405    36.760    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                 27.248    

Slack (MET) :             27.248ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.766ns (14.394%)  route 4.556ns (85.606%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 36.864 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.358     7.066    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT4 (Prop_lut4_I0_O)        0.124     7.190 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.566     8.756    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X103Y112       LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     9.511    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X103Y116       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.779    36.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X103Y116       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.336    37.200    
                         clock uncertainty           -0.035    37.165    
    SLICE_X103Y116       FDCE (Recov_fdce_C_CLR)     -0.405    36.760    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                 27.248    

Slack (MET) :             27.248ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.766ns (14.394%)  route 4.556ns (85.606%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 36.864 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.358     7.066    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT4 (Prop_lut4_I0_O)        0.124     7.190 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.566     8.756    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X103Y112       LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     9.511    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X103Y116       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.779    36.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X103Y116       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.336    37.200    
                         clock uncertainty           -0.035    37.165    
    SLICE_X103Y116       FDCE (Recov_fdce_C_CLR)     -0.405    36.760    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                 27.248    

Slack (MET) :             27.248ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.766ns (14.394%)  route 4.556ns (85.606%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 36.864 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.358     7.066    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT4 (Prop_lut4_I0_O)        0.124     7.190 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.566     8.756    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X103Y112       LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     9.511    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X103Y116       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.779    36.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X103Y116       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.336    37.200    
                         clock uncertainty           -0.035    37.165    
    SLICE_X103Y116       FDCE (Recov_fdce_C_CLR)     -0.405    36.760    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                 27.248    

Slack (MET) :             27.248ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.766ns (14.394%)  route 4.556ns (85.606%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 36.864 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.358     7.066    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT4 (Prop_lut4_I0_O)        0.124     7.190 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.566     8.756    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X103Y112       LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     9.511    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X103Y116       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.779    36.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X103Y116       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.336    37.200    
                         clock uncertainty           -0.035    37.165    
    SLICE_X103Y116       FDCE (Recov_fdce_C_CLR)     -0.405    36.760    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                 27.248    

Slack (MET) :             27.248ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.766ns (14.394%)  route 4.556ns (85.606%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 36.864 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.358     7.066    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT4 (Prop_lut4_I0_O)        0.124     7.190 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.566     8.756    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X103Y112       LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     9.511    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X103Y116       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.779    36.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X103Y116       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.336    37.200    
                         clock uncertainty           -0.035    37.165    
    SLICE_X103Y116       FDCE (Recov_fdce_C_CLR)     -0.405    36.760    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                 27.248    

Slack (MET) :             27.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.766ns (14.779%)  route 4.417ns (85.221%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 36.865 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.358     7.066    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT4 (Prop_lut4_I0_O)        0.124     7.190 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.566     8.756    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X103Y112       LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     9.373    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X102Y115       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.780    36.865    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y115       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.336    37.201    
                         clock uncertainty           -0.035    37.166    
    SLICE_X102Y115       FDCE (Recov_fdce_C_CLR)     -0.319    36.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.847    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                 27.474    

Slack (MET) :             27.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.766ns (14.779%)  route 4.417ns (85.221%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 36.865 - 33.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.783     4.190    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y86         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         FDRE (Prop_fdre_C_Q)         0.518     4.708 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.358     7.066    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X102Y93        LUT4 (Prop_lut4_I0_O)        0.124     7.190 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.566     8.756    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X103Y112       LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     9.373    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X102Y115       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.780    36.865    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y115       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.336    37.201    
                         clock uncertainty           -0.035    37.166    
    SLICE_X102Y115       FDCE (Recov_fdce_C_CLR)     -0.319    36.847    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.847    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                 27.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.685     1.739    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y116        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDPE (Prop_fdpe_C_Q)         0.128     1.867 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X91Y117        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.956     2.145    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X91Y117        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.393     1.752    
    SLICE_X91Y117        FDPE (Remov_fdpe_C_PRE)     -0.149     1.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.425%)  route 0.257ns (64.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.654     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y125        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.257     2.106    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X90Y125        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.948     2.137    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X90Y125        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.373     1.764    
    SLICE_X90Y125        FDPE (Remov_fdpe_C_PRE)     -0.071     1.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.425%)  route 0.257ns (64.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.654     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y125        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.257     2.106    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X90Y125        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.948     2.137    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X90Y125        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.373     1.764    
    SLICE_X90Y125        FDPE (Remov_fdpe_C_PRE)     -0.071     1.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.425%)  route 0.257ns (64.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.654     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y125        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.257     2.106    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X90Y125        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.948     2.137    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X90Y125        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.373     1.764    
    SLICE_X90Y125        FDPE (Remov_fdpe_C_PRE)     -0.071     1.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.015%)  route 0.220ns (60.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.654     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y125        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.220     2.069    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X84Y124        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.924     2.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X84Y124        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.373     1.740    
    SLICE_X84Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.648    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.699%)  route 0.265ns (65.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.654     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y125        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.265     2.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y125        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.924     2.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X82Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.373     1.740    
    SLICE_X82Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.699%)  route 0.265ns (65.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.654     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y125        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.265     2.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y125        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.924     2.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X82Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.373     1.740    
    SLICE_X82Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.699%)  route 0.265ns (65.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.654     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y125        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.265     2.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y125        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.924     2.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X82Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.373     1.740    
    SLICE_X82Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.699%)  route 0.265ns (65.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.654     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y125        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.265     2.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y125        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.924     2.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X82Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.373     1.740    
    SLICE_X82Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.699%)  route 0.265ns (65.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.654     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y125        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.265     2.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y125        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.924     2.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X82Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.373     1.740    
    SLICE_X82Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.441    





