#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f895e81a400 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7f895e8149f0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7f895e82d980_0 .var "a", 2 0;
v0x7f895e82da30_0 .var "b", 2 0;
v0x7f895e82dac0_0 .var "cin", 0 0;
v0x7f895e82dbb0_0 .net "cout", 2 0, L_0x7f895e82fb20;  1 drivers
v0x7f895e82dc40_0 .var/i "mismatch_count", 31 0;
v0x7f895e82dd10_0 .net "sum", 2 0, L_0x7f895e82f9b0;  1 drivers
S_0x7f895e8089e0 .scope module, "UUT" "top_module" 2 18, 3 1 0, S_0x7f895e81a400;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "cout";
    .port_info 4 /OUTPUT 3 "sum";
v0x7f895e82d5b0_0 .net "a", 2 0, v0x7f895e82d980_0;  1 drivers
v0x7f895e82d640_0 .net "b", 2 0, v0x7f895e82da30_0;  1 drivers
v0x7f895e82d6d0_0 .net "cin", 0 0, v0x7f895e82dac0_0;  1 drivers
v0x7f895e82d780_0 .net "cout", 2 0, L_0x7f895e82fb20;  alias, 1 drivers
v0x7f895e82d810_0 .net "sum", 2 0, L_0x7f895e82f9b0;  alias, 1 drivers
L_0x7f895e82e480 .part v0x7f895e82d980_0, 0, 1;
L_0x7f895e82e5a0 .part v0x7f895e82da30_0, 0, 1;
L_0x7f895e82eca0 .part v0x7f895e82d980_0, 1, 1;
L_0x7f895e82edc0 .part v0x7f895e82da30_0, 1, 1;
L_0x7f895e82eee0 .part L_0x7f895e82fb20, 0, 1;
L_0x7f895e82f5f0 .part v0x7f895e82d980_0, 2, 1;
L_0x7f895e82f790 .part v0x7f895e82da30_0, 2, 1;
L_0x7f895e82f1a0 .part L_0x7f895e82fb20, 1, 1;
L_0x7f895e82f9b0 .concat8 [ 1 1 1 0], L_0x7f895e82de90, L_0x7f895e82e730, L_0x7f895e82f020;
L_0x7f895e82fb20 .concat8 [ 1 1 1 0], L_0x7f895e82e330, L_0x7f895e82eb50, L_0x7f895e82f4a0;
S_0x7f895e808b50 .scope module, "fa0" "full_adder" 3 8, 3 36 0, S_0x7f895e8089e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7f895e82dda0 .functor XOR 1, L_0x7f895e82e480, L_0x7f895e82e5a0, C4<0>, C4<0>;
L_0x7f895e82de90 .functor XOR 1, L_0x7f895e82dda0, v0x7f895e82dac0_0, C4<0>, C4<0>;
L_0x7f895e82df80 .functor AND 1, L_0x7f895e82e480, L_0x7f895e82e5a0, C4<1>, C4<1>;
L_0x7f895e82e090 .functor AND 1, L_0x7f895e82e480, v0x7f895e82dac0_0, C4<1>, C4<1>;
L_0x7f895e82e1a0 .functor OR 1, L_0x7f895e82df80, L_0x7f895e82e090, C4<0>, C4<0>;
L_0x7f895e82e2c0 .functor AND 1, L_0x7f895e82e5a0, v0x7f895e82dac0_0, C4<1>, C4<1>;
L_0x7f895e82e330 .functor OR 1, L_0x7f895e82e1a0, L_0x7f895e82e2c0, C4<0>, C4<0>;
v0x7f895e808000_0 .net *"_ivl_0", 0 0, L_0x7f895e82dda0;  1 drivers
v0x7f895e82bb10_0 .net *"_ivl_10", 0 0, L_0x7f895e82e2c0;  1 drivers
v0x7f895e82bbb0_0 .net *"_ivl_4", 0 0, L_0x7f895e82df80;  1 drivers
v0x7f895e82bc60_0 .net *"_ivl_6", 0 0, L_0x7f895e82e090;  1 drivers
v0x7f895e82bd10_0 .net *"_ivl_8", 0 0, L_0x7f895e82e1a0;  1 drivers
v0x7f895e82be00_0 .net "a", 0 0, L_0x7f895e82e480;  1 drivers
v0x7f895e82bea0_0 .net "b", 0 0, L_0x7f895e82e5a0;  1 drivers
v0x7f895e82bf40_0 .net "cin", 0 0, v0x7f895e82dac0_0;  alias, 1 drivers
v0x7f895e82bfe0_0 .net "cout", 0 0, L_0x7f895e82e330;  1 drivers
v0x7f895e82c0f0_0 .net "sum", 0 0, L_0x7f895e82de90;  1 drivers
S_0x7f895e82c200 .scope module, "fa1" "full_adder" 3 17, 3 36 0, S_0x7f895e8089e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7f895e82e6c0 .functor XOR 1, L_0x7f895e82eca0, L_0x7f895e82edc0, C4<0>, C4<0>;
L_0x7f895e82e730 .functor XOR 1, L_0x7f895e82e6c0, L_0x7f895e82eee0, C4<0>, C4<0>;
L_0x7f895e82e7e0 .functor AND 1, L_0x7f895e82eca0, L_0x7f895e82edc0, C4<1>, C4<1>;
L_0x7f895e82e8f0 .functor AND 1, L_0x7f895e82eca0, L_0x7f895e82eee0, C4<1>, C4<1>;
L_0x7f895e82e9a0 .functor OR 1, L_0x7f895e82e7e0, L_0x7f895e82e8f0, C4<0>, C4<0>;
L_0x7f895e82eae0 .functor AND 1, L_0x7f895e82edc0, L_0x7f895e82eee0, C4<1>, C4<1>;
L_0x7f895e82eb50 .functor OR 1, L_0x7f895e82e9a0, L_0x7f895e82eae0, C4<0>, C4<0>;
v0x7f895e82c440_0 .net *"_ivl_0", 0 0, L_0x7f895e82e6c0;  1 drivers
v0x7f895e82c4d0_0 .net *"_ivl_10", 0 0, L_0x7f895e82eae0;  1 drivers
v0x7f895e82c570_0 .net *"_ivl_4", 0 0, L_0x7f895e82e7e0;  1 drivers
v0x7f895e82c630_0 .net *"_ivl_6", 0 0, L_0x7f895e82e8f0;  1 drivers
v0x7f895e82c6e0_0 .net *"_ivl_8", 0 0, L_0x7f895e82e9a0;  1 drivers
v0x7f895e82c7d0_0 .net "a", 0 0, L_0x7f895e82eca0;  1 drivers
v0x7f895e82c870_0 .net "b", 0 0, L_0x7f895e82edc0;  1 drivers
v0x7f895e82c910_0 .net "cin", 0 0, L_0x7f895e82eee0;  1 drivers
v0x7f895e82c9b0_0 .net "cout", 0 0, L_0x7f895e82eb50;  1 drivers
v0x7f895e82cac0_0 .net "sum", 0 0, L_0x7f895e82e730;  1 drivers
S_0x7f895e82cbd0 .scope module, "fa2" "full_adder" 3 26, 3 36 0, S_0x7f895e8089e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7f895e82e870 .functor XOR 1, L_0x7f895e82f5f0, L_0x7f895e82f790, C4<0>, C4<0>;
L_0x7f895e82f020 .functor XOR 1, L_0x7f895e82e870, L_0x7f895e82f1a0, C4<0>, C4<0>;
L_0x7f895e82f110 .functor AND 1, L_0x7f895e82f5f0, L_0x7f895e82f790, C4<1>, C4<1>;
L_0x7f895e82f240 .functor AND 1, L_0x7f895e82f5f0, L_0x7f895e82f1a0, C4<1>, C4<1>;
L_0x7f895e82f2f0 .functor OR 1, L_0x7f895e82f110, L_0x7f895e82f240, C4<0>, C4<0>;
L_0x7f895e82f430 .functor AND 1, L_0x7f895e82f790, L_0x7f895e82f1a0, C4<1>, C4<1>;
L_0x7f895e82f4a0 .functor OR 1, L_0x7f895e82f2f0, L_0x7f895e82f430, C4<0>, C4<0>;
v0x7f895e82ce10_0 .net *"_ivl_0", 0 0, L_0x7f895e82e870;  1 drivers
v0x7f895e82cea0_0 .net *"_ivl_10", 0 0, L_0x7f895e82f430;  1 drivers
v0x7f895e82cf50_0 .net *"_ivl_4", 0 0, L_0x7f895e82f110;  1 drivers
v0x7f895e82d010_0 .net *"_ivl_6", 0 0, L_0x7f895e82f240;  1 drivers
v0x7f895e82d0c0_0 .net *"_ivl_8", 0 0, L_0x7f895e82f2f0;  1 drivers
v0x7f895e82d1b0_0 .net "a", 0 0, L_0x7f895e82f5f0;  1 drivers
v0x7f895e82d250_0 .net "b", 0 0, L_0x7f895e82f790;  1 drivers
v0x7f895e82d2f0_0 .net "cin", 0 0, L_0x7f895e82f1a0;  1 drivers
v0x7f895e82d390_0 .net "cout", 0 0, L_0x7f895e82f4a0;  1 drivers
v0x7f895e82d4a0_0 .net "sum", 0 0, L_0x7f895e82f020;  1 drivers
    .scope S_0x7f895e81a400;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f895e82dc40_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f895e82d980_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f895e82da30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f895e82dac0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f895e82dbb0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v0x7f895e82dd10_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 27 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7f895e82dbb0_0, v0x7f895e82dd10_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7f895e82dc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f895e82dc40_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 32 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f895e82d980_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f895e82da30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f895e82dac0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f895e82dbb0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.5, 6;
    %load/vec4 v0x7f895e82dd10_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call 2 39 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7f895e82dbb0_0, v0x7f895e82dd10_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7f895e82dc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f895e82dc40_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 44 "$display", "Test 1 passed!" {0 0 0};
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f895e82d980_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f895e82da30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f895e82dac0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f895e82dbb0_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x7f895e82dd10_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 51 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7f895e82dbb0_0, v0x7f895e82dd10_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7f895e82dc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f895e82dc40_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 56 "$display", "Test 2 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f895e82d980_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f895e82da30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f895e82dac0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f895e82dbb0_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.11, 6;
    %load/vec4 v0x7f895e82dd10_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %vpi_call 2 63 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7f895e82dbb0_0, v0x7f895e82dd10_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7f895e82dc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f895e82dc40_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %vpi_call 2 68 "$display", "Test 3 passed!" {0 0 0};
T_0.10 ;
    %load/vec4 v0x7f895e82dc40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 72 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 74 "$display", "%0d mismatches out of %0d total tests.", v0x7f895e82dc40_0, 32'sb00000000000000000000000000000100 {0 0 0};
T_0.13 ;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Adder3_0_tb.v";
    "Self-ask/modules/Adder3.v";
