-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity classify is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_V_ce0 : OUT STD_LOGIC;
    x_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of classify is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "classify,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.480000,HLS_SYN_LAT=657038,HLS_SYN_TPT=none,HLS_SYN_MEM=513,HLS_SYN_DSP=8,HLS_SYN_FF=1250,HLS_SYN_LUT=2973,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (24 downto 0) := "0000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (24 downto 0) := "0000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (24 downto 0) := "0000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (24 downto 0) := "0000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (24 downto 0) := "0000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (24 downto 0) := "0000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (24 downto 0) := "0001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (24 downto 0) := "0010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (24 downto 0) := "0100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (24 downto 0) := "1000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1351E87 : STD_LOGIC_VECTOR (31 downto 0) := "00000001001101010001111010000111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv17_310 : STD_LOGIC_VECTOR (16 downto 0) := "00000001100010000";
    constant ap_const_lv8_A5 : STD_LOGIC_VECTOR (7 downto 0) := "10100101";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv30_3FFFD200 : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111101001000000000";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv69_171547652 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000101110001010101000111011001010010";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv8_F4 : STD_LOGIC_VECTOR (7 downto 0) := "11110100";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv53_B17217 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000101100010111001000010111";
    constant ap_const_lv36_0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv11_7F0 : STD_LOGIC_VECTOR (10 downto 0) := "11111110000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal svs_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal svs_ce0 : STD_LOGIC;
    signal svs_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal Iteration_Schedule_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Iteration_Schedule_ce0 : STD_LOGIC;
    signal Iteration_Schedule_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ATANH_LUT_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal ATANH_LUT_V_ce0 : STD_LOGIC;
    signal ATANH_LUT_V_q0 : STD_LOGIC_VECTOR (37 downto 0);
    signal alphas_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal alphas_V_ce0 : STD_LOGIC;
    signal alphas_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal next_mul_fu_366_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal next_mul_reg_1268 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_1_fu_378_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_1_reg_1276 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_384_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_s_reg_1281 : STD_LOGIC_VECTOR (29 downto 0);
    signal exitcond1_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1286 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_fu_406_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_1_reg_1294 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal exitcond_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1309 : STD_LOGIC_VECTOR (15 downto 0);
    signal isneg_fu_470_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_reg_1315 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal man_V_2_fu_514_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_2_reg_1320 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_10_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1325 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1331 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_fu_562_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_reg_1337 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1343 : STD_LOGIC_VECTOR (0 downto 0);
    signal xi_V_fu_576_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xi_V_reg_1349 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_reg_1355 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_12_reg_1360 : STD_LOGIC_VECTOR (7 downto 0);
    signal sh_amt_cast_fu_590_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_amt_cast_reg_1365 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal sel_tmp5_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_reg_1370 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_1375 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel1_fu_682_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal newSel1_reg_1380 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_cond2_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_reg_1385 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_fu_740_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_reg_1390 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal l2Squared_fixed_V_fu_766_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal p_Val2_4_fu_783_p2 : STD_LOGIC_VECTOR (68 downto 0);
    signal p_Val2_4_reg_1400 : STD_LOGIC_VECTOR (68 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_5_reg_1406 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_2_reg_1411 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_2_i_i_reg_1416 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_fu_898_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal k_reg_1421 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal p_Val2_7_fu_932_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_7_reg_1427 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal p_Val2_8_fu_951_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Val2_8_reg_1435 : STD_LOGIC_VECTOR (52 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal v_assign_i_cast_fu_957_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_assign_i_cast_reg_1440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal n_fu_1000_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal n_reg_1453 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal exitcond_i_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_1065_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_27_reg_1468 : STD_LOGIC_VECTOR (14 downto 0);
    signal i_2_reg_1478 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal z_nonneg_fu_1078_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_nonneg_reg_1483 : STD_LOGIC_VECTOR (0 downto 0);
    signal Zn_V_fu_1130_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal Zn_V_reg_1489 : STD_LOGIC_VECTOR (31 downto 0);
    signal Xn_V_3_fu_1177_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal Yn_V_3_fu_1184_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal alphas_V_load_reg_1504 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal tmp_39_reg_1509 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal sum_V_fu_1209_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_fu_363_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal dp_1_reg_1524 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal p_Val2_s_reg_259 : STD_LOGIC_VECTOR (29 downto 0);
    signal i_reg_271 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_mul_reg_283 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_13_reg_295 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_reg_307 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_19_reg_318 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_15_reg_328 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_16_reg_340 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_i_reg_352 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_8_fu_418_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_423_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_i_fu_1006_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_25_fu_1073_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_363_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_cast_fu_396_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_fu_412_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl_fu_432_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_neg_fu_440_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal OP2_V_cast_fu_428_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_1_fu_446_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ireg_V_fu_462_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_V_fu_478_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_32_fu_492_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_3_fu_496_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_s_fu_504_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_1_fu_508_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_21_fu_466_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_9_fu_488_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_528_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_33_fu_534_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_12_fu_550_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_fu_556_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_17_fu_603_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_18_fu_607_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sel_tmp1_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_demorgan_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_demorgan_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp3_fu_598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xi_V_1_fu_612_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp2_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_708_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_711_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_716_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xi_fu_701_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal newSel_fu_720_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal newSel2_fu_727_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_fu_733_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_fu_748_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_fu_745_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_748_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_fu_748_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_fu_754_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_48_cast_fu_762_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_1_i_fu_772_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_4_fu_783_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_cast_fu_822_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_i_i_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_fu_837_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_825_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_i_fu_843_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_2_i_i_fu_851_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_866_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_7_i_i_fu_874_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Val2_5_fu_819_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_8_i_i_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal iv_fu_884_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_7_fu_859_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_i_i_fu_890_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_i_fu_909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_i_cast_fu_906_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_fu_914_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_i_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_922_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_7_i_fu_940_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_Val2_8_fu_951_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_9_i_fu_963_p3 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Val2_3_i_cast_fu_960_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_i_cast_fu_970_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_3_i_fu_974_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal p_Val2_9_fu_978_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal sh_assign_fu_1025_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_9_i_fu_1012_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_1_i_cast_fu_1030_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_i_fu_1034_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_i_fu_1040_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_fu_1018_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_1045_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_26_fu_1055_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_i_fu_1086_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_28_fu_1094_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal p_Val2_18_i_cast_fu_1098_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal p_Val2_20_i_cast_fu_1104_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_29_fu_1110_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_1120_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_i_cast_fu_1138_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_fu_1141_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_fu_1147_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Xn_V_fu_1153_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Xn_V_1_fu_1165_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Yn_V_fu_1159_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Yn_V_1_fu_1171_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_3_fu_1261_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_4_cast_cast_fu_1206_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal res_V_1_fu_1219_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_V_fu_1222_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal exp_V_2_fu_1232_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_2_fu_1238_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal dp_fu_1250_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_3_fu_1261_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_3_fu_1261_p00 : STD_LOGIC_VECTOR (22 downto 0);

    component classify_sitodp_3dEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component classify_mul_mul_eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component classify_svs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component classify_Iteratiobkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component classify_ATANH_LUcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component classify_alphas_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    svs_U : component classify_svs
    generic map (
        DataWidth => 64,
        AddressRange => 129360,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => svs_address0,
        ce0 => svs_ce0,
        q0 => svs_q0);

    Iteration_Schedule_U : component classify_Iteratiobkb
    generic map (
        DataWidth => 4,
        AddressRange => 17,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Iteration_Schedule_address0,
        ce0 => Iteration_Schedule_ce0,
        q0 => Iteration_Schedule_q0);

    ATANH_LUT_V_U : component classify_ATANH_LUcud
    generic map (
        DataWidth => 38,
        AddressRange => 17,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ATANH_LUT_V_address0,
        ce0 => ATANH_LUT_V_ce0,
        q0 => ATANH_LUT_V_q0);

    alphas_V_U : component classify_alphas_V
    generic map (
        DataWidth => 8,
        AddressRange => 165,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => alphas_V_address0,
        ce0 => alphas_V_ce0,
        q0 => alphas_V_q0);

    classify_sitodp_3dEe_U1 : component classify_sitodp_3dEe
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_363_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_363_p1);

    classify_mul_mul_eOg_U2 : component classify_mul_mul_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 8,
        dout_WIDTH => 23)
    port map (
        din0 => p_Val2_3_fu_1261_p0,
        din1 => alphas_V_load_reg_1504,
        dout => p_Val2_3_fu_1261_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_reg_271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                i_reg_271 <= i_1_reg_1276;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_271 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    j_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_reg_307 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                j_reg_307 <= j_1_reg_1294;
            end if; 
        end if;
    end process;

    n_i_reg_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                n_i_reg_352 <= n_reg_1453;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                n_i_reg_352 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    p_Val2_13_reg_295_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_Val2_13_reg_295 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_Val2_13_reg_295 <= l2Squared_fixed_V_fu_766_p2;
            end if; 
        end if;
    end process;

    p_Val2_15_reg_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                p_Val2_15_reg_328 <= Yn_V_3_fu_1184_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                p_Val2_15_reg_328 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    p_Val2_16_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                p_Val2_16_reg_340 <= Xn_V_3_fu_1177_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                p_Val2_16_reg_340 <= ap_const_lv32_1351E87;
            end if; 
        end if;
    end process;

    p_Val2_19_reg_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                p_Val2_19_reg_318 <= Zn_V_reg_1489;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                p_Val2_19_reg_318 <= p_Val2_9_fu_978_p2(55 downto 24);
            end if; 
        end if;
    end process;

    p_Val2_s_reg_259_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                p_Val2_s_reg_259 <= sum_V_fu_1209_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_259 <= ap_const_lv30_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_283_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                phi_mul_reg_283 <= next_mul_reg_1268;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_reg_283 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                Zn_V_reg_1489 <= Zn_V_fu_1130_p3;
                i_2_reg_1478 <= Iteration_Schedule_q0;
                z_nonneg_reg_1483 <= p_Val2_19_reg_318(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                alphas_V_load_reg_1504 <= alphas_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_1286 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                dp_1_reg_1524 <= grp_fu_363_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_1_reg_1276 <= i_1_fu_378_p2;
                next_mul_reg_1268 <= next_mul_fu_366_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                icmp_reg_1331 <= icmp_fu_544_p2;
                isneg_reg_1315 <= ireg_V_fu_462_p1(63 downto 63);
                man_V_2_reg_1320 <= man_V_2_fu_514_p3;
                p_Val2_12_reg_1360 <= x_V_q0;
                sh_amt_reg_1337 <= sh_amt_fu_562_p3;
                tmp_10_reg_1325 <= tmp_10_fu_522_p2;
                tmp_14_reg_1343 <= tmp_14_fu_570_p2;
                tmp_35_reg_1355 <= sh_amt_fu_562_p3(11 downto 3);
                xi_V_reg_1349 <= xi_V_fu_576_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                j_1_reg_1294 <= j_1_fu_406_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                k_reg_1421 <= k_fu_898_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                n_reg_1453 <= n_fu_1000_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                newSel1_reg_1380 <= newSel1_fu_682_p3;
                or_cond2_reg_1385 <= or_cond2_fu_695_p2;
                or_cond_reg_1375 <= or_cond_fu_676_p2;
                sel_tmp5_reg_1370 <= sel_tmp5_fu_670_p2;
                sh_amt_cast_reg_1365 <= sh_amt_cast_fu_590_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                p_Result_2_i_i_reg_1416 <= p_Val2_4_fu_783_p2(63 downto 32);
                    p_Val2_4_reg_1400(68 downto 20) <= p_Val2_4_fu_783_p2(68 downto 20);
                tmp_2_reg_1411 <= p_Val2_4_fu_783_p2(68 downto 64);
                tmp_5_reg_1406 <= p_Val2_4_fu_783_p2(68 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                p_Val2_6_reg_1390 <= p_Val2_6_fu_740_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                p_Val2_7_reg_1427 <= p_Val2_7_fu_932_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                    p_Val2_8_reg_1435(52 downto 24) <= p_Val2_8_fu_951_p2(52 downto 24);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_372_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_1_reg_1286 <= tmp_1_fu_390_p2;
                tmp_s_reg_1281 <= tmp_s_fu_384_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                tmp_27_reg_1468 <= tmp_27_fu_1065_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                tmp_39_reg_1509 <= p_Val2_3_fu_1261_p2(22 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_400_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_reg_1309 <= p_Val2_1_fu_446_p2(23 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                v_assign_i_cast_reg_1440 <= v_assign_i_cast_fu_957_p1;
            end if;
        end if;
    end process;
    p_Val2_4_reg_1400(19 downto 0) <= "00000000000000000000";
    p_Val2_8_reg_1435(23 downto 0) <= "000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond1_fu_372_p2, ap_CS_fsm_state3, exitcond_fu_400_p2, ap_CS_fsm_state13, exitcond_i_fu_994_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond1_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond_fu_400_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((exitcond_i_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ATANH_LUT_V_address0 <= tmp_12_i_fu_1006_p1(5 - 1 downto 0);

    ATANH_LUT_V_ce0_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ATANH_LUT_V_ce0 <= ap_const_logic_1;
        else 
            ATANH_LUT_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    F2_fu_528_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_9_fu_488_p1));
    Iteration_Schedule_address0 <= tmp_12_i_fu_1006_p1(5 - 1 downto 0);

    Iteration_Schedule_ce0_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Iteration_Schedule_ce0 <= ap_const_logic_1;
        else 
            Iteration_Schedule_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        OP1_V_fu_745_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_6_reg_1390),16));

        OP2_V_cast_fu_428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_13_reg_295),33));

    Xn_V_1_fu_1165_p2 <= std_logic_vector(unsigned(r_V_2_fu_1141_p2) + unsigned(p_Val2_16_reg_340));
    Xn_V_3_fu_1177_p3 <= 
        Xn_V_fu_1153_p2 when (z_nonneg_reg_1483(0) = '1') else 
        Xn_V_1_fu_1165_p2;
    Xn_V_fu_1153_p2 <= std_logic_vector(unsigned(p_Val2_16_reg_340) - unsigned(r_V_2_fu_1141_p2));
    Yn_V_1_fu_1171_p2 <= std_logic_vector(unsigned(r_V_3_fu_1147_p2) + unsigned(p_Val2_15_reg_328));
    Yn_V_3_fu_1184_p3 <= 
        Yn_V_fu_1159_p2 when (z_nonneg_reg_1483(0) = '1') else 
        Yn_V_1_fu_1171_p2;
    Yn_V_fu_1159_p2 <= std_logic_vector(unsigned(p_Val2_15_reg_328) - unsigned(r_V_3_fu_1147_p2));
    Zn_V_fu_1130_p3 <= 
        tmp_29_fu_1110_p4 when (z_nonneg_fu_1078_p3(0) = '1') else 
        tmp_30_fu_1120_p4;
    alphas_V_address0 <= tmp_25_fu_1073_p1(8 - 1 downto 0);

    alphas_V_ce0_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            alphas_V_ce0 <= ap_const_logic_1;
        else 
            alphas_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        ap_const_lv64_0 when (tmp_1_reg_1286(0) = '1') else 
        dp_fu_1250_p1;
    dp_fu_1250_p1 <= p_Result_2_fu_1238_p5;
    exitcond1_fu_372_p2 <= "1" when (i_reg_271 = ap_const_lv8_A5) else "0";
    exitcond_fu_400_p2 <= "1" when (j_reg_307 = ap_const_lv10_310) else "0";
    exitcond_i_fu_994_p2 <= "1" when (n_i_reg_352 = ap_const_lv5_11) else "0";
    exp_V_2_fu_1232_p2 <= std_logic_vector(unsigned(exp_V_fu_1222_p4) + unsigned(ap_const_lv11_7F0));
    exp_V_fu_1222_p4 <= res_V_1_fu_1219_p1(62 downto 52);
    exp_tmp_V_fu_478_p4 <= ireg_V_fu_462_p1(62 downto 52);
        grp_fu_363_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_reg_1281),32));

    i_1_fu_378_p2 <= std_logic_vector(unsigned(i_reg_271) + unsigned(ap_const_lv8_1));
    i_i_cast_fu_1138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_reg_1478),32));
    icmp3_fu_598_p2 <= "1" when (tmp_35_reg_1355 = ap_const_lv9_0) else "0";
    icmp_fu_544_p2 <= "1" when (signed(tmp_33_fu_534_p4) > signed(ap_const_lv11_0)) else "0";
    ireg_V_fu_462_p1 <= svs_q0;
    isneg_fu_470_p3 <= ireg_V_fu_462_p1(63 downto 63);
    iv_fu_884_p2 <= std_logic_vector(signed(ap_const_lv6_3F) + signed(p_2_i_i_fu_851_p3));
    j_1_fu_406_p2 <= std_logic_vector(unsigned(j_reg_307) + unsigned(ap_const_lv10_1));
    j_cast_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_307),17));
    k_fu_898_p3 <= 
        p_1_i_i_fu_890_p3 when (tmp_7_fu_859_p3(0) = '1') else 
        p_2_i_i_fu_851_p3;
        k_i_cast_fu_906_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(k_reg_1421),8));

    l2Squared_fixed_V_fu_766_p2 <= std_logic_vector(signed(p_Val2_13_reg_295) + signed(tmp_48_cast_fu_762_p1));
    man_V_1_fu_508_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_s_fu_504_p1));
    man_V_2_fu_514_p3 <= 
        man_V_1_fu_508_p2 when (isneg_fu_470_p3(0) = '1') else 
        p_Result_s_fu_504_p1;
    n_fu_1000_p2 <= std_logic_vector(unsigned(n_i_reg_352) + unsigned(ap_const_lv5_1));
    newSel1_fu_682_p3 <= 
        xi_V_1_fu_612_p1 when (sel_tmp8_fu_641_p2(0) = '1') else 
        xi_V_reg_1349;
    newSel2_fu_727_p3 <= 
        newSel_fu_720_p3 when (or_cond_reg_1375(0) = '1') else 
        newSel1_reg_1380;
    newSel_fu_720_p3 <= 
        tmp_37_fu_716_p1 when (sel_tmp5_reg_1370(0) = '1') else 
        xi_fu_701_p3;
    next_mul_fu_366_p2 <= std_logic_vector(unsigned(phi_mul_reg_283) + unsigned(ap_const_lv17_310));
    or_cond1_fu_689_p2 <= (sel_tmp8_fu_641_p2 or sel_tmp2_fu_621_p2);
    or_cond2_fu_695_p2 <= (or_cond_fu_676_p2 or or_cond1_fu_689_p2);
    or_cond_fu_676_p2 <= (sel_tmp5_fu_670_p2 or sel_tmp3_fu_653_p2);
    p_1_i_i_fu_890_p3 <= 
        p_2_i_i_fu_851_p3 when (tmp_8_i_i_fu_878_p2(0) = '1') else 
        iv_fu_884_p2;
    p_2_i_i_fu_851_p3 <= 
        p_i_i_fu_843_p3 when (tmp_4_fu_825_p3(0) = '1') else 
        ret_V_cast_fu_822_p1;
    p_Result_2_fu_1238_p5 <= (res_V_1_fu_1219_p1(63 downto 63) & exp_V_2_fu_1232_p2 & res_V_1_fu_1219_p1(51 downto 0));
    p_Result_s_fu_504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_496_p3),54));
    p_Val2_11_fu_733_p3 <= 
        newSel2_fu_727_p3 when (or_cond2_reg_1385(0) = '1') else 
        ap_const_lv8_0;
    p_Val2_18_i_cast_fu_1098_p2 <= std_logic_vector(unsigned(tmp_16_i_fu_1086_p3) + unsigned(tmp_28_fu_1094_p1));
    p_Val2_1_fu_446_p2 <= std_logic_vector(unsigned(p_neg_fu_440_p2) - unsigned(OP2_V_cast_fu_428_p1));
    p_Val2_20_i_cast_fu_1104_p2 <= std_logic_vector(unsigned(tmp_16_i_fu_1086_p3) - unsigned(tmp_28_fu_1094_p1));
    p_Val2_3_fu_1261_p0 <= p_Val2_3_fu_1261_p00(15 - 1 downto 0);
    p_Val2_3_fu_1261_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_reg_1468),23));
        p_Val2_3_i_cast_fu_960_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_8_reg_1435),64));

        p_Val2_4_cast_cast_fu_1206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_39_reg_1509),30));

    p_Val2_4_fu_783_p1 <= tmp_1_i_fu_772_p3;
    p_Val2_4_fu_783_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv69_171547652) * signed(p_Val2_4_fu_783_p1))), 69));
        p_Val2_5_fu_819_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_reg_1406),40));

    p_Val2_6_fu_740_p2 <= std_logic_vector(unsigned(p_Val2_11_fu_733_p3) - unsigned(p_Val2_12_reg_1360));
    p_Val2_7_fu_932_p3 <= 
        ap_const_lv5_0 when (tmp_5_i_fu_926_p2(0) = '1') else 
        tmp_16_fu_922_p1;
    p_Val2_8_fu_951_p1 <= tmp_7_i_fu_940_p3;
    p_Val2_8_fu_951_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv53_B17217) * signed(p_Val2_8_fu_951_p1))), 53));
    p_Val2_9_fu_978_p2 <= std_logic_vector(signed(tmp_9_i_cast_fu_970_p1) - signed(tmp_3_i_fu_974_p1));
    p_Val2_9_i_fu_1012_p2 <= std_logic_vector(unsigned(p_Val2_15_reg_328) + unsigned(p_Val2_16_reg_340));
    p_i_fu_914_p3 <= 
        ap_const_lv8_F4 when (tmp_4_i_fu_909_p2(0) = '1') else 
        k_i_cast_fu_906_p1;
    p_i_i_fu_843_p3 <= 
        ret_V_cast_fu_822_p1 when (tmp_2_i_i_fu_832_p2(0) = '1') else 
        ret_V_fu_837_p2;
    p_neg_fu_440_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(p_shl_fu_432_p3));
    p_shl_fu_432_p3 <= (p_Val2_13_reg_295 & ap_const_lv2_0);
    r_V_2_fu_1141_p2 <= std_logic_vector(shift_right(signed(p_Val2_15_reg_328),to_integer(unsigned('0' & i_i_cast_fu_1138_p1(31-1 downto 0)))));
    r_V_3_fu_1147_p2 <= std_logic_vector(shift_right(signed(p_Val2_16_reg_340),to_integer(unsigned('0' & i_i_cast_fu_1138_p1(31-1 downto 0)))));
    r_V_fu_748_p0 <= OP1_V_fu_745_p1(8 - 1 downto 0);
    r_V_fu_748_p1 <= OP1_V_fu_745_p1(8 - 1 downto 0);
    r_V_fu_748_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_fu_748_p0) * signed(r_V_fu_748_p1))), 16));
    res_V_1_fu_1219_p1 <= dp_1_reg_1524;
        ret_V_cast_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_reg_1411),6));

    ret_V_fu_837_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(ret_V_cast_fu_822_p1));
    sel_tmp1_fu_616_p2 <= (tmp_10_reg_1325 xor ap_const_lv1_1);
    sel_tmp21_demorgan_fu_659_p2 <= (sel_tmp6_demorgan_fu_626_p2 or icmp_reg_1331);
    sel_tmp2_fu_621_p2 <= (tmp_14_reg_1343 and sel_tmp1_fu_616_p2);
    sel_tmp3_fu_653_p2 <= (sel_tmp_fu_647_p2 and sel_tmp7_fu_636_p2);
    sel_tmp4_fu_664_p2 <= (sel_tmp21_demorgan_fu_659_p2 xor ap_const_lv1_1);
    sel_tmp5_fu_670_p2 <= (sel_tmp4_fu_664_p2 and icmp3_fu_598_p2);
    sel_tmp6_demorgan_fu_626_p2 <= (tmp_14_reg_1343 or tmp_10_reg_1325);
    sel_tmp6_fu_630_p2 <= (sel_tmp6_demorgan_fu_626_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_636_p2 <= (sel_tmp6_fu_630_p2 and icmp_reg_1331);
    sel_tmp8_fu_641_p2 <= (tmp_15_fu_593_p2 and sel_tmp7_fu_636_p2);
    sel_tmp_fu_647_p2 <= (tmp_15_fu_593_p2 xor ap_const_lv1_1);
        sh_amt_cast_fu_590_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_reg_1337),32));

    sh_amt_fu_562_p3 <= 
        tmp_12_fu_550_p2 when (icmp_fu_544_p2(0) = '1') else 
        tmp_13_fu_556_p2;
    sh_assign_1_i_cast_fu_1030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_fu_1025_p2),32));
    sh_assign_fu_1025_p2 <= std_logic_vector(unsigned(ap_const_lv5_0) - unsigned(p_Val2_7_reg_1427));
    sum_V_fu_1209_p2 <= std_logic_vector(signed(p_Val2_4_cast_cast_fu_1206_p1) + signed(p_Val2_s_reg_259));
    svs_address0 <= tmp_8_fu_418_p1(17 - 1 downto 0);

    svs_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            svs_ce0 <= ap_const_logic_1;
        else 
            svs_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_522_p2 <= "1" when (tmp_21_fu_466_p1 = ap_const_lv63_0) else "0";
    tmp_11_fu_866_p3 <= (p_2_i_i_fu_851_p3 & ap_const_lv32_0);
    tmp_12_fu_550_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(F2_fu_528_p2));
    tmp_12_i_fu_1006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_i_reg_352),64));
    tmp_13_fu_556_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(F2_fu_528_p2));
    tmp_13_i_fu_1034_p2 <= std_logic_vector(shift_right(signed(p_Val2_9_i_fu_1012_p2),to_integer(unsigned('0' & sh_assign_1_i_cast_fu_1030_p1(31-1 downto 0)))));
    tmp_14_fu_570_p2 <= "1" when (F2_fu_528_p2 = ap_const_lv12_1) else "0";
    tmp_14_i_fu_1040_p2 <= std_logic_vector(shift_left(unsigned(p_Val2_9_i_fu_1012_p2),to_integer(unsigned('0' & v_assign_i_cast_reg_1440(31-1 downto 0)))));
    tmp_15_fu_593_p2 <= "1" when (unsigned(sh_amt_reg_1337) < unsigned(ap_const_lv12_36)) else "0";
    tmp_16_fu_922_p1 <= p_i_fu_914_p3(5 - 1 downto 0);
    tmp_16_i_fu_1086_p3 <= (p_Val2_19_reg_318 & ap_const_lv14_0);
    tmp_17_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_amt_cast_fu_590_p1),54));
    tmp_18_fu_607_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_1320),to_integer(unsigned('0' & tmp_17_fu_603_p1(31-1 downto 0)))));
        tmp_19_fu_708_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xi_V_reg_1349),32));

    tmp_1_fu_390_p2 <= "1" when (tmp_s_fu_384_p2 = ap_const_lv30_0) else "0";
    tmp_1_i_fu_772_p3 <= (tmp_reg_1309 & ap_const_lv20_0);
    tmp_20_fu_711_p2 <= std_logic_vector(shift_left(unsigned(tmp_19_fu_708_p1),to_integer(unsigned('0' & sh_amt_cast_reg_1365(31-1 downto 0)))));
    tmp_21_fu_466_p1 <= ireg_V_fu_462_p1(63 - 1 downto 0);
    tmp_22_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_307),64));
    tmp_23_fu_754_p3 <= (r_V_fu_748_p2 & ap_const_lv6_0);
    tmp_24_fu_1045_p4 <= tmp_13_i_fu_1034_p2(24 downto 10);
    tmp_25_fu_1073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_271),64));
    tmp_26_fu_1055_p4 <= tmp_14_i_fu_1040_p2(24 downto 10);
    tmp_27_fu_1065_p3 <= 
        tmp_24_fu_1045_p4 when (tmp_38_fu_1018_p3(0) = '1') else 
        tmp_26_fu_1055_p4;
    tmp_28_fu_1094_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ATANH_LUT_V_q0),46));
    tmp_29_fu_1110_p4 <= p_Val2_18_i_cast_fu_1098_p2(45 downto 14);
    tmp_2_i_i_fu_832_p2 <= "1" when (p_Result_2_i_i_reg_1416 = ap_const_lv32_0) else "0";
    tmp_30_fu_1120_p4 <= p_Val2_20_i_cast_fu_1104_p2(45 downto 14);
    tmp_32_fu_492_p1 <= ireg_V_fu_462_p1(52 - 1 downto 0);
    tmp_33_fu_534_p4 <= F2_fu_528_p2(11 downto 1);
    tmp_37_fu_716_p1 <= tmp_20_fu_711_p2(8 - 1 downto 0);
    tmp_38_fu_1018_p3 <= p_Val2_7_reg_1427(4 downto 4);
    tmp_3_fu_496_p3 <= (ap_const_lv1_1 & tmp_32_fu_492_p1);
    tmp_3_i_fu_974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_3_i_cast_fu_960_p1),65));
        tmp_48_cast_fu_762_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_23_fu_754_p3),31));

    tmp_4_fu_825_p3 <= p_Val2_4_reg_1400(68 downto 68);
    tmp_4_i_fu_909_p2 <= "1" when (signed(k_reg_1421) < signed(ap_const_lv6_34)) else "0";
    tmp_5_i_fu_926_p2 <= "1" when (signed(p_i_fu_914_p3) > signed(ap_const_lv8_0)) else "0";
    tmp_6_fu_412_p2 <= std_logic_vector(unsigned(j_cast_fu_396_p1) + unsigned(phi_mul_reg_283));
    tmp_7_fu_859_p3 <= p_Val2_4_reg_1400(68 downto 68);
    tmp_7_i_fu_940_p3 <= (p_Val2_7_reg_1427 & ap_const_lv24_0);
        tmp_7_i_i_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_866_p3),40));

    tmp_8_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_412_p2),64));
    tmp_8_i_i_fu_878_p2 <= "1" when (tmp_7_i_i_fu_874_p1 = p_Val2_5_fu_819_p1) else "0";
    tmp_9_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_V_fu_478_p4),12));
        tmp_9_i_cast_fu_970_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_i_fu_963_p3),65));

    tmp_9_i_fu_963_p3 <= (tmp_reg_1309 & ap_const_lv36_0);
    tmp_s_fu_384_p2 <= std_logic_vector(unsigned(p_Val2_s_reg_259) + unsigned(ap_const_lv30_3FFFD200));
        v_assign_i_cast_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_7_reg_1427),32));

    x_V_address0 <= tmp_22_fu_423_p1(10 - 1 downto 0);

    x_V_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            x_V_ce0 <= ap_const_logic_1;
        else 
            x_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    xi_V_1_fu_612_p1 <= tmp_18_fu_607_p2(8 - 1 downto 0);
    xi_V_fu_576_p1 <= man_V_2_fu_514_p3(8 - 1 downto 0);
    xi_fu_701_p3 <= 
        ap_const_lv8_FF when (isneg_reg_1315(0) = '1') else 
        ap_const_lv8_0;
    z_nonneg_fu_1078_p3 <= p_Val2_19_reg_318(31 downto 31);
end behav;
