{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547485060837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547485060837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 17:57:40 2019 " "Processing started: Mon Jan 14 17:57:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547485060837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485060837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Anubis -c Anubis " "Command: quartus_map --read_settings_files=on --write_settings_files=off Anubis -c Anubis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485060837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547485061290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547485061290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "theta.v 1 1 " "Found 1 design units, including 1 entities, in source file theta.v" { { "Info" "ISGN_ENTITY_NAME" "1 Theta " "Found entity 1: Theta" {  } { { "Theta.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Theta.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tau.v 1 1 " "Found 1 design units, including 1 entities, in source file tau.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tau " "Found entity 1: Tau" {  } { { "Tau.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Tau.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sbox " "Found entity 1: Sbox" {  } { { "Sbox.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pi.v 1 1 " "Found 1 design units, including 1 entities, in source file pi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pi " "Found entity 1: Pi" {  } { { "Pi.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Pi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplication_tb " "Found entity 1: Multiplication_tb" {  } { { "Multiplication_tb.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Multiplication_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "Multiplication.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Multiplication.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamma.v 1 1 " "Found 1 design units, including 1 entities, in source file gamma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gamma " "Found entity 1: Gamma" {  } { { "Gamma.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Gamma.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_round_key.v 1 1 " "Found 1 design units, including 1 entities, in source file add_round_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Round_Key " "Found entity 1: Add_Round_Key" {  } { { "Add_Round_Key.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Add_Round_Key.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "omega.v 1 1 " "Found 1 design units, including 1 entities, in source file omega.v" { { "Info" "ISGN_ENTITY_NAME" "1 Omega " "Found entity 1: Omega" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Omega.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "omega_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file omega_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Omega_tb " "Found entity 1: Omega_tb" {  } { { "Omega_tb.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Omega_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round_constants.v 1 1 " "Found 1 design units, including 1 entities, in source file round_constants.v" { { "Info" "ISGN_ENTITY_NAME" "1 Round_Constants " "Found entity 1: Round_Constants" {  } { { "Round_Constants.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Round_Constants.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round_constants_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file round_constants_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Round_Constants_tb " "Found entity 1: Round_Constants_tb" {  } { { "Round_Constants_tb.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Round_Constants_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_schedule.v 1 1 " "Found 1 design units, including 1 entities, in source file key_schedule.v" { { "Info" "ISGN_ENTITY_NAME" "1 Key_Schedule " "Found entity 1: Key_Schedule" {  } { { "Key_Schedule.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Key_Schedule.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fi.v 1 1 " "Found 1 design units, including 1 entities, in source file fi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fi " "Found entity 1: Fi" {  } { { "Fi.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Fi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fi_tb " "Found entity 1: Fi_tb" {  } { { "Fi_tb.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Fi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_round_constants.v 1 1 " "Found 1 design units, including 1 entities, in source file add_round_constants.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Round_Constants " "Found entity 1: Add_Round_Constants" {  } { { "Add_Round_Constants.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Add_Round_Constants.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psi.v 1 1 " "Found 1 design units, including 1 entities, in source file psi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Psi " "Found entity 1: Psi" {  } { { "Psi.v" "" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Psi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547485075299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485075299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Key_Schedule " "Elaborating entity \"Key_Schedule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1547485075361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Round_Constants Round_Constants:round_constants " "Elaborating entity \"Round_Constants\" for hierarchy \"Round_Constants:round_constants\"" {  } { { "Key_Schedule.v" "round_constants" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Key_Schedule.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547485075361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sbox Round_Constants:round_constants\|Sbox:s_1 " "Elaborating entity \"Sbox\" for hierarchy \"Round_Constants:round_constants\|Sbox:s_1\"" {  } { { "Round_Constants.v" "s_1" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Round_Constants.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547485075361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Psi Psi:psi " "Elaborating entity \"Psi\" for hierarchy \"Psi:psi\"" {  } { { "Key_Schedule.v" "psi" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Key_Schedule.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547485075361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gamma Psi:psi\|Gamma:gamma " "Elaborating entity \"Gamma\" for hierarchy \"Psi:psi\|Gamma:gamma\"" {  } { { "Psi.v" "gamma" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Psi.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547485075361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pi Psi:psi\|Pi:pi " "Elaborating entity \"Pi\" for hierarchy \"Psi:psi\|Pi:pi\"" {  } { { "Psi.v" "pi" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Psi.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547485075377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Theta Psi:psi\|Theta:theta " "Elaborating entity \"Theta\" for hierarchy \"Psi:psi\|Theta:theta\"" {  } { { "Psi.v" "theta" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Psi.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547485075377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplication Psi:psi\|Theta:theta\|Multiplication:thetas\[0\].m4 " "Elaborating entity \"Multiplication\" for hierarchy \"Psi:psi\|Theta:theta\|Multiplication:thetas\[0\].m4\"" {  } { { "Theta.v" "thetas\[0\].m4" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Theta.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547485075377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Round_Constants Psi:psi\|Add_Round_Constants:add " "Elaborating entity \"Add_Round_Constants\" for hierarchy \"Psi:psi\|Add_Round_Constants:add\"" {  } { { "Psi.v" "add" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Psi.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547485075377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fi Fi:fi " "Elaborating entity \"Fi\" for hierarchy \"Fi:fi\"" {  } { { "Key_Schedule.v" "fi" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Key_Schedule.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547485075377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Omega Fi:fi\|Omega:omega " "Elaborating entity \"Omega\" for hierarchy \"Fi:fi\|Omega:omega\"" {  } { { "Fi.v" "omega" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Fi.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547485075392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tau Fi:fi\|Tau:tau " "Elaborating entity \"Tau\" for hierarchy \"Fi:fi\|Tau:tau\"" {  } { { "Fi.v" "tau" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Fi.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547485075392 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "36 " "Found 36 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[15\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[15\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[14\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[14\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[13\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[13\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[12\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[12\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[11\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[11\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[10\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[10\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[9\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[9\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[8\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[8\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[7\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[7\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[6\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[6\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[5\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[5\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[4\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[4\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[3\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[3\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[2\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[2\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[1\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[1\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fi:fi\|Gamma:gamma\|Sbox:sboxes\[0\].s16\|Ram0 " "RAM logic \"Fi:fi\|Gamma:gamma\|Sbox:sboxes\[0\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[15\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[15\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[14\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[14\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[13\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[13\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[12\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[12\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[11\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[11\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[10\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[10\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[9\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[9\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[8\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[8\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[7\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[7\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[6\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[6\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[5\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[5\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[4\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[4\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[3\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[3\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[2\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[2\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[1\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[1\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Psi:psi\|Gamma:gamma\|Sbox:sboxes\[0\].s16\|Ram0 " "RAM logic \"Psi:psi\|Gamma:gamma\|Sbox:sboxes\[0\].s16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Round_Constants:round_constants\|Sbox:s_4\|Ram0 " "RAM logic \"Round_Constants:round_constants\|Sbox:s_4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Round_Constants:round_constants\|Sbox:s_3\|Ram0 " "RAM logic \"Round_Constants:round_constants\|Sbox:s_3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Round_Constants:round_constants\|Sbox:s_2\|Ram0 " "RAM logic \"Round_Constants:round_constants\|Sbox:s_2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Round_Constants:round_constants\|Sbox:s_1\|Ram0 " "RAM logic \"Round_Constants:round_constants\|Sbox:s_1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "Sbox.v" "Ram0" { Text "C:/Users/Damian/Desktop/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1547485075985 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1547485075985 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1547485078731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1547485081866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1547485083691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547485083691 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1981 " "Implemented 1981 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "132 " "Implemented 132 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1547485083847 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1547485083847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1721 " "Implemented 1721 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1547485083847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1547485083847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547485083863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 17:58:03 2019 " "Processing ended: Mon Jan 14 17:58:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547485083863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547485083863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547485083863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547485083863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1547485085298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547485085298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 17:58:04 2019 " "Processing started: Mon Jan 14 17:58:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547485085298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1547485085298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Anubis -c Anubis " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Anubis -c Anubis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1547485085298 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1547485085439 ""}
{ "Info" "0" "" "Project  = Anubis" {  } {  } 0 0 "Project  = Anubis" 0 0 "Fitter" 0 0 1547485085439 ""}
{ "Info" "0" "" "Revision = Anubis" {  } {  } 0 0 "Revision = Anubis" 0 0 "Fitter" 0 0 1547485085439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1547485085626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1547485085626 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Anubis 5CSEMA6U23C6 " "Selected device 5CSEMA6U23C6 for design \"Anubis\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1547485085641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547485085704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547485085704 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1547485086312 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1547485086343 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1547485086453 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "260 260 " "No exact pin location assignment(s) for 260 pins of 260 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1547485086874 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "260 145 " "Design requires 260 user-specified I/O pins -- too many to fit in the 145 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "260 260 0 " "Current design requires 260 user-specified I/O pins -- 260 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1547485101787 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "145 117 28 " "Targeted device has 145 I/O pin locations available for user I/O -- 117 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1547485101787 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1547485101787 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1547485101787 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547485101787 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1547485102505 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1235 " "Peak virtual memory: 1235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547485103113 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 14 17:58:23 2019 " "Processing ended: Mon Jan 14 17:58:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547485103113 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547485103113 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547485103113 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1547485103113 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1547485103800 ""}
