// Seed: 932003503
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    input wor id_2,
    output tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri id_7
);
  wor id_9 = id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wand id_5,
    input supply1 id_6,
    output supply1 id_7,
    output wire id_8,
    input tri0 id_9,
    output tri id_10,
    output tri0 id_11,
    input wand id_12,
    output wor id_13,
    input tri id_14,
    input wand id_15,
    input supply1 id_16,
    output uwire id_17,
    input tri1 id_18,
    input supply1 id_19
);
  module_0(
      id_2, id_1, id_2, id_13, id_6, id_6, id_6, id_9
  );
endmodule
