/*
* -------------------------------------------------------------------
* --                      Intel Proprietary
* --              Copyright (C) 2014 Intel Corporation
* --                    All Rights Reserved
* -------------------------------------------------------------------
* --           Auto-generated by /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl 
* --  i_csrs.pl Version 1.5 last modified on Tuesday 7/29/14 09:09:34
* --   /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl -C -S fxr_hifis -o /p/slx/pvesv/fxr_autogen/fxr /p/slx/pvesv/fxr_autogen/Fox_River/xml/300_Memory_Map.xml /p/slx/pvesv/fxr_autogen/Fox_River/xml/340_Memory_Map_HIFIS.xml  
* --------------------------------------------------------------------
*/

#ifndef DEF_FXR_HIFIS_SW_DEF
#define DEF_FXR_HIFIS_SW_DEF

#define FXR_NUM_CONTEXTS			256
#define FXR_NUM_PIDS				4096
#define FXR_MAX_CONTEXT				255
#define FXR_TX_CONTEXT_ENTRIES			128
#define FXR_TX_CONTEXT_MAX			127
#define FXR_RX_CONTEXT_ENTRIES			16
#define FXR_RX_CONTEXT_MAX			15
#define FXR_NUM_SL				32
#define FXR_MAX_SL				31
/*
* Table #3 of 340_Memory_Map_HIFIS.xml - HIFISCONTROL
* The HIFIS Control register enables selected modes and operations within the 
* HIFIS Block.
*/
#define FXR_HIFISCONTROL			(FXR_HIFIS + 0x000000000050)
#define FXR_HIFISCONTROL_RESETCSR		0x000000000000008Dull
#define FXR_HIFISCONTROL_LOCA_RSP_THRESH_SHIFT	4
#define FXR_HIFISCONTROL_LOCA_RSP_THRESH_MASK	0xFull
#define FXR_HIFISCONTROL_LOCA_RSP_THRESH_SMASK	0xF0ull
#define FXR_HIFISCONTROL_PCIM_REQ_THRESH_SHIFT	0
#define FXR_HIFISCONTROL_PCIM_REQ_THRESH_MASK	0xFull
#define FXR_HIFISCONTROL_PCIM_REQ_THRESH_SMASK	0xFull

#endif 		/* DEF_FXR_HIFIS_SW_DEF */
