Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 28 18:16:32 2023
| Host         : luigi-desk running 64-bit Ubuntu 23.04
| Command      : report_timing_summary -max_paths 10 -file CW305_designstart_top_timing_summary_routed.rpt -pb CW305_designstart_top_timing_summary_routed.pb -rpx CW305_designstart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CW305_designstart_top
| Device       : 7a100t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.051       -1.051                      1                13245        0.056        0.000                      0                13245        3.000        0.000                       0                  5446  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
U_clk_select/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0                 {0.000 10.000}       20.000          50.000          
  cpu_clk                            {0.000 50.000}       100.000         10.000          
pll_clk1                             {0.000 10.000}       20.000          50.000          
slow_out_clk                         {0.000 50.000}       100.000         10.000          
swclk                                {0.000 10.000}       20.000          50.000          
tio_clkin                            {0.000 10.000}       20.000          50.000          
usb_clk                              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_select/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                                  18.408        0.000                       0                     3  
  cpu_clk                                 71.167        0.000                      0                 9735        0.059        0.000                      0                 9735       49.146        0.000                       0                  4984  
pll_clk1                                                                                                                                                                              18.408        0.000                       0                     2  
slow_out_clk                              89.574        0.000                      0                    1        5.080        0.000                      0                    1                                                                          
swclk                                      6.309        0.000                      0                  673        0.133        0.000                      0                  673        9.500        0.000                       0                   389  
tio_clkin                                                                                                                                                                             18.408        0.000                       0                     1  
usb_clk                                    6.804        0.000                      0                  142        0.159        0.000                      0                  142        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
swclk         cpu_clk             7.384        0.000                      0                  245        0.988        0.000                      0                  245  
usb_clk       cpu_clk             3.564        0.000                      0                    1        1.767        0.000                      0                    1  
cpu_clk       slow_out_clk       90.327        0.000                      0                    6        3.092        0.000                      0                    6  
swclk         slow_out_clk       -1.051       -1.051                      1                    2        4.899        0.000                      0                    2  
cpu_clk       swclk              12.722        0.000                      0                  174        0.056        0.000                      0                  174  
slow_out_clk  swclk              13.947        0.000                      0                  136        0.143        0.000                      0                  136  
cpu_clk       usb_clk             7.013        0.000                      0                   37        0.337        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                 90.628        0.000                      0                 2295        0.427        0.000                      0                 2295  
**async_default**  usb_clk            cpu_clk                  3.630        0.000                      0                   23        1.306        0.000                      0                   23  
**async_default**  cpu_clk            swclk                   17.129        0.000                      0                    2        0.416        0.000                      0                    2  
**async_default**  slow_out_clk       swclk                   17.148        0.000                      0                   24        0.658        0.000                      0                   24  
**async_default**  swclk              swclk                    6.834        0.000                      0                  330        0.900        0.000                      0                  330  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_select/clk_wiz_0/inst/clk_in1
  To Clock:  U_clk_select/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_select/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_select/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    U_clk_select/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       71.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.167ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_pmask_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        28.712ns  (logic 3.284ns (11.438%)  route 25.428ns (88.562%))
  Logic Levels:           25  (CARRY4=1 LUT2=2 LUT3=2 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.363     1.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X66Y105        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDCE (Prop_fdce_C_Q)         0.433     1.995 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/Q
                         net (fo=1, routed)           0.956     2.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[1]
    SLICE_X62Y115        LUT2 (Prop_lut2_I1_O)        0.105     3.056 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4/O
                         net (fo=1, routed)           0.000     3.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     3.247 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/O[1]
                         net (fo=36, routed)          4.217     7.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]_0[1]
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.245     7.709 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___495_i_1/O
                         net (fo=10, routed)          0.849     8.557    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/algn_size_ex_reg[0]_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.105     8.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___328_i_1/O
                         net (fo=27, routed)          1.219     9.882    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_2
    SLICE_X57Y97         LUT5 (Prop_lut5_I0_O)        0.105     9.987 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_9/O
                         net (fo=1, routed)           0.204    10.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_reg_2
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.105    10.296 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2/O
                         net (fo=1, routed)           0.628    10.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.105    11.029 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_1/O
                         net (fo=35, routed)          1.026    12.054    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dpu_ahb_htransd[0]
    SLICE_X43Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.159 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6/O
                         net (fo=2, routed)           0.264    12.424    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.105    12.529 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2/O
                         net (fo=2, routed)           0.358    12.887    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    12.992 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/APROT[2]_i_4/O
                         net (fo=41, routed)          0.263    13.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/os_dap_to_dcode_accept
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.105    13.360 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10/O
                         net (fo=5, routed)           0.763    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I4_O)        0.105    14.228 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8/O
                         net (fo=1, routed)           0.546    14.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.105    14.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6/O
                         net (fo=4, routed)           1.235    16.113    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6_n_0
    SLICE_X44Y114        LUT3 (Prop_lut3_I0_O)        0.105    16.218 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_2/O
                         net (fo=102, routed)         4.661    20.879    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadyoutd_err_reg_0
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.105    20.984 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dbg_halted_i_17/O
                         net (fo=4, routed)           1.163    22.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I3_O)        0.105    22.252 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.579    22.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I4_O)        0.105    22.936 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7/O
                         net (fo=1, routed)           0.515    23.452    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X67Y92         LUT6 (Prop_lut6_I4_O)        0.105    23.557 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___22_i_2/O
                         net (fo=12, routed)          0.265    23.821    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X67Y91         LUT4 (Prop_lut4_I1_O)        0.105    23.926 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=134, routed)         0.990    24.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X65Y101        LUT6 (Prop_lut6_I0_O)        0.105    25.022 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.437    25.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X69Y99         LUT6 (Prop_lut6_I0_O)        0.105    25.563 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           1.524    27.088    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X70Y129        LUT3 (Prop_lut3_I1_O)        0.105    27.193 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.443    27.635    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X70Y132        LUT6 (Prop_lut6_I5_O)        0.105    27.740 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           1.743    29.483    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]_1
    SLICE_X70Y104        LUT5 (Prop_lut5_I1_O)        0.105    29.588 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[2]_i_4/O
                         net (fo=5, routed)           0.581    30.169    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_pmask_reg_0
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.105    30.274 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_pmask_i_1/O
                         net (fo=1, routed)           0.000    30.274    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_pmask_reg_3
    SLICE_X70Y104        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_pmask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.253   101.442    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X70Y104        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_pmask_reg/C
                         clock pessimism              0.076   101.518    
                         clock uncertainty           -0.149   101.369    
    SLICE_X70Y104        FDCE (Setup_fdce_C_D)        0.072   101.441    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_pmask_reg
  -------------------------------------------------------------------
                         required time                        101.441    
                         arrival time                         -30.274    
  -------------------------------------------------------------------
                         slack                                 71.167    

Slack (MET) :             71.270ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        28.625ns  (logic 3.284ns (11.473%)  route 25.341ns (88.527%))
  Logic Levels:           25  (CARRY4=1 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 101.439 - 100.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.363     1.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X66Y105        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDCE (Prop_fdce_C_Q)         0.433     1.995 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/Q
                         net (fo=1, routed)           0.956     2.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[1]
    SLICE_X62Y115        LUT2 (Prop_lut2_I1_O)        0.105     3.056 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4/O
                         net (fo=1, routed)           0.000     3.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     3.247 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/O[1]
                         net (fo=36, routed)          4.217     7.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]_0[1]
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.245     7.709 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___495_i_1/O
                         net (fo=10, routed)          0.849     8.557    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/algn_size_ex_reg[0]_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.105     8.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___328_i_1/O
                         net (fo=27, routed)          1.219     9.882    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_2
    SLICE_X57Y97         LUT5 (Prop_lut5_I0_O)        0.105     9.987 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_9/O
                         net (fo=1, routed)           0.204    10.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_reg_2
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.105    10.296 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2/O
                         net (fo=1, routed)           0.628    10.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.105    11.029 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_1/O
                         net (fo=35, routed)          1.026    12.054    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dpu_ahb_htransd[0]
    SLICE_X43Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.159 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6/O
                         net (fo=2, routed)           0.264    12.424    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.105    12.529 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2/O
                         net (fo=2, routed)           0.358    12.887    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    12.992 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/APROT[2]_i_4/O
                         net (fo=41, routed)          0.263    13.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/os_dap_to_dcode_accept
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.105    13.360 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10/O
                         net (fo=5, routed)           0.763    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I4_O)        0.105    14.228 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8/O
                         net (fo=1, routed)           0.546    14.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.105    14.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6/O
                         net (fo=4, routed)           1.235    16.113    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6_n_0
    SLICE_X44Y114        LUT3 (Prop_lut3_I0_O)        0.105    16.218 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_2/O
                         net (fo=102, routed)         4.661    20.879    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadyoutd_err_reg_0
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.105    20.984 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dbg_halted_i_17/O
                         net (fo=4, routed)           1.163    22.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I3_O)        0.105    22.252 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.579    22.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I4_O)        0.105    22.936 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7/O
                         net (fo=1, routed)           0.515    23.452    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X67Y92         LUT6 (Prop_lut6_I4_O)        0.105    23.557 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___22_i_2/O
                         net (fo=12, routed)          0.265    23.821    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X67Y91         LUT4 (Prop_lut4_I1_O)        0.105    23.926 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=134, routed)         0.990    24.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X65Y101        LUT6 (Prop_lut6_I0_O)        0.105    25.022 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.437    25.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X69Y99         LUT6 (Prop_lut6_I0_O)        0.105    25.563 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           1.524    27.088    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X70Y129        LUT3 (Prop_lut3_I1_O)        0.105    27.193 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.443    27.635    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X70Y132        LUT6 (Prop_lut6_I5_O)        0.105    27.740 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           1.743    29.483    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]_1
    SLICE_X70Y104        LUT5 (Prop_lut5_I1_O)        0.105    29.588 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[2]_i_4/O
                         net (fo=5, routed)           0.493    30.082    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_pmask_reg_0
    SLICE_X66Y106        LUT6 (Prop_lut6_I4_O)        0.105    30.187 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_fmask_i_1/O
                         net (fo=1, routed)           0.000    30.187    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg_3
    SLICE_X66Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.250   101.439    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X66Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg/C
                         clock pessimism              0.095   101.534    
                         clock uncertainty           -0.149   101.385    
    SLICE_X66Y106        FDCE (Setup_fdce_C_D)        0.072   101.457    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_fmask_reg
  -------------------------------------------------------------------
                         required time                        101.457    
                         arrival time                         -30.187    
  -------------------------------------------------------------------
                         slack                                 71.270    

Slack (MET) :             71.329ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        28.523ns  (logic 3.284ns (11.514%)  route 25.239ns (88.486%))
  Logic Levels:           25  (CARRY4=1 LUT2=2 LUT3=2 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 101.439 - 100.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.363     1.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X66Y105        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDCE (Prop_fdce_C_Q)         0.433     1.995 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/Q
                         net (fo=1, routed)           0.956     2.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[1]
    SLICE_X62Y115        LUT2 (Prop_lut2_I1_O)        0.105     3.056 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4/O
                         net (fo=1, routed)           0.000     3.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     3.247 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/O[1]
                         net (fo=36, routed)          4.217     7.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]_0[1]
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.245     7.709 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___495_i_1/O
                         net (fo=10, routed)          0.849     8.557    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/algn_size_ex_reg[0]_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.105     8.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___328_i_1/O
                         net (fo=27, routed)          1.219     9.882    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_2
    SLICE_X57Y97         LUT5 (Prop_lut5_I0_O)        0.105     9.987 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_9/O
                         net (fo=1, routed)           0.204    10.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_reg_2
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.105    10.296 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2/O
                         net (fo=1, routed)           0.628    10.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.105    11.029 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_1/O
                         net (fo=35, routed)          1.026    12.054    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dpu_ahb_htransd[0]
    SLICE_X43Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.159 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6/O
                         net (fo=2, routed)           0.264    12.424    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.105    12.529 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2/O
                         net (fo=2, routed)           0.358    12.887    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    12.992 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/APROT[2]_i_4/O
                         net (fo=41, routed)          0.263    13.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/os_dap_to_dcode_accept
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.105    13.360 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10/O
                         net (fo=5, routed)           0.763    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I4_O)        0.105    14.228 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8/O
                         net (fo=1, routed)           0.546    14.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.105    14.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6/O
                         net (fo=4, routed)           1.235    16.113    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6_n_0
    SLICE_X44Y114        LUT3 (Prop_lut3_I0_O)        0.105    16.218 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_2/O
                         net (fo=102, routed)         4.661    20.879    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadyoutd_err_reg_0
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.105    20.984 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dbg_halted_i_17/O
                         net (fo=4, routed)           1.163    22.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I3_O)        0.105    22.252 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.579    22.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I4_O)        0.105    22.936 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7/O
                         net (fo=1, routed)           0.515    23.452    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X67Y92         LUT6 (Prop_lut6_I4_O)        0.105    23.557 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___22_i_2/O
                         net (fo=12, routed)          0.265    23.821    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X67Y91         LUT4 (Prop_lut4_I1_O)        0.105    23.926 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=134, routed)         0.990    24.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X65Y101        LUT6 (Prop_lut6_I0_O)        0.105    25.022 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.437    25.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X69Y99         LUT6 (Prop_lut6_I0_O)        0.105    25.563 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           1.524    27.088    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X70Y129        LUT3 (Prop_lut3_I1_O)        0.105    27.193 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.443    27.635    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X70Y132        LUT6 (Prop_lut6_I5_O)        0.105    27.740 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           1.743    29.483    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]_1
    SLICE_X70Y104        LUT5 (Prop_lut5_I1_O)        0.105    29.588 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[2]_i_4/O
                         net (fo=5, routed)           0.392    29.980    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_tail_reg_0
    SLICE_X67Y104        LUT4 (Prop_lut4_I2_O)        0.105    30.085 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[0]_i_1/O
                         net (fo=1, routed)           0.000    30.085    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state_n_132
    SLICE_X67Y104        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.250   101.439    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X67Y104        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[0]/C
                         clock pessimism              0.095   101.534    
                         clock uncertainty           -0.149   101.385    
    SLICE_X67Y104        FDCE (Setup_fdce_C_D)        0.030   101.415    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[0]
  -------------------------------------------------------------------
                         required time                        101.415    
                         arrival time                         -30.085    
  -------------------------------------------------------------------
                         slack                                 71.329    

Slack (MET) :             71.335ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        28.520ns  (logic 3.284ns (11.515%)  route 25.236ns (88.485%))
  Logic Levels:           25  (CARRY4=1 LUT2=2 LUT3=2 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 101.439 - 100.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.363     1.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X66Y105        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDCE (Prop_fdce_C_Q)         0.433     1.995 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/Q
                         net (fo=1, routed)           0.956     2.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[1]
    SLICE_X62Y115        LUT2 (Prop_lut2_I1_O)        0.105     3.056 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4/O
                         net (fo=1, routed)           0.000     3.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     3.247 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/O[1]
                         net (fo=36, routed)          4.217     7.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]_0[1]
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.245     7.709 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___495_i_1/O
                         net (fo=10, routed)          0.849     8.557    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/algn_size_ex_reg[0]_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.105     8.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___328_i_1/O
                         net (fo=27, routed)          1.219     9.882    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_2
    SLICE_X57Y97         LUT5 (Prop_lut5_I0_O)        0.105     9.987 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_9/O
                         net (fo=1, routed)           0.204    10.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_reg_2
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.105    10.296 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2/O
                         net (fo=1, routed)           0.628    10.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.105    11.029 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_1/O
                         net (fo=35, routed)          1.026    12.054    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dpu_ahb_htransd[0]
    SLICE_X43Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.159 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6/O
                         net (fo=2, routed)           0.264    12.424    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.105    12.529 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2/O
                         net (fo=2, routed)           0.358    12.887    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    12.992 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/APROT[2]_i_4/O
                         net (fo=41, routed)          0.263    13.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/os_dap_to_dcode_accept
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.105    13.360 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10/O
                         net (fo=5, routed)           0.763    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I4_O)        0.105    14.228 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8/O
                         net (fo=1, routed)           0.546    14.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.105    14.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6/O
                         net (fo=4, routed)           1.235    16.113    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6_n_0
    SLICE_X44Y114        LUT3 (Prop_lut3_I0_O)        0.105    16.218 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_2/O
                         net (fo=102, routed)         4.661    20.879    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadyoutd_err_reg_0
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.105    20.984 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dbg_halted_i_17/O
                         net (fo=4, routed)           1.163    22.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I3_O)        0.105    22.252 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.579    22.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I4_O)        0.105    22.936 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7/O
                         net (fo=1, routed)           0.515    23.452    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X67Y92         LUT6 (Prop_lut6_I4_O)        0.105    23.557 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___22_i_2/O
                         net (fo=12, routed)          0.265    23.821    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X67Y91         LUT4 (Prop_lut4_I1_O)        0.105    23.926 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=134, routed)         0.990    24.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X65Y101        LUT6 (Prop_lut6_I0_O)        0.105    25.022 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.437    25.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X69Y99         LUT6 (Prop_lut6_I0_O)        0.105    25.563 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           1.524    27.088    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X70Y129        LUT3 (Prop_lut3_I1_O)        0.105    27.193 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.443    27.635    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X70Y132        LUT6 (Prop_lut6_I5_O)        0.105    27.740 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           1.743    29.483    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]_1
    SLICE_X70Y104        LUT5 (Prop_lut5_I1_O)        0.105    29.588 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[2]_i_4/O
                         net (fo=5, routed)           0.389    29.977    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_tail_reg_0
    SLICE_X67Y104        LUT4 (Prop_lut4_I2_O)        0.105    30.082 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[1]_i_1/O
                         net (fo=1, routed)           0.000    30.082    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state_n_133
    SLICE_X67Y104        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.250   101.439    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X67Y104        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[1]/C
                         clock pessimism              0.095   101.534    
                         clock uncertainty           -0.149   101.385    
    SLICE_X67Y104        FDCE (Setup_fdce_C_D)        0.032   101.417    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[1]
  -------------------------------------------------------------------
                         required time                        101.417    
                         arrival time                         -30.082    
  -------------------------------------------------------------------
                         slack                                 71.335    

Slack (MET) :             71.355ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        28.500ns  (logic 3.284ns (11.523%)  route 25.216ns (88.477%))
  Logic Levels:           25  (CARRY4=1 LUT2=2 LUT3=2 LUT4=5 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 101.439 - 100.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.363     1.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X66Y105        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDCE (Prop_fdce_C_Q)         0.433     1.995 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/Q
                         net (fo=1, routed)           0.956     2.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[1]
    SLICE_X62Y115        LUT2 (Prop_lut2_I1_O)        0.105     3.056 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4/O
                         net (fo=1, routed)           0.000     3.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     3.247 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/O[1]
                         net (fo=36, routed)          4.217     7.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]_0[1]
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.245     7.709 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___495_i_1/O
                         net (fo=10, routed)          0.849     8.557    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/algn_size_ex_reg[0]_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.105     8.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___328_i_1/O
                         net (fo=27, routed)          1.219     9.882    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_2
    SLICE_X57Y97         LUT5 (Prop_lut5_I0_O)        0.105     9.987 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_9/O
                         net (fo=1, routed)           0.204    10.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_reg_2
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.105    10.296 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2/O
                         net (fo=1, routed)           0.628    10.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.105    11.029 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_1/O
                         net (fo=35, routed)          1.026    12.054    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dpu_ahb_htransd[0]
    SLICE_X43Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.159 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6/O
                         net (fo=2, routed)           0.264    12.424    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.105    12.529 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2/O
                         net (fo=2, routed)           0.358    12.887    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    12.992 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/APROT[2]_i_4/O
                         net (fo=41, routed)          0.263    13.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/os_dap_to_dcode_accept
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.105    13.360 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10/O
                         net (fo=5, routed)           0.763    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I4_O)        0.105    14.228 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8/O
                         net (fo=1, routed)           0.546    14.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.105    14.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6/O
                         net (fo=4, routed)           1.235    16.113    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6_n_0
    SLICE_X44Y114        LUT3 (Prop_lut3_I0_O)        0.105    16.218 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_2/O
                         net (fo=102, routed)         4.661    20.879    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadyoutd_err_reg_0
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.105    20.984 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dbg_halted_i_17/O
                         net (fo=4, routed)           1.163    22.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I3_O)        0.105    22.252 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.579    22.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I4_O)        0.105    22.936 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7/O
                         net (fo=1, routed)           0.515    23.452    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X67Y92         LUT6 (Prop_lut6_I4_O)        0.105    23.557 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___22_i_2/O
                         net (fo=12, routed)          0.265    23.821    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X67Y91         LUT4 (Prop_lut4_I1_O)        0.105    23.926 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=134, routed)         0.990    24.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X65Y101        LUT6 (Prop_lut6_I0_O)        0.105    25.022 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_1/O
                         net (fo=29, routed)          0.437    25.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_2_ex_en
    SLICE_X69Y99         LUT6 (Prop_lut6_I0_O)        0.105    25.563 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slp_norm_wake_i_16/O
                         net (fo=1, routed)           1.524    27.088    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_mcyc_invk_msk
    SLICE_X70Y129        LUT3 (Prop_lut3_I1_O)        0.105    27.193 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_norm_wake_i_7/O
                         net (fo=1, routed)           0.443    27.635    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_reg_2
    SLICE_X70Y132        LUT6 (Prop_lut6_I5_O)        0.105    27.740 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_norm_wake_i_1/O
                         net (fo=9, routed)           1.743    29.483    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]_1
    SLICE_X70Y104        LUT5 (Prop_lut5_I1_O)        0.105    29.588 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[2]_i_4/O
                         net (fo=5, routed)           0.368    29.957    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_tail_reg_0
    SLICE_X67Y104        LUT4 (Prop_lut4_I2_O)        0.105    30.062 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/reg_int_basepri[2]_i_1/O
                         net (fo=1, routed)           0.000    30.062    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state_n_134
    SLICE_X67Y104        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.250   101.439    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X67Y104        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[2]/C
                         clock pessimism              0.095   101.534    
                         clock uncertainty           -0.149   101.385    
    SLICE_X67Y104        FDCE (Setup_fdce_C_D)        0.032   101.417    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/reg_int_basepri_reg[2]
  -------------------------------------------------------------------
                         required time                        101.417    
                         arrival time                         -30.062    
  -------------------------------------------------------------------
                         slack                                 71.355    

Slack (MET) :             71.628ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        28.074ns  (logic 2.969ns (10.576%)  route 25.105ns (89.424%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT3=1 LUT4=6 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 101.443 - 100.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.363     1.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X66Y105        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDCE (Prop_fdce_C_Q)         0.433     1.995 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/Q
                         net (fo=1, routed)           0.956     2.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[1]
    SLICE_X62Y115        LUT2 (Prop_lut2_I1_O)        0.105     3.056 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4/O
                         net (fo=1, routed)           0.000     3.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     3.247 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/O[1]
                         net (fo=36, routed)          4.217     7.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]_0[1]
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.245     7.709 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___495_i_1/O
                         net (fo=10, routed)          0.849     8.557    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/algn_size_ex_reg[0]_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.105     8.662 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___328_i_1/O
                         net (fo=27, routed)          1.219     9.882    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_2
    SLICE_X57Y97         LUT5 (Prop_lut5_I0_O)        0.105     9.987 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_9/O
                         net (fo=1, routed)           0.204    10.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_reg_2
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.105    10.296 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2/O
                         net (fo=1, routed)           0.628    10.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.105    11.029 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_1/O
                         net (fo=35, routed)          1.026    12.054    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dpu_ahb_htransd[0]
    SLICE_X43Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.159 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6/O
                         net (fo=2, routed)           0.264    12.424    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.105    12.529 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2/O
                         net (fo=2, routed)           0.358    12.887    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    12.992 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/APROT[2]_i_4/O
                         net (fo=41, routed)          0.263    13.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/os_dap_to_dcode_accept
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.105    13.360 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10/O
                         net (fo=5, routed)           0.763    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I4_O)        0.105    14.228 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8/O
                         net (fo=1, routed)           0.546    14.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.105    14.879 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6/O
                         net (fo=4, routed)           1.235    16.113    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6_n_0
    SLICE_X44Y114        LUT3 (Prop_lut3_I0_O)        0.105    16.218 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_2/O
                         net (fo=102, routed)         4.661    20.879    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadyoutd_err_reg_0
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.105    20.984 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dbg_halted_i_17/O
                         net (fo=4, routed)           1.163    22.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I3_O)        0.105    22.252 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.579    22.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I4_O)        0.105    22.936 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7/O
                         net (fo=1, routed)           0.515    23.452    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X67Y92         LUT6 (Prop_lut6_I4_O)        0.105    23.557 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___22_i_2/O
                         net (fo=12, routed)          0.265    23.821    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X67Y91         LUT4 (Prop_lut4_I1_O)        0.105    23.926 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=134, routed)         2.259    26.186    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/instr_det_erly_br_trk_reg_2
    SLICE_X53Y109        LUT4 (Prop_lut4_I3_O)        0.105    26.291 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___40_i_3/O
                         net (fo=54, routed)          0.996    27.287    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch_n_454
    SLICE_X55Y105        LUT4 (Prop_lut4_I2_O)        0.105    27.392 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___40/O
                         net (fo=32, routed)          1.623    29.015    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[31]_10
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.105    29.120 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[9]_i_1/O
                         net (fo=1, routed)           0.516    29.636    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[9]
    SLICE_X45Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.254   101.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X45Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[9]/C
                         clock pessimism              0.017   101.460    
                         clock uncertainty           -0.149   101.311    
    SLICE_X45Y106        FDCE (Setup_fdce_C_D)       -0.047   101.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[9]
  -------------------------------------------------------------------
                         required time                        101.264    
                         arrival time                         -29.636    
  -------------------------------------------------------------------
                         slack                                 71.628    

Slack (MET) :             71.680ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        28.167ns  (logic 2.969ns (10.541%)  route 25.198ns (89.459%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT3=2 LUT4=5 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.363     1.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X66Y105        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDCE (Prop_fdce_C_Q)         0.433     1.995 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/Q
                         net (fo=1, routed)           0.956     2.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[1]
    SLICE_X62Y115        LUT2 (Prop_lut2_I1_O)        0.105     3.056 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4/O
                         net (fo=1, routed)           0.000     3.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     3.247 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/O[1]
                         net (fo=36, routed)          4.217     7.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]_0[1]
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.245     7.709 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___495_i_1/O
                         net (fo=10, routed)          0.849     8.557    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/algn_size_ex_reg[0]_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.105     8.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___328_i_1/O
                         net (fo=27, routed)          1.219     9.882    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_2
    SLICE_X57Y97         LUT5 (Prop_lut5_I0_O)        0.105     9.987 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_9/O
                         net (fo=1, routed)           0.204    10.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_reg_2
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.105    10.296 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2/O
                         net (fo=1, routed)           0.628    10.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.105    11.029 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_1/O
                         net (fo=35, routed)          1.026    12.054    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dpu_ahb_htransd[0]
    SLICE_X43Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.159 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6/O
                         net (fo=2, routed)           0.264    12.424    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.105    12.529 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2/O
                         net (fo=2, routed)           0.358    12.887    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    12.992 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/APROT[2]_i_4/O
                         net (fo=41, routed)          0.263    13.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/os_dap_to_dcode_accept
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.105    13.360 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10/O
                         net (fo=5, routed)           0.763    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I4_O)        0.105    14.228 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8/O
                         net (fo=1, routed)           0.546    14.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.105    14.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6/O
                         net (fo=4, routed)           1.235    16.113    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6_n_0
    SLICE_X44Y114        LUT3 (Prop_lut3_I0_O)        0.105    16.218 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_2/O
                         net (fo=102, routed)         4.661    20.879    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadyoutd_err_reg_0
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.105    20.984 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dbg_halted_i_17/O
                         net (fo=4, routed)           1.163    22.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I3_O)        0.105    22.252 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.579    22.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I4_O)        0.105    22.936 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7/O
                         net (fo=1, routed)           0.515    23.452    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X67Y92         LUT6 (Prop_lut6_I4_O)        0.105    23.557 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___22_i_2/O
                         net (fo=12, routed)          0.265    23.821    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X67Y91         LUT4 (Prop_lut4_I1_O)        0.105    23.926 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=134, routed)         1.028    24.954    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_1
    SLICE_X65Y106        LUT4 (Prop_lut4_I3_O)        0.105    25.059 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i__i_1/O
                         net (fo=68, routed)          2.336    27.395    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_invoke_reg_rep__0
    SLICE_X72Y129        LUT3 (Prop_lut3_I0_O)        0.105    27.500 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_a_data_ex[29]_i_3/O
                         net (fo=17, routed)          2.123    29.624    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_rd_a_data_ex_reg[7]
    SLICE_X64Y115        LUT6 (Prop_lut6_I2_O)        0.105    29.729 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_rd_a_data_ex[7]_i_1/O
                         net (fo=1, routed)           0.000    29.729    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/D[2]
    SLICE_X64Y115        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.244   101.433    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X64Y115        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[7]/C
                         clock pessimism              0.095   101.528    
                         clock uncertainty           -0.149   101.379    
    SLICE_X64Y115        FDRE (Setup_fdre_C_D)        0.030   101.409    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[7]
  -------------------------------------------------------------------
                         required time                        101.409    
                         arrival time                         -29.729    
  -------------------------------------------------------------------
                         slack                                 71.680    

Slack (MET) :             71.828ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        27.629ns  (logic 3.521ns (12.744%)  route 24.108ns (87.256%))
  Logic Levels:           25  (CARRY4=3 LUT2=2 LUT3=2 LUT4=5 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.363     1.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X66Y105        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDCE (Prop_fdce_C_Q)         0.433     1.995 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/Q
                         net (fo=1, routed)           0.956     2.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[1]
    SLICE_X62Y115        LUT2 (Prop_lut2_I1_O)        0.105     3.056 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4/O
                         net (fo=1, routed)           0.000     3.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     3.247 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/O[1]
                         net (fo=36, routed)          4.217     7.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]_0[1]
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.245     7.709 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___495_i_1/O
                         net (fo=10, routed)          0.849     8.557    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/algn_size_ex_reg[0]_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.105     8.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___328_i_1/O
                         net (fo=27, routed)          1.219     9.882    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_2
    SLICE_X57Y97         LUT5 (Prop_lut5_I0_O)        0.105     9.987 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_9/O
                         net (fo=1, routed)           0.204    10.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_reg_2
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.105    10.296 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2/O
                         net (fo=1, routed)           0.628    10.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.105    11.029 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_1/O
                         net (fo=35, routed)          1.026    12.054    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dpu_ahb_htransd[0]
    SLICE_X43Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.159 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6/O
                         net (fo=2, routed)           0.264    12.424    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.105    12.529 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2/O
                         net (fo=2, routed)           0.358    12.887    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    12.992 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/APROT[2]_i_4/O
                         net (fo=41, routed)          0.263    13.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/os_dap_to_dcode_accept
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.105    13.360 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10/O
                         net (fo=5, routed)           0.763    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I4_O)        0.105    14.228 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8/O
                         net (fo=1, routed)           0.546    14.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.105    14.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6/O
                         net (fo=4, routed)           1.235    16.113    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6_n_0
    SLICE_X44Y114        LUT3 (Prop_lut3_I0_O)        0.105    16.218 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_2/O
                         net (fo=102, routed)         4.661    20.879    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadyoutd_err_reg_0
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.105    20.984 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dbg_halted_i_17/O
                         net (fo=4, routed)           1.163    22.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I3_O)        0.105    22.252 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.332    22.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I5_O)        0.105    22.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=3, routed)           0.531    23.220    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X66Y91         LUT5 (Prop_lut5_I2_O)        0.105    23.325 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_4/O
                         net (fo=11, routed)          1.107    24.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_stall_ex[0]
    SLICE_X64Y103        LUT4 (Prop_lut4_I1_O)        0.105    24.537 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_7/O
                         net (fo=2, routed)           0.690    25.226    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_complete_ex
    SLICE_X64Y106        LUT3 (Prop_lut3_I0_O)        0.105    25.331 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_3/O
                         net (fo=6, routed)           1.280    26.611    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/dpu_retire
    SLICE_X64Y130        LUT4 (Prop_lut4_I2_O)        0.105    26.716 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_2/O
                         net (fo=1, routed)           0.554    27.270    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_2_n_0
    SLICE_X64Y130        LUT6 (Prop_lut6_I0_O)        0.105    27.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_1/O
                         net (fo=5, routed)           0.819    28.194    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/dbg_mon_req_reg[0]
    SLICE_X66Y133        LUT6 (Prop_lut6_I4_O)        0.105    28.299 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2/O
                         net (fo=1, routed)           0.000    28.299    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2_n_0
    SLICE_X66Y133        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    28.615 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry/CO[3]
                         net (fo=1, routed)           0.000    28.615    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_n_0
    SLICE_X66Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    28.746 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[1]
                         net (fo=9, routed)           0.446    29.192    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X67Y134        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.244   101.433    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X67Y134        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]/C
                         clock pessimism              0.076   101.509    
                         clock uncertainty           -0.149   101.360    
    SLICE_X67Y134        FDCE (Setup_fdce_C_CE)      -0.340   101.020    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]
  -------------------------------------------------------------------
                         required time                        101.020    
                         arrival time                         -29.192    
  -------------------------------------------------------------------
                         slack                                 71.828    

Slack (MET) :             71.828ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        27.629ns  (logic 3.521ns (12.744%)  route 24.108ns (87.256%))
  Logic Levels:           25  (CARRY4=3 LUT2=2 LUT3=2 LUT4=5 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.363     1.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X66Y105        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDCE (Prop_fdce_C_Q)         0.433     1.995 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/Q
                         net (fo=1, routed)           0.956     2.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[1]
    SLICE_X62Y115        LUT2 (Prop_lut2_I1_O)        0.105     3.056 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4/O
                         net (fo=1, routed)           0.000     3.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     3.247 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/O[1]
                         net (fo=36, routed)          4.217     7.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]_0[1]
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.245     7.709 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___495_i_1/O
                         net (fo=10, routed)          0.849     8.557    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/algn_size_ex_reg[0]_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.105     8.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___328_i_1/O
                         net (fo=27, routed)          1.219     9.882    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_2
    SLICE_X57Y97         LUT5 (Prop_lut5_I0_O)        0.105     9.987 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_9/O
                         net (fo=1, routed)           0.204    10.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_reg_2
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.105    10.296 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2/O
                         net (fo=1, routed)           0.628    10.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.105    11.029 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_1/O
                         net (fo=35, routed)          1.026    12.054    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dpu_ahb_htransd[0]
    SLICE_X43Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.159 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6/O
                         net (fo=2, routed)           0.264    12.424    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.105    12.529 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2/O
                         net (fo=2, routed)           0.358    12.887    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    12.992 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/APROT[2]_i_4/O
                         net (fo=41, routed)          0.263    13.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/os_dap_to_dcode_accept
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.105    13.360 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10/O
                         net (fo=5, routed)           0.763    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I4_O)        0.105    14.228 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8/O
                         net (fo=1, routed)           0.546    14.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.105    14.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6/O
                         net (fo=4, routed)           1.235    16.113    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6_n_0
    SLICE_X44Y114        LUT3 (Prop_lut3_I0_O)        0.105    16.218 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_2/O
                         net (fo=102, routed)         4.661    20.879    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadyoutd_err_reg_0
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.105    20.984 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dbg_halted_i_17/O
                         net (fo=4, routed)           1.163    22.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I3_O)        0.105    22.252 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.332    22.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I5_O)        0.105    22.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=3, routed)           0.531    23.220    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X66Y91         LUT5 (Prop_lut5_I2_O)        0.105    23.325 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_4/O
                         net (fo=11, routed)          1.107    24.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_stall_ex[0]
    SLICE_X64Y103        LUT4 (Prop_lut4_I1_O)        0.105    24.537 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_7/O
                         net (fo=2, routed)           0.690    25.226    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_complete_ex
    SLICE_X64Y106        LUT3 (Prop_lut3_I0_O)        0.105    25.331 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_3/O
                         net (fo=6, routed)           1.280    26.611    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/dpu_retire
    SLICE_X64Y130        LUT4 (Prop_lut4_I2_O)        0.105    26.716 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_2/O
                         net (fo=1, routed)           0.554    27.270    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_2_n_0
    SLICE_X64Y130        LUT6 (Prop_lut6_I0_O)        0.105    27.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_1/O
                         net (fo=5, routed)           0.819    28.194    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/dbg_mon_req_reg[0]
    SLICE_X66Y133        LUT6 (Prop_lut6_I4_O)        0.105    28.299 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2/O
                         net (fo=1, routed)           0.000    28.299    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2_n_0
    SLICE_X66Y133        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    28.615 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry/CO[3]
                         net (fo=1, routed)           0.000    28.615    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_n_0
    SLICE_X66Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    28.746 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[1]
                         net (fo=9, routed)           0.446    29.192    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X67Y134        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.244   101.433    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X67Y134        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[3]/C
                         clock pessimism              0.076   101.509    
                         clock uncertainty           -0.149   101.360    
    SLICE_X67Y134        FDCE (Setup_fdce_C_CE)      -0.340   101.020    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[3]
  -------------------------------------------------------------------
                         required time                        101.020    
                         arrival time                         -29.192    
  -------------------------------------------------------------------
                         slack                                 71.828    

Slack (MET) :             71.828ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        27.629ns  (logic 3.521ns (12.744%)  route 24.108ns (87.256%))
  Logic Levels:           25  (CARRY4=3 LUT2=2 LUT3=2 LUT4=5 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.363     1.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X66Y105        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDCE (Prop_fdce_C_Q)         0.433     1.995 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/Q
                         net (fo=1, routed)           0.956     2.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[1]
    SLICE_X62Y115        LUT2 (Prop_lut2_I1_O)        0.105     3.056 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4/O
                         net (fo=1, routed)           0.000     3.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_4_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     3.247 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/O[1]
                         net (fo=36, routed)          4.217     7.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]_0[1]
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.245     7.709 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___495_i_1/O
                         net (fo=10, routed)          0.849     8.557    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/algn_size_ex_reg[0]_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.105     8.662 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/i___328_i_1/O
                         net (fo=27, routed)          1.219     9.882    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_2
    SLICE_X57Y97         LUT5 (Prop_lut5_I0_O)        0.105     9.987 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/htransd_reg_i_9/O
                         net (fo=1, routed)           0.204    10.191    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_reg_2
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.105    10.296 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2/O
                         net (fo=1, routed)           0.628    10.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_2_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.105    11.029 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/htransd_reg_i_1/O
                         net (fo=35, routed)          1.026    12.054    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dpu_ahb_htransd[0]
    SLICE_X43Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.159 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6/O
                         net (fo=2, routed)           0.264    12.424    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_6_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.105    12.529 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2/O
                         net (fo=2, routed)           0.358    12.887    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dap_to_sys_accept_reg_i_2_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    12.992 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/APROT[2]_i_4/O
                         net (fo=41, routed)          0.263    13.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/os_dap_to_dcode_accept
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.105    13.360 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10/O
                         net (fo=5, routed)           0.763    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___482_i_10_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I4_O)        0.105    14.228 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8/O
                         net (fo=1, routed)           0.546    14.774    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_8_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.105    14.879 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6/O
                         net (fo=4, routed)           1.235    16.113    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_6_n_0
    SLICE_X44Y114        LUT3 (Prop_lut3_I0_O)        0.105    16.218 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___44_i_2/O
                         net (fo=102, routed)         4.661    20.879    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadyoutd_err_reg_0
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.105    20.984 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dbg_halted_i_17/O
                         net (fo=4, routed)           1.163    22.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___22_i_7_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I3_O)        0.105    22.252 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.332    22.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I5_O)        0.105    22.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=3, routed)           0.531    23.220    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X66Y91         LUT5 (Prop_lut5_I2_O)        0.105    23.325 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_4/O
                         net (fo=11, routed)          1.107    24.432    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_stall_ex[0]
    SLICE_X64Y103        LUT4 (Prop_lut4_I1_O)        0.105    24.537 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_7/O
                         net (fo=2, routed)           0.690    25.226    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_complete_ex
    SLICE_X64Y106        LUT3 (Prop_lut3_I0_O)        0.105    25.331 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_3/O
                         net (fo=6, routed)           1.280    26.611    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/dpu_retire
    SLICE_X64Y130        LUT4 (Prop_lut4_I2_O)        0.105    26.716 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_2/O
                         net (fo=1, routed)           0.554    27.270    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_2_n_0
    SLICE_X64Y130        LUT6 (Prop_lut6_I0_O)        0.105    27.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_1/O
                         net (fo=5, routed)           0.819    28.194    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/dbg_mon_req_reg[0]
    SLICE_X66Y133        LUT6 (Prop_lut6_I4_O)        0.105    28.299 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2/O
                         net (fo=1, routed)           0.000    28.299    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2_n_0
    SLICE_X66Y133        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    28.615 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry/CO[3]
                         net (fo=1, routed)           0.000    28.615    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_n_0
    SLICE_X66Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    28.746 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[1]
                         net (fo=9, routed)           0.446    29.192    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X67Y134        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.244   101.433    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X67Y134        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[4]/C
                         clock pessimism              0.076   101.509    
                         clock uncertainty           -0.149   101.360    
    SLICE_X67Y134        FDCE (Setup_fdce_C_CE)      -0.340   101.020    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[4]
  -------------------------------------------------------------------
                         required time                        101.020    
                         arrival time                         -29.192    
  -------------------------------------------------------------------
                         slack                                 71.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.563     0.619    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X15Y78         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141     0.760 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.114     0.874    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X14Y77         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.831     0.893    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X14Y77         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.261     0.632    
    SLICE_X14Y77         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.815    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.556     0.612    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X57Y81         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     0.753 r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.055     0.808    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/trans_in[0]
    SLICE_X56Y81         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.824     0.886    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X56Y81         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.261     0.625    
    SLICE_X56Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.742    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.373ns (76.783%)  route 0.113ns (23.217%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.606     0.662    ext_clock_OBUF
    SLICE_X88Y99         FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.164     0.826 r  count_reg[18]/Q
                         net (fo=1, routed)           0.112     0.938    count_reg_n_0_[18]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.094 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.094    count_reg[16]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.147 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.147    count_reg[20]_i_1_n_7
    SLICE_X88Y100        FDCE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.875     0.938    ext_clock_OBUF
    SLICE_X88Y100        FDCE                                         r  count_reg[20]/C
                         clock pessimism             -0.006     0.932    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.134     1.066    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.386ns (77.388%)  route 0.113ns (22.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.606     0.662    ext_clock_OBUF
    SLICE_X88Y99         FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.164     0.826 r  count_reg[18]/Q
                         net (fo=1, routed)           0.112     0.938    count_reg_n_0_[18]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.094 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.094    count_reg[16]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.160 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.160    count_reg[20]_i_1_n_5
    SLICE_X88Y100        FDCE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.875     0.938    ext_clock_OBUF
    SLICE_X88Y100        FDCE                                         r  count_reg[22]/C
                         clock pessimism             -0.006     0.932    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.134     1.066    count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/input_buffer_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/format_frame_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.564     0.620    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/HCLK
    SLICE_X35Y138        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/input_buffer_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDCE (Prop_fdce_C_Q)         0.141     0.761 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/input_buffer_data_reg[5]/Q
                         net (fo=1, routed)           0.053     0.814    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/input_buffer_data_reg_n_0_[5]
    SLICE_X34Y138        LUT6 (Prop_lut6_I0_O)        0.045     0.859 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/format_frame_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.859    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/nxt_format_frame_data[5]
    SLICE_X34Y138        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/format_frame_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.835     0.897    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/HCLK
    SLICE_X34Y138        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/format_frame_data_reg[5]/C
                         clock pessimism             -0.264     0.633    
    SLICE_X34Y138        FDCE (Hold_fdce_C_D)         0.121     0.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/format_frame_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.564     0.620    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X43Y88         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     0.761 r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.053     0.814    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[20]
    SLICE_X42Y88         LUT3 (Prop_lut3_I2_O)        0.045     0.859 r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[20]_i_1__0/O
                         net (fo=1, routed)           0.000     0.859    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[20]_i_1__0_n_0
    SLICE_X42Y88         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.834     0.896    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X42Y88         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]/C
                         clock pessimism             -0.263     0.633    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.121     0.754    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_s_retire_st_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_snapstall_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.662%)  route 0.271ns (59.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.553     0.609    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X49Y129        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_s_retire_st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDCE (Prop_fdce_C_Q)         0.141     0.750 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_s_retire_st_reg/Q
                         net (fo=3, routed)           0.271     1.021    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dhcs_s_retire_st
    SLICE_X53Y129        LUT4 (Prop_lut4_I2_O)        0.045     1.066 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_snapstall_i_1/O
                         net (fo=1, routed)           0.000     1.066    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_snapstall_i_1_n_0
    SLICE_X53Y129        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_snapstall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.818     0.881    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X53Y129        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_snapstall_reg/C
                         clock pessimism             -0.011     0.870    
    SLICE_X53Y129        FDCE (Hold_fdce_C_D)         0.091     0.961    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_snapstall_reg
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.338%)  route 0.163ns (53.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.569     0.625    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X15Y85         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.141     0.766 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.163     0.929    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X14Y86         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.839     0.901    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X14Y86         SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.261     0.640    
    SLICE_X14Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.823    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.512%)  route 0.285ns (60.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.599     0.655    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X79Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDCE (Prop_fdce_C_Q)         0.141     0.796 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[0]/Q
                         net (fo=295, routed)         0.285     1.080    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[3]_0[0]
    SLICE_X81Y101        LUT6 (Prop_lut6_I3_O)        0.045     1.125 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[3]_i_1/O
                         net (fo=1, routed)           0.000     1.125    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_de[3]
    SLICE_X81Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.870     0.933    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X81Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
                         clock pessimism             -0.006     0.927    
    SLICE_X81Y101        FDCE (Hold_fdce_C_D)         0.091     1.018    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.562     0.618    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X39Y86         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     0.759 r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[18]/Q
                         net (fo=1, routed)           0.055     0.814    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[18]
    SLICE_X38Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.859 r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[18]_i_1/O
                         net (fo=1, routed)           0.000     0.859    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[18]
    SLICE_X38Y86         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.833     0.895    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X38Y86         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/C
                         clock pessimism             -0.264     0.631    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.120     0.751    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB36_X1Y14     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         100.000     97.528     RAMB36_X1Y14     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB36_X1Y15     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         100.000     97.528     RAMB36_X1Y15     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB36_X2Y14     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         100.000     97.528     RAMB36_X2Y14     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB36_X2Y15     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         100.000     97.528     RAMB36_X2Y15     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB36_X2Y16     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         100.000     97.528     RAMB36_X2Y16     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X56Y97     m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y73     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X56Y97     m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y79     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y73     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  pll_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_clk1 }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0  n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  U_clk_select/U_clk_sel1/I0
Min Period  n/a     BUFGCTRL/I0  n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1  U_clk_select/U_clk_sel2/I0



---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack       89.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.080ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.574ns  (required time - arrival time)
  Source:                 uart_rxd
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led3
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 5.291ns (56.281%)  route 4.110ns (43.719%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.500    uart_rxd
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.951 r  uart_rxd_IBUF_inst/O
                         net (fo=2, routed)           1.776     3.727    uart_rxd_IBUF
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.105     3.832 r  led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.334     6.166    led3_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.735     9.901 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     9.901    led3
    T4                                                                r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 89.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.080ns  (arrival time - required time)
  Source:                 uart_rxd
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led3
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 2.325ns (56.633%)  route 1.780ns (43.367%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.500    uart_rxd
    R16                  IBUF (Prop_ibuf_I_O)         0.288     0.788 r  uart_rxd_IBUF_inst/O
                         net (fo=2, routed)           0.959     1.746    uart_rxd_IBUF
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.821     2.613    led3_OBUF
    T4                   OBUF (Prop_obuf_I_O)         1.992     4.605 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     4.605    led3
    T4                                                                r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           4.605    
  -------------------------------------------------------------------
                         slack                                  5.080    






---------------------------------------------------------------------------------------------------
From Clock:  swclk
  To Clock:  swclk

Setup :            0  Failing Endpoints,  Worst Slack        6.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/D
                            (falling edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (swclk fall@10.000ns - swclk rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.694ns (18.734%)  route 3.010ns (81.266%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 14.632 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.371     5.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X15Y106        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDPE (Prop_fdpe_C_Q)         0.379     5.452 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/Q
                         net (fo=10, routed)          1.134     6.585    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir[1]
    SLICE_X34Y100        LUT6 (Prop_lut6_I3_O)        0.105     6.690 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_i_6/O
                         net (fo=1, routed)           0.121     6.812    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_i_6_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I0_O)        0.105     6.917 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_i_4/O
                         net (fo=1, routed)           1.755     8.672    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_i_4_n_0
    SLICE_X0Y128         LUT4 (Prop_lut4_I0_O)        0.105     8.777 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_i_1/O
                         net (fo=1, routed)           0.000     8.777    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDODi
    SLICE_X0Y128         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk fall edge)     10.000    10.000 f  
    B15                                               0.000    10.000 f  swclk (IN)
                         net (fo=0)                   0.000    10.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    11.355 f  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    13.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    13.313 f  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.319    14.632    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X0Y128         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/C  (IS_INVERTED)
                         clock pessimism              0.453    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X0Y128         FDCE (Setup_fdce_C_D)        0.036    15.086    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             10.733ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 0.958ns (10.602%)  route 8.078ns (89.398%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.386     5.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.433     5.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/Q
                         net (fo=24, routed)          1.631     7.151    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.105     7.256 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     9.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     9.114 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292    10.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105    10.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149    11.660    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105    11.765 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022    12.787    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105    12.892 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/C
                         clock pessimism              0.472    25.059    
                         clock uncertainty           -0.035    25.024    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.856    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                 10.733    

Slack (MET) :             10.733ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 0.958ns (10.602%)  route 8.078ns (89.398%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.386     5.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.433     5.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/Q
                         net (fo=24, routed)          1.631     7.151    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.105     7.256 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     9.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     9.114 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292    10.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105    10.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149    11.660    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105    11.765 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022    12.787    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105    12.892 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/C
                         clock pessimism              0.472    25.059    
                         clock uncertainty           -0.035    25.024    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.856    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                 10.733    

Slack (MET) :             10.733ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 0.958ns (10.602%)  route 8.078ns (89.398%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.386     5.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.433     5.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/Q
                         net (fo=24, routed)          1.631     7.151    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.105     7.256 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     9.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     9.114 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292    10.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105    10.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149    11.660    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105    11.765 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022    12.787    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105    12.892 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/C
                         clock pessimism              0.472    25.059    
                         clock uncertainty           -0.035    25.024    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.856    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                 10.733    

Slack (MET) :             10.733ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 0.958ns (10.602%)  route 8.078ns (89.398%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.386     5.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.433     5.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/Q
                         net (fo=24, routed)          1.631     7.151    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.105     7.256 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     9.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     9.114 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292    10.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105    10.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149    11.660    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105    11.765 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022    12.787    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105    12.892 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]/C
                         clock pessimism              0.472    25.059    
                         clock uncertainty           -0.035    25.024    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.856    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                 10.733    

Slack (MET) :             10.733ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 0.958ns (10.602%)  route 8.078ns (89.398%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.386     5.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.433     5.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/Q
                         net (fo=24, routed)          1.631     7.151    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.105     7.256 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     9.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     9.114 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292    10.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105    10.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149    11.660    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105    11.765 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022    12.787    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105    12.892 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[1]/C
                         clock pessimism              0.472    25.059    
                         clock uncertainty           -0.035    25.024    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.856    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                 10.733    

Slack (MET) :             10.733ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 0.958ns (10.602%)  route 8.078ns (89.398%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.386     5.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.433     5.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/Q
                         net (fo=24, routed)          1.631     7.151    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.105     7.256 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     9.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     9.114 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292    10.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105    10.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149    11.660    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105    11.765 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022    12.787    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105    12.892 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]/C
                         clock pessimism              0.472    25.059    
                         clock uncertainty           -0.035    25.024    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.856    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                 10.733    

Slack (MET) :             10.733ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 0.958ns (10.602%)  route 8.078ns (89.398%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.386     5.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.433     5.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/Q
                         net (fo=24, routed)          1.631     7.151    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.105     7.256 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     9.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     9.114 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292    10.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105    10.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149    11.660    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105    11.765 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022    12.787    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105    12.892 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    14.123    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[3]/C
                         clock pessimism              0.472    25.059    
                         clock uncertainty           -0.035    25.024    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.856    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                 10.733    

Slack (MET) :             10.964ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/PrescalerReg_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 0.958ns (10.881%)  route 7.846ns (89.119%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.386     5.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.433     5.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/Q
                         net (fo=24, routed)          1.631     7.151    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.105     7.256 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     9.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     9.114 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292    10.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105    10.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149    11.660    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105    11.765 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.875    12.640    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.745 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/PrescalerReg[1]_i_1/O
                         net (fo=4, routed)           1.147    13.891    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WireCtrlEn
    SLICE_X31Y96         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/PrescalerReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y96         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/PrescalerReg_reg[1]/C
                         clock pessimism              0.472    25.059    
                         clock uncertainty           -0.035    25.024    
    SLICE_X31Y96         FDPE (Setup_fdpe_C_CE)      -0.168    24.856    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/PrescalerReg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -13.891    
  -------------------------------------------------------------------
                         slack                                 10.964    

Slack (MET) :             10.964ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 0.958ns (10.881%)  route 7.846ns (89.119%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.386     5.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.433     5.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq_reg/Q
                         net (fo=24, routed)          1.631     7.151    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusReq
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.105     7.256 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     9.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     9.114 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292    10.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105    10.511 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149    11.660    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105    11.765 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.875    12.640    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.745 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/PrescalerReg[1]_i_1/O
                         net (fo=4, routed)           1.147    13.891    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WireCtrlEn
    SLICE_X31Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[0]/C
                         clock pessimism              0.472    25.059    
                         clock uncertainty           -0.035    25.024    
    SLICE_X31Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.856    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -13.891    
  -------------------------------------------------------------------
                         slack                                 10.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.572     1.926    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X33Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.141     2.067 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/Q
                         net (fo=2, routed)           0.067     2.134    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/CDBGPWRUPACK
    SLICE_X33Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.843     2.563    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/SWCLKTCK
    SLICE_X33Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/C
                         clock pessimism             -0.637     1.926    
    SLICE_X33Y97         FDCE (Hold_fdce_C_D)         0.075     2.001    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Transapdp_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (39.001%)  route 0.327ns (60.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.565     1.919    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X34Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Transapdp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.164     2.083 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Transapdp_reg/Q
                         net (fo=54, routed)          0.327     2.410    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Transapdp
    SLICE_X34Y98         LUT6 (Prop_lut6_I3_O)        0.045     2.455 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[29]_i_1/O
                         net (fo=1, routed)           0.000     2.455    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrD[29]
    SLICE_X34Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.842     2.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X34Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[29]/C
                         clock pessimism             -0.366     2.196    
    SLICE_X34Y98         FDCE (Hold_fdce_C_D)         0.120     2.316    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.933%)  route 0.346ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.565     1.919    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X35Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.141     2.060 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[33]/Q
                         net (fo=4, routed)           0.346     2.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[33]
    SLICE_X34Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.842     2.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X34Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[6]/C
                         clock pessimism             -0.366     2.196    
    SLICE_X34Y99         FDCE (Hold_fdce_C_D)         0.064     2.260    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerDir_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.497%)  route 0.369ns (66.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.567     1.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X28Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.141     2.062 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/Q
                         net (fo=21, routed)          0.369     2.431    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[0]
    SLICE_X30Y97         LUT6 (Prop_lut6_I4_O)        0.045     2.476 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerDir_i_1/O
                         net (fo=1, routed)           0.000     2.476    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerDir_i_1_n_0
    SLICE_X30Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerDir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.843     2.563    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerDir_reg/C
                         clock pessimism             -0.366     2.197    
    SLICE_X30Y97         FDCE (Hold_fdce_C_D)         0.121     2.318    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerDir_reg
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.200%)  route 0.108ns (36.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.569     1.923    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X11Y143        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDCE (Prop_fdce_C_Q)         0.141     2.064 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[18]/Q
                         net (fo=3, routed)           0.108     2.172    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[18]
    SLICE_X10Y143        LUT2 (Prop_lut2_I0_O)        0.045     2.217 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[19]_i_1/O
                         net (fo=1, routed)           0.000     2.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[19]_i_1_n_0
    SLICE_X10Y143        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y143        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]/C
                         clock pessimism             -0.624     1.936    
    SLICE_X10Y143        FDCE (Hold_fdce_C_D)         0.120     2.056    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.182%)  route 0.108ns (36.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.568     1.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X13Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDCE (Prop_fdce_C_Q)         0.141     2.063 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/Q
                         net (fo=3, routed)           0.108     2.171    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg_n_0_[1]
    SLICE_X12Y107        LUT4 (Prop_lut4_I1_O)        0.045     2.216 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[14]_i_1/O
                         net (fo=1, routed)           0.000     2.216    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[14]_i_1_n_0
    SLICE_X12Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.839     2.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X12Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]/C
                         clock pessimism             -0.624     1.935    
    SLICE_X12Y107        FDCE (Hold_fdce_C_D)         0.120     2.055    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.902%)  route 0.110ns (37.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.570     1.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y91         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     2.065 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[22]/Q
                         net (fo=3, routed)           0.110     2.174    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg_n_0_[22]
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.219 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[10]_i_1/O
                         net (fo=1, routed)           0.000     2.219    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[10]
    SLICE_X30Y91         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.841     2.561    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X30Y91         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/C
                         clock pessimism             -0.624     1.937    
    SLICE_X30Y91         FDCE (Hold_fdce_C_D)         0.120     2.057    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.911%)  route 0.135ns (42.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.568     1.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X9Y142         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDCE (Prop_fdce_C_Q)         0.141     2.063 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/Q
                         net (fo=3, routed)           0.135     2.198    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[23]
    SLICE_X10Y142        LUT2 (Prop_lut2_I0_O)        0.045     2.243 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[24]_i_1/O
                         net (fo=1, routed)           0.000     2.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[24]_i_1_n_0
    SLICE_X10Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.839     2.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
                         clock pessimism             -0.600     1.959    
    SLICE_X10Y142        FDCE (Hold_fdce_C_D)         0.120     2.079    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.045%)  route 0.114ns (37.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.570     1.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X35Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.141     2.065 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]/Q
                         net (fo=4, routed)           0.114     2.178    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[7]
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.223 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.223    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrD[6]
    SLICE_X34Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.841     2.561    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X34Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/C
                         clock pessimism             -0.624     1.937    
    SLICE_X34Y94         FDCE (Hold_fdce_C_D)         0.121     2.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.274%)  route 0.303ns (56.726%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.566     1.920    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.141     2.061 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/Q
                         net (fo=7, routed)           0.119     2.179    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg_n_0_[11]
    SLICE_X32Y100        LUT5 (Prop_lut5_I3_O)        0.045     2.224 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[19]_i_2/O
                         net (fo=1, routed)           0.184     2.408    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[19]_i_2_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I0_O)        0.045     2.453 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[19]_i_1/O
                         net (fo=1, routed)           0.000     2.453    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[19]_i_1_n_0
    SLICE_X31Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.843     2.563    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[19]/C
                         clock pessimism             -0.366     2.197    
    SLICE_X31Y98         FDCE (Hold_fdce_C_D)         0.091     2.288    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         swclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { swclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y31  swclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X32Y98    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X33Y97    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X33Y97    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y102   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y102   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X28Y89    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync2_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X28Y89    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync_reg_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X12Y142   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y145   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y145   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y145   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y145   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y145   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y144   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y144   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X11Y143   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X10Y143   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y144   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X9Y143    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y100   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X28Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[20]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X29Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  tio_clkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tio_clkin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tio_clkin }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I1  n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  U_clk_select/U_clk_sel1/I1



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 U_usb_reg_main/usb_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_echo_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.589ns (19.765%)  route 2.391ns (80.235%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.427     4.617    U_usb_reg_main/CLK
    SLICE_X89Y125        FDRE                                         r  U_usb_reg_main/usb_addr_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.379     4.996 f  U_usb_reg_main/usb_addr_r_reg[13]/Q
                         net (fo=1, routed)           0.902     5.898    U_usb_reg_main/reg_address[6]
    SLICE_X89Y127        LUT6 (Prop_lut6_I1_O)        0.105     6.003 f  U_usb_reg_main/reg_echo[31]_i_5/O
                         net (fo=15, routed)          0.977     6.980    U_usb_reg_main/reg_echo[31]_i_5_n_0
    SLICE_X87Y138        LUT6 (Prop_lut6_I5_O)        0.105     7.085 r  U_usb_reg_main/reg_echo[15]_i_1/O
                         net (fo=8, routed)           0.513     7.597    U_reg_main/E[1]
    SLICE_X89Y136        FDRE                                         r  U_reg_main/reg_echo_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.628    12.954    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.332    14.364    U_reg_main/CLK
    SLICE_X89Y136        FDRE                                         r  U_reg_main/reg_echo_reg[11]/C
                         clock pessimism              0.241    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X89Y136        FDRE (Setup_fdre_C_CE)      -0.168    14.401    U_reg_main/reg_echo_reg[11]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 U_usb_reg_main/usb_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_echo_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.589ns (19.765%)  route 2.391ns (80.235%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.427     4.617    U_usb_reg_main/CLK
    SLICE_X89Y125        FDRE                                         r  U_usb_reg_main/usb_addr_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.379     4.996 f  U_usb_reg_main/usb_addr_r_reg[13]/Q
                         net (fo=1, routed)           0.902     5.898    U_usb_reg_main/reg_address[6]
    SLICE_X89Y127        LUT6 (Prop_lut6_I1_O)        0.105     6.003 f  U_usb_reg_main/reg_echo[31]_i_5/O
                         net (fo=15, routed)          0.977     6.980    U_usb_reg_main/reg_echo[31]_i_5_n_0
    SLICE_X87Y138        LUT6 (Prop_lut6_I5_O)        0.105     7.085 r  U_usb_reg_main/reg_echo[15]_i_1/O
                         net (fo=8, routed)           0.513     7.597    U_reg_main/E[1]
    SLICE_X89Y136        FDRE                                         r  U_reg_main/reg_echo_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.628    12.954    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.332    14.364    U_reg_main/CLK
    SLICE_X89Y136        FDRE                                         r  U_reg_main/reg_echo_reg[12]/C
                         clock pessimism              0.241    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X89Y136        FDRE (Setup_fdre_C_CE)      -0.168    14.401    U_reg_main/reg_echo_reg[12]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 U_usb_reg_main/usb_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_echo_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.589ns (19.765%)  route 2.391ns (80.235%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.427     4.617    U_usb_reg_main/CLK
    SLICE_X89Y125        FDRE                                         r  U_usb_reg_main/usb_addr_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.379     4.996 f  U_usb_reg_main/usb_addr_r_reg[13]/Q
                         net (fo=1, routed)           0.902     5.898    U_usb_reg_main/reg_address[6]
    SLICE_X89Y127        LUT6 (Prop_lut6_I1_O)        0.105     6.003 f  U_usb_reg_main/reg_echo[31]_i_5/O
                         net (fo=15, routed)          0.977     6.980    U_usb_reg_main/reg_echo[31]_i_5_n_0
    SLICE_X87Y138        LUT6 (Prop_lut6_I5_O)        0.105     7.085 r  U_usb_reg_main/reg_echo[15]_i_1/O
                         net (fo=8, routed)           0.513     7.597    U_reg_main/E[1]
    SLICE_X89Y136        FDRE                                         r  U_reg_main/reg_echo_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.628    12.954    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.332    14.364    U_reg_main/CLK
    SLICE_X89Y136        FDRE                                         r  U_reg_main/reg_echo_reg[14]/C
                         clock pessimism              0.241    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X89Y136        FDRE (Setup_fdre_C_CE)      -0.168    14.401    U_reg_main/reg_echo_reg[14]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 U_usb_reg_main/usb_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_echo_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.589ns (19.765%)  route 2.391ns (80.235%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.427     4.617    U_usb_reg_main/CLK
    SLICE_X89Y125        FDRE                                         r  U_usb_reg_main/usb_addr_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.379     4.996 f  U_usb_reg_main/usb_addr_r_reg[13]/Q
                         net (fo=1, routed)           0.902     5.898    U_usb_reg_main/reg_address[6]
    SLICE_X89Y127        LUT6 (Prop_lut6_I1_O)        0.105     6.003 f  U_usb_reg_main/reg_echo[31]_i_5/O
                         net (fo=15, routed)          0.977     6.980    U_usb_reg_main/reg_echo[31]_i_5_n_0
    SLICE_X87Y138        LUT6 (Prop_lut6_I5_O)        0.105     7.085 r  U_usb_reg_main/reg_echo[15]_i_1/O
                         net (fo=8, routed)           0.513     7.597    U_reg_main/E[1]
    SLICE_X89Y136        FDRE                                         r  U_reg_main/reg_echo_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.628    12.954    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.332    14.364    U_reg_main/CLK
    SLICE_X89Y136        FDRE                                         r  U_reg_main/reg_echo_reg[15]/C
                         clock pessimism              0.241    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X89Y136        FDRE (Setup_fdre_C_CE)      -0.168    14.401    U_reg_main/reg_echo_reg[15]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 U_usb_reg_main/usb_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_echo_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.589ns (20.109%)  route 2.340ns (79.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 14.366 - 10.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.431     4.621    U_usb_reg_main/CLK
    SLICE_X89Y128        FDRE                                         r  U_usb_reg_main/usb_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.379     5.000 f  U_usb_reg_main/usb_addr_r_reg[3]/Q
                         net (fo=2, routed)           0.666     5.666    U_usb_reg_main/usb_addr_r_reg_n_0_[3]
    SLICE_X89Y128        LUT6 (Prop_lut6_I3_O)        0.105     5.771 r  U_usb_reg_main/reg_echo[23]_i_3/O
                         net (fo=10, routed)          1.179     6.950    U_usb_reg_main/reg_echo[23]_i_3_n_0
    SLICE_X87Y139        LUT6 (Prop_lut6_I1_O)        0.105     7.055 r  U_usb_reg_main/reg_echo[7]_i_1/O
                         net (fo=8, routed)           0.495     7.550    U_reg_main/E[0]
    SLICE_X87Y139        FDRE                                         r  U_reg_main/reg_echo_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.628    12.954    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.334    14.366    U_reg_main/CLK
    SLICE_X87Y139        FDRE                                         r  U_reg_main/reg_echo_reg[1]/C
                         clock pessimism              0.241    14.606    
                         clock uncertainty           -0.035    14.571    
    SLICE_X87Y139        FDRE (Setup_fdre_C_CE)      -0.168    14.403    U_reg_main/reg_echo_reg[1]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 U_usb_reg_main/usb_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_echo_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.589ns (20.109%)  route 2.340ns (79.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 14.366 - 10.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.431     4.621    U_usb_reg_main/CLK
    SLICE_X89Y128        FDRE                                         r  U_usb_reg_main/usb_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.379     5.000 f  U_usb_reg_main/usb_addr_r_reg[3]/Q
                         net (fo=2, routed)           0.666     5.666    U_usb_reg_main/usb_addr_r_reg_n_0_[3]
    SLICE_X89Y128        LUT6 (Prop_lut6_I3_O)        0.105     5.771 r  U_usb_reg_main/reg_echo[23]_i_3/O
                         net (fo=10, routed)          1.179     6.950    U_usb_reg_main/reg_echo[23]_i_3_n_0
    SLICE_X87Y139        LUT6 (Prop_lut6_I1_O)        0.105     7.055 r  U_usb_reg_main/reg_echo[7]_i_1/O
                         net (fo=8, routed)           0.495     7.550    U_reg_main/E[0]
    SLICE_X87Y139        FDRE                                         r  U_reg_main/reg_echo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.628    12.954    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.334    14.366    U_reg_main/CLK
    SLICE_X87Y139        FDRE                                         r  U_reg_main/reg_echo_reg[2]/C
                         clock pessimism              0.241    14.606    
                         clock uncertainty           -0.035    14.571    
    SLICE_X87Y139        FDRE (Setup_fdre_C_CE)      -0.168    14.403    U_reg_main/reg_echo_reg[2]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 U_usb_reg_main/usb_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_echo_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.589ns (20.109%)  route 2.340ns (79.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 14.366 - 10.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.431     4.621    U_usb_reg_main/CLK
    SLICE_X89Y128        FDRE                                         r  U_usb_reg_main/usb_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.379     5.000 f  U_usb_reg_main/usb_addr_r_reg[3]/Q
                         net (fo=2, routed)           0.666     5.666    U_usb_reg_main/usb_addr_r_reg_n_0_[3]
    SLICE_X89Y128        LUT6 (Prop_lut6_I3_O)        0.105     5.771 r  U_usb_reg_main/reg_echo[23]_i_3/O
                         net (fo=10, routed)          1.179     6.950    U_usb_reg_main/reg_echo[23]_i_3_n_0
    SLICE_X87Y139        LUT6 (Prop_lut6_I1_O)        0.105     7.055 r  U_usb_reg_main/reg_echo[7]_i_1/O
                         net (fo=8, routed)           0.495     7.550    U_reg_main/E[0]
    SLICE_X87Y139        FDRE                                         r  U_reg_main/reg_echo_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.628    12.954    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.334    14.366    U_reg_main/CLK
    SLICE_X87Y139        FDRE                                         r  U_reg_main/reg_echo_reg[5]/C
                         clock pessimism              0.241    14.606    
                         clock uncertainty           -0.035    14.571    
    SLICE_X87Y139        FDRE (Setup_fdre_C_CE)      -0.168    14.403    U_reg_main/reg_echo_reg[5]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 U_usb_reg_main/usb_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_echo_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.611ns (21.476%)  route 2.234ns (78.524%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 14.366 - 10.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.431     4.621    U_usb_reg_main/CLK
    SLICE_X89Y128        FDRE                                         r  U_usb_reg_main/usb_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.379     5.000 f  U_usb_reg_main/usb_addr_r_reg[3]/Q
                         net (fo=2, routed)           0.666     5.666    U_usb_reg_main/usb_addr_r_reg_n_0_[3]
    SLICE_X89Y128        LUT6 (Prop_lut6_I4_O)        0.105     5.771 r  U_usb_reg_main/reg_echo[31]_i_3/O
                         net (fo=10, routed)          1.194     6.964    U_usb_reg_main/reg_echo[31]_i_3_n_0
    SLICE_X88Y139        LUT2 (Prop_lut2_I0_O)        0.127     7.091 r  U_usb_reg_main/reg_echo[26]_i_1/O
                         net (fo=2, routed)           0.375     7.466    U_reg_main/D[10]
    SLICE_X89Y139        FDRE                                         r  U_reg_main/reg_echo_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.628    12.954    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.334    14.366    U_reg_main/CLK
    SLICE_X89Y139        FDRE                                         r  U_reg_main/reg_echo_reg[26]/C
                         clock pessimism              0.241    14.606    
                         clock uncertainty           -0.035    14.571    
    SLICE_X89Y139        FDRE (Setup_fdre_C_D)       -0.236    14.335    U_reg_main/reg_echo_reg[26]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 U_usb_reg_main/usb_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_echo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.611ns (21.238%)  route 2.266ns (78.762%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 14.366 - 10.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.431     4.621    U_usb_reg_main/CLK
    SLICE_X89Y128        FDRE                                         r  U_usb_reg_main/usb_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.379     5.000 f  U_usb_reg_main/usb_addr_r_reg[3]/Q
                         net (fo=2, routed)           0.666     5.666    U_usb_reg_main/usb_addr_r_reg_n_0_[3]
    SLICE_X89Y128        LUT6 (Prop_lut6_I4_O)        0.105     5.771 r  U_usb_reg_main/reg_echo[31]_i_3/O
                         net (fo=10, routed)          1.194     6.964    U_usb_reg_main/reg_echo[31]_i_3_n_0
    SLICE_X88Y139        LUT2 (Prop_lut2_I0_O)        0.127     7.091 r  U_usb_reg_main/reg_echo[26]_i_1/O
                         net (fo=2, routed)           0.407     7.498    U_reg_main/D[10]
    SLICE_X88Y139        FDRE                                         r  U_reg_main/reg_echo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.628    12.954    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.334    14.366    U_reg_main/CLK
    SLICE_X88Y139        FDRE                                         r  U_reg_main/reg_echo_reg[10]/C
                         clock pessimism              0.241    14.606    
                         clock uncertainty           -0.035    14.571    
    SLICE_X88Y139        FDRE (Setup_fdre_C_D)       -0.178    14.393    U_reg_main/reg_echo_reg[10]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 U_usb_reg_main/usb_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_echo_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.589ns (20.581%)  route 2.273ns (79.419%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 14.367 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.427     4.617    U_usb_reg_main/CLK
    SLICE_X89Y125        FDRE                                         r  U_usb_reg_main/usb_addr_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.379     4.996 f  U_usb_reg_main/usb_addr_r_reg[13]/Q
                         net (fo=1, routed)           0.902     5.898    U_usb_reg_main/reg_address[6]
    SLICE_X89Y127        LUT6 (Prop_lut6_I1_O)        0.105     6.003 f  U_usb_reg_main/reg_echo[31]_i_5/O
                         net (fo=15, routed)          0.977     6.980    U_usb_reg_main/reg_echo[31]_i_5_n_0
    SLICE_X87Y138        LUT6 (Prop_lut6_I5_O)        0.105     7.085 r  U_usb_reg_main/reg_echo[15]_i_1/O
                         net (fo=8, routed)           0.395     7.479    U_reg_main/E[1]
    SLICE_X89Y140        FDRE                                         r  U_reg_main/reg_echo_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.628    12.954    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.335    14.367    U_reg_main/CLK
    SLICE_X89Y140        FDRE                                         r  U_reg_main/reg_echo_reg[8]/C
                         clock pessimism              0.241    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X89Y140        FDRE (Setup_fdre_C_CE)      -0.168    14.404    U_reg_main/reg_echo_reg[8]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  6.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 USB_Data[7]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_echo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 1.420ns (47.001%)  route 1.602ns (52.999%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K2                                                0.000     2.000 r  USB_Data[7] (INOUT)
                         net (fo=1, unset)            0.000     2.000    USB_Data_IOBUF[7]_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         1.336     3.336 r  USB_Data_IOBUF[7]_inst/IBUF/O
                         net (fo=2, routed)           1.381     4.717    U_usb_reg_main/USB_Data_IBUF[7]
    SLICE_X89Y136        LUT2 (Prop_lut2_I1_O)        0.084     4.801 r  U_usb_reg_main/reg_echo[23]_i_2/O
                         net (fo=2, routed)           0.221     5.022    U_reg_main/D[7]
    SLICE_X88Y137        FDRE                                         r  U_reg_main/reg_echo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.442     4.632    U_reg_main/CLK
    SLICE_X88Y137        FDRE                                         r  U_reg_main/reg_echo_reg[7]/C
                         clock pessimism              0.000     4.632    
                         clock uncertainty            0.035     4.668    
    SLICE_X88Y137        FDRE (Hold_fdre_C_D)         0.195     4.863    U_reg_main/reg_echo_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.863    
                         arrival time                           5.022    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_usb_reg_main/isoutreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_main/isoutreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.164ns (71.391%)  route 0.066ns (28.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.600     1.499    U_usb_reg_main/CLK
    SLICE_X88Y140        FDRE                                         r  U_usb_reg_main/isoutreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.164     1.663 r  U_usb_reg_main/isoutreg_reg[0]/Q
                         net (fo=2, routed)           0.066     1.729    U_usb_reg_main/isoutreg[0]
    SLICE_X88Y140        FDRE                                         r  U_usb_reg_main/isoutreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.699     1.115    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.016    U_usb_reg_main/CLK
    SLICE_X88Y140        FDRE                                         r  U_usb_reg_main/isoutreg_reg[1]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.060     1.559    U_usb_reg_main/isoutreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 USB_Data[7]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_echo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 1.420ns (46.796%)  route 1.615ns (53.204%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K2                                                0.000     2.000 r  USB_Data[7] (INOUT)
                         net (fo=1, unset)            0.000     2.000    USB_Data_IOBUF[7]_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         1.336     3.336 r  USB_Data_IOBUF[7]_inst/IBUF/O
                         net (fo=2, routed)           1.381     4.717    U_usb_reg_main/USB_Data_IBUF[7]
    SLICE_X89Y136        LUT2 (Prop_lut2_I1_O)        0.084     4.801 r  U_usb_reg_main/reg_echo[23]_i_2/O
                         net (fo=2, routed)           0.234     5.035    U_reg_main/D[7]
    SLICE_X87Y137        FDRE                                         r  U_reg_main/reg_echo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.442     4.632    U_reg_main/CLK
    SLICE_X87Y137        FDRE                                         r  U_reg_main/reg_echo_reg[23]/C
                         clock pessimism              0.000     4.632    
                         clock uncertainty            0.035     4.668    
    SLICE_X87Y137        FDRE (Hold_fdre_C_D)         0.162     4.830    U_reg_main/reg_echo_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.830    
                         arrival time                           5.035    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 USB_Data[6]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_echo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 1.426ns (45.853%)  route 1.684ns (54.147%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K1                                                0.000     2.000 r  USB_Data[6] (INOUT)
                         net (fo=1, unset)            0.000     2.000    USB_Data_IOBUF[6]_inst/IO
    K1                   IBUF (Prop_ibuf_I_O)         1.342     3.342 r  USB_Data_IOBUF[6]_inst/IBUF/O
                         net (fo=2, routed)           1.371     4.713    U_usb_reg_main/USB_Data_IBUF[6]
    SLICE_X89Y136        LUT2 (Prop_lut2_I1_O)        0.084     4.797 r  U_usb_reg_main/reg_echo[22]_i_1/O
                         net (fo=2, routed)           0.312     5.109    U_reg_main/D[6]
    SLICE_X88Y137        FDRE                                         r  U_reg_main/reg_echo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.442     4.632    U_reg_main/CLK
    SLICE_X88Y137        FDRE                                         r  U_reg_main/reg_echo_reg[6]/C
                         clock pessimism              0.000     4.632    
                         clock uncertainty            0.035     4.668    
    SLICE_X88Y137        FDRE (Hold_fdre_C_D)         0.204     4.872    U_reg_main/reg_echo_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.872    
                         arrival time                           5.109    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_reg_main/reg_echo_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/read_data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.231ns (59.617%)  route 0.156ns (40.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.599     1.498    U_reg_main/CLK
    SLICE_X86Y138        FDRE                                         r  U_reg_main/reg_echo_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  U_reg_main/reg_echo_reg[16]/Q
                         net (fo=1, routed)           0.102     1.741    U_reg_main/reg_echo[16]
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.045     1.786 r  U_reg_main/read_data_r[0]_i_2/O
                         net (fo=1, routed)           0.054     1.840    U_usb_reg_main/read_data_r_reg[0]
    SLICE_X88Y138        LUT6 (Prop_lut6_I1_O)        0.045     1.885 r  U_usb_reg_main/read_data_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    U_reg_main/read_data_r_reg[7]_1[0]
    SLICE_X88Y138        FDRE                                         r  U_reg_main/read_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.699     1.115    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.015    U_reg_main/CLK
    SLICE_X88Y138        FDRE                                         r  U_reg_main/read_data_r_reg[0]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X88Y138        FDRE (Hold_fdre_C_D)         0.120     1.634    U_reg_main/read_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_usb_reg_main/reg_read_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_main/reg_read_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.727%)  route 0.173ns (45.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.600     1.499    U_usb_reg_main/CLK
    SLICE_X88Y141        FDRE                                         r  U_usb_reg_main/reg_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y141        FDRE (Prop_fdre_C_Q)         0.164     1.663 r  U_usb_reg_main/reg_read_reg/Q
                         net (fo=2, routed)           0.173     1.836    U_usb_reg_main/reg_read
    SLICE_X88Y141        LUT3 (Prop_lut3_I0_O)        0.045     1.881 r  U_usb_reg_main/reg_read_i_1/O
                         net (fo=1, routed)           0.000     1.881    U_usb_reg_main/reg_read_i_1_n_0
    SLICE_X88Y141        FDRE                                         r  U_usb_reg_main/reg_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.699     1.115    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.016    U_usb_reg_main/CLK
    SLICE_X88Y141        FDRE                                         r  U_usb_reg_main/reg_read_reg/C
                         clock pessimism             -0.517     1.499    
    SLICE_X88Y141        FDRE (Hold_fdre_C_D)         0.120     1.619    U_usb_reg_main/reg_read_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_reg_main/reg_target_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_target_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.497    U_reg_main/CLK
    SLICE_X89Y137        FDRE                                         r  U_reg_main/reg_target_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.141     1.638 r  U_reg_main/reg_target_reset_reg/Q
                         net (fo=2, routed)           0.167     1.805    U_usb_reg_main/reg_target_reset
    SLICE_X89Y137        LUT3 (Prop_lut3_I1_O)        0.045     1.850 r  U_usb_reg_main/reg_target_reset_i_1/O
                         net (fo=1, routed)           0.000     1.850    U_reg_main/reg_target_reset_reg_0
    SLICE_X89Y137        FDRE                                         r  U_reg_main/reg_target_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.699     1.115    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.868     2.013    U_reg_main/CLK
    SLICE_X89Y137        FDRE                                         r  U_reg_main/reg_target_reset_reg/C
                         clock pessimism             -0.516     1.497    
    SLICE_X89Y137        FDRE (Hold_fdre_C_D)         0.091     1.588    U_reg_main/reg_target_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_fpga_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.496    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141     1.637 r  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.167     1.804    U_usb_reg_main/reg_fpga_reset
    SLICE_X89Y135        LUT3 (Prop_lut3_I1_O)        0.045     1.849 r  U_usb_reg_main/reg_fpga_reset_i_1/O
                         net (fo=1, routed)           0.000     1.849    U_reg_main/reg_fpga_reset_reg_0
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.699     1.115    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.867     2.012    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
                         clock pessimism             -0.516     1.496    
    SLICE_X89Y135        FDRE (Hold_fdre_C_D)         0.091     1.587    U_reg_main/reg_fpga_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_reg_main/reg_echo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/read_data_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.231ns (61.422%)  route 0.145ns (38.578%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.599     1.498    U_reg_main/CLK
    SLICE_X86Y138        FDRE                                         r  U_reg_main/reg_echo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  U_reg_main/reg_echo_reg[19]/Q
                         net (fo=1, routed)           0.095     1.734    U_reg_main/reg_echo[19]
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.045     1.779 r  U_reg_main/read_data_r[3]_i_2/O
                         net (fo=1, routed)           0.050     1.829    U_usb_reg_main/read_data_r_reg[3]
    SLICE_X89Y138        LUT5 (Prop_lut5_I4_O)        0.045     1.874 r  U_usb_reg_main/read_data_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.874    U_reg_main/read_data_r_reg[7]_1[3]
    SLICE_X89Y138        FDRE                                         r  U_reg_main/read_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.699     1.115    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.015    U_reg_main/CLK
    SLICE_X89Y138        FDRE                                         r  U_reg_main/read_data_r_reg[3]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X89Y138        FDRE (Hold_fdre_C_D)         0.091     1.605    U_reg_main/read_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_usb_reg_main/usb_rdn_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_main/isoutreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.031%)  route 0.201ns (48.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.600     1.499    U_usb_reg_main/CLK
    SLICE_X88Y141        FDRE                                         r  U_usb_reg_main/usb_rdn_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y141        FDRE (Prop_fdre_C_Q)         0.164     1.663 f  U_usb_reg_main/usb_rdn_r_reg/Q
                         net (fo=2, routed)           0.201     1.863    U_usb_reg_main/usb_rdn_r
    SLICE_X88Y140        LUT1 (Prop_lut1_I0_O)        0.045     1.908 r  U_usb_reg_main/isoutreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.908    U_usb_reg_main/isoutreg[0]_i_1_n_0
    SLICE_X88Y140        FDRE                                         r  U_usb_reg_main/isoutreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.699     1.115    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.016    U_usb_reg_main/CLK
    SLICE_X88Y140        FDRE                                         r  U_usb_reg_main/isoutreg_reg[0]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.120     1.635    U_usb_reg_main/isoutreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { USB_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y30  clk_usb_buf_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y138   U_reg_main/read_data_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y138   U_reg_main/read_data_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y138   U_reg_main/read_data_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y138   U_reg_main/read_data_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y136   U_reg_main/read_data_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y138   U_reg_main/read_data_r_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y136   U_reg_main/read_data_r_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y136   U_reg_main/read_data_r_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y137   U_reg_main/reg_echo_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y136   U_reg_main/read_data_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y136   U_reg_main/read_data_r_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y136   U_reg_main/read_data_r_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y136   U_reg_main/reg_echo_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y136   U_reg_main/reg_echo_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y136   U_reg_main/reg_echo_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y136   U_reg_main/reg_echo_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y135   U_reg_main/reg_echo_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y135   U_reg_main/reg_fpga_reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y135   U_usb_reg_main/usb_addr_r_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y136   U_reg_main/read_data_r_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y136   U_reg_main/read_data_r_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y136   U_reg_main/read_data_r_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y137   U_reg_main/reg_echo_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y136   U_reg_main/reg_echo_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y136   U_reg_main/reg_echo_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y136   U_reg_main/reg_echo_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y136   U_reg_main/reg_echo_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y137   U_reg_main/reg_echo_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y137   U_reg_main/reg_echo_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  swclk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.988ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@100.000ns - swclk rise@80.000ns)
  Data Path Delay:        8.550ns  (logic 1.063ns (12.433%)  route 7.487ns (87.567%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 101.458 - 100.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 85.073 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)     80.000    80.000 r  
    B15                                               0.000    80.000 r  swclk (IN)
                         net (fo=0)                   0.000    80.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199    83.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    83.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.371    85.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDCE (Prop_fdce_C_Q)         0.433    85.506 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/Q
                         net (fo=3, routed)           0.547    86.052    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[24]
    SLICE_X10Y142        LUT4 (Prop_lut4_I2_O)        0.105    86.157 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.543    86.701    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X11Y142        LUT5 (Prop_lut5_I1_O)        0.105    86.806 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         3.569    90.375    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X36Y95         LUT3 (Prop_lut3_I1_O)        0.105    90.480 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_25/O
                         net (fo=1, routed)           0.776    91.256    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_25_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.105    91.361 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_9/O
                         net (fo=2, routed)           0.948    92.309    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_9_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.105    92.414 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[0]_i_4/O
                         net (fo=15, routed)          0.544    92.958    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.105    93.063 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.559    93.622    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]_2[0]
    SLICE_X31Y87         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.269   101.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X31Y87         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/C
                         clock pessimism              0.000   101.458    
                         clock uncertainty           -0.283   101.174    
    SLICE_X31Y87         FDCE (Setup_fdce_C_CE)      -0.168   101.006    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                        101.006    
                         arrival time                         -93.622    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.416ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@100.000ns - swclk rise@80.000ns)
  Data Path Delay:        8.550ns  (logic 1.063ns (12.433%)  route 7.487ns (87.567%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 101.458 - 100.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 85.073 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)     80.000    80.000 r  
    B15                                               0.000    80.000 r  swclk (IN)
                         net (fo=0)                   0.000    80.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199    83.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    83.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.371    85.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDCE (Prop_fdce_C_Q)         0.433    85.506 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/Q
                         net (fo=3, routed)           0.547    86.052    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[24]
    SLICE_X10Y142        LUT4 (Prop_lut4_I2_O)        0.105    86.157 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.543    86.701    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X11Y142        LUT5 (Prop_lut5_I1_O)        0.105    86.806 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         3.569    90.375    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X36Y95         LUT3 (Prop_lut3_I1_O)        0.105    90.480 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_25/O
                         net (fo=1, routed)           0.776    91.256    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_25_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.105    91.361 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_9/O
                         net (fo=2, routed)           0.948    92.309    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_9_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.105    92.414 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[0]_i_4/O
                         net (fo=15, routed)          0.544    92.958    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.105    93.063 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.559    93.622    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]_2[0]
    SLICE_X30Y87         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.269   101.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X30Y87         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/C
                         clock pessimism              0.000   101.458    
                         clock uncertainty           -0.283   101.174    
    SLICE_X30Y87         FDCE (Setup_fdce_C_CE)      -0.136   101.038    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                        101.038    
                         arrival time                         -93.622    
  -------------------------------------------------------------------
                         slack                                  7.416    

Slack (MET) :             7.416ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@100.000ns - swclk rise@80.000ns)
  Data Path Delay:        8.550ns  (logic 1.063ns (12.433%)  route 7.487ns (87.567%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 101.458 - 100.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 85.073 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)     80.000    80.000 r  
    B15                                               0.000    80.000 r  swclk (IN)
                         net (fo=0)                   0.000    80.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199    83.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    83.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.371    85.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDCE (Prop_fdce_C_Q)         0.433    85.506 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/Q
                         net (fo=3, routed)           0.547    86.052    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[24]
    SLICE_X10Y142        LUT4 (Prop_lut4_I2_O)        0.105    86.157 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.543    86.701    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X11Y142        LUT5 (Prop_lut5_I1_O)        0.105    86.806 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         3.569    90.375    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X36Y95         LUT3 (Prop_lut3_I1_O)        0.105    90.480 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_25/O
                         net (fo=1, routed)           0.776    91.256    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_25_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.105    91.361 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_9/O
                         net (fo=2, routed)           0.948    92.309    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_9_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.105    92.414 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[0]_i_4/O
                         net (fo=15, routed)          0.544    92.958    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.105    93.063 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.559    93.622    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]_2[0]
    SLICE_X30Y87         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.269   101.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X30Y87         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/C
                         clock pessimism              0.000   101.458    
                         clock uncertainty           -0.283   101.174    
    SLICE_X30Y87         FDCE (Setup_fdce_C_CE)      -0.136   101.038    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                        101.038    
                         arrival time                         -93.622    
  -------------------------------------------------------------------
                         slack                                  7.416    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@100.000ns - swclk rise@80.000ns)
  Data Path Delay:        8.505ns  (logic 1.168ns (13.733%)  route 7.337ns (86.267%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 101.457 - 100.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 85.073 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)     80.000    80.000 r  
    B15                                               0.000    80.000 r  swclk (IN)
                         net (fo=0)                   0.000    80.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199    83.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    83.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.371    85.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDCE (Prop_fdce_C_Q)         0.433    85.506 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/Q
                         net (fo=3, routed)           0.547    86.052    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[24]
    SLICE_X10Y142        LUT4 (Prop_lut4_I2_O)        0.105    86.157 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.543    86.701    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X11Y142        LUT5 (Prop_lut5_I1_O)        0.105    86.806 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         3.569    90.374    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I1_O)        0.105    90.479 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[2]_i_1/O
                         net (fo=4, routed)           0.482    90.961    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[0]
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.105    91.066 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_4/O
                         net (fo=1, routed)           0.336    91.402    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_4_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.105    91.507 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_3/O
                         net (fo=13, routed)          0.862    92.369    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/slv_req_trans_reg_2
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.105    92.474 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.464    92.938    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I2_O)        0.105    93.043 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.535    93.578    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X43Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.268   101.457    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X43Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]/C
                         clock pessimism              0.000   101.457    
                         clock uncertainty           -0.283   101.173    
    SLICE_X43Y95         FDRE (Setup_fdre_C_CE)      -0.168   101.005    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        101.005    
                         arrival time                         -93.577    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@100.000ns - swclk rise@80.000ns)
  Data Path Delay:        8.505ns  (logic 1.168ns (13.733%)  route 7.337ns (86.267%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 101.457 - 100.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 85.073 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)     80.000    80.000 r  
    B15                                               0.000    80.000 r  swclk (IN)
                         net (fo=0)                   0.000    80.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199    83.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    83.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.371    85.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDCE (Prop_fdce_C_Q)         0.433    85.506 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/Q
                         net (fo=3, routed)           0.547    86.052    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[24]
    SLICE_X10Y142        LUT4 (Prop_lut4_I2_O)        0.105    86.157 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.543    86.701    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X11Y142        LUT5 (Prop_lut5_I1_O)        0.105    86.806 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         3.569    90.374    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I1_O)        0.105    90.479 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[2]_i_1/O
                         net (fo=4, routed)           0.482    90.961    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[0]
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.105    91.066 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_4/O
                         net (fo=1, routed)           0.336    91.402    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_4_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.105    91.507 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_3/O
                         net (fo=13, routed)          0.862    92.369    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/slv_req_trans_reg_2
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.105    92.474 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.464    92.938    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I2_O)        0.105    93.043 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.535    93.578    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X43Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.268   101.457    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X43Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/C
                         clock pessimism              0.000   101.457    
                         clock uncertainty           -0.283   101.173    
    SLICE_X43Y95         FDRE (Setup_fdre_C_CE)      -0.168   101.005    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        101.005    
                         arrival time                         -93.577    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@100.000ns - swclk rise@80.000ns)
  Data Path Delay:        8.505ns  (logic 1.168ns (13.733%)  route 7.337ns (86.267%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 101.457 - 100.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 85.073 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)     80.000    80.000 r  
    B15                                               0.000    80.000 r  swclk (IN)
                         net (fo=0)                   0.000    80.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199    83.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    83.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.371    85.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDCE (Prop_fdce_C_Q)         0.433    85.506 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/Q
                         net (fo=3, routed)           0.547    86.052    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[24]
    SLICE_X10Y142        LUT4 (Prop_lut4_I2_O)        0.105    86.157 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.543    86.701    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X11Y142        LUT5 (Prop_lut5_I1_O)        0.105    86.806 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         3.569    90.374    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I1_O)        0.105    90.479 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[2]_i_1/O
                         net (fo=4, routed)           0.482    90.961    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[0]
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.105    91.066 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_4/O
                         net (fo=1, routed)           0.336    91.402    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_4_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.105    91.507 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_3/O
                         net (fo=13, routed)          0.862    92.369    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/slv_req_trans_reg_2
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.105    92.474 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.464    92.938    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I2_O)        0.105    93.043 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.535    93.578    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X43Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.268   101.457    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X43Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[8]/C
                         clock pessimism              0.000   101.457    
                         clock uncertainty           -0.283   101.173    
    SLICE_X43Y95         FDRE (Setup_fdre_C_CE)      -0.168   101.005    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        101.005    
                         arrival time                         -93.577    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@100.000ns - swclk rise@80.000ns)
  Data Path Delay:        8.505ns  (logic 1.168ns (13.733%)  route 7.337ns (86.267%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 101.457 - 100.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 85.073 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)     80.000    80.000 r  
    B15                                               0.000    80.000 r  swclk (IN)
                         net (fo=0)                   0.000    80.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199    83.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    83.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.371    85.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDCE (Prop_fdce_C_Q)         0.433    85.506 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/Q
                         net (fo=3, routed)           0.547    86.052    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[24]
    SLICE_X10Y142        LUT4 (Prop_lut4_I2_O)        0.105    86.157 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.543    86.701    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X11Y142        LUT5 (Prop_lut5_I1_O)        0.105    86.806 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         3.569    90.374    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I1_O)        0.105    90.479 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[2]_i_1/O
                         net (fo=4, routed)           0.482    90.961    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[0]
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.105    91.066 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_4/O
                         net (fo=1, routed)           0.336    91.402    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_4_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.105    91.507 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_3/O
                         net (fo=13, routed)          0.862    92.369    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/slv_req_trans_reg_2
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.105    92.474 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.464    92.938    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I2_O)        0.105    93.043 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.535    93.578    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X43Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.268   101.457    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X43Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[9]/C
                         clock pessimism              0.000   101.457    
                         clock uncertainty           -0.283   101.173    
    SLICE_X43Y95         FDRE (Setup_fdre_C_CE)      -0.168   101.005    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        101.005    
                         arrival time                         -93.577    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@100.000ns - swclk rise@80.000ns)
  Data Path Delay:        8.493ns  (logic 1.168ns (13.753%)  route 7.325ns (86.247%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 101.457 - 100.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 85.073 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)     80.000    80.000 r  
    B15                                               0.000    80.000 r  swclk (IN)
                         net (fo=0)                   0.000    80.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199    83.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    83.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.371    85.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDCE (Prop_fdce_C_Q)         0.433    85.506 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/Q
                         net (fo=3, routed)           0.547    86.052    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[24]
    SLICE_X10Y142        LUT4 (Prop_lut4_I2_O)        0.105    86.157 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.543    86.701    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X11Y142        LUT5 (Prop_lut5_I1_O)        0.105    86.806 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         3.569    90.374    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I1_O)        0.105    90.479 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[2]_i_1/O
                         net (fo=4, routed)           0.482    90.961    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[0]
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.105    91.066 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_4/O
                         net (fo=1, routed)           0.336    91.402    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_4_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.105    91.507 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_3/O
                         net (fo=13, routed)          0.862    92.369    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/slv_req_trans_reg_2
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.105    92.474 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.464    92.938    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I2_O)        0.105    93.043 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.523    93.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X43Y94         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.268   101.457    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X43Y94         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]/C
                         clock pessimism              0.000   101.457    
                         clock uncertainty           -0.283   101.173    
    SLICE_X43Y94         FDRE (Setup_fdre_C_CE)      -0.168   101.005    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        101.005    
                         arrival time                         -93.565    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@100.000ns - swclk rise@80.000ns)
  Data Path Delay:        8.493ns  (logic 1.168ns (13.753%)  route 7.325ns (86.247%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 101.457 - 100.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 85.073 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)     80.000    80.000 r  
    B15                                               0.000    80.000 r  swclk (IN)
                         net (fo=0)                   0.000    80.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199    83.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    83.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.371    85.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDCE (Prop_fdce_C_Q)         0.433    85.506 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/Q
                         net (fo=3, routed)           0.547    86.052    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[24]
    SLICE_X10Y142        LUT4 (Prop_lut4_I2_O)        0.105    86.157 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.543    86.701    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X11Y142        LUT5 (Prop_lut5_I1_O)        0.105    86.806 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         3.569    90.374    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I1_O)        0.105    90.479 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[2]_i_1/O
                         net (fo=4, routed)           0.482    90.961    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[0]
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.105    91.066 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_4/O
                         net (fo=1, routed)           0.336    91.402    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_4_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.105    91.507 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_3/O
                         net (fo=13, routed)          0.862    92.369    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/slv_req_trans_reg_2
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.105    92.474 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.464    92.938    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I2_O)        0.105    93.043 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.523    93.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X43Y94         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.268   101.457    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X43Y94         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[5]/C
                         clock pessimism              0.000   101.457    
                         clock uncertainty           -0.283   101.173    
    SLICE_X43Y94         FDRE (Setup_fdre_C_CE)      -0.168   101.005    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        101.005    
                         arrival time                         -93.565    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@100.000ns - swclk rise@80.000ns)
  Data Path Delay:        8.493ns  (logic 1.168ns (13.753%)  route 7.325ns (86.247%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -3.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 101.457 - 100.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 85.073 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)     80.000    80.000 r  
    B15                                               0.000    80.000 r  swclk (IN)
                         net (fo=0)                   0.000    80.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199    83.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    83.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.371    85.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDCE (Prop_fdce_C_Q)         0.433    85.506 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/Q
                         net (fo=3, routed)           0.547    86.052    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[24]
    SLICE_X10Y142        LUT4 (Prop_lut4_I2_O)        0.105    86.157 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.543    86.701    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X11Y142        LUT5 (Prop_lut5_I1_O)        0.105    86.806 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         3.569    90.374    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I1_O)        0.105    90.479 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[2]_i_1/O
                         net (fo=4, routed)           0.482    90.961    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/DPaddr_reg[0]
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.105    91.066 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_4/O
                         net (fo=1, routed)           0.336    91.402    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_4_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.105    91.507 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[7]_i_3/O
                         net (fo=13, routed)          0.862    92.369    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/slv_req_trans_reg_2
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.105    92.474 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.464    92.938    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I2_O)        0.105    93.043 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          0.523    93.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X43Y94         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.268   101.457    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X43Y94         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[6]/C
                         clock pessimism              0.000   101.457    
                         clock uncertainty           -0.283   101.173    
    SLICE_X43Y94         FDRE (Setup_fdre_C_CE)      -0.168   101.005    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        101.005    
                         arrival time                         -93.565    
  -------------------------------------------------------------------
                         slack                                  7.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.819%)  route 0.167ns (54.181%))
  Logic Levels:           0  
  Clock Path Skew:        -1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.571     1.925    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X29Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.141     2.066 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/Q
                         net (fo=1, routed)           0.167     2.232    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/BusabortC
    SLICE_X30Y90         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.839     0.901    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/HCLK
    SLICE_X30Y90         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/C
                         clock pessimism              0.000     0.901    
                         clock uncertainty            0.283     1.184    
    SLICE_X30Y90         FDCE (Hold_fdce_C_D)         0.060     1.244    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/d_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.780%)  route 0.189ns (57.220%))
  Logic Levels:           0  
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.572     1.926    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X33Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.141     2.067 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/Q
                         net (fo=2, routed)           0.189     2.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/CDBGPWRUPACK
    SLICE_X38Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/d_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.839     0.901    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/HCLK
    SLICE_X38Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/d_sync1_reg/C
                         clock pessimism              0.000     0.901    
                         clock uncertainty            0.283     1.184    
    SLICE_X38Y97         FDCE (Hold_fdce_C_D)         0.075     1.259    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/d_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.341%)  route 0.243ns (56.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.571     1.925    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X36Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.141     2.066 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[30]/Q
                         net (fo=2, routed)           0.061     2.126    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][30]
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.045     2.171 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[30]_i_1/O
                         net (fo=2, routed)           0.183     2.354    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[30]
    SLICE_X39Y97         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.839     0.901    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X39Y97         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[30]/C
                         clock pessimism              0.000     0.901    
                         clock uncertainty            0.283     1.184    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.070     1.254    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.520%)  route 0.251ns (57.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.571     1.925    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141     2.066 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[24]/Q
                         net (fo=2, routed)           0.067     2.132    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31]_0[24]
    SLICE_X36Y97         LUT5 (Prop_lut5_I4_O)        0.045     2.177 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[24]_i_1/O
                         net (fo=2, routed)           0.185     2.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[24]
    SLICE_X41Y97         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.839     0.901    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X41Y97         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[24]/C
                         clock pessimism              0.000     0.901    
                         clock uncertainty            0.283     1.184    
    SLICE_X41Y97         FDRE (Hold_fdre_C_D)         0.070     1.254    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/d_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.442%)  route 0.307ns (68.558%))
  Logic Levels:           0  
  Clock Path Skew:        -1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.565     1.919    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X35Y101        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDCE (Prop_fdce_C_Q)         0.141     2.060 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/Q
                         net (fo=2, routed)           0.307     2.367    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/CSYSPWRUPACK
    SLICE_X38Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/d_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.835     0.897    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/HCLK
    SLICE_X38Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/d_sync1_reg/C
                         clock pessimism              0.000     0.897    
                         clock uncertainty            0.283     1.180    
    SLICE_X38Y107        FDCE (Hold_fdce_C_D)         0.075     1.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/d_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.209ns (43.401%)  route 0.273ns (56.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.568     1.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X38Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDCE (Prop_fdce_C_Q)         0.164     2.086 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[12]/Q
                         net (fo=2, routed)           0.273     2.358    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][12]
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.045     2.403 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[12]_i_1/O
                         net (fo=2, routed)           0.000     2.403    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[12]
    SLICE_X41Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.838     0.900    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X41Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[12]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.283     1.183    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.091     1.274    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.912%)  route 0.292ns (61.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.567     1.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDCE (Prop_fdce_C_Q)         0.141     2.062 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[13]/Q
                         net (fo=2, routed)           0.172     2.234    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31]_0[13]
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.045     2.279 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[13]_i_1/O
                         net (fo=2, routed)           0.120     2.399    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[13]
    SLICE_X41Y93         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.838     0.900    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X41Y93         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[13]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.283     1.183    
    SLICE_X41Y93         FDRE (Hold_fdre_C_D)         0.070     1.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.563%)  route 0.276ns (54.437%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.568     1.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X39Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDCE (Prop_fdce_C_Q)         0.141     2.063 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[10]/Q
                         net (fo=2, routed)           0.111     2.173    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31][10]
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.045     2.218 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[10]_i_2/O
                         net (fo=2, routed)           0.165     2.384    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_wdata_swj[10]
    SLICE_X43Y95         LUT3 (Prop_lut3_I0_O)        0.045     2.429 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.429    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[10]
    SLICE_X43Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.836     0.898    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X43Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.283     1.181    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.091     1.272    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.436%)  route 0.311ns (62.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.570     1.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.141     2.065 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/Q
                         net (fo=1, routed)           0.111     2.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/SBusaddr[5]
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.045     2.221 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[7]_i_1/O
                         net (fo=11, routed)          0.200     2.420    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]_0[5]
    SLICE_X40Y91         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.837     0.899    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X40Y91         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]/C
                         clock pessimism              0.000     0.899    
                         clock uncertainty            0.283     1.182    
    SLICE_X40Y91         FDCE (Hold_fdce_C_D)         0.072     1.254    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.842%)  route 0.291ns (58.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.567     1.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y91         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.164     2.085 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[19]/Q
                         net (fo=2, routed)           0.060     2.144    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[31]_0[19]
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.045     2.189 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[19]_i_1/O
                         net (fo=2, routed)           0.231     2.420    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[19]
    SLICE_X41Y93         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.838     0.900    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X41Y93         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[19]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.283     1.183    
    SLICE_X41Y93         FDRE (Hold_fdre_C_D)         0.070     1.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  1.167    





---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.767ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 U_reg_main/reg_use_pll_reg/C
                            (rising edge-triggered cell FDSE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@100.000ns - usb_clk rise@90.000ns)
  Data Path Delay:        2.997ns  (logic 0.589ns (19.651%)  route 2.408ns (80.349%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 101.447 - 100.000 ) 
    Source Clock Delay      (SCD):    4.632ns = ( 94.632 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   90.000    90.000 r  
    F5                                                0.000    90.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    90.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    91.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717    93.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    93.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.442    94.632    U_reg_main/CLK
    SLICE_X89Y137        FDSE                                         r  U_reg_main/reg_use_pll_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDSE (Prop_fdse_C_Q)         0.379    95.011 r  U_reg_main/reg_use_pll_reg/Q
                         net (fo=5, routed)           2.095    97.106    U_clk_select/use_pll
    SLICE_X55Y97         LUT2 (Prop_lut2_I1_O)        0.105    97.211 f  U_clk_select/m3_for_arty_a7_i_i_1/O
                         net (fo=1, routed)           0.313    97.524    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/dcm_locked
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.105    97.629 r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    97.629    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/lpf_int0__0
    SLICE_X55Y97         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.258   101.447    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y97         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.000   101.447    
                         clock uncertainty           -0.283   101.163    
    SLICE_X55Y97         FDRE (Setup_fdre_C_D)        0.030   101.193    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        101.193    
                         arrival time                         -97.629    
  -------------------------------------------------------------------
                         slack                                  3.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.767ns  (arrival time - required time)
  Source:                 U_reg_main/reg_use_pll_reg/C
                            (rising edge-triggered cell FDSE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.231ns (15.007%)  route 1.308ns (84.993%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.497    U_reg_main/CLK
    SLICE_X89Y137        FDSE                                         r  U_reg_main/reg_use_pll_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDSE (Prop_fdse_C_Q)         0.141     1.638 r  U_reg_main/reg_use_pll_reg/Q
                         net (fo=5, routed)           1.173     2.811    U_clk_select/use_pll
    SLICE_X55Y97         LUT2 (Prop_lut2_I1_O)        0.045     2.856 f  U_clk_select/m3_for_arty_a7_i_i_1/O
                         net (fo=1, routed)           0.135     2.991    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/dcm_locked
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.045     3.036 r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.036    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/lpf_int0__0
    SLICE_X55Y97         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.833     0.895    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y97         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.283     1.178    
    SLICE_X55Y97         FDRE (Hold_fdre_C_D)         0.091     1.269    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  1.767    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack       90.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.327ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led3
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 4.325ns (59.035%)  route 3.001ns (40.965%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.367     1.566    m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X39Y79         FDSE                                         r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDSE (Prop_fdse_C_Q)         0.348     1.914 r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.667     2.581    uart_txd_OBUF
    SLICE_X41Y79         LUT2 (Prop_lut2_I0_O)        0.242     2.823 r  led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.334     5.157    led3_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.735     8.892 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     8.892    led3
    T4                                                                r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.281    99.719    
                         output delay                -0.500    99.219    
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 90.327    

Slack (MET) :             91.231ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_swo_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SWOTDO
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 3.792ns (59.057%)  route 2.629ns (40.943%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.367     1.566    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/HCLK
    SLICE_X29Y137        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_swo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y137        FDCE (Prop_fdce_C_Q)         0.379     1.945 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_swo_reg/Q
                         net (fo=1, routed)           1.372     3.318    swv_OBUF
    SLICE_X1Y128         LUT3 (Prop_lut3_I1_O)        0.105     3.423 r  OBUF_inst_i_1/O
                         net (fo=1, routed)           1.256     4.679    swotdo
    C11                  OBUF (Prop_obuf_I_O)         3.308     7.987 r  OBUF_inst/O
                         net (fo=0)                   0.000     7.987    SWOTDO
    C11                                                               r  SWOTDO (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.281    99.719    
                         output delay                -0.500    99.219    
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                 91.231    

Slack (MET) :             91.511ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led1
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 4.171ns (68.843%)  route 1.888ns (31.157%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.449     1.648    ext_clock_OBUF
    SLICE_X88Y100        FDCE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.433     2.081 r  count_reg[22]/Q
                         net (fo=2, routed)           1.888     3.969    led1_OBUF
    T2                   OBUF (Prop_obuf_I_O)         3.738     7.707 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     7.707    led1
    T2                                                                r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.281    99.719    
                         output delay                -0.500    99.219    
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                 91.511    

Slack (MET) :             91.569ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 3.805ns (62.547%)  route 2.278ns (37.453%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.367     1.566    m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X39Y79         FDSE                                         r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDSE (Prop_fdse_C_Q)         0.348     1.914 r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/Q
                         net (fo=1, routed)           2.278     4.192    lopt_2
    P16                  OBUF (Prop_obuf_I_O)         3.457     7.649 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     7.649    uart_txd
    P16                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.281    99.719    
                         output delay                -0.500    99.219    
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                 91.569    

Slack (MET) :             91.710ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            trig_out
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 3.682ns (62.024%)  route 2.255ns (37.976%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.373     1.572    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y82         FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.379     1.951 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.255     4.205    trig_out_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.303     7.509 r  trig_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.509    trig_out
    T14                                                               r  trig_out (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.281    99.719    
                         output delay                -0.500    99.219    
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 91.710    

Slack (MET) :             92.073ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led2
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 4.115ns (74.871%)  route 1.381ns (25.129%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.451     1.650    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X82Y81         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.379     2.029 r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst_lopt_replica/Q
                         net (fo=1, routed)           1.381     3.410    lopt
    T3                   OBUF (Prop_obuf_I_O)         3.736     7.146 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     7.146    led2
    T3                                                                r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.281    99.719    
                         output delay                -0.500    99.219    
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                 92.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.092ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            trig_out
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 1.399ns (62.055%)  route 0.856ns (37.945%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.563     0.619    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y82         FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141     0.760 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.856     1.615    trig_out_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.258     2.874 r  trig_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.874    trig_out
    T14                                                               r  trig_out (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.281     0.281    
                         output delay                -0.500    -0.219    
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.154ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 1.459ns (62.819%)  route 0.863ns (37.181%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.557     0.613    m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X39Y79         FDSE                                         r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDSE (Prop_fdse_C_Q)         0.128     0.741 r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg_lopt_replica/Q
                         net (fo=1, routed)           0.863     1.604    lopt_2
    P16                  OBUF (Prop_obuf_I_O)         1.331     2.935 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.935    uart_txd
    P16                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.281     0.281    
                         output delay                -0.500    -0.219    
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.306ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_swo_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SWOTDO
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 1.449ns (58.737%)  route 1.018ns (41.263%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.565     0.621    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/HCLK
    SLICE_X29Y137        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_swo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y137        FDCE (Prop_fdce_C_Q)         0.141     0.762 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_swo_reg/Q
                         net (fo=1, routed)           0.743     1.505    swv_OBUF
    SLICE_X1Y128         LUT3 (Prop_lut3_I1_O)        0.045     1.550 r  OBUF_inst_i_1/O
                         net (fo=1, routed)           0.274     1.825    swotdo
    C11                  OBUF (Prop_obuf_I_O)         1.263     3.088 r  OBUF_inst/O
                         net (fo=0)                   0.000     3.088    SWOTDO
    C11                                                               r  SWOTDO (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.281     0.281    
                         output delay                -0.500    -0.219    
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.329ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led2
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 2.134ns (86.850%)  route 0.323ns (13.150%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.597     0.653    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X82Y81         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.141     0.794 r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.117    lopt
    T3                   OBUF (Prop_obuf_I_O)         1.993     3.110 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.110    led2
    T3                                                                r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.281     0.281    
                         output delay                -0.500    -0.219    
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.632ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led1
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 2.159ns (78.430%)  route 0.594ns (21.570%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.604     0.660    ext_clock_OBUF
    SLICE_X88Y100        FDCE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.164     0.824 r  count_reg[22]/Q
                         net (fo=2, routed)           0.594     1.418    led1_OBUF
    T2                   OBUF (Prop_obuf_I_O)         1.995     3.413 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.413    led1
    T2                                                                r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.281     0.281    
                         output delay                -0.500    -0.219    
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             4.140ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led3
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 2.219ns (67.059%)  route 1.090ns (32.941%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.557     0.613    m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X39Y79         FDSE                                         r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDSE (Prop_fdse_C_Q)         0.128     0.741 r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.269     1.009    uart_txd_OBUF
    SLICE_X41Y79         LUT2 (Prop_lut2_I0_O)        0.099     1.108 r  led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.821     1.930    led3_OBUF
    T4                   OBUF (Prop_obuf_I_O)         1.992     3.921 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     3.921    led3
    T4                                                                r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.281     0.281    
                         output delay                -0.500    -0.219    
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           3.921    
  -------------------------------------------------------------------
                         slack                                  4.140    





---------------------------------------------------------------------------------------------------
From Clock:  swclk
  To Clock:  slow_out_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -1.051ns,  Total Violation       -1.051ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.899ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.051ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/C
                            (falling edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SWOTDO
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - swclk fall@90.000ns)
  Data Path Delay:        5.399ns  (logic 3.797ns (70.332%)  route 1.602ns (29.668%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.128ns = ( 95.128 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk fall edge)     90.000    90.000 f  
    B15                                               0.000    90.000 f  swclk (IN)
                         net (fo=0)                   0.000    90.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421    91.421 f  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199    93.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    93.701 f  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.426    95.128    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X0Y128         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_fdce_C_Q)         0.384    95.512 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/Q
                         net (fo=1, routed)           0.345    95.857    tdo
    SLICE_X1Y128         LUT3 (Prop_lut3_I0_O)        0.105    95.962 r  OBUF_inst_i_1/O
                         net (fo=1, routed)           1.256    97.218    swotdo
    C11                  OBUF (Prop_obuf_I_O)         3.308   100.526 r  OBUF_inst/O
                         net (fo=0)                   0.000   100.526    SWOTDO
    C11                                                               r  SWOTDO (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                        -100.526    
  -------------------------------------------------------------------
                         slack                                 -1.051    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swdio
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - swclk rise@80.000ns)
  Data Path Delay:        7.148ns  (logic 3.810ns (53.300%)  route 3.338ns (46.700%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 85.087 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)     80.000    80.000 r  
    B15                                               0.000    80.000 r  swclk (IN)
                         net (fo=0)                   0.000    80.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199    83.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    83.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.386    85.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.379    85.466 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_reg/Q
                         net (fo=6, routed)           1.590    87.056    SWDOEN
    SLICE_X10Y129        LUT1 (Prop_lut1_I0_O)        0.105    87.161 f  swdio_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.748    88.909    swdio_IOBUF_inst/T
    A13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.326    92.235 r  swdio_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    92.235    swdio
    A13                                                               r  swdio (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                         -92.235    
  -------------------------------------------------------------------
                         slack                                  7.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.899ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SWOTDO
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 1.517ns (60.619%)  route 0.986ns (39.381%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.568     1.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X12Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.164     2.086 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[33]/Q
                         net (fo=4, routed)           0.158     2.244    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[33]
    SLICE_X11Y142        LUT5 (Prop_lut5_I0_O)        0.045     2.289 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=127, routed)         0.553     2.842    JTAGNSW
    SLICE_X1Y128         LUT3 (Prop_lut3_I2_O)        0.045     2.887 r  OBUF_inst_i_1/O
                         net (fo=1, routed)           0.274     3.161    swotdo
    C11                  OBUF (Prop_obuf_I_O)         1.263     4.424 r  OBUF_inst/O
                         net (fo=0)                   0.000     4.424    SWOTDO
    C11                                                               r  SWOTDO (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           4.424    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.956ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swdio
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 1.390ns (54.405%)  route 1.165ns (45.595%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.572     1.926    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDCE (Prop_fdce_C_Q)         0.141     2.067 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg/Q
                         net (fo=1, routed)           1.165     3.232    swdio_IOBUF_inst/I
    A13                  OBUFT (Prop_obuft_I_O)       1.249     4.481 r  swdio_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.481    swdio
    A13                                                               r  swdio (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           4.481    
  -------------------------------------------------------------------
                         slack                                  4.956    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  swclk

Setup :            0  Failing Endpoints,  Worst Slack       12.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.722ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 0.904ns (9.194%)  route 8.929ns (90.806%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.382     1.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.379     1.960 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           2.482     4.442    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.105     4.547 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     6.300    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     6.405 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292     7.697    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105     7.802 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149     8.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105     9.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022    10.078    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105    10.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    11.414    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.283    24.304    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.136    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                         24.136    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                 12.722    

Slack (MET) :             12.722ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 0.904ns (9.194%)  route 8.929ns (90.806%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.382     1.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.379     1.960 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           2.482     4.442    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.105     4.547 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     6.300    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     6.405 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292     7.697    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105     7.802 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149     8.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105     9.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022    10.078    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105    10.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    11.414    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.283    24.304    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.136    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg
  -------------------------------------------------------------------
                         required time                         24.136    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                 12.722    

Slack (MET) :             12.722ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 0.904ns (9.194%)  route 8.929ns (90.806%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.382     1.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.379     1.960 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           2.482     4.442    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.105     4.547 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     6.300    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     6.405 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292     7.697    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105     7.802 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149     8.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105     9.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022    10.078    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105    10.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    11.414    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.283    24.304    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.136    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                         24.136    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                 12.722    

Slack (MET) :             12.722ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 0.904ns (9.194%)  route 8.929ns (90.806%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.382     1.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.379     1.960 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           2.482     4.442    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.105     4.547 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     6.300    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     6.405 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292     7.697    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105     7.802 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149     8.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105     9.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022    10.078    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105    10.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    11.414    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.283    24.304    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.136    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         24.136    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                 12.722    

Slack (MET) :             12.722ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 0.904ns (9.194%)  route 8.929ns (90.806%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.382     1.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.379     1.960 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           2.482     4.442    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.105     4.547 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     6.300    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     6.405 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292     7.697    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105     7.802 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149     8.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105     9.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022    10.078    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105    10.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    11.414    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[1]/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.283    24.304    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.136    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         24.136    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                 12.722    

Slack (MET) :             12.722ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 0.904ns (9.194%)  route 8.929ns (90.806%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.382     1.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.379     1.960 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           2.482     4.442    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.105     4.547 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     6.300    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     6.405 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292     7.697    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105     7.802 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149     8.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105     9.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022    10.078    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105    10.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    11.414    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.283    24.304    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.136    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         24.136    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                 12.722    

Slack (MET) :             12.722ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 0.904ns (9.194%)  route 8.929ns (90.806%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.382     1.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.379     1.960 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           2.482     4.442    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.105     4.547 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     6.300    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     6.405 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292     7.697    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105     7.802 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149     8.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105     9.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022    10.078    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105    10.183 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    11.414    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[3]/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.283    24.304    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.136    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                         24.136    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                 12.722    

Slack (MET) :             12.953ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/PrescalerReg_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 0.904ns (9.415%)  route 8.697ns (90.585%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.382     1.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.379     1.960 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           2.482     4.442    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.105     4.547 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     6.300    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     6.405 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292     7.697    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105     7.802 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149     8.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105     9.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.875     9.930    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.105    10.035 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/PrescalerReg[1]_i_1/O
                         net (fo=4, routed)           1.147    11.182    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WireCtrlEn
    SLICE_X31Y96         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/PrescalerReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y96         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/PrescalerReg_reg[1]/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.283    24.304    
    SLICE_X31Y96         FDPE (Setup_fdpe_C_CE)      -0.168    24.136    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/PrescalerReg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.136    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                 12.953    

Slack (MET) :             12.953ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 0.904ns (9.415%)  route 8.697ns (90.585%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.382     1.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.379     1.960 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           2.482     4.442    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.105     4.547 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     6.300    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     6.405 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292     7.697    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105     7.802 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149     8.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105     9.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.875     9.930    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.105    10.035 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/PrescalerReg[1]_i_1/O
                         net (fo=4, routed)           1.147    11.182    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WireCtrlEn
    SLICE_X31Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[0]/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.283    24.304    
    SLICE_X31Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.136    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.136    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                 12.953    

Slack (MET) :             12.953ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 0.904ns (9.415%)  route 8.697ns (90.585%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.382     1.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.379     1.960 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           2.482     4.442    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.105     4.547 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           1.753     6.300    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X29Y95         LUT4 (Prop_lut4_I0_O)        0.105     6.405 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           1.292     7.697    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.105     7.802 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.149     8.951    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I1_O)        0.105     9.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.875     9.930    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.105    10.035 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/PrescalerReg[1]_i_1/O
                         net (fo=4, routed)           1.147    11.182    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WireCtrlEn
    SLICE_X31Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[1]/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.283    24.304    
    SLICE_X31Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.136    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TurnCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.136    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                 12.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.388ns (9.152%)  route 3.852ns (90.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    -0.077    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     0.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     0.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.271     1.460    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.304     1.764 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[3]/Q
                         net (fo=3, routed)           3.852     5.615    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[3]
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.084     5.699 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[6]_i_1/O
                         net (fo=1, routed)           0.000     5.699    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrD[6]
    SLICE_X34Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.384     5.085    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X34Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.283     5.368    
    SLICE_X34Y94         FDCE (Hold_fdce_C_D)         0.275     5.643    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.643    
                         arrival time                           5.699    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.388ns (9.183%)  route 3.837ns (90.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.082ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    -0.077    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     0.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     0.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.268     1.457    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X40Y90         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDCE (Prop_fdce_C_Q)         0.304     1.761 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[16]/Q
                         net (fo=3, routed)           3.837     5.598    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[16]
    SLICE_X37Y89         LUT6 (Prop_lut6_I4_O)        0.084     5.682 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[19]_i_1/O
                         net (fo=1, routed)           0.000     5.682    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrD[19]
    SLICE_X37Y89         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.381     5.082    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X37Y89         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[19]/C
                         clock pessimism              0.000     5.082    
                         clock uncertainty            0.283     5.365    
    SLICE_X37Y89         FDCE (Hold_fdce_C_D)         0.222     5.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.587    
                         arrival time                           5.682    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.388ns (9.062%)  route 3.894ns (90.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    -0.077    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     0.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     0.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.271     1.460    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.304     1.764 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[29]/Q
                         net (fo=3, routed)           3.894     5.657    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[29]
    SLICE_X34Y98         LUT6 (Prop_lut6_I4_O)        0.084     5.741 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_1/O
                         net (fo=1, routed)           0.000     5.741    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrD[32]
    SLICE_X34Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.384     5.085    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X34Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.283     5.368    
    SLICE_X34Y98         FDCE (Hold_fdce_C_D)         0.275     5.643    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]
  -------------------------------------------------------------------
                         required time                         -5.643    
                         arrival time                           5.741    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.388ns (9.161%)  route 3.847ns (90.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.083ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    -0.077    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     0.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     0.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.269     1.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X33Y87         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDCE (Prop_fdce_C_Q)         0.304     1.762 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/Q
                         net (fo=5, routed)           3.847     5.609    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[11]_1[0]
    SLICE_X32Y88         LUT3 (Prop_lut3_I2_O)        0.084     5.693 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check[0]_i_1/O
                         net (fo=1, routed)           0.000     5.693    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TrncntD[0]
    SLICE_X32Y88         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.382     5.083    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X32Y88         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]/C
                         clock pessimism              0.000     5.083    
                         clock uncertainty            0.283     5.366    
    SLICE_X32Y88         FDCE (Hold_fdce_C_D)         0.223     5.589    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.589    
                         arrival time                           5.693    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Stickyerr_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.388ns (9.131%)  route 3.861ns (90.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    -0.077    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     0.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     0.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.267     1.456    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X40Y89         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.304     1.760 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buserrori_cdc_check_reg/Q
                         net (fo=4, routed)           3.861     5.621    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buserror
    SLICE_X32Y97         LUT6 (Prop_lut6_I0_O)        0.084     5.705 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Stickyerr_i_1/O
                         net (fo=1, routed)           0.000     5.705    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Stickyerr_i_1_n_0
    SLICE_X32Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Stickyerr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.386     5.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X32Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Stickyerr_reg/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.283     5.370    
    SLICE_X32Y97         FDCE (Hold_fdce_C_D)         0.220     5.590    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Stickyerr_reg
  -------------------------------------------------------------------
                         required time                         -5.590    
                         arrival time                           5.705    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.388ns (9.133%)  route 3.860ns (90.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.083ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    -0.077    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     0.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     0.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.269     1.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X33Y87         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDCE (Prop_fdce_C_Q)         0.304     1.762 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/Q
                         net (fo=5, routed)           3.860     5.622    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[11]_1[1]
    SLICE_X33Y88         LUT3 (Prop_lut3_I2_O)        0.084     5.706 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check[1]_i_1/O
                         net (fo=1, routed)           0.000     5.706    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TrncntD[1]
    SLICE_X33Y88         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.382     5.083    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X33Y88         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[1]/C
                         clock pessimism              0.000     5.083    
                         clock uncertainty            0.283     5.366    
    SLICE_X33Y88         FDCE (Hold_fdce_C_D)         0.220     5.586    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.586    
                         arrival time                           5.706    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.388ns (9.120%)  route 3.867ns (90.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    -0.077    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     0.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     0.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.269     1.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X41Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.304     1.762 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[11]/Q
                         net (fo=3, routed)           3.867     5.628    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[11]
    SLICE_X32Y95         LUT6 (Prop_lut6_I2_O)        0.084     5.712 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[11]_i_1/O
                         net (fo=1, routed)           0.000     5.712    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[11]
    SLICE_X32Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.386     5.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X32Y95         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[11]/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.283     5.370    
    SLICE_X32Y95         FDRE (Hold_fdre_C_D)         0.220     5.590    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.590    
                         arrival time                           5.712    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.209ns (8.534%)  route 2.240ns (91.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.566     0.622    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X34Y89         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.164     0.786 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/Q
                         net (fo=4, routed)           2.240     3.026    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[11]_1[11]
    SLICE_X32Y91         LUT3 (Prop_lut3_I2_O)        0.045     3.071 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check[11]_i_2/O
                         net (fo=1, routed)           0.000     3.071    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TrncntD[11]
    SLICE_X32Y91         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.841     2.561    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X32Y91         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[11]/C
                         clock pessimism              0.000     2.561    
                         clock uncertainty            0.283     2.844    
    SLICE_X32Y91         FDCE (Hold_fdce_C_D)         0.092     2.936    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.186ns (7.568%)  route 2.272ns (92.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.566     0.622    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X32Y87         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDCE (Prop_fdce_C_Q)         0.141     0.763 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/Q
                         net (fo=5, routed)           2.272     3.034    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[11]_1[3]
    SLICE_X32Y86         LUT3 (Prop_lut3_I2_O)        0.045     3.079 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check[3]_i_1/O
                         net (fo=1, routed)           0.000     3.079    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TrncntD[3]
    SLICE_X32Y86         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.837     2.557    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X32Y86         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[3]/C
                         clock pessimism              0.000     2.557    
                         clock uncertainty            0.283     2.840    
    SLICE_X32Y86         FDCE (Hold_fdce_C_D)         0.091     2.931    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.388ns (9.068%)  route 3.891ns (90.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.084ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    -0.077    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     0.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     0.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.271     1.460    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.304     1.764 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[6]/Q
                         net (fo=3, routed)           3.891     5.654    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[6]
    SLICE_X35Y93         LUT6 (Prop_lut6_I2_O)        0.084     5.738 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.738    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftRegD[6]
    SLICE_X35Y93         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.383     5.084    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y93         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[6]/C
                         clock pessimism              0.000     5.084    
                         clock uncertainty            0.283     5.367    
    SLICE_X35Y93         FDRE (Hold_fdre_C_D)         0.220     5.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.587    
                         arrival time                           5.738    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  swclk

Setup :            0  Failing Endpoints,  Worst Slack       13.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.947ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 1.845ns (18.181%)  route 8.301ns (81.819%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          5.497     7.421    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X28Y95         LUT4 (Prop_lut4_I1_O)        0.105     7.526 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.230     7.756    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X29Y94         LUT6 (Prop_lut6_I2_O)        0.105     7.861 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.146     9.007    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.105     9.112 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           1.429    10.540    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X28Y91         LUT5 (Prop_lut5_I3_O)        0.105    10.645 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_1/O
                         net (fo=1, routed)           0.000    10.645    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_i_1_n_0
    SLICE_X28Y91         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X28Y91         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.025    24.562    
    SLICE_X28Y91         FDCE (Setup_fdce_C_D)        0.030    24.592    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApDir_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         24.592    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                 13.947    

Slack (MET) :             13.950ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.144ns  (logic 1.845ns (18.184%)  route 8.299ns (81.816%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          5.497     7.421    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X28Y95         LUT4 (Prop_lut4_I1_O)        0.105     7.526 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.230     7.756    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X29Y94         LUT6 (Prop_lut6_I2_O)        0.105     7.861 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.146     9.007    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.105     9.112 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           1.427    10.539    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X28Y91         LUT5 (Prop_lut5_I3_O)        0.105    10.644 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_1/O
                         net (fo=1, routed)           0.000    10.644    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_1_n_0
    SLICE_X28Y91         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X28Y91         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.025    24.562    
    SLICE_X28Y91         FDCE (Setup_fdce_C_D)        0.032    24.594    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[1]
  -------------------------------------------------------------------
                         required time                         24.594    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                 13.950    

Slack (MET) :             14.106ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.987ns  (logic 1.845ns (18.469%)  route 8.143ns (81.531%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Input Delay:            0.500ns
  Clock Path Skew:        4.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 24.588 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          5.497     7.421    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X28Y95         LUT4 (Prop_lut4_I1_O)        0.105     7.526 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.230     7.756    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X29Y94         LUT6 (Prop_lut6_I2_O)        0.105     7.861 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.146     9.007    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.105     9.112 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           1.270    10.382    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X29Y92         LUT6 (Prop_lut6_I3_O)        0.105    10.487 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Busabort_cdc_check_i_1/O
                         net (fo=1, routed)           0.000    10.487    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/NextBusabort
    SLICE_X29Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.275    24.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X29Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
                         clock pessimism              0.000    24.588    
                         clock uncertainty           -0.025    24.563    
    SLICE_X29Y92         FDCE (Setup_fdce_C_D)        0.030    24.593    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg
  -------------------------------------------------------------------
                         required time                         24.593    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                 14.106    

Slack (MET) :             14.161ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.934ns  (logic 1.845ns (18.568%)  route 8.090ns (81.432%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        4.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 24.588 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          5.497     7.421    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X28Y95         LUT4 (Prop_lut4_I1_O)        0.105     7.526 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=3, routed)           0.230     7.756    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X29Y94         LUT6 (Prop_lut6_I2_O)        0.105     7.861 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_3/O
                         net (fo=1, routed)           1.146     9.007    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.105     9.112 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=6, routed)           1.217    10.329    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X29Y92         LUT5 (Prop_lut5_I3_O)        0.105    10.434 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[0]_i_1/O
                         net (fo=1, routed)           0.000    10.434    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel[0]_i_1_n_0
    SLICE_X29Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.275    24.588    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X29Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]/C
                         clock pessimism              0.000    24.588    
                         clock uncertainty           -0.025    24.563    
    SLICE_X29Y92         FDCE (Setup_fdce_C_D)        0.032    24.595    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApRegSel_reg[0]
  -------------------------------------------------------------------
                         required time                         24.595    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                 14.161    

Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 1.740ns (17.996%)  route 7.927ns (82.004%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Input Delay:            0.500ns
  Clock Path Skew:        4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          5.347     7.271    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.105     7.376 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           0.327     7.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I3_O)        0.105     7.808 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022     8.830    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105     8.935 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    10.166    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.025    24.562    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                         24.394    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                 14.228    

Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 1.740ns (17.996%)  route 7.927ns (82.004%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Input Delay:            0.500ns
  Clock Path Skew:        4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          5.347     7.271    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.105     7.376 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           0.327     7.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I3_O)        0.105     7.808 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022     8.830    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105     8.935 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    10.166    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.025    24.562    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg
  -------------------------------------------------------------------
                         required time                         24.394    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                 14.228    

Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 1.740ns (17.996%)  route 7.927ns (82.004%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Input Delay:            0.500ns
  Clock Path Skew:        4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          5.347     7.271    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.105     7.376 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           0.327     7.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I3_O)        0.105     7.808 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022     8.830    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105     8.935 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    10.166    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.025    24.562    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CSYSPWRUPREQReg_reg
  -------------------------------------------------------------------
                         required time                         24.394    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                 14.228    

Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 1.740ns (17.996%)  route 7.927ns (82.004%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Input Delay:            0.500ns
  Clock Path Skew:        4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          5.347     7.271    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.105     7.376 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           0.327     7.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I3_O)        0.105     7.808 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022     8.830    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105     8.935 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    10.166    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.025    24.562    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         24.394    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                 14.228    

Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 1.740ns (17.996%)  route 7.927ns (82.004%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Input Delay:            0.500ns
  Clock Path Skew:        4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          5.347     7.271    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.105     7.376 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           0.327     7.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I3_O)        0.105     7.808 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022     8.830    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105     8.935 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    10.166    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[1]/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.025    24.562    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         24.394    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                 14.228    

Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 1.740ns (17.996%)  route 7.927ns (82.004%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Input Delay:            0.500ns
  Clock Path Skew:        4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         1.425     1.925 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          5.347     7.271    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.105     7.376 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           0.327     7.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I3_O)        0.105     7.808 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          1.022     8.830    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X31Y92         LUT5 (Prop_lut5_I0_O)        0.105     8.935 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.231    10.166    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.274    24.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y96         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]/C
                         clock pessimism              0.000    24.587    
                         clock uncertainty           -0.025    24.562    
    SLICE_X33Y96         FDCE (Setup_fdce_C_CE)      -0.168    24.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         24.394    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                 14.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.306ns (13.045%)  route 2.041ns (86.955%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 f  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 f  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.041     2.803    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWDITMS
    SLICE_X12Y106        LUT6 (Prop_lut6_I1_O)        0.045     2.848 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[7]_i_1/O
                         net (fo=1, routed)           0.000     2.848    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[7]_i_1_n_0
    SLICE_X12Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X12Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[7]/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty            0.025     2.584    
    SLICE_X12Y106        FDCE (Hold_fdce_C_D)         0.120     2.704    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.306ns (12.755%)  route 2.095ns (87.245%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.095     2.856    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWDITMS
    SLICE_X12Y107        LUT5 (Prop_lut5_I1_O)        0.045     2.901 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.901    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[6]_i_1_n_0
    SLICE_X12Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.839     2.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X12Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[6]/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty            0.025     2.583    
    SLICE_X12Y107        FDCE (Hold_fdce_C_D)         0.121     2.704    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.306ns (12.454%)  route 2.153ns (87.546%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.153     2.914    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWDITMS
    SLICE_X12Y108        LUT4 (Prop_lut4_I3_O)        0.045     2.959 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.959    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[3]_i_1_n_0
    SLICE_X12Y108        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.839     2.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X12Y108        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty            0.025     2.583    
    SLICE_X12Y108        FDPE (Hold_fdpe_C_D)         0.120     2.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.306ns (12.530%)  route 2.138ns (87.470%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 f  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 f  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.138     2.899    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWDITMS
    SLICE_X13Y107        LUT4 (Prop_lut4_I1_O)        0.045     2.944 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.944    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[0]_i_1_n_0
    SLICE_X13Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.839     2.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X13Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty            0.025     2.583    
    SLICE_X13Y107        FDCE (Hold_fdce_C_D)         0.092     2.675    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.306ns (12.419%)  route 2.160ns (87.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.160     2.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWDITMS
    SLICE_X13Y107        LUT3 (Prop_lut3_I2_O)        0.045     2.966 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.966    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[1]_i_1_n_0
    SLICE_X13Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.839     2.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X13Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty            0.025     2.583    
    SLICE_X13Y107        FDCE (Hold_fdce_C_D)         0.091     2.674    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.306ns (12.409%)  route 2.162ns (87.591%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 f  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 f  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.162     2.923    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWDITMS
    SLICE_X13Y107        LUT3 (Prop_lut3_I2_O)        0.045     2.968 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.968    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[4]_i_1_n_0
    SLICE_X13Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.839     2.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X13Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty            0.025     2.583    
    SLICE_X13Y107        FDCE (Hold_fdce_C_D)         0.092     2.675    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.306ns (12.385%)  route 2.166ns (87.615%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.166     2.928    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X29Y101        LUT4 (Prop_lut4_I3_O)        0.045     2.973 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[21]_i_1/O
                         net (fo=1, routed)           0.000     2.973    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[21]_i_1_n_0
    SLICE_X29Y101        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.837     2.556    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X29Y101        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[21]/C
                         clock pessimism              0.000     2.556    
                         clock uncertainty            0.025     2.581    
    SLICE_X29Y101        FDPE (Hold_fdpe_C_D)         0.091     2.672    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.306ns (12.363%)  route 2.171ns (87.637%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.171     2.932    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X28Y102        LUT4 (Prop_lut4_I1_O)        0.045     2.977 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.977    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountD[0]
    SLICE_X28Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.837     2.556    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X28Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/C
                         clock pessimism              0.000     2.556    
                         clock uncertainty            0.025     2.581    
    SLICE_X28Y102        FDCE (Hold_fdce_C_D)         0.091     2.672    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.306ns (12.177%)  route 2.209ns (87.823%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.209     2.970    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWDITMS
    SLICE_X14Y106        LUT3 (Prop_lut3_I2_O)        0.045     3.015 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[11]_i_1/O
                         net (fo=1, routed)           0.000     3.015    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[11]_i_1_n_0
    SLICE_X14Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X14Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[11]/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty            0.025     2.584    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.121     2.705    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 swdio
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             swclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.306ns (12.081%)  route 2.229ns (87.919%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    A13                                               0.000     0.500 r  swdio (INOUT)
                         net (fo=1, unset)            0.000     0.500    swdio_IOBUF_inst/IO
    A13                  IBUF (Prop_ibuf_I_O)         0.261     0.761 r  swdio_IOBUF_inst/IBUF/O
                         net (fo=68, routed)          2.229     2.990    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWDITMS
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.045     3.035 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[9]_i_1/O
                         net (fo=1, routed)           0.000     3.035    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[9]_i_1_n_0
    SLICE_X12Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.839     2.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X12Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[9]/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty            0.025     2.583    
    SLICE_X12Y107        FDCE (Hold_fdce_C_D)         0.121     2.704    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.513ns (12.331%)  route 3.645ns (87.669%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.073    
    R1                                                0.000    -0.073 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.073    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         0.457     0.384 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           2.926     3.310    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.056     3.366 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.719     4.086    U_reg_main/fpga_reset
    SLICE_X89Y140        FDRE                                         r  U_reg_main/reg_echo_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644    10.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.600    11.499    U_reg_main/CLK
    SLICE_X89Y140        FDRE                                         r  U_reg_main/reg_echo_reg[8]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.283    11.216    
    SLICE_X89Y140        FDRE (Setup_fdre_C_R)       -0.117    11.099    U_reg_main/reg_echo_reg[8]
  -------------------------------------------------------------------
                         required time                         11.099    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_usb_reg_main/isoutreg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.513ns (12.331%)  route 3.645ns (87.669%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.073    
    R1                                                0.000    -0.073 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.073    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         0.457     0.384 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           2.926     3.310    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.056     3.366 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.719     4.086    U_usb_reg_main/fpga_reset
    SLICE_X88Y140        FDRE                                         r  U_usb_reg_main/isoutreg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644    10.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.600    11.499    U_usb_reg_main/CLK
    SLICE_X88Y140        FDRE                                         r  U_usb_reg_main/isoutreg_reg[0]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.283    11.216    
    SLICE_X88Y140        FDRE (Setup_fdre_C_R)       -0.112    11.104    U_usb_reg_main/isoutreg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.104    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_usb_reg_main/isoutreg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.513ns (12.331%)  route 3.645ns (87.669%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.073    
    R1                                                0.000    -0.073 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.073    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         0.457     0.384 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           2.926     3.310    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.056     3.366 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.719     4.086    U_usb_reg_main/fpga_reset
    SLICE_X88Y140        FDRE                                         r  U_usb_reg_main/isoutreg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644    10.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.600    11.499    U_usb_reg_main/CLK
    SLICE_X88Y140        FDRE                                         r  U_usb_reg_main/isoutreg_reg[1]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.283    11.216    
    SLICE_X88Y140        FDRE (Setup_fdre_C_R)       -0.112    11.104    U_usb_reg_main/isoutreg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.104    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_usb_reg_main/isoutreg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.513ns (12.331%)  route 3.645ns (87.669%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.073    
    R1                                                0.000    -0.073 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.073    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         0.457     0.384 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           2.926     3.310    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.056     3.366 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.719     4.086    U_usb_reg_main/fpga_reset
    SLICE_X88Y140        FDRE                                         r  U_usb_reg_main/isoutreg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644    10.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.600    11.499    U_usb_reg_main/CLK
    SLICE_X88Y140        FDRE                                         r  U_usb_reg_main/isoutreg_reg[2]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.283    11.216    
    SLICE_X88Y140        FDRE (Setup_fdre_C_R)       -0.112    11.104    U_usb_reg_main/isoutreg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.104    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.513ns (12.473%)  route 3.598ns (87.527%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.073    
    R1                                                0.000    -0.073 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.073    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         0.457     0.384 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           2.926     3.310    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.056     3.366 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.672     4.038    U_reg_main/fpga_reset
    SLICE_X86Y139        FDRE                                         r  U_reg_main/reg_echo_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644    10.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.599    11.498    U_reg_main/CLK
    SLICE_X86Y139        FDRE                                         r  U_reg_main/reg_echo_reg[17]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.283    11.215    
    SLICE_X86Y139        FDRE (Setup_fdre_C_R)       -0.117    11.098    U_reg_main/reg_echo_reg[17]
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.513ns (12.473%)  route 3.598ns (87.527%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.073    
    R1                                                0.000    -0.073 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.073    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         0.457     0.384 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           2.926     3.310    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.056     3.366 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.672     4.038    U_reg_main/fpga_reset
    SLICE_X86Y139        FDRE                                         r  U_reg_main/reg_echo_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644    10.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.599    11.498    U_reg_main/CLK
    SLICE_X86Y139        FDRE                                         r  U_reg_main/reg_echo_reg[21]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.283    11.215    
    SLICE_X86Y139        FDRE (Setup_fdre_C_R)       -0.117    11.098    U_reg_main/reg_echo_reg[21]
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_target_reset_reg/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.513ns (12.480%)  route 3.596ns (87.520%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.073    
    R1                                                0.000    -0.073 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.073    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         0.457     0.384 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           2.926     3.310    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.056     3.366 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.670     4.036    U_reg_main/fpga_reset
    SLICE_X89Y137        FDRE                                         r  U_reg_main/reg_target_reset_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644    10.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.598    11.497    U_reg_main/CLK
    SLICE_X89Y137        FDRE                                         r  U_reg_main/reg_target_reset_reg/C
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.283    11.214    
    SLICE_X89Y137        FDRE (Setup_fdre_C_R)       -0.117    11.097    U_reg_main/reg_target_reset_reg
  -------------------------------------------------------------------
                         required time                         11.097    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_use_pll_reg/S
                            (rising edge-triggered cell FDSE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.513ns (12.480%)  route 3.596ns (87.520%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.073    
    R1                                                0.000    -0.073 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.073    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         0.457     0.384 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           2.926     3.310    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.056     3.366 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.670     4.036    U_reg_main/fpga_reset
    SLICE_X89Y137        FDSE                                         r  U_reg_main/reg_use_pll_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644    10.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.598    11.497    U_reg_main/CLK
    SLICE_X89Y137        FDSE                                         r  U_reg_main/reg_use_pll_reg/C
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.283    11.214    
    SLICE_X89Y137        FDSE (Setup_fdse_C_S)       -0.117    11.097    U_reg_main/reg_use_pll_reg
  -------------------------------------------------------------------
                         required time                         11.097    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.513ns (12.484%)  route 3.595ns (87.516%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.073    
    R1                                                0.000    -0.073 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.073    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         0.457     0.384 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           2.926     3.310    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.056     3.366 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.668     4.035    U_reg_main/fpga_reset
    SLICE_X87Y139        FDRE                                         r  U_reg_main/reg_echo_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644    10.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.599    11.498    U_reg_main/CLK
    SLICE_X87Y139        FDRE                                         r  U_reg_main/reg_echo_reg[1]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.283    11.215    
    SLICE_X87Y139        FDRE (Setup_fdre_C_R)       -0.117    11.098    U_reg_main/reg_echo_reg[1]
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.513ns (12.484%)  route 3.595ns (87.516%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.073    
    R1                                                0.000    -0.073 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.073    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         0.457     0.384 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           2.926     3.310    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.056     3.366 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.668     4.035    U_reg_main/fpga_reset
    SLICE_X87Y139        FDRE                                         r  U_reg_main/reg_echo_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    10.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644    10.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.599    11.498    U_reg_main/CLK
    SLICE_X87Y139        FDRE                                         r  U_reg_main/reg_echo_reg[2]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.283    11.215    
    SLICE_X87Y139        FDRE (Setup_fdre_C_R)       -0.117    11.098    U_reg_main/reg_echo_reg[2]
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  7.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.450ns (23.429%)  route 4.739ns (76.571%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        6.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.958    
    R1                                                0.000    -0.958 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.958    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         1.366     0.407 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           3.931     4.339    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.084     4.423 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.808     5.230    U_reg_main/fpga_reset
    SLICE_X87Y137        FDRE                                         r  U_reg_main/reg_echo_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.442     4.632    U_reg_main/CLK
    SLICE_X87Y137        FDRE                                         r  U_reg_main/reg_echo_reg[20]/C
                         clock pessimism              0.000     4.632    
                         clock uncertainty            0.283     4.916    
    SLICE_X87Y137        FDRE (Hold_fdre_C_R)        -0.022     4.894    U_reg_main/reg_echo_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           5.230    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.450ns (23.429%)  route 4.739ns (76.571%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        6.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.958    
    R1                                                0.000    -0.958 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.958    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         1.366     0.407 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           3.931     4.339    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.084     4.423 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.808     5.230    U_reg_main/fpga_reset
    SLICE_X87Y137        FDRE                                         r  U_reg_main/reg_echo_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.442     4.632    U_reg_main/CLK
    SLICE_X87Y137        FDRE                                         r  U_reg_main/reg_echo_reg[22]/C
                         clock pessimism              0.000     4.632    
                         clock uncertainty            0.283     4.916    
    SLICE_X87Y137        FDRE (Hold_fdre_C_R)        -0.022     4.894    U_reg_main/reg_echo_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           5.230    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.450ns (23.429%)  route 4.739ns (76.571%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        6.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.958    
    R1                                                0.000    -0.958 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.958    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         1.366     0.407 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           3.931     4.339    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.084     4.423 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.808     5.230    U_reg_main/fpga_reset
    SLICE_X87Y137        FDRE                                         r  U_reg_main/reg_echo_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.442     4.632    U_reg_main/CLK
    SLICE_X87Y137        FDRE                                         r  U_reg_main/reg_echo_reg[23]/C
                         clock pessimism              0.000     4.632    
                         clock uncertainty            0.283     4.916    
    SLICE_X87Y137        FDRE (Hold_fdre_C_R)        -0.022     4.894    U_reg_main/reg_echo_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           5.230    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.450ns (22.998%)  route 4.855ns (77.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        6.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.958    
    R1                                                0.000    -0.958 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.958    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         1.366     0.407 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           3.931     4.339    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.084     4.423 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.924     5.346    U_reg_main/fpga_reset
    SLICE_X88Y137        FDRE                                         r  U_reg_main/reg_echo_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.442     4.632    U_reg_main/CLK
    SLICE_X88Y137        FDRE                                         r  U_reg_main/reg_echo_reg[0]/C
                         clock pessimism              0.000     4.632    
                         clock uncertainty            0.283     4.916    
    SLICE_X88Y137        FDRE (Hold_fdre_C_R)         0.030     4.946    U_reg_main/reg_echo_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.946    
                         arrival time                           5.346    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.450ns (22.998%)  route 4.855ns (77.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        6.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.958    
    R1                                                0.000    -0.958 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.958    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         1.366     0.407 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           3.931     4.339    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.084     4.423 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.924     5.346    U_reg_main/fpga_reset
    SLICE_X88Y137        FDRE                                         r  U_reg_main/reg_echo_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.442     4.632    U_reg_main/CLK
    SLICE_X88Y137        FDRE                                         r  U_reg_main/reg_echo_reg[3]/C
                         clock pessimism              0.000     4.632    
                         clock uncertainty            0.283     4.916    
    SLICE_X88Y137        FDRE (Hold_fdre_C_R)         0.030     4.946    U_reg_main/reg_echo_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.946    
                         arrival time                           5.346    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.450ns (22.998%)  route 4.855ns (77.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        6.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.958    
    R1                                                0.000    -0.958 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.958    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         1.366     0.407 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           3.931     4.339    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.084     4.423 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.924     5.346    U_reg_main/fpga_reset
    SLICE_X88Y137        FDRE                                         r  U_reg_main/reg_echo_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.442     4.632    U_reg_main/CLK
    SLICE_X88Y137        FDRE                                         r  U_reg_main/reg_echo_reg[4]/C
                         clock pessimism              0.000     4.632    
                         clock uncertainty            0.283     4.916    
    SLICE_X88Y137        FDRE (Hold_fdre_C_R)         0.030     4.946    U_reg_main/reg_echo_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.946    
                         arrival time                           5.346    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.450ns (22.998%)  route 4.855ns (77.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        6.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.958    
    R1                                                0.000    -0.958 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.958    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         1.366     0.407 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           3.931     4.339    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.084     4.423 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.924     5.346    U_reg_main/fpga_reset
    SLICE_X88Y137        FDRE                                         r  U_reg_main/reg_echo_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.442     4.632    U_reg_main/CLK
    SLICE_X88Y137        FDRE                                         r  U_reg_main/reg_echo_reg[6]/C
                         clock pessimism              0.000     4.632    
                         clock uncertainty            0.283     4.916    
    SLICE_X88Y137        FDRE (Hold_fdre_C_R)         0.030     4.946    U_reg_main/reg_echo_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.946    
                         arrival time                           5.346    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.450ns (22.998%)  route 4.855ns (77.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        6.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.958    
    R1                                                0.000    -0.958 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.958    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         1.366     0.407 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           3.931     4.339    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.084     4.423 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.924     5.346    U_reg_main/fpga_reset
    SLICE_X88Y137        FDRE                                         r  U_reg_main/reg_echo_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.442     4.632    U_reg_main/CLK
    SLICE_X88Y137        FDRE                                         r  U_reg_main/reg_echo_reg[7]/C
                         clock pessimism              0.000     4.632    
                         clock uncertainty            0.283     4.916    
    SLICE_X88Y137        FDRE (Hold_fdre_C_R)         0.030     4.946    U_reg_main/reg_echo_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.946    
                         arrival time                           5.346    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 1.450ns (22.991%)  route 4.857ns (77.009%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        6.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.629ns
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.958    
    R1                                                0.000    -0.958 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.958    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         1.366     0.407 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           3.931     4.339    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.084     4.423 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.926     5.348    U_reg_main/fpga_reset
    SLICE_X88Y135        FDRE                                         r  U_reg_main/reg_echo_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.439     4.629    U_reg_main/CLK
    SLICE_X88Y135        FDRE                                         r  U_reg_main/reg_echo_reg[28]/C
                         clock pessimism              0.000     4.629    
                         clock uncertainty            0.283     4.913    
    SLICE_X88Y135        FDRE (Hold_fdre_C_R)         0.030     4.943    U_reg_main/reg_echo_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.943    
                         arrival time                           5.348    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 reset_pin_n
                            (input port clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_reg_main/reg_echo_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 1.450ns (23.085%)  route 4.831ns (76.915%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        6.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306     1.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    -1.458 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  0.500    -0.958    
    R1                                                0.000    -0.958 f  reset_pin_n (IN)
                         net (fo=0)                   0.000    -0.958    reset_pin_n
    R1                   IBUF (Prop_ibuf_I_O)         1.366     0.407 f  reset_pin_n_IBUF_inst/O
                         net (fo=2, routed)           3.931     4.339    U_reg_main/reset_pin_n_IBUF
    SLICE_X89Y131        LUT2 (Prop_lut2_I1_O)        0.084     4.423 r  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.900     5.323    U_reg_main/fpga_reset
    SLICE_X86Y138        FDRE                                         r  U_reg_main/reg_echo_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717     3.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.442     4.632    U_reg_main/CLK
    SLICE_X86Y138        FDRE                                         r  U_reg_main/reg_echo_reg[16]/C
                         clock pessimism              0.000     4.632    
                         clock uncertainty            0.283     4.916    
    SLICE_X86Y138        FDRE (Hold_fdre_C_R)        -0.022     4.894    U_reg_main/reg_echo_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           5.323    
  -------------------------------------------------------------------
                         slack                                  0.429    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       90.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.628ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_APBcurr_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 0.538ns (6.109%)  route 8.268ns (93.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 101.458 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.354     1.553    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X54Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDCE (Prop_fdce_C_Q)         0.433     1.986 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.716     2.702    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/int_poreset_n
    SLICE_X54Y142        LUT1 (Prop_lut1_I0_O)        0.105     2.807 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/opt_demc_trcena_i_2/O
                         net (fo=664, routed)         7.552    10.360    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg_0
    SLICE_X36Y89         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_APBcurr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.269   101.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y89         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_APBcurr_reg[0]/C
                         clock pessimism              0.010   101.468    
                         clock uncertainty           -0.149   101.318    
    SLICE_X36Y89         FDCE (Recov_fdce_C_CLR)     -0.331   100.987    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_APBcurr_reg[0]
  -------------------------------------------------------------------
                         required time                        100.987    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                 90.628    

Slack (MET) :             90.628ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_APBcurr_reg[3]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 0.538ns (6.109%)  route 8.268ns (93.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 101.458 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.354     1.553    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X54Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDCE (Prop_fdce_C_Q)         0.433     1.986 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.716     2.702    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/int_poreset_n
    SLICE_X54Y142        LUT1 (Prop_lut1_I0_O)        0.105     2.807 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/opt_demc_trcena_i_2/O
                         net (fo=664, routed)         7.552    10.360    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg_0
    SLICE_X36Y89         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_APBcurr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.269   101.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X36Y89         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_APBcurr_reg[3]/C
                         clock pessimism              0.010   101.468    
                         clock uncertainty           -0.149   101.318    
    SLICE_X36Y89         FDCE (Recov_fdce_C_CLR)     -0.331   100.987    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_APBcurr_reg[3]
  -------------------------------------------------------------------
                         required time                        100.987    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                 90.628    

Slack (MET) :             90.703ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[7]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 0.538ns (6.106%)  route 8.273ns (93.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.354     1.553    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X54Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDCE (Prop_fdce_C_Q)         0.433     1.986 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.547    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X54Y142        LUT3 (Prop_lut3_I0_O)        0.105     2.652 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=854, routed)         7.712    10.364    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/fault_divby0_held_ex_reg_3
    SLICE_X85Y90         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.349   101.538    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X85Y90         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[7]/C
                         clock pessimism              0.010   101.548    
                         clock uncertainty           -0.149   101.398    
    SLICE_X85Y90         FDCE (Recov_fdce_C_CLR)     -0.331   101.067    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[7]
  -------------------------------------------------------------------
                         required time                        101.067    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                 90.703    

Slack (MET) :             90.776ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[10]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 0.538ns (6.106%)  route 8.273ns (93.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.354     1.553    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X54Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDCE (Prop_fdce_C_Q)         0.433     1.986 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.547    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X54Y142        LUT3 (Prop_lut3_I0_O)        0.105     2.652 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=854, routed)         7.712    10.364    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/fault_divby0_held_ex_reg_3
    SLICE_X84Y90         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.349   101.538    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X84Y90         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[10]/C
                         clock pessimism              0.010   101.548    
                         clock uncertainty           -0.149   101.398    
    SLICE_X84Y90         FDCE (Recov_fdce_C_CLR)     -0.258   101.140    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[10]
  -------------------------------------------------------------------
                         required time                        101.140    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                 90.776    

Slack (MET) :             90.777ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 0.538ns (6.214%)  route 8.119ns (93.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 101.458 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.354     1.553    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X54Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDCE (Prop_fdce_C_Q)         0.433     1.986 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.716     2.702    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/int_poreset_n
    SLICE_X54Y142        LUT1 (Prop_lut1_I0_O)        0.105     2.807 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/opt_demc_trcena_i_2/O
                         net (fo=664, routed)         7.403    10.211    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[1]_6
    SLICE_X40Y94         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.269   101.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/HCLK
    SLICE_X40Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[3]/C
                         clock pessimism              0.010   101.468    
                         clock uncertainty           -0.149   101.318    
    SLICE_X40Y94         FDCE (Recov_fdce_C_CLR)     -0.331   100.987    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        100.987    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                 90.777    

Slack (MET) :             90.838ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[20]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 0.538ns (6.203%)  route 8.135ns (93.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 101.535 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.354     1.553    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X54Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDCE (Prop_fdce_C_Q)         0.433     1.986 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.547    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X54Y142        LUT3 (Prop_lut3_I0_O)        0.105     2.652 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=854, routed)         7.574    10.227    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/fault_divby0_held_ex_reg_3
    SLICE_X82Y86         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.346   101.535    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X82Y86         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[20]/C
                         clock pessimism              0.010   101.545    
                         clock uncertainty           -0.149   101.395    
    SLICE_X82Y86         FDCE (Recov_fdce_C_CLR)     -0.331   101.064    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[20]
  -------------------------------------------------------------------
                         required time                        101.064    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                 90.838    

Slack (MET) :             90.885ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.538ns (6.293%)  route 8.011ns (93.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 101.458 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.354     1.553    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X54Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDCE (Prop_fdce_C_Q)         0.433     1.986 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.716     2.702    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/int_poreset_n
    SLICE_X54Y142        LUT1 (Prop_lut1_I0_O)        0.105     2.807 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/opt_demc_trcena_i_2/O
                         net (fo=664, routed)         7.295    10.102    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[1]_6
    SLICE_X40Y93         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.269   101.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/HCLK
    SLICE_X40Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[0]/C
                         clock pessimism              0.010   101.468    
                         clock uncertainty           -0.149   101.318    
    SLICE_X40Y93         FDCE (Recov_fdce_C_CLR)     -0.331   100.987    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        100.987    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                 90.885    

Slack (MET) :             90.885ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.538ns (6.293%)  route 8.011ns (93.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 101.458 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.354     1.553    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X54Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDCE (Prop_fdce_C_Q)         0.433     1.986 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.716     2.702    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/int_poreset_n
    SLICE_X54Y142        LUT1 (Prop_lut1_I0_O)        0.105     2.807 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/opt_demc_trcena_i_2/O
                         net (fo=664, routed)         7.295    10.102    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[1]_6
    SLICE_X40Y93         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.269   101.458    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/HCLK
    SLICE_X40Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[2]/C
                         clock pessimism              0.010   101.468    
                         clock uncertainty           -0.149   101.318    
    SLICE_X40Y93         FDCE (Recov_fdce_C_CLR)     -0.331   100.987    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        100.987    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                 90.885    

Slack (MET) :             90.890ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[6]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 0.538ns (6.238%)  route 8.087ns (93.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 101.539 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.354     1.553    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X54Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDCE (Prop_fdce_C_Q)         0.433     1.986 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.547    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X54Y142        LUT3 (Prop_lut3_I0_O)        0.105     2.652 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=854, routed)         7.526    10.178    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/fault_divby0_held_ex_reg_3
    SLICE_X85Y92         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.350   101.539    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X85Y92         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[6]/C
                         clock pessimism              0.010   101.549    
                         clock uncertainty           -0.149   101.399    
    SLICE_X85Y92         FDCE (Recov_fdce_C_CLR)     -0.331   101.068    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[6]
  -------------------------------------------------------------------
                         required time                        101.068    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                 90.890    

Slack (MET) :             90.947ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk rise@100.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 0.538ns (6.282%)  route 8.027ns (93.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 101.536 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.354     1.553    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X54Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDCE (Prop_fdce_C_Q)         0.433     1.986 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.561     2.547    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X54Y142        LUT3 (Prop_lut3_I0_O)        0.105     2.652 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=854, routed)         7.465    10.118    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/fault_divby0_held_ex_reg_3
    SLICE_X82Y87         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.347   101.536    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X82Y87         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[1]/C
                         clock pessimism              0.010   101.546    
                         clock uncertainty           -0.149   101.396    
    SLICE_X82Y87         FDCE (Recov_fdce_C_CLR)     -0.331   101.065    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_alu_ctl_ex_reg[1]
  -------------------------------------------------------------------
                         required time                        101.065    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                 90.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.164ns (27.349%)  route 0.436ns (72.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.559     0.615    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X58Y83         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.779 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         0.436     1.214    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETn
    SLICE_X49Y84         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.829     0.891    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X49Y84         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[0]/C
                         clock pessimism             -0.011     0.880    
    SLICE_X49Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.788    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.587%)  route 0.250ns (60.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.559     0.615    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X58Y83         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.779 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         0.250     1.029    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETn
    SLICE_X54Y84         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.826     0.888    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X54Y84         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg/C
                         clock pessimism             -0.240     0.648    
    SLICE_X54Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/BRespWait_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.587%)  route 0.250ns (60.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.559     0.615    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X58Y83         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.779 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         0.250     1.029    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETn
    SLICE_X54Y84         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/BRespWait_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.826     0.888    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X54Y84         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/BRespWait_reg/C
                         clock pessimism             -0.240     0.648    
    SLICE_X54Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/BRespWait_reg
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.587%)  route 0.250ns (60.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.559     0.615    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X58Y83         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.779 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         0.250     1.029    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETn
    SLICE_X54Y84         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.826     0.888    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X54Y84         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_reg/C
                         clock pessimism             -0.240     0.648    
    SLICE_X54Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_reg
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_scb_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.012%)  route 0.444ns (67.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.560     0.616    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X56Y141        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDPE (Prop_fdpe_C_Q)         0.164     0.780 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           0.166     0.946    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X54Y142        LUT3 (Prop_lut3_I0_O)        0.045     0.991 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         0.277     1.269    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[0]_0
    SLICE_X46Y146        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_scb_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.832     0.895    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/HCLK
    SLICE_X46Y146        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_scb_reg[0]/C
                         clock pessimism             -0.011     0.884    
    SLICE_X46Y146        FDCE (Remov_fdce_C_CLR)     -0.067     0.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_scb_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_scb_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.012%)  route 0.444ns (67.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.560     0.616    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X56Y141        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDPE (Prop_fdpe_C_Q)         0.164     0.780 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           0.166     0.946    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X54Y142        LUT3 (Prop_lut3_I0_O)        0.045     0.991 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         0.277     1.269    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[0]_0
    SLICE_X46Y146        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_scb_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.832     0.895    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/HCLK
    SLICE_X46Y146        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_scb_reg[1]/C
                         clock pessimism             -0.011     0.884    
    SLICE_X46Y146        FDCE (Remov_fdce_C_CLR)     -0.067     0.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_scb_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.012%)  route 0.444ns (67.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.560     0.616    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X56Y141        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDPE (Prop_fdpe_C_Q)         0.164     0.780 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           0.166     0.946    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X54Y142        LUT3 (Prop_lut3_I0_O)        0.045     0.991 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         0.277     1.269    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[0]_0
    SLICE_X46Y146        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.832     0.895    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/HCLK
    SLICE_X46Y146        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[0]/C
                         clock pessimism             -0.011     0.884    
    SLICE_X46Y146        FDCE (Remov_fdce_C_CLR)     -0.067     0.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.012%)  route 0.444ns (67.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.560     0.616    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X56Y141        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDPE (Prop_fdpe_C_Q)         0.164     0.780 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           0.166     0.946    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X54Y142        LUT3 (Prop_lut3_I0_O)        0.045     0.991 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         0.277     1.269    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[0]_0
    SLICE_X46Y146        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.832     0.895    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/HCLK
    SLICE_X46Y146        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[1]/C
                         clock pessimism             -0.011     0.884    
    SLICE_X46Y146        FDCE (Remov_fdce_C_CLR)     -0.067     0.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.012%)  route 0.444ns (67.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.560     0.616    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X56Y141        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDPE (Prop_fdpe_C_Q)         0.164     0.780 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           0.166     0.946    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X54Y142        LUT3 (Prop_lut3_I0_O)        0.045     0.991 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         0.277     1.269    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[0]_0
    SLICE_X46Y146        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.832     0.895    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/HCLK
    SLICE_X46Y146        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[2]/C
                         clock pessimism             -0.011     0.884    
    SLICE_X46Y146        FDCE (Remov_fdce_C_CLR)     -0.067     0.817    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/region_attrs_tex_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[11]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.164ns (26.140%)  route 0.463ns (73.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.559     0.615    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X58Y83         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.779 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         0.463     1.242    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETn
    SLICE_X44Y86         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.831     0.893    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X44Y86         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[11]/C
                         clock pessimism             -0.011     0.882    
    SLICE_X44Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.790    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.452    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usb_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@100.000ns - usb_clk rise@90.000ns)
  Data Path Delay:        2.740ns  (logic 0.484ns (17.664%)  route 2.256ns (82.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 101.541 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 94.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   90.000    90.000 r  
    F5                                                0.000    90.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    90.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    91.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717    93.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    93.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.439    94.629    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.379    95.008 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.468    95.476    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.105    95.581 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          1.788    97.369    fpga_reset
    SLICE_X88Y98         FDCE                                         f  count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.352   101.541    ext_clock_OBUF
    SLICE_X88Y98         FDCE                                         r  count_reg[12]/C
                         clock pessimism              0.000   101.541    
                         clock uncertainty           -0.283   101.257    
    SLICE_X88Y98         FDCE (Recov_fdce_C_CLR)     -0.258   100.999    count_reg[12]
  -------------------------------------------------------------------
                         required time                        100.999    
                         arrival time                         -97.369    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@100.000ns - usb_clk rise@90.000ns)
  Data Path Delay:        2.740ns  (logic 0.484ns (17.664%)  route 2.256ns (82.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 101.541 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 94.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   90.000    90.000 r  
    F5                                                0.000    90.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    90.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    91.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717    93.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    93.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.439    94.629    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.379    95.008 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.468    95.476    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.105    95.581 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          1.788    97.369    fpga_reset
    SLICE_X88Y98         FDCE                                         f  count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.352   101.541    ext_clock_OBUF
    SLICE_X88Y98         FDCE                                         r  count_reg[13]/C
                         clock pessimism              0.000   101.541    
                         clock uncertainty           -0.283   101.257    
    SLICE_X88Y98         FDCE (Recov_fdce_C_CLR)     -0.258   100.999    count_reg[13]
  -------------------------------------------------------------------
                         required time                        100.999    
                         arrival time                         -97.369    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@100.000ns - usb_clk rise@90.000ns)
  Data Path Delay:        2.740ns  (logic 0.484ns (17.664%)  route 2.256ns (82.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 101.541 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 94.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   90.000    90.000 r  
    F5                                                0.000    90.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    90.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    91.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717    93.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    93.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.439    94.629    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.379    95.008 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.468    95.476    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.105    95.581 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          1.788    97.369    fpga_reset
    SLICE_X88Y98         FDCE                                         f  count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.352   101.541    ext_clock_OBUF
    SLICE_X88Y98         FDCE                                         r  count_reg[14]/C
                         clock pessimism              0.000   101.541    
                         clock uncertainty           -0.283   101.257    
    SLICE_X88Y98         FDCE (Recov_fdce_C_CLR)     -0.258   100.999    count_reg[14]
  -------------------------------------------------------------------
                         required time                        100.999    
                         arrival time                         -97.369    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@100.000ns - usb_clk rise@90.000ns)
  Data Path Delay:        2.740ns  (logic 0.484ns (17.664%)  route 2.256ns (82.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 101.541 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 94.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   90.000    90.000 r  
    F5                                                0.000    90.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    90.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    91.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717    93.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    93.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.439    94.629    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.379    95.008 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.468    95.476    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.105    95.581 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          1.788    97.369    fpga_reset
    SLICE_X88Y98         FDCE                                         f  count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.352   101.541    ext_clock_OBUF
    SLICE_X88Y98         FDCE                                         r  count_reg[15]/C
                         clock pessimism              0.000   101.541    
                         clock uncertainty           -0.283   101.257    
    SLICE_X88Y98         FDCE (Recov_fdce_C_CLR)     -0.258   100.999    count_reg[15]
  -------------------------------------------------------------------
                         required time                        100.999    
                         arrival time                         -97.369    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@100.000ns - usb_clk rise@90.000ns)
  Data Path Delay:        2.726ns  (logic 0.484ns (17.758%)  route 2.242ns (82.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 101.541 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 94.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   90.000    90.000 r  
    F5                                                0.000    90.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    90.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    91.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717    93.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    93.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.439    94.629    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.379    95.008 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.468    95.476    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.105    95.581 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          1.774    97.355    fpga_reset
    SLICE_X88Y97         FDCE                                         f  count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.352   101.541    ext_clock_OBUF
    SLICE_X88Y97         FDCE                                         r  count_reg[10]/C
                         clock pessimism              0.000   101.541    
                         clock uncertainty           -0.283   101.257    
    SLICE_X88Y97         FDCE (Recov_fdce_C_CLR)     -0.258   100.999    count_reg[10]
  -------------------------------------------------------------------
                         required time                        100.999    
                         arrival time                         -97.355    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@100.000ns - usb_clk rise@90.000ns)
  Data Path Delay:        2.726ns  (logic 0.484ns (17.758%)  route 2.242ns (82.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 101.541 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 94.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   90.000    90.000 r  
    F5                                                0.000    90.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    90.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    91.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717    93.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    93.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.439    94.629    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.379    95.008 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.468    95.476    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.105    95.581 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          1.774    97.355    fpga_reset
    SLICE_X88Y97         FDCE                                         f  count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.352   101.541    ext_clock_OBUF
    SLICE_X88Y97         FDCE                                         r  count_reg[11]/C
                         clock pessimism              0.000   101.541    
                         clock uncertainty           -0.283   101.257    
    SLICE_X88Y97         FDCE (Recov_fdce_C_CLR)     -0.258   100.999    count_reg[11]
  -------------------------------------------------------------------
                         required time                        100.999    
                         arrival time                         -97.355    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@100.000ns - usb_clk rise@90.000ns)
  Data Path Delay:        2.726ns  (logic 0.484ns (17.758%)  route 2.242ns (82.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 101.541 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 94.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   90.000    90.000 r  
    F5                                                0.000    90.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    90.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    91.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717    93.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    93.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.439    94.629    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.379    95.008 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.468    95.476    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.105    95.581 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          1.774    97.355    fpga_reset
    SLICE_X88Y97         FDCE                                         f  count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.352   101.541    ext_clock_OBUF
    SLICE_X88Y97         FDCE                                         r  count_reg[8]/C
                         clock pessimism              0.000   101.541    
                         clock uncertainty           -0.283   101.257    
    SLICE_X88Y97         FDCE (Recov_fdce_C_CLR)     -0.258   100.999    count_reg[8]
  -------------------------------------------------------------------
                         required time                        100.999    
                         arrival time                         -97.355    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@100.000ns - usb_clk rise@90.000ns)
  Data Path Delay:        2.726ns  (logic 0.484ns (17.758%)  route 2.242ns (82.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 101.541 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 94.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   90.000    90.000 r  
    F5                                                0.000    90.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    90.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    91.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717    93.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    93.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.439    94.629    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.379    95.008 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.468    95.476    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.105    95.581 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          1.774    97.355    fpga_reset
    SLICE_X88Y97         FDCE                                         f  count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.352   101.541    ext_clock_OBUF
    SLICE_X88Y97         FDCE                                         r  count_reg[9]/C
                         clock pessimism              0.000   101.541    
                         clock uncertainty           -0.283   101.257    
    SLICE_X88Y97         FDCE (Recov_fdce_C_CLR)     -0.258   100.999    count_reg[9]
  -------------------------------------------------------------------
                         required time                        100.999    
                         arrival time                         -97.355    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@100.000ns - usb_clk rise@90.000ns)
  Data Path Delay:        2.663ns  (logic 0.484ns (18.178%)  route 2.179ns (81.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 101.541 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 94.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   90.000    90.000 r  
    F5                                                0.000    90.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    90.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    91.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717    93.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    93.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.439    94.629    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.379    95.008 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.468    95.476    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.105    95.581 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          1.711    97.292    fpga_reset
    SLICE_X88Y96         FDCE                                         f  count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.352   101.541    ext_clock_OBUF
    SLICE_X88Y96         FDCE                                         r  count_reg[4]/C
                         clock pessimism              0.000   101.541    
                         clock uncertainty           -0.283   101.257    
    SLICE_X88Y96         FDCE (Recov_fdce_C_CLR)     -0.258   100.999    count_reg[4]
  -------------------------------------------------------------------
                         required time                        100.999    
                         arrival time                         -97.292    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@100.000ns - usb_clk rise@90.000ns)
  Data Path Delay:        2.663ns  (logic 0.484ns (18.178%)  route 2.179ns (81.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 101.541 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 94.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   90.000    90.000 r  
    F5                                                0.000    90.000 r  USB_clk (IN)
                         net (fo=0)                   0.000    90.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    91.392 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.717    93.109    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    93.190 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          1.439    94.629    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.379    95.008 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.468    95.476    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.105    95.581 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          1.711    97.292    fpga_reset
    SLICE_X88Y96         FDCE                                         f  count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000   100.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.306   101.306    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    98.542 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.381    99.923    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   100.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112   100.112    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077   100.189 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.352   101.541    ext_clock_OBUF
    SLICE_X88Y96         FDCE                                         r  count_reg[5]/C
                         clock pessimism              0.000   101.541    
                         clock uncertainty           -0.283   101.257    
    SLICE_X88Y96         FDCE (Recov_fdce_C_CLR)     -0.258   100.999    count_reg[5]
  -------------------------------------------------------------------
                         required time                        100.999    
                         arrival time                         -97.292    
  -------------------------------------------------------------------
                         slack                                  3.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.274%)  route 0.779ns (80.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.496    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141     1.637 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.220     1.857    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.045     1.902 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.559     2.461    fpga_reset
    SLICE_X88Y95         FDCE                                         f  count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.877     0.939    ext_clock_OBUF
    SLICE_X88Y95         FDCE                                         r  count_reg[0]/C
                         clock pessimism              0.000     0.939    
                         clock uncertainty            0.283     1.222    
    SLICE_X88Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.155    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.274%)  route 0.779ns (80.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.496    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141     1.637 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.220     1.857    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.045     1.902 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.559     2.461    fpga_reset
    SLICE_X88Y95         FDCE                                         f  count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.877     0.939    ext_clock_OBUF
    SLICE_X88Y95         FDCE                                         r  count_reg[1]/C
                         clock pessimism              0.000     0.939    
                         clock uncertainty            0.283     1.222    
    SLICE_X88Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.155    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.274%)  route 0.779ns (80.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.496    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141     1.637 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.220     1.857    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.045     1.902 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.559     2.461    fpga_reset
    SLICE_X88Y95         FDCE                                         f  count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.877     0.939    ext_clock_OBUF
    SLICE_X88Y95         FDCE                                         r  count_reg[2]/C
                         clock pessimism              0.000     0.939    
                         clock uncertainty            0.283     1.222    
    SLICE_X88Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.155    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.274%)  route 0.779ns (80.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.496    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141     1.637 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.220     1.857    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.045     1.902 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.559     2.461    fpga_reset
    SLICE_X88Y95         FDCE                                         f  count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.877     0.939    ext_clock_OBUF
    SLICE_X88Y95         FDCE                                         r  count_reg[3]/C
                         clock pessimism              0.000     0.939    
                         clock uncertainty            0.283     1.222    
    SLICE_X88Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.155    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.530ns  (arrival time - required time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.186ns (15.651%)  route 1.002ns (84.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.496    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141     1.637 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.220     1.857    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.045     1.902 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.783     2.684    fpga_reset
    SLICE_X88Y100        FDCE                                         f  count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.875     0.938    ext_clock_OBUF
    SLICE_X88Y100        FDCE                                         r  count_reg[20]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.283     1.221    
    SLICE_X88Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.154    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.530ns  (arrival time - required time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.186ns (15.651%)  route 1.002ns (84.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.496    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141     1.637 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.220     1.857    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.045     1.902 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.783     2.684    fpga_reset
    SLICE_X88Y100        FDCE                                         f  count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.875     0.938    ext_clock_OBUF
    SLICE_X88Y100        FDCE                                         r  count_reg[21]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.283     1.221    
    SLICE_X88Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.154    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.530ns  (arrival time - required time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.186ns (15.651%)  route 1.002ns (84.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.496    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141     1.637 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.220     1.857    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.045     1.902 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.783     2.684    fpga_reset
    SLICE_X88Y100        FDCE                                         f  count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.875     0.938    ext_clock_OBUF
    SLICE_X88Y100        FDCE                                         r  count_reg[22]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.283     1.221    
    SLICE_X88Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.154    count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.219%)  route 1.036ns (84.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.496    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141     1.637 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.220     1.857    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.045     1.902 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.816     2.718    fpga_reset
    SLICE_X88Y99         FDCE                                         f  count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.878     0.940    ext_clock_OBUF
    SLICE_X88Y99         FDCE                                         r  count_reg[16]/C
                         clock pessimism              0.000     0.940    
                         clock uncertainty            0.283     1.223    
    SLICE_X88Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.156    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.219%)  route 1.036ns (84.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.496    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141     1.637 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.220     1.857    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.045     1.902 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.816     2.718    fpga_reset
    SLICE_X88Y99         FDCE                                         f  count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.878     0.940    ext_clock_OBUF
    SLICE_X88Y99         FDCE                                         r  count_reg[17]/C
                         clock pessimism              0.000     0.940    
                         clock uncertainty            0.283     1.223    
    SLICE_X88Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.156    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 U_reg_main/reg_fpga_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.219%)  route 1.036ns (84.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  USB_clk (IN)
                         net (fo=0)                   0.000     0.000    USB_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.644     0.873    clk_usb_buf
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clk_usb_buf_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.496    U_reg_main/CLK
    SLICE_X89Y135        FDRE                                         r  U_reg_main/reg_fpga_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141     1.637 f  U_reg_main/reg_fpga_reset_reg/Q
                         net (fo=3, routed)           0.220     1.857    U_reg_main/reg_fpga_reset
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.045     1.902 f  U_reg_main/isoutreg[2]_i_1/O
                         net (fo=60, routed)          0.816     2.718    fpga_reset
    SLICE_X88Y99         FDCE                                         f  count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.828     0.828    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -0.029    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     0.033    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.062 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.878     0.940    ext_clock_OBUF
    SLICE_X88Y99         FDCE                                         r  count_reg[18]/C
                         clock pessimism              0.000     0.940    
                         clock uncertainty            0.283     1.223    
    SLICE_X88Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.156    count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  1.562    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  swclk

Setup :            0  Failing Endpoints,  Worst Slack       17.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.129ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.433ns (8.240%)  route 4.822ns (91.760%))
  Logic Levels:           0  
  Clock Path Skew:        2.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns = ( 24.561 - 20.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.364     1.563    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X58Y83         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.433     1.996 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         4.822     6.818    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X33Y131        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.248    24.561    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
                         clock pessimism              0.000    24.561    
                         clock uncertainty           -0.283    24.278    
    SLICE_X33Y131        FDCE (Recov_fdce_C_CLR)     -0.331    23.947    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg
  -------------------------------------------------------------------
                         required time                         23.947    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                 17.129    

Slack (MET) :             17.129ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.433ns (8.240%)  route 4.822ns (91.760%))
  Logic Levels:           0  
  Clock Path Skew:        2.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns = ( 24.561 - 20.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           1.412     1.412    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -1.530 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.449    -0.081    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     0.118    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     0.199 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        1.364     1.563    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X58Y83         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.433     1.996 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         4.822     6.818    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X33Y131        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.248    24.561    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                         clock pessimism              0.000    24.561    
                         clock uncertainty           -0.283    24.278    
    SLICE_X33Y131        FDCE (Recov_fdce_C_CLR)     -0.331    23.947    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg
  -------------------------------------------------------------------
                         required time                         23.947    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                 17.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.164ns (6.459%)  route 2.375ns (93.541%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.559     0.615    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X58Y83         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.779 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         2.375     3.154    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X33Y131        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.827     2.546    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
                         clock pessimism              0.000     2.546    
                         clock uncertainty            0.283     2.830    
    SLICE_X33Y131        FDCE (Remov_fdce_C_CLR)     -0.092     2.738    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.164ns (6.459%)  route 2.375ns (93.541%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  U_clk_select/U_clk_sel1/O
                         net (fo=2, routed)           0.559     0.559    U_clk_select/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  U_clk_select/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -0.026    U_clk_select/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  U_clk_select/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     0.030    U_clk_select/sys_clock_pll
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.056 r  U_clk_select/U_clk_sel2/O
                         net (fo=4973, routed)        0.559     0.615    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X58Y83         FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.779 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         2.375     3.154    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg_0
    SLICE_X33Y131        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.827     2.546    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                         clock pessimism              0.000     2.546    
                         clock uncertainty            0.283     2.830    
    SLICE_X33Y131        FDCE (Remov_fdce_C_CLR)     -0.092     2.738    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  slow_out_clk
  To Clock:  swclk

Setup :            0  Failing Endpoints,  Worst Slack       17.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.148ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[15]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 1.533ns (23.336%)  route 5.037ns (76.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 24.574 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           2.038     3.967    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.105     4.072 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.999     7.070    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X13Y108        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.261    24.574    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X13Y108        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[15]/C
                         clock pessimism              0.000    24.574    
                         clock uncertainty           -0.025    24.549    
    SLICE_X13Y108        FDCE (Recov_fdce_C_CLR)     -0.331    24.218    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[15]
  -------------------------------------------------------------------
                         required time                         24.218    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                 17.148    

Slack (MET) :             17.148ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 1.533ns (23.336%)  route 5.037ns (76.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 24.574 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           2.038     3.967    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.105     4.072 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.999     7.070    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X13Y108        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.261    24.574    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X13Y108        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]/C
                         clock pessimism              0.000    24.574    
                         clock uncertainty           -0.025    24.549    
    SLICE_X13Y108        FDCE (Recov_fdce_C_CLR)     -0.331    24.218    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]
  -------------------------------------------------------------------
                         required time                         24.218    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                 17.148    

Slack (MET) :             17.148ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 1.533ns (23.336%)  route 5.037ns (76.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 24.574 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           2.038     3.967    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.105     4.072 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.999     7.070    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X13Y108        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.261    24.574    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X13Y108        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]/C
                         clock pessimism              0.000    24.574    
                         clock uncertainty           -0.025    24.549    
    SLICE_X13Y108        FDCE (Recov_fdce_C_CLR)     -0.331    24.218    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]
  -------------------------------------------------------------------
                         required time                         24.218    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                 17.148    

Slack (MET) :             17.187ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/PRE
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 1.533ns (23.336%)  route 5.037ns (76.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 24.574 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           2.038     3.967    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.105     4.072 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.999     7.070    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X12Y108        FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.261    24.574    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X12Y108        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/C
                         clock pessimism              0.000    24.574    
                         clock uncertainty           -0.025    24.549    
    SLICE_X12Y108        FDPE (Recov_fdpe_C_PRE)     -0.292    24.257    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]
  -------------------------------------------------------------------
                         required time                         24.257    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                 17.187    

Slack (MET) :             17.260ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 1.533ns (23.737%)  route 4.926ns (76.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 24.575 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           2.038     3.967    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.105     4.072 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.888     6.959    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X13Y107        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.262    24.575    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X13Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]/C
                         clock pessimism              0.000    24.575    
                         clock uncertainty           -0.025    24.550    
    SLICE_X13Y107        FDCE (Recov_fdce_C_CLR)     -0.331    24.219    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                 17.260    

Slack (MET) :             17.260ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 1.533ns (23.737%)  route 4.926ns (76.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 24.575 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           2.038     3.967    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.105     4.072 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.888     6.959    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X13Y107        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.262    24.575    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X13Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/C
                         clock pessimism              0.000    24.575    
                         clock uncertainty           -0.025    24.550    
    SLICE_X13Y107        FDCE (Recov_fdce_C_CLR)     -0.331    24.219    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                 17.260    

Slack (MET) :             17.260ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 1.533ns (23.737%)  route 4.926ns (76.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 24.575 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           2.038     3.967    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.105     4.072 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.888     6.959    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X13Y107        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.262    24.575    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X13Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]/C
                         clock pessimism              0.000    24.575    
                         clock uncertainty           -0.025    24.550    
    SLICE_X13Y107        FDCE (Recov_fdce_C_CLR)     -0.331    24.219    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                 17.260    

Slack (MET) :             17.298ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[0]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.533ns (23.877%)  route 4.888ns (76.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 24.575 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           2.038     3.967    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.105     4.072 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.850     6.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X15Y107        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.262    24.575    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X15Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[0]/C
                         clock pessimism              0.000    24.575    
                         clock uncertainty           -0.025    24.550    
    SLICE_X15Y107        FDCE (Recov_fdce_C_CLR)     -0.331    24.219    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[0]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                 17.298    

Slack (MET) :             17.298ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[1]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.533ns (23.877%)  route 4.888ns (76.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 24.575 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           2.038     3.967    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.105     4.072 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.850     6.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X15Y107        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.262    24.575    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X15Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[1]/C
                         clock pessimism              0.000    24.575    
                         clock uncertainty           -0.025    24.550    
    SLICE_X15Y107        FDCE (Recov_fdce_C_CLR)     -0.331    24.219    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[1]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                 17.298    

Slack (MET) :             17.298ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[2]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.533ns (23.877%)  route 4.888ns (76.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 24.575 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         1.428     1.928 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           2.038     3.967    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.105     4.072 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          2.850     6.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X15Y107        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.262    24.575    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X15Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[2]/C
                         clock pessimism              0.000    24.575    
                         clock uncertainty           -0.025    24.550    
    SLICE_X15Y107        FDCE (Recov_fdce_C_CLR)     -0.331    24.219    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[2]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                 17.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[10]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.310ns (11.582%)  route 2.366ns (88.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.673    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.457     3.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X14Y106        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X14Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[10]/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty            0.025     2.584    
    SLICE_X14Y106        FDCE (Remov_fdce_C_CLR)     -0.067     2.517    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[11]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.310ns (11.582%)  route 2.366ns (88.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.673    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.457     3.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X14Y106        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X14Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[11]/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty            0.025     2.584    
    SLICE_X14Y106        FDCE (Remov_fdce_C_CLR)     -0.067     2.517    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[12]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.310ns (11.582%)  route 2.366ns (88.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.673    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.457     3.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X14Y106        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X14Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[12]/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty            0.025     2.584    
    SLICE_X14Y106        FDCE (Remov_fdce_C_CLR)     -0.067     2.517    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[13]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.310ns (11.582%)  route 2.366ns (88.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.673    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.457     3.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X14Y106        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X14Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[13]/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty            0.025     2.584    
    SLICE_X14Y106        FDCE (Remov_fdce_C_CLR)     -0.067     2.517    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[7]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.310ns (11.551%)  route 2.373ns (88.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.673    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.465     3.183    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X12Y106        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X12Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[7]/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty            0.025     2.584    
    SLICE_X12Y106        FDCE (Remov_fdce_C_CLR)     -0.067     2.517    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.310ns (11.582%)  route 2.366ns (88.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.673    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.457     3.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X15Y106        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X15Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty            0.025     2.584    
    SLICE_X15Y106        FDCE (Remov_fdce_C_CLR)     -0.092     2.492    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/PRE
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.310ns (11.582%)  route 2.366ns (88.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.673    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.457     3.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X15Y106        FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X15Y106        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty            0.025     2.584    
    SLICE_X15Y106        FDPE (Remov_fdpe_C_PRE)     -0.095     2.489    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[2]/PRE
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.310ns (11.582%)  route 2.366ns (88.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.673    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.457     3.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X15Y106        FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X15Y106        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[2]/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty            0.025     2.584    
    SLICE_X15Y106        FDPE (Remov_fdpe_C_PRE)     -0.095     2.489    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[3]/PRE
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.310ns (11.582%)  route 2.366ns (88.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.673    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.457     3.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X15Y106        FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X15Y106        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[3]/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty            0.025     2.584    
    SLICE_X15Y106        FDPE (Remov_fdpe_C_PRE)     -0.095     2.489    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 nTRST
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[5]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.310ns (11.551%)  route 2.373ns (88.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    C14                                               0.000     0.500 r  nTRST (IN)
                         net (fo=0)                   0.000     0.500    nTRST
    C14                  IBUF (Prop_ibuf_I_O)         0.265     0.765 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.673    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X8Y134         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          1.465     3.183    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X13Y106        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X13Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[5]/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty            0.025     2.584    
    SLICE_X13Y106        FDCE (Remov_fdce_C_CLR)     -0.092     2.492    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.690    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  swclk
  To Clock:  swclk

Setup :            0  Failing Endpoints,  Worst Slack        6.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.834ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (swclk fall@10.000ns - swclk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.502ns (18.847%)  route 2.161ns (81.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 14.632 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.355     5.057    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.379     5.436 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.506     5.941    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.123     6.064 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         1.656     7.720    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X0Y128         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk fall edge)     10.000    10.000 f  
    B15                                               0.000    10.000 f  swclk (IN)
                         net (fo=0)                   0.000    10.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    11.355 f  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    13.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    13.313 f  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.319    14.632    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X0Y128         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/C  (IS_INVERTED)
                         clock pessimism              0.453    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X0Y128         FDCE (Recov_fdce_C_CLR)     -0.496    14.554    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  6.834    

Slack (MET) :             15.320ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[1]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.502ns (12.365%)  route 3.558ns (87.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.355     5.057    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.379     5.436 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.506     5.941    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.123     6.064 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.052     9.116    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X39Y94         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    24.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X39Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[1]/C
                         clock pessimism              0.388    24.972    
                         clock uncertainty           -0.035    24.937    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.500    24.437    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         24.437    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                 15.320    

Slack (MET) :             15.320ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[22]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.502ns (12.365%)  route 3.558ns (87.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.355     5.057    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.379     5.436 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.506     5.941    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.123     6.064 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.052     9.116    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X39Y94         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    24.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X39Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[22]/C
                         clock pessimism              0.388    24.972    
                         clock uncertainty           -0.035    24.937    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.500    24.437    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[22]
  -------------------------------------------------------------------
                         required time                         24.437    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                 15.320    

Slack (MET) :             15.320ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[23]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.502ns (12.365%)  route 3.558ns (87.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.355     5.057    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.379     5.436 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.506     5.941    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.123     6.064 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.052     9.116    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X39Y94         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    24.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X39Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[23]/C
                         clock pessimism              0.388    24.972    
                         clock uncertainty           -0.035    24.937    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.500    24.437    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[23]
  -------------------------------------------------------------------
                         required time                         24.437    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                 15.320    

Slack (MET) :             15.320ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[5]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.502ns (12.365%)  route 3.558ns (87.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.355     5.057    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.379     5.436 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.506     5.941    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.123     6.064 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.052     9.116    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X39Y94         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    24.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X39Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[5]/C
                         clock pessimism              0.388    24.972    
                         clock uncertainty           -0.035    24.937    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.500    24.437    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                         24.437    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                 15.320    

Slack (MET) :             15.328ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.502ns (12.162%)  route 3.626ns (87.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 24.586 - 20.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.355     5.057    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.379     5.436 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.506     5.941    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.123     6.064 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.120     9.184    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X34Y93         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.273    24.586    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X34Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]/C
                         clock pessimism              0.388    24.974    
                         clock uncertainty           -0.035    24.939    
    SLICE_X34Y93         FDCE (Recov_fdce_C_CLR)     -0.427    24.512    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]
  -------------------------------------------------------------------
                         required time                         24.512    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 15.328    

Slack (MET) :             15.328ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.502ns (12.162%)  route 3.626ns (87.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 24.586 - 20.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.355     5.057    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.379     5.436 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.506     5.941    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.123     6.064 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.120     9.184    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X34Y93         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.273    24.586    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X34Y93         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]/C
                         clock pessimism              0.388    24.974    
                         clock uncertainty           -0.035    24.939    
    SLICE_X34Y93         FDCE (Recov_fdce_C_CLR)     -0.427    24.512    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]
  -------------------------------------------------------------------
                         required time                         24.512    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 15.328    

Slack (MET) :             15.392ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[17]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.502ns (12.592%)  route 3.485ns (87.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 24.583 - 20.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.355     5.057    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.379     5.436 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.506     5.941    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.123     6.064 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         2.979     9.043    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X36Y88         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.270    24.583    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X36Y88         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[17]/C
                         clock pessimism              0.388    24.971    
                         clock uncertainty           -0.035    24.936    
    SLICE_X36Y88         FDCE (Recov_fdce_C_CLR)     -0.500    24.436    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[17]
  -------------------------------------------------------------------
                         required time                         24.436    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                 15.392    

Slack (MET) :             15.393ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[4]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.502ns (12.365%)  route 3.558ns (87.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.355     5.057    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.379     5.436 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.506     5.941    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.123     6.064 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.052     9.116    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X38Y94         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    24.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X38Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[4]/C
                         clock pessimism              0.388    24.972    
                         clock uncertainty           -0.035    24.937    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.427    24.510    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[4]
  -------------------------------------------------------------------
                         required time                         24.510    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                 15.393    

Slack (MET) :             15.393ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[5]/CLR
                            (recovery check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (swclk rise@20.000ns - swclk rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.502ns (12.365%)  route 3.558ns (87.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           2.199     3.620    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.701 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.355     5.057    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.379     5.436 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.506     5.941    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.123     6.064 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         3.052     9.116    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X38Y94         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)     20.000    20.000 r  
    B15                                               0.000    20.000 r  swclk (IN)
                         net (fo=0)                   0.000    20.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         1.355    21.355 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.881    23.236    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.313 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.271    24.584    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X38Y94         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[5]/C
                         clock pessimism              0.388    24.972    
                         clock uncertainty           -0.035    24.937    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.427    24.510    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[5]
  -------------------------------------------------------------------
                         required time                         24.510    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                 15.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.183ns (22.491%)  route 0.631ns (77.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.912    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.211     2.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.042     2.305 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.420     2.725    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]_0
    SLICE_X10Y143        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y143        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]/C
                         clock pessimism             -0.600     1.960    
    SLICE_X10Y143        FDCE (Remov_fdce_C_CLR)     -0.134     1.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[25]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.183ns (22.491%)  route 0.631ns (77.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.912    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.211     2.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.042     2.305 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.420     2.725    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]_0
    SLICE_X10Y143        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y143        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[25]/C
                         clock pessimism             -0.600     1.960    
    SLICE_X10Y143        FDCE (Remov_fdce_C_CLR)     -0.134     1.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[26]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.183ns (22.491%)  route 0.631ns (77.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.912    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.211     2.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.042     2.305 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.420     2.725    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]_0
    SLICE_X10Y143        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y143        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[26]/C
                         clock pessimism             -0.600     1.960    
    SLICE_X10Y143        FDCE (Remov_fdce_C_CLR)     -0.134     1.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[27]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.183ns (22.491%)  route 0.631ns (77.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.912    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.211     2.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.042     2.305 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.420     2.725    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]_0
    SLICE_X10Y143        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y143        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[27]/C
                         clock pessimism             -0.600     1.960    
    SLICE_X10Y143        FDCE (Remov_fdce_C_CLR)     -0.134     1.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[18]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.183ns (22.491%)  route 0.631ns (77.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.912    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.211     2.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.042     2.305 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.420     2.725    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]_0
    SLICE_X11Y143        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.840     2.559    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X11Y143        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[18]/C
                         clock pessimism             -0.600     1.960    
    SLICE_X11Y143        FDCE (Remov_fdce_C_CLR)     -0.159     1.801    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.183ns (20.951%)  route 0.690ns (79.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.912    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.211     2.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.042     2.305 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.480     2.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]_0
    SLICE_X10Y142        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.839     2.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X10Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
                         clock pessimism             -0.600     1.959    
    SLICE_X10Y142        FDCE (Remov_fdce_C_CLR)     -0.134     1.825    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[17]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.183ns (20.833%)  route 0.695ns (79.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.912    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.211     2.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.042     2.305 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.485     2.790    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]_0
    SLICE_X12Y142        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.839     2.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X12Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[17]/C
                         clock pessimism             -0.600     1.959    
    SLICE_X12Y142        FDCE (Remov_fdce_C_CLR)     -0.134     1.825    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[33]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.183ns (20.833%)  route 0.695ns (79.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.912    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.211     2.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.042     2.305 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.485     2.790    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]_0
    SLICE_X12Y142        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.839     2.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X12Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[33]/C
                         clock pessimism             -0.600     1.959    
    SLICE_X12Y142        FDCE (Remov_fdce_C_CLR)     -0.134     1.825    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]/PRE
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.183ns (20.833%)  route 0.695ns (79.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.912    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.211     2.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.042     2.305 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.485     2.790    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]_0
    SLICE_X12Y142        FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.839     2.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X12Y142        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]/C
                         clock pessimism             -0.600     1.959    
    SLICE_X12Y142        FDPE (Remov_fdpe_C_PRE)     -0.138     1.821    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[16]/CLR
                            (removal check against rising-edge clock swclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (swclk rise@0.000ns - swclk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.183ns (20.951%)  route 0.690ns (79.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.328    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.354 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.912    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X33Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.211     2.263    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X33Y131        LUT1 (Prop_lut1_I0_O)        0.042     2.305 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=330, routed)         0.480     2.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[0]_0
    SLICE_X11Y142        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock swclk rise edge)      0.000     0.000 r  
    B15                                               0.000     0.000 r  swclk (IN)
                         net (fo=0)                   0.000     0.000    swclk
    B15                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  swclk_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.691    swclk_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.720 r  swclk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.839     2.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X11Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[16]/C
                         clock pessimism             -0.600     1.959    
    SLICE_X11Y142        FDCE (Remov_fdce_C_CLR)     -0.159     1.800    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.985    





