//{{NO_DEPENDENCIES}}
// Microsoft Visual C++ generated include file.
// Used by famessb_test_resource.rc
//

#define T_HQ_GAM_Q4_IS_1_CFG 119
#define T_HQ_GAM_Q4_IS_1_DAT 120
#define T_HQ_GAM_Q4_T0_G0_E0_P0_CFG 121
#define T_HQ_GAM_Q4_T0_G0_E0_P0_DAT 122
#define T_HQ_GAM_Q4_T0_G90_E0_P0_CFG 123
#define T_HQ_GAM_Q4_T0_G90_E0_P0_DAT 124
#define T_HQ_GAM_Q4_T30_G30_E1_P50_CFG 125
#define T_HQ_GAM_Q4_T30_G30_E1_P50_DAT 126
#define T_HQ_GAM_Q4_T90_G90_E1_P_0_CFG 127
#define T_HQ_GAM_Q4_T90_G90_E1_P_0_DAT 128
#define T_HQ_GAM_Q4_T90_G90_E1_P_50_CFG 129
#define T_HQ_GAM_Q4_T90_G90_E1_P_50_DAT 130


#define T_HQ_Q0_CFG 131
#define T_HQ_Q0_DAT 132
#define T_HQ_Q4_CFG 133
#define T_HQ_Q4_DAT 134
#define T_HQ_Q4_E1_CFG 135
#define T_HQ_Q4_E1_DAT 136
#define T_HQ_Q4_T90_CFG 137
#define T_HQ_Q4_T90_DAT 138
#define T_HQ_Q4_T90_E1_CFG 139
#define T_HQ_Q4_T90_E1_DAT 140
#define T_HQ_Q4_T90_P90_E1_CFG 141
#define T_HQ_Q4_T90_P90_E1_DAT 142
#define T_MONO_Q0_T0_P0_CFG 143
#define T_MONO_Q0_T0_P0_DAT 144
#define T_MONO_Q0_T54_CFG 145
#define T_MONO_Q0_T54_DAT 146
#define T_MONO_Q0_T90_P0_CFG 147
#define T_MONO_Q0_T90_P0_DAT 148
#define T_MONO_Q4_T0_P0_CFG 149
#define T_MONO_Q4_T0_P0_DAT 150
#define T_MONO_Q4_T54_P0_CFG 151
#define T_MONO_Q4_T54_P0_DAT 152
#define T_MONO_Q4_T90_P0_CFG 153
#define T_MONO_Q4_T90_P0_DAT 154
#define T_MONO_Q4_TQ_30_GQ30_QH_0_E1_T90_P0_CFG 155
#define T_MONO_Q4_TQ_30_GQ30_QH_0_E1_T90_P0_DAT 156
#define T_MONO_Q4_TQ_30_GQ30_QH_60_E1_T90_P0_CFG 157
#define T_MONO_Q4_TQ_30_GQ30_QH_60_E1_T90_P0_DAT 158
#define T_QH_E0_T30_P0_CFG 159
#define T_QH_E0_T30_P0_DAT 160
#define T_QH_E0_T30_P30_CFG 161
#define T_QH_E0_T30_P30_DAT 162
#define T_QH_E1_T30_P0_CFG 163
#define T_QH_E1_T30_P0_DAT 164
#define T_QH_E1_T30_P30_CFG 165
#define T_QH_E1_T30_P30_DAT 166
#define T_QH_Q0_IS_0_CFG 167
#define T_QH_Q0_IS_0_DAT 168
#define T_QH_Q4_IS_0_CFG 169
#define T_QH_Q4_IS_0_DAT 170
#define T_QH_Q4_IS_1_CFG 171
#define T_QH_Q4_IS_1_DAT 172

#define T_AVER_H100_Q4_IS1_E1_T30_P60_IX50_IY50_IZ100_HC400_TV45_A18_CFG 173
#define T_AVER_H100_Q4_IS1_E1_T30_P60_IX50_IY50_IZ100_HC400_TV45_A18_DAT 174
#define T_AVER_H1_Q0_IS0_E0_T0_P0_IX0_IY0_IZ0_HC400_TV0_A18_CFG 175
#define T_AVER_H1_Q0_IS0_E0_T0_P0_IX0_IY0_IZ0_HC400_TV0_A18_DAT 176
#define T_AVER_H1_Q0_IS0_E0_T0_P0_IX0_IY0_IZ0_HC400_TV90_A18_CFG 177
#define T_AVER_H1_Q0_IS0_E0_T0_P0_IX0_IY0_IZ0_HC400_TV90_A18_DAT 178
#define T_AVER_H1_Q0_IS0_E0_T0_P0_IX0_IY0_IZ100_HC400_TV0_A18_CFG 179
#define T_AVER_H1_Q0_IS0_E0_T0_P0_IX0_IY0_IZ100_HC400_TV0_A18_DAT 180
#define T_AVER_H1_Q0_IS0_E0_T0_P0_IX0_IY100_IZ0_HC400_TV0_A18_CFG 181
#define T_AVER_H1_Q0_IS0_E0_T0_P0_IX0_IY100_IZ0_HC400_TV0_A18_DAT 182
#define T_AVER_H1_Q4_IS0_E1_T30_P60_IX0_IY0_IZ100_HC400_TV0_A18_CFG 183
#define T_AVER_H1_Q4_IS0_E1_T30_P60_IX0_IY0_IZ100_HC400_TV0_A18_DAT 184
#define T_AVER_H1_Q4_IS1_E1_T30_P60_IX0_IY0_IZ100_HC400_TV0_A18_CFG 185
#define T_AVER_H1_Q4_IS1_E1_T30_P60_IX0_IY0_IZ100_HC400_TV0_A18_DAT 186

#define T_RAND_JUMP_H400_Q0_IS0_E0_T0_P0_NA1_NT1_TT100_AT0_TP0_AP0_NOP1_HV0_NAX1_TDISP5_TA0_PA0_PRA1_TB0_PB0_PRB0_CFG \
    187
#define T_RAND_JUMP_H400_Q0_IS0_E0_T0_P0_NA1_NT1_TT100_AT0_TP0_AP0_NOP1_HV0_NAX1_TDISP5_TA0_PA0_PRA1_TB0_PB0_PRB0_DAT \
    188
#define T_RAND_JUMP_H400_Q4_IS0_E1_T60_P0_NA1_NT1_TT100_AT100_TP0_AP0_NOP1_HV0_NAX1_TDISP5_TA0_PA0_PRA1_TB0_PB0_PRB0_CFG \
    189
#define T_RAND_JUMP_H400_Q4_IS0_E1_T60_P0_NA1_NT1_TT100_AT100_TP0_AP0_NOP1_HV0_NAX1_TDISP5_TA0_PA0_PRA1_TB0_PB0_PRB0_DAT \
    190
#define T_RAND_JUMP_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP0_AP0_NOP1_HV0_NAX1_TDISP5_TA0_PA0_PRA1_TB0_PB0_PRB0_CFG \
    191
#define T_RAND_JUMP_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP0_AP0_NOP1_HV0_NAX1_TDISP5_TA0_PA0_PRA1_TB0_PB0_PRB0_DAT \
    192
#define T_RAND_JUMP_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP0_AP0_NOP1_HV0_NAX2_TDISP5_TA0_PA60_PRA1_TB0_PB240_PRB1_CFG \
    193
#define T_RAND_JUMP_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP0_AP0_NOP1_HV0_NAX2_TDISP5_TA0_PA60_PRA1_TB0_PB240_PRB1_DAT \
    194
#define T_RAND_JUMP_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP0_AP0_NOP1_HV0_NAX2_TDISP5_TA0_PA60_PRA30_TB0_PB240_PRB30_CFG \
    195
#define T_RAND_JUMP_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP0_AP0_NOP1_HV0_NAX2_TDISP5_TA0_PA60_PRA30_TB0_PB240_PRB30_DAT \
    196
#define T_RAND_JUMP_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP0_AP0_NOP1_HV0_NAX2_TDISP5_TA60_PA0_PRA1_TB240_PB0_PRB1_CFG \
    197
#define T_RAND_JUMP_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP0_AP0_NOP1_HV0_NAX2_TDISP5_TA60_PA0_PRA1_TB240_PB0_PRB1_DAT \
    198
#define T_RAND_JUMP_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP0_AP0_NOP1_HV0_NAX2_TDISP5_TA60_PA0_PRA30_TB240_PB0_PRB30_CFG \
    199
#define T_RAND_JUMP_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP0_AP0_NOP1_HV0_NAX2_TDISP5_TA60_PA0_PRA30_TB240_PB0_PRB30_DAT \
    200
#define T_RAND_JUMP_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP0_AP0_NOP1_HV1_NAX1_TDISP5_TA0_PA0_PRA1_TB0_PB0_PRB0_CFG \
    201
#define T_RAND_JUMP_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP0_AP0_NOP1_HV1_NAX1_TDISP5_TA0_PA0_PRA1_TB0_PB0_PRB0_DAT \
    202
#define T_RAND_JUMP_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP1_AP1_NOP0_HV0_NAX1_TDISP5_TA0_PA0_PRA1_TB0_PB0_PRB0_CFG \
    203
#define T_RAND_JUMP_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP1_AP1_NOP0_HV0_NAX1_TDISP5_TA0_PA0_PRA1_TB0_PB0_PRB0_DAT \
    204
#define T_RAND_JUMP_H400_Q4_IS1_E1_T60_P0_NA1_NT1_TT100_AT100_TP0_AP0_NOP1_HV0_NAX1_TDISP5_TA0_PA0_PRA1_TB0_PB0_PRB0_CFG \
    205
#define T_RAND_JUMP_H400_Q4_IS1_E1_T60_P0_NA1_NT1_TT100_AT100_TP0_AP0_NOP1_HV0_NAX1_TDISP5_TA0_PA0_PRA1_TB0_PB0_PRB0_DAT \
    206
#define T_RAND_JUMP_H400_Q4_IS1_E1_T60_P0_NA1_NT1_TT100_AT100_TP0_AP0_NOP1_HV0_NAX1_TDISP5_TA60_PA90_PRA1_TB0_PB0_PRB0_CFG \
    207
#define T_RAND_JUMP_H400_Q4_IS1_E1_T60_P0_NA1_NT1_TT100_AT100_TP0_AP0_NOP1_HV0_NAX1_TDISP5_TA60_PA90_PRA1_TB0_PB0_PRB0_DAT \
    208

#define T_RAND_WALK_H400_Q4_IS0_E1_T0_P0_NA1_NT1_TT100_AT100_TP0_AP0_NOP1_HV0_CFG 209
#define T_RAND_WALK_H400_Q4_IS0_E1_T0_P0_NA1_NT1_TT100_AT100_TP0_AP0_NOP1_HV0_DAT 210
#define T_RAND_WALK_H400_Q4_IS0_E1_T0_P0_NA5_NT5_TT1_AT100_TP0_AP0_NOP1_HV0_CFG 211
#define T_RAND_WALK_H400_Q4_IS0_E1_T0_P0_NA5_NT5_TT1_AT100_TP0_AP0_NOP1_HV0_DAT 212
#define T_RAND_WALK_H400_Q4_IS1_E1_T0_P0_NA30_NT10_TT1_AT1_TP0_AP0_NOP1_HV1_CFG 213
#define T_RAND_WALK_H400_Q4_IS1_E1_T0_P0_NA30_NT10_TT1_AT1_TP0_AP0_NOP1_HV1_DAT 214
#define T_RAND_WALK_H400_Q4_IS1_E1_T0_P0_NA30_NT10_TT1_AT1_TP1_AP1_NOP0_HV0_CFG 215
#define T_RAND_WALK_H400_Q4_IS1_E1_T0_P0_NA30_NT10_TT1_AT1_TP1_AP1_NOP0_HV0_DAT 216
#define T_RAND_WALK_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP0_AP0_NOP1_HV0_CFG 217
#define T_RAND_WALK_H400_Q4_IS1_E1_T0_P0_NA30_NT5_TT1_AT1_TP0_AP0_NOP1_HV0_DAT 218
#define T_RAND_WALK_H400_Q4_IS1_E1_T0_P0_NA5_NT5_TT1_AT100_TP0_AP0_NOP1_HV0_CFG 219
#define T_RAND_WALK_H400_Q4_IS1_E1_T0_P0_NA5_NT5_TT1_AT100_TP0_AP0_NOP1_HV0_DAT 220

#define T_RELAX2_H1_Q0_IS0_E0_T0_P0_HT0_HP0_H400_Q0_IS0_E0_T0_P0_HT0_HP0_T11000_T21_CFG  \
    221
#define T_RELAX2_H1_Q0_IS0_E0_T0_P0_HT0_HP0_H400_Q0_IS0_E0_T0_P0_HT0_HP0_T11000_T21_DAT  \
    222
#define T_RELAX2_H1_Q0_IS0_E0_T0_P0_HT0_HP0_H400_Q4_IS0_E1_T30_P60_HT0_HP0_T11000_T21_CFG \
    223
#define T_RELAX2_H1_Q0_IS0_E0_T0_P0_HT0_HP0_H400_Q4_IS0_E1_T30_P60_HT0_HP0_T11000_T21_DAT \
    224
#define T_RELAX2_H1_Q0_IS0_E0_T0_P0_HT0_HP0_H400_Q4_IS0_E1_T30_P60_HT15_HP75_T11000_T21_CFG \
    225
#define T_RELAX2_H1_Q0_IS0_E0_T0_P0_HT0_HP0_H400_Q4_IS0_E1_T30_P60_HT15_HP75_T11000_T21_DAT \
    226
#define T_RELAX2_H1_Q0_IS0_E0_T0_P0_HT0_HP0_H400_Q4_IS1_E1_T30_P60_HT15_HP75_T11000_T21_CFG \
    227
#define T_RELAX2_H1_Q0_IS0_E0_T0_P0_HT0_HP0_H400_Q4_IS1_E1_T30_P60_HT15_HP75_T11000_T21_DAT \
    228
#define T_RELAX2_H400_Q0_IS0_E0_T0_P0_HT0_HP0_H1_Q0_IS0_E0_T0_P0_HT0_HP0_T110000000_T210000000_CFG \
    229
#define T_RELAX2_H400_Q0_IS0_E0_T0_P0_HT0_HP0_H1_Q0_IS0_E0_T0_P0_HT0_HP0_T110000000_T210000000_DAT \
    230
#define T_RELAX2_H400_Q0_IS0_E0_T0_P0_HT0_HP0_H1_Q0_IS0_E0_T0_P0_HT0_HP0_T11_T21_CFG 231
#define T_RELAX2_H400_Q0_IS0_E0_T0_P0_HT0_HP0_H1_Q0_IS0_E0_T0_P0_HT0_HP0_T11_T21_DAT 232
#define T_RELAX2_H400_Q0_IS0_E0_T0_P0_HT0_HP0_H1_Q0_IS0_E0_T0_P0_HT0_HP0_T11_T21000_CFG  \
    233
#define T_RELAX2_H400_Q0_IS0_E0_T0_P0_HT0_HP0_H1_Q0_IS0_E0_T0_P0_HT0_HP0_T11_T21000_DAT  \
    234
#define T_RELAX2_H400_Q4_IS0_E1_T30_P60_HT0_HP0_H1_Q0_IS0_E0_T0_P0_HT0_HP0_T11_T21000_CFG \
    235
#define T_RELAX2_H400_Q4_IS0_E1_T30_P60_HT0_HP0_H1_Q0_IS0_E0_T0_P0_HT0_HP0_T11_T21000_DAT \
    236
#define T_RELAX2_H400_Q4_IS0_E1_T30_P60_HT15_HP75_H1_Q0_IS0_E0_T0_P0_HT0_HP0_T11_T21000_CFG \
    237
#define T_RELAX2_H400_Q4_IS0_E1_T30_P60_HT15_HP75_H1_Q0_IS0_E0_T0_P0_HT0_HP0_T11_T21000_DAT \
    238
#define T_RELAX2_H400_Q4_IS1_E1_T30_P60_HT15_HP75_H1_Q0_IS0_E0_T0_P0_HT0_HP0_T11_T21000_CFG \
    239
#define T_RELAX2_H400_Q4_IS1_E1_T30_P60_HT15_HP75_H1_Q0_IS0_E0_T0_P0_HT0_HP0_T11_T21000_DAT \
    240

#define T_RELAXHN_H0_Q0_IS0_E0_T0_P0_N1_TA1_HA400_TA0_PA0_TB0_HB0_TB0_PB0_TC0_HC0_TC0_PC0_CFG \
    241
#define T_RELAXHN_H0_Q0_IS0_E0_T0_P0_N1_TA1_HA400_TA0_PA0_TB0_HB0_TB0_PB0_TC0_HC0_TC0_PC0_DAT \
    242
#define T_RELAXHN_H0_Q4_IS0_E1_T60_P30_N1_TA1_HA400_TA0_PA0_TB0_HB0_TB0_PB0_TC0_HC0_TC0_PC0_CFG \
    243
#define T_RELAXHN_H0_Q4_IS0_E1_T60_P30_N1_TA1_HA400_TA0_PA0_TB0_HB0_TB0_PB0_TC0_HC0_TC0_PC0_DAT \
    244
#define T_RELAXHN_H0_Q4_IS0_E1_T60_P30_N1_TA1_HA400_TA75_PA15_TB0_HB0_TB0_PB0_TC0_HC0_TC0_PC0_CFG \
    245
#define T_RELAXHN_H0_Q4_IS0_E1_T60_P30_N1_TA1_HA400_TA75_PA15_TB0_HB0_TB0_PB0_TC0_HC0_TC0_PC0_DAT \
    246
#define T_RELAXHN_H0_Q4_IS1_E1_T60_P30_N1_TA1_HA400_TA75_PA15_TB0_HB0_TB0_PB0_TC0_HC0_TC0_PC0_CFG \
    247
#define T_RELAXHN_H0_Q4_IS1_E1_T60_P30_N1_TA1_HA400_TA75_PA15_TB0_HB0_TB0_PB0_TC0_HC0_TC0_PC0_DAT \
    248
#define T_RELAXHN_H0_Q4_IS1_E1_T60_P30_N2_TA10000_HA400_TA75_PA15_TB10000_HB_400_TB75_PB15_TC0_HC0_TC0_PC0_CFG \
    249
#define T_RELAXHN_H0_Q4_IS1_E1_T60_P30_N2_TA10000_HA400_TA75_PA15_TB10000_HB_400_TB75_PB15_TC0_HC0_TC0_PC0_DAT \
    250
#define T_RELAXHN_H0_Q4_IS1_E1_T60_P30_N2_TA1_HA400_TA75_PA15_TB1_HB_400_TB75_PB15_TC0_HC0_TC0_PC0_CFG \
    251
#define T_RELAXHN_H0_Q4_IS1_E1_T60_P30_N2_TA1_HA400_TA75_PA15_TB1_HB_400_TB75_PB15_TC0_HC0_TC0_PC0_DAT \
    252
#define T_RELAXHN_H0_Q4_IS1_E1_T60_P30_N3_TA1_HA400_TA75_PA15_TB1_HB_400_TB75_PB15_TC1_HC200_TC35_PC80_CFG \
    253
#define T_RELAXHN_H0_Q4_IS1_E1_T60_P30_N3_TA1_HA400_TA75_PA15_TB1_HB_400_TB75_PB15_TC1_HC200_TC35_PC80_DAT \
    254

#define T_RELAX_MEAN_H400_Q0_IS0_E0_T0_P0_NH30_C2D1_AT100_CFG 255
#define T_RELAX_MEAN_H400_Q0_IS0_E0_T0_P0_NH30_C2D1_AT100_DAT 256
#define T_RELAX_MEAN_H400_Q4_IS0_E1_T0_P0_NH30_C2D1_AT100_CFG 257
#define T_RELAX_MEAN_H400_Q4_IS0_E1_T0_P0_NH30_C2D1_AT100_DAT 258
#define T_RELAX_MEAN_H400_Q4_IS1_E1_T0_P0_NH30_C2D1_AT100_CFG 259
#define T_RELAX_MEAN_H400_Q4_IS1_E1_T0_P0_NH30_C2D1_AT100_DAT 260
#define T_RELAX_MEAN_H400_Q4_IS1_E1_T60_P30_NH160_C2D0_AT1_CFG 261
#define T_RELAX_MEAN_H400_Q4_IS1_E1_T60_P30_NH160_C2D0_AT1_DAT 262
#define T_RELAX_MEAN_H400_Q4_IS1_E1_T60_P30_NH160_C2D1_AT1_CFG 263
#define T_RELAX_MEAN_H400_Q4_IS1_E1_T60_P30_NH160_C2D1_AT1_DAT 264
#define T_RELAX_MEAN_H400_Q4_IS1_E1_T60_P30_NH30_C2D0_AT10_CFG 265
#define T_RELAX_MEAN_H400_Q4_IS1_E1_T60_P30_NH30_C2D0_AT10_DAT 266
#define T_RELAX_MEAN_H400_Q4_IS1_E1_T60_P30_NH30_C2D0_AT100_CFG 267
#define T_RELAX_MEAN_H400_Q4_IS1_E1_T60_P30_NH30_C2D0_AT100_DAT 268
#define T_RELAX_MEAN_H400_Q4_IS1_E1_T60_P30_NH30_C2D1_AT10_CFG 269
#define T_RELAX_MEAN_H400_Q4_IS1_E1_T60_P30_NH30_C2D1_AT10_DAT 270
#define T_RELAX_MEAN_H400_Q4_IS1_E1_T60_P30_NH30_C2D1_AT100_CFG 271
#define T_RELAX_MEAN_H400_Q4_IS1_E1_T60_P30_NH30_C2D1_AT100_DAT 272
#define T_KASH_EST_H400_Q0_IS0_E0_T0_P0_T20_TB40_A1_A1_W_CFG 273
#define T_KASH_EST_H400_Q0_IS0_E0_T0_P0_T20_TB40_A1_A1_W_DAT 274
#define T_KASH_EST_H400_Q0_IS1_E1_T60_P30_T20_TB40_A10_A30_W_CFG 275
#define T_KASH_EST_H400_Q0_IS1_E1_T60_P30_T20_TB40_A10_A30_W_DAT 276
#define T_KASH_EST_H400_Q2_IS0_E1_T60_P30_T20_TB40_A1_A1_W_CFG 277
#define T_KASH_EST_H400_Q2_IS0_E1_T60_P30_T20_TB40_A1_A1_W_DAT 278
#define T_KASH_EST_H400_Q2_IS1_E1_T60_P30_T20_TB40_A10_A10_W_CFG 279
#define T_KASH_EST_H400_Q2_IS1_E1_T60_P30_T20_TB40_A10_A10_W_DAT 280
#define T_KASH_EST_H400_Q2_IS1_E1_T60_P30_T20_TB40_A10_A30_W_CFG 281
#define T_KASH_EST_H400_Q2_IS1_E1_T60_P30_T20_TB40_A10_A30_W_DAT 282
#define T_KASH_EST_H400_Q4_IS0_E0_T0_P0_T20_TB40_A1_A1_W_CFG 283
#define T_KASH_EST_H400_Q4_IS0_E0_T0_P0_T20_TB40_A1_A1_W_DAT 284
#define T_KASH_EST_H400_Q4_IS0_E1_T90_P0_T20_TB40_A1_A1_W_CFG 285
#define T_KASH_EST_H400_Q4_IS0_E1_T90_P0_T20_TB40_A1_A1_W_DAT 286

#define T_KASH_RELAX_H400_Q0_IS0_E0_T0_P0_NT1000_RT150_FD1000_SS0_P0_T90_CFG 287
#define T_KASH_RELAX_H400_Q0_IS0_E0_T0_P0_NT1000_RT150_FD1000_SS0_P0_T90_DAT 288
#define T_KASH_RELAX_H400_Q0_IS0_E0_T0_P0_NT1000_RT150_FD1000_SS1_P0_T90_CFG 289
#define T_KASH_RELAX_H400_Q0_IS0_E0_T0_P0_NT1000_RT150_FD1000_SS1_P0_T90_DAT 290
#define T_KASH_RELAX_H400_Q0_IS0_E0_T0_P0_NT100_RT50_FD10_SS10_P0_T90_CFG 291
#define T_KASH_RELAX_H400_Q0_IS0_E0_T0_P0_NT100_RT50_FD10_SS10_P0_T90_DAT 292
#define T_KASH_RELAX_H400_Q0_IS0_E0_T0_P0_NT2000_RT150_FD2000_SS0_P0_T90_CFG 293
#define T_KASH_RELAX_H400_Q0_IS0_E0_T0_P0_NT2000_RT150_FD2000_SS0_P0_T90_DAT 294
#define T_KASH_RELAX_H400_Q2_IS1_E0_T0_P0_NT100_RT500_FD100_SS0_P0_T90_CFG 295
#define T_KASH_RELAX_H400_Q2_IS1_E0_T0_P0_NT100_RT500_FD100_SS0_P0_T90_DAT 296
#define T_KASH_RELAX_H400_Q2_IS1_E0_T90_P90_NT100_RT500_FD100_SS0_P0_T90_CFG 297
#define T_KASH_RELAX_H400_Q2_IS1_E0_T90_P90_NT100_RT500_FD100_SS0_P0_T90_DAT 298
#define T_KASH_RELAX_H400_Q2_IS1_E1_T60_P30_NT100_RT500_FD100_SS0_P0_T90_CFG 299
#define T_KASH_RELAX_H400_Q2_IS1_E1_T60_P30_NT100_RT500_FD100_SS0_P0_T90_DAT 300

#define T_EXTERNAL_H_H0_1_Q0_IS0_E0_T0_G0_P0_IX0_IY0_IZ0_HX10_HY0_HZ0_HC400_TV0_N8S1_CFG \
    301
#define T_EXTERNAL_H_H0_1_Q0_IS0_E0_T0_G0_P0_IX0_IY0_IZ0_HX10_HY0_HZ0_HC400_TV0_N8S1_DAT \
    302
#define T_EXTERNAL_H_H0_1_Q4_IS0_E0_T0_G0_P0_IX0_IY0_IZ0_HX10_HY0_HZ0_HC400_TV0_N8S1_CFG \
    303
#define T_EXTERNAL_H_H0_1_Q4_IS0_E0_T0_G0_P0_IX0_IY0_IZ0_HX10_HY0_HZ0_HC400_TV0_N8S1_DAT \
    304
#define T_EXTERNAL_H_H0_1_Q4_IS0_E0_T0_G0_P0_IX10_IY10_IZ0_HX0_HY0_HZ0_HC400_TV0_N8S1_CFG \
    305
#define T_EXTERNAL_H_H0_1_Q4_IS0_E0_T0_G0_P0_IX10_IY10_IZ0_HX0_HY0_HZ0_HC400_TV0_N8S1_DAT \
    306
#define T_EXTERNAL_H_H0_1_Q4_IS0_E1_T30_G25_P30_IX0_IY0_IZ0_HX10_HY0_HZ0_HC400_TV0_N8S1_CFG \
    307
#define T_EXTERNAL_H_H0_1_Q4_IS0_E1_T30_G25_P30_IX0_IY0_IZ0_HX10_HY0_HZ0_HC400_TV0_N8S1_DAT \
    308
#define T_EXTERNAL_H_H0_1_Q4_IS1_E1_T30_G25_P30_IX10_IY20_IZ30_HX10_HY20_HZ30_HC400_TV0_N8S1_CFG \
    309
#define T_EXTERNAL_H_H0_1_Q4_IS1_E1_T30_G25_P30_IX10_IY20_IZ30_HX10_HY20_HZ30_HC400_TV0_N8S1_DAT \
    310
#define T_EXTERNAL_H_H0_1_Q4_IS1_E1_T30_G25_P30_IX10_IY20_IZ30_HX10_HY20_HZ30_HC400_TV90_N8S1_CFG \
    311
#define T_EXTERNAL_H_H0_1_Q4_IS1_E1_T30_G25_P30_IX10_IY20_IZ30_HX10_HY20_HZ30_HC400_TV90_N8S1_DAT \
    312
#define T_EXTERNAL_H_H200_Q4_IS1_E1_T30_G25_P30_IX10_IY20_IZ30_HX10_HY20_HZ30_HC200_TV90_N8S0_CFG \
    313
#define T_EXTERNAL_H_H200_Q4_IS1_E1_T30_G25_P30_IX10_IY20_IZ30_HX10_HY20_HZ30_HC200_TV90_N8S0_DAT \
    314

// Next default values for new objects
//
#ifdef APSTUDIO_INVOKED
#ifndef APSTUDIO_READONLY_SYMBOLS
#define _APS_NEXT_RESOURCE_VALUE 315
#define _APS_NEXT_COMMAND_VALUE 40001
#define _APS_NEXT_CONTROL_VALUE 1001
#define _APS_NEXT_SYMED_VALUE 102
#endif
#endif
