

================================================================
== Vitis HLS Report for 'convolution1_fix'
================================================================
* Date:           Thu Jul 21 16:46:28 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.561 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3097|     3097|  32.209 us|  32.209 us|  3097|  3097|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                       |                                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                       |                   Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution1_fix_Pipeline_VITIS_LOOP_181_1_fu_152  |convolution1_fix_Pipeline_VITIS_LOOP_181_1  |        9|        9|  93.600 ns|  93.600 ns|     9|     9|       no|
        |grp_convolution1_fix_Pipeline_Conv_loop_fu_180         |convolution1_fix_Pipeline_Conv_loop         |     3083|     3083|  32.063 us|  32.063 us|  3083|  3083|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   24|    5523|   4891|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|      20|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   24|    5543|   4968|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       5|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+
    |grp_convolution1_fix_Pipeline_Conv_loop_fu_180         |convolution1_fix_Pipeline_Conv_loop         |        0|  24|  5226|  3671|    0|
    |grp_convolution1_fix_Pipeline_VITIS_LOOP_181_1_fu_152  |convolution1_fix_Pipeline_VITIS_LOOP_181_1  |        0|   0|   297|  1220|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+
    |Total                                                  |                                            |        0|  24|  5523|  4891|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  37|          7|    1|          7|
    |input_r_address0  |  20|          4|    9|         36|
    |input_r_ce0       |  20|          4|    1|          4|
    +------------------+----+-----------+-----+-----------+
    |Total             |  77|         15|   11|         47|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |   6|   0|    6|          0|
    |grp_convolution1_fix_Pipeline_Conv_loop_fu_180_ap_start_reg         |   1|   0|    1|          0|
    |grp_convolution1_fix_Pipeline_VITIS_LOOP_181_1_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |tmp1_V_9_reg_466                                                    |  12|   0|   12|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               |  20|   0|   20|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|input_r_address0  |  out|    9|   ap_memory|           input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|           input_r|         array|
|input_r_q0        |   in|   16|   ap_memory|           input_r|         array|
|out_r_address0    |  out|   12|   ap_memory|             out_r|         array|
|out_r_ce0         |  out|    1|   ap_memory|             out_r|         array|
|out_r_we0         |  out|    1|   ap_memory|             out_r|         array|
|out_r_d0          |  out|   35|   ap_memory|             out_r|         array|
+------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp2_V_0_0_loc = alloca i64 1"   --->   Operation 7 'alloca' 'tmp2_V_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp2_V_1_0_loc = alloca i64 1"   --->   Operation 8 'alloca' 'tmp2_V_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp2_V_2_0_loc = alloca i64 1"   --->   Operation 9 'alloca' 'tmp2_V_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp2_V_3_0_loc = alloca i64 1"   --->   Operation 10 'alloca' 'tmp2_V_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp2_V_5_0_loc = alloca i64 1"   --->   Operation 11 'alloca' 'tmp2_V_5_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp2_V_6_0_loc = alloca i64 1"   --->   Operation 12 'alloca' 'tmp2_V_6_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp2_V_7_0_loc = alloca i64 1"   --->   Operation 13 'alloca' 'tmp2_V_7_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp2_V_8_0_loc = alloca i64 1"   --->   Operation 14 'alloca' 'tmp2_V_8_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp2_V_9_0_loc = alloca i64 1"   --->   Operation 15 'alloca' 'tmp2_V_9_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp2_V_10_0_loc = alloca i64 1"   --->   Operation 16 'alloca' 'tmp2_V_10_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp2_V_11_0_loc = alloca i64 1"   --->   Operation 17 'alloca' 'tmp2_V_11_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp1_V_11_11_loc = alloca i64 1"   --->   Operation 18 'alloca' 'tmp1_V_11_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp1_V_11_9_loc = alloca i64 1"   --->   Operation 19 'alloca' 'tmp1_V_11_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp1_V_0_0_loc = alloca i64 1"   --->   Operation 20 'alloca' 'tmp1_V_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp1_V_1_0_loc = alloca i64 1"   --->   Operation 21 'alloca' 'tmp1_V_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp1_V_2_0_loc = alloca i64 1"   --->   Operation 22 'alloca' 'tmp1_V_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp1_V_4_0_loc = alloca i64 1"   --->   Operation 23 'alloca' 'tmp1_V_4_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp1_V_5_0_loc = alloca i64 1"   --->   Operation 24 'alloca' 'tmp1_V_5_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp1_V_11_6_loc = alloca i64 1"   --->   Operation 25 'alloca' 'tmp1_V_11_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp1_V_11_4_loc = alloca i64 1"   --->   Operation 26 'alloca' 'tmp1_V_11_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp1_V_10_0_loc = alloca i64 1"   --->   Operation 27 'alloca' 'tmp1_V_10_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp1_V_11_0_loc = alloca i64 1"   --->   Operation 28 'alloca' 'tmp1_V_11_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @convolution1_fix_Pipeline_VITIS_LOOP_181_1, i16 %input_r, i12 %tmp1_V_11_0_loc, i12 %tmp1_V_10_0_loc, i12 %tmp1_V_11_4_loc, i12 %tmp1_V_11_6_loc, i12 %tmp1_V_5_0_loc, i12 %tmp1_V_4_0_loc, i12 %tmp1_V_2_0_loc, i12 %tmp1_V_1_0_loc, i12 %tmp1_V_0_0_loc, i12 %tmp1_V_11_9_loc, i12 %tmp1_V_11_11_loc, i12 %tmp2_V_11_0_loc, i12 %tmp2_V_10_0_loc, i12 %tmp2_V_9_0_loc, i12 %tmp2_V_8_0_loc, i12 %tmp2_V_7_0_loc, i12 %tmp2_V_6_0_loc, i12 %tmp2_V_5_0_loc, i12 %tmp2_V_3_0_loc, i12 %tmp2_V_2_0_loc, i12 %tmp2_V_1_0_loc, i12 %tmp2_V_0_0_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convolution1_fix_Pipeline_VITIS_LOOP_181_1, i16 %input_r, i12 %tmp1_V_11_0_loc, i12 %tmp1_V_10_0_loc, i12 %tmp1_V_11_4_loc, i12 %tmp1_V_11_6_loc, i12 %tmp1_V_5_0_loc, i12 %tmp1_V_4_0_loc, i12 %tmp1_V_2_0_loc, i12 %tmp1_V_1_0_loc, i12 %tmp1_V_0_0_loc, i12 %tmp1_V_11_9_loc, i12 %tmp1_V_11_11_loc, i12 %tmp2_V_11_0_loc, i12 %tmp2_V_10_0_loc, i12 %tmp2_V_9_0_loc, i12 %tmp2_V_8_0_loc, i12 %tmp2_V_7_0_loc, i12 %tmp2_V_6_0_loc, i12 %tmp2_V_5_0_loc, i12 %tmp2_V_3_0_loc, i12 %tmp2_V_2_0_loc, i12 %tmp2_V_1_0_loc, i12 %tmp2_V_0_0_loc"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i16 %input_r, i64 0, i64 6" [model_functions.cpp:193]   --->   Operation 31 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (3.25ns)   --->   "%input_load = load i9 %input_addr" [model_functions.cpp:193]   --->   Operation 32 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 33 [1/2] (3.25ns)   --->   "%input_load = load i9 %input_addr" [model_functions.cpp:193]   --->   Operation 33 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp1_V_9 = trunc i16 %input_load" [model_functions.cpp:193]   --->   Operation 34 'trunc' 'tmp1_V_9' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%tmp1_V_11_0_loc_load = load i12 %tmp1_V_11_0_loc"   --->   Operation 35 'load' 'tmp1_V_11_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%tmp1_V_10_0_loc_load = load i12 %tmp1_V_10_0_loc"   --->   Operation 36 'load' 'tmp1_V_10_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%tmp1_V_11_4_loc_load = load i12 %tmp1_V_11_4_loc"   --->   Operation 37 'load' 'tmp1_V_11_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp1_V_11_6_loc_load = load i12 %tmp1_V_11_6_loc"   --->   Operation 38 'load' 'tmp1_V_11_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp1_V_5_0_loc_load = load i12 %tmp1_V_5_0_loc"   --->   Operation 39 'load' 'tmp1_V_5_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp1_V_4_0_loc_load = load i12 %tmp1_V_4_0_loc"   --->   Operation 40 'load' 'tmp1_V_4_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp1_V_2_0_loc_load = load i12 %tmp1_V_2_0_loc"   --->   Operation 41 'load' 'tmp1_V_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp1_V_1_0_loc_load = load i12 %tmp1_V_1_0_loc"   --->   Operation 42 'load' 'tmp1_V_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp1_V_0_0_loc_load = load i12 %tmp1_V_0_0_loc"   --->   Operation 43 'load' 'tmp1_V_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp1_V_11_9_loc_load = load i12 %tmp1_V_11_9_loc"   --->   Operation 44 'load' 'tmp1_V_11_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp1_V_11_11_loc_load = load i12 %tmp1_V_11_11_loc"   --->   Operation 45 'load' 'tmp1_V_11_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp2_V_11_0_loc_load = load i12 %tmp2_V_11_0_loc"   --->   Operation 46 'load' 'tmp2_V_11_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp2_V_10_0_loc_load = load i12 %tmp2_V_10_0_loc"   --->   Operation 47 'load' 'tmp2_V_10_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp2_V_9_0_loc_load = load i12 %tmp2_V_9_0_loc"   --->   Operation 48 'load' 'tmp2_V_9_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp2_V_8_0_loc_load = load i12 %tmp2_V_8_0_loc"   --->   Operation 49 'load' 'tmp2_V_8_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp2_V_7_0_loc_load = load i12 %tmp2_V_7_0_loc"   --->   Operation 50 'load' 'tmp2_V_7_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp2_V_6_0_loc_load = load i12 %tmp2_V_6_0_loc"   --->   Operation 51 'load' 'tmp2_V_6_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp2_V_5_0_loc_load = load i12 %tmp2_V_5_0_loc"   --->   Operation 52 'load' 'tmp2_V_5_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp2_V_3_0_loc_load = load i12 %tmp2_V_3_0_loc"   --->   Operation 53 'load' 'tmp2_V_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp2_V_2_0_loc_load = load i12 %tmp2_V_2_0_loc"   --->   Operation 54 'load' 'tmp2_V_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp2_V_1_0_loc_load = load i12 %tmp2_V_1_0_loc"   --->   Operation 55 'load' 'tmp2_V_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp2_V_0_0_loc_load = load i12 %tmp2_V_0_0_loc"   --->   Operation 56 'load' 'tmp2_V_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (1.58ns)   --->   "%call_ln193 = call void @convolution1_fix_Pipeline_Conv_loop, i12 %tmp1_V_11_0_loc_load, i12 %tmp1_V_10_0_loc_load, i12 %tmp1_V_9, i12 %tmp1_V_11_4_loc_load, i12 %tmp1_V_11_6_loc_load, i12 %tmp1_V_11_9_loc_load, i12 %tmp1_V_5_0_loc_load, i12 %tmp1_V_4_0_loc_load, i12 %tmp1_V_11_11_loc_load, i12 %tmp1_V_2_0_loc_load, i12 %tmp1_V_1_0_loc_load, i12 %tmp1_V_0_0_loc_load, i12 %tmp2_V_11_0_loc_load, i12 %tmp2_V_10_0_loc_load, i12 %tmp2_V_9_0_loc_load, i12 %tmp2_V_8_0_loc_load, i12 %tmp2_V_7_0_loc_load, i12 %tmp2_V_6_0_loc_load, i12 %tmp2_V_5_0_loc_load, i12 %tmp2_V_3_0_loc_load, i12 %tmp2_V_2_0_loc_load, i12 %tmp2_V_1_0_loc_load, i12 %tmp2_V_0_0_loc_load, i16 %input_r, i35 %out_r, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [model_functions.cpp:193]   --->   Operation 57 'call' 'call_ln193' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln193 = call void @convolution1_fix_Pipeline_Conv_loop, i12 %tmp1_V_11_0_loc_load, i12 %tmp1_V_10_0_loc_load, i12 %tmp1_V_9, i12 %tmp1_V_11_4_loc_load, i12 %tmp1_V_11_6_loc_load, i12 %tmp1_V_11_9_loc_load, i12 %tmp1_V_5_0_loc_load, i12 %tmp1_V_4_0_loc_load, i12 %tmp1_V_11_11_loc_load, i12 %tmp1_V_2_0_loc_load, i12 %tmp1_V_1_0_loc_load, i12 %tmp1_V_0_0_loc_load, i12 %tmp2_V_11_0_loc_load, i12 %tmp2_V_10_0_loc_load, i12 %tmp2_V_9_0_loc_load, i12 %tmp2_V_8_0_loc_load, i12 %tmp2_V_7_0_loc_load, i12 %tmp2_V_6_0_loc_load, i12 %tmp2_V_5_0_loc_load, i12 %tmp2_V_3_0_loc_load, i12 %tmp2_V_2_0_loc_load, i12 %tmp2_V_1_0_loc_load, i12 %tmp2_V_0_0_loc_load, i16 %input_r, i35 %out_r, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [model_functions.cpp:193]   --->   Operation 59 'call' 'call_ln193' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln277 = ret" [model_functions.cpp:277]   --->   Operation 60 'ret' 'ret_ln277' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstBias_f_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp2_V_0_0_loc        (alloca       ) [ 0111110]
tmp2_V_1_0_loc        (alloca       ) [ 0111110]
tmp2_V_2_0_loc        (alloca       ) [ 0111110]
tmp2_V_3_0_loc        (alloca       ) [ 0111110]
tmp2_V_5_0_loc        (alloca       ) [ 0111110]
tmp2_V_6_0_loc        (alloca       ) [ 0111110]
tmp2_V_7_0_loc        (alloca       ) [ 0111110]
tmp2_V_8_0_loc        (alloca       ) [ 0111110]
tmp2_V_9_0_loc        (alloca       ) [ 0111110]
tmp2_V_10_0_loc       (alloca       ) [ 0111110]
tmp2_V_11_0_loc       (alloca       ) [ 0111110]
tmp1_V_11_11_loc      (alloca       ) [ 0111110]
tmp1_V_11_9_loc       (alloca       ) [ 0111110]
tmp1_V_0_0_loc        (alloca       ) [ 0111110]
tmp1_V_1_0_loc        (alloca       ) [ 0111110]
tmp1_V_2_0_loc        (alloca       ) [ 0111110]
tmp1_V_4_0_loc        (alloca       ) [ 0111110]
tmp1_V_5_0_loc        (alloca       ) [ 0111110]
tmp1_V_11_6_loc       (alloca       ) [ 0111110]
tmp1_V_11_4_loc       (alloca       ) [ 0111110]
tmp1_V_10_0_loc       (alloca       ) [ 0111110]
tmp1_V_11_0_loc       (alloca       ) [ 0111110]
call_ln0              (call         ) [ 0000000]
input_addr            (getelementptr) [ 0000100]
input_load            (load         ) [ 0000000]
tmp1_V_9              (trunc        ) [ 0000011]
tmp1_V_11_0_loc_load  (load         ) [ 0000001]
tmp1_V_10_0_loc_load  (load         ) [ 0000001]
tmp1_V_11_4_loc_load  (load         ) [ 0000001]
tmp1_V_11_6_loc_load  (load         ) [ 0000001]
tmp1_V_5_0_loc_load   (load         ) [ 0000001]
tmp1_V_4_0_loc_load   (load         ) [ 0000001]
tmp1_V_2_0_loc_load   (load         ) [ 0000001]
tmp1_V_1_0_loc_load   (load         ) [ 0000001]
tmp1_V_0_0_loc_load   (load         ) [ 0000001]
tmp1_V_11_9_loc_load  (load         ) [ 0000001]
tmp1_V_11_11_loc_load (load         ) [ 0000001]
tmp2_V_11_0_loc_load  (load         ) [ 0000001]
tmp2_V_10_0_loc_load  (load         ) [ 0000001]
tmp2_V_9_0_loc_load   (load         ) [ 0000001]
tmp2_V_8_0_loc_load   (load         ) [ 0000001]
tmp2_V_7_0_loc_load   (load         ) [ 0000001]
tmp2_V_6_0_loc_load   (load         ) [ 0000001]
tmp2_V_5_0_loc_load   (load         ) [ 0000001]
tmp2_V_3_0_loc_load   (load         ) [ 0000001]
tmp2_V_2_0_loc_load   (load         ) [ 0000001]
tmp2_V_1_0_loc_load   (load         ) [ 0000001]
tmp2_V_0_0_loc_load   (load         ) [ 0000001]
specinterface_ln0     (specinterface) [ 0000000]
call_ln193            (call         ) [ 0000000]
ret_ln277             (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="firstKernel_f_V_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="firstKernel_f_V_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="firstKernel_f_V_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="firstKernel_f_V_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="firstKernel_f_V_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="firstKernel_f_V_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="firstKernel_f_V_2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="firstKernel_f_V_2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="firstKernel_f_V_2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="firstKernel_f_V_3_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="firstKernel_f_V_3_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="firstKernel_f_V_3_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="firstBias_f_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstBias_f_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution1_fix_Pipeline_VITIS_LOOP_181_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution1_fix_Pipeline_Conv_loop"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="tmp2_V_0_0_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_V_0_0_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp2_V_1_0_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_V_1_0_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp2_V_2_0_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_V_2_0_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp2_V_3_0_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_V_3_0_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp2_V_5_0_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_V_5_0_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp2_V_6_0_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_V_6_0_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp2_V_7_0_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_V_7_0_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp2_V_8_0_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_V_8_0_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp2_V_9_0_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_V_9_0_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp2_V_10_0_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_V_10_0_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp2_V_11_0_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_V_11_0_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp1_V_11_11_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_11_11_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp1_V_11_9_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_11_9_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp1_V_0_0_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_0_0_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp1_V_1_0_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_1_0_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp1_V_2_0_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_2_0_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp1_V_4_0_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_4_0_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp1_V_5_0_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_5_0_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp1_V_11_6_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_11_6_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp1_V_11_4_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_11_4_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp1_V_10_0_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_10_0_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp1_V_11_0_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_11_0_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="input_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_convolution1_fix_Pipeline_VITIS_LOOP_181_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="12" slack="0"/>
<pin id="156" dir="0" index="3" bw="12" slack="0"/>
<pin id="157" dir="0" index="4" bw="12" slack="0"/>
<pin id="158" dir="0" index="5" bw="12" slack="0"/>
<pin id="159" dir="0" index="6" bw="12" slack="0"/>
<pin id="160" dir="0" index="7" bw="12" slack="0"/>
<pin id="161" dir="0" index="8" bw="12" slack="0"/>
<pin id="162" dir="0" index="9" bw="12" slack="0"/>
<pin id="163" dir="0" index="10" bw="12" slack="0"/>
<pin id="164" dir="0" index="11" bw="12" slack="0"/>
<pin id="165" dir="0" index="12" bw="12" slack="0"/>
<pin id="166" dir="0" index="13" bw="12" slack="0"/>
<pin id="167" dir="0" index="14" bw="12" slack="0"/>
<pin id="168" dir="0" index="15" bw="12" slack="0"/>
<pin id="169" dir="0" index="16" bw="12" slack="0"/>
<pin id="170" dir="0" index="17" bw="12" slack="0"/>
<pin id="171" dir="0" index="18" bw="12" slack="0"/>
<pin id="172" dir="0" index="19" bw="12" slack="0"/>
<pin id="173" dir="0" index="20" bw="12" slack="0"/>
<pin id="174" dir="0" index="21" bw="12" slack="0"/>
<pin id="175" dir="0" index="22" bw="12" slack="0"/>
<pin id="176" dir="0" index="23" bw="12" slack="0"/>
<pin id="177" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_convolution1_fix_Pipeline_Conv_loop_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="12" slack="0"/>
<pin id="183" dir="0" index="2" bw="12" slack="0"/>
<pin id="184" dir="0" index="3" bw="12" slack="1"/>
<pin id="185" dir="0" index="4" bw="12" slack="0"/>
<pin id="186" dir="0" index="5" bw="12" slack="0"/>
<pin id="187" dir="0" index="6" bw="12" slack="0"/>
<pin id="188" dir="0" index="7" bw="12" slack="0"/>
<pin id="189" dir="0" index="8" bw="12" slack="0"/>
<pin id="190" dir="0" index="9" bw="12" slack="0"/>
<pin id="191" dir="0" index="10" bw="12" slack="0"/>
<pin id="192" dir="0" index="11" bw="12" slack="0"/>
<pin id="193" dir="0" index="12" bw="12" slack="0"/>
<pin id="194" dir="0" index="13" bw="12" slack="0"/>
<pin id="195" dir="0" index="14" bw="12" slack="0"/>
<pin id="196" dir="0" index="15" bw="12" slack="0"/>
<pin id="197" dir="0" index="16" bw="12" slack="0"/>
<pin id="198" dir="0" index="17" bw="12" slack="0"/>
<pin id="199" dir="0" index="18" bw="12" slack="0"/>
<pin id="200" dir="0" index="19" bw="12" slack="0"/>
<pin id="201" dir="0" index="20" bw="12" slack="0"/>
<pin id="202" dir="0" index="21" bw="12" slack="0"/>
<pin id="203" dir="0" index="22" bw="12" slack="0"/>
<pin id="204" dir="0" index="23" bw="12" slack="0"/>
<pin id="205" dir="0" index="24" bw="16" slack="0"/>
<pin id="206" dir="0" index="25" bw="35" slack="0"/>
<pin id="207" dir="0" index="26" bw="19" slack="0"/>
<pin id="208" dir="0" index="27" bw="19" slack="0"/>
<pin id="209" dir="0" index="28" bw="20" slack="0"/>
<pin id="210" dir="0" index="29" bw="18" slack="0"/>
<pin id="211" dir="0" index="30" bw="18" slack="0"/>
<pin id="212" dir="0" index="31" bw="18" slack="0"/>
<pin id="213" dir="0" index="32" bw="18" slack="0"/>
<pin id="214" dir="0" index="33" bw="18" slack="0"/>
<pin id="215" dir="0" index="34" bw="18" slack="0"/>
<pin id="216" dir="0" index="35" bw="18" slack="0"/>
<pin id="217" dir="0" index="36" bw="19" slack="0"/>
<pin id="218" dir="0" index="37" bw="19" slack="0"/>
<pin id="219" dir="0" index="38" bw="22" slack="0"/>
<pin id="220" dir="1" index="39" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln193/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp1_V_9_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp1_V_9/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp1_V_11_0_loc_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="4"/>
<pin id="243" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_11_0_loc_load/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp1_V_10_0_loc_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="4"/>
<pin id="247" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_10_0_loc_load/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp1_V_11_4_loc_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="4"/>
<pin id="251" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_11_4_loc_load/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp1_V_11_6_loc_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="12" slack="4"/>
<pin id="255" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_11_6_loc_load/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp1_V_5_0_loc_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="4"/>
<pin id="259" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_5_0_loc_load/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp1_V_4_0_loc_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="4"/>
<pin id="263" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_4_0_loc_load/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp1_V_2_0_loc_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="4"/>
<pin id="267" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_2_0_loc_load/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp1_V_1_0_loc_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="4"/>
<pin id="271" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_1_0_loc_load/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp1_V_0_0_loc_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="4"/>
<pin id="275" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_0_0_loc_load/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp1_V_11_9_loc_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="4"/>
<pin id="279" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_11_9_loc_load/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp1_V_11_11_loc_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="4"/>
<pin id="283" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_11_11_loc_load/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp2_V_11_0_loc_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="4"/>
<pin id="287" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_V_11_0_loc_load/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp2_V_10_0_loc_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="4"/>
<pin id="291" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_V_10_0_loc_load/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp2_V_9_0_loc_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="4"/>
<pin id="295" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_V_9_0_loc_load/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp2_V_8_0_loc_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="4"/>
<pin id="299" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_V_8_0_loc_load/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp2_V_7_0_loc_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="4"/>
<pin id="303" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_V_7_0_loc_load/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp2_V_6_0_loc_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="4"/>
<pin id="307" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_V_6_0_loc_load/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp2_V_5_0_loc_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="4"/>
<pin id="311" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_V_5_0_loc_load/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp2_V_3_0_loc_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="12" slack="4"/>
<pin id="315" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_V_3_0_loc_load/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp2_V_2_0_loc_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="4"/>
<pin id="319" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_V_2_0_loc_load/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp2_V_1_0_loc_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="4"/>
<pin id="323" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_V_1_0_loc_load/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp2_V_0_0_loc_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="4"/>
<pin id="327" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_V_0_0_loc_load/5 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp2_V_0_0_loc_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="0"/>
<pin id="331" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_V_0_0_loc "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp2_V_1_0_loc_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="0"/>
<pin id="337" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_V_1_0_loc "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp2_V_2_0_loc_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="12" slack="0"/>
<pin id="343" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_V_2_0_loc "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp2_V_3_0_loc_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_V_3_0_loc "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp2_V_5_0_loc_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="0"/>
<pin id="355" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_V_5_0_loc "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp2_V_6_0_loc_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="0"/>
<pin id="361" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_V_6_0_loc "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp2_V_7_0_loc_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="0"/>
<pin id="367" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_V_7_0_loc "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp2_V_8_0_loc_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_V_8_0_loc "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp2_V_9_0_loc_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_V_9_0_loc "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp2_V_10_0_loc_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_V_10_0_loc "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp2_V_11_0_loc_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_V_11_0_loc "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp1_V_11_11_loc_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_11_11_loc "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp1_V_11_9_loc_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="0"/>
<pin id="403" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_11_9_loc "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp1_V_0_0_loc_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="0"/>
<pin id="409" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_0_0_loc "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp1_V_1_0_loc_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_1_0_loc "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp1_V_2_0_loc_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="0"/>
<pin id="421" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_2_0_loc "/>
</bind>
</comp>

<comp id="425" class="1005" name="tmp1_V_4_0_loc_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="0"/>
<pin id="427" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_4_0_loc "/>
</bind>
</comp>

<comp id="431" class="1005" name="tmp1_V_5_0_loc_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="12" slack="0"/>
<pin id="433" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_5_0_loc "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp1_V_11_6_loc_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_11_6_loc "/>
</bind>
</comp>

<comp id="443" class="1005" name="tmp1_V_11_4_loc_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="0"/>
<pin id="445" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_11_4_loc "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp1_V_10_0_loc_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="0"/>
<pin id="451" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_10_0_loc "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp1_V_11_0_loc_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="12" slack="0"/>
<pin id="457" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_11_0_loc "/>
</bind>
</comp>

<comp id="461" class="1005" name="input_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="1"/>
<pin id="463" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp1_V_9_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="1"/>
<pin id="468" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_V_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="30" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="30" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="30" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="138" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="180" pin=24"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="180" pin=25"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="180" pin=26"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="180" pin=27"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="180" pin=28"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="180" pin=29"/></net>

<net id="228"><net_src comp="12" pin="0"/><net_sink comp="180" pin=30"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="180" pin=31"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="180" pin=32"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="180" pin=33"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="180" pin=34"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="180" pin=35"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="180" pin=36"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="180" pin=37"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="180" pin=38"/></net>

<net id="240"><net_src comp="146" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="180" pin=5"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="180" pin=7"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="180" pin=8"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="180" pin=10"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="180" pin=11"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="180" pin=12"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="180" pin=6"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="180" pin=9"/></net>

<net id="288"><net_src comp="285" pin="1"/><net_sink comp="180" pin=13"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="180" pin=14"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="180" pin=15"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="180" pin=16"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="180" pin=17"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="180" pin=18"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="180" pin=19"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="180" pin=20"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="180" pin=21"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="180" pin=22"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="180" pin=23"/></net>

<net id="332"><net_src comp="50" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="152" pin=23"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="338"><net_src comp="54" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="152" pin=22"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="344"><net_src comp="58" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="152" pin=21"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="350"><net_src comp="62" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="152" pin=20"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="356"><net_src comp="66" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="152" pin=19"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="362"><net_src comp="70" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="152" pin=18"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="368"><net_src comp="74" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="152" pin=17"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="374"><net_src comp="78" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="152" pin=16"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="380"><net_src comp="82" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="152" pin=15"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="386"><net_src comp="86" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="152" pin=14"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="392"><net_src comp="90" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="152" pin=13"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="398"><net_src comp="94" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="152" pin=12"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="404"><net_src comp="98" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="152" pin=11"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="410"><net_src comp="102" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="152" pin=10"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="416"><net_src comp="106" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="152" pin=9"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="422"><net_src comp="110" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="152" pin=8"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="428"><net_src comp="114" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="152" pin=7"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="434"><net_src comp="118" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="152" pin=6"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="440"><net_src comp="122" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="152" pin=5"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="446"><net_src comp="126" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="452"><net_src comp="130" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="458"><net_src comp="134" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="464"><net_src comp="138" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="469"><net_src comp="237" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="180" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: out_r | {5 6 }
	Port: firstKernel_f_V_0_0 | {}
	Port: firstKernel_f_V_0_1 | {}
	Port: firstKernel_f_V_0_2 | {}
	Port: firstKernel_f_V_1_0 | {}
	Port: firstKernel_f_V_1_1 | {}
	Port: firstKernel_f_V_1_2 | {}
	Port: firstKernel_f_V_2_0 | {}
	Port: firstKernel_f_V_2_1 | {}
	Port: firstKernel_f_V_2_2 | {}
	Port: firstKernel_f_V_3_0 | {}
	Port: firstKernel_f_V_3_1 | {}
	Port: firstKernel_f_V_3_2 | {}
	Port: firstBias_f_V | {}
 - Input state : 
	Port: convolution1_fix : input_r | {1 2 3 4 5 6 }
	Port: convolution1_fix : firstKernel_f_V_0_0 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_0_1 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_0_2 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_1_0 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_1_1 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_1_2 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_2_0 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_2_1 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_2_2 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_3_0 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_3_1 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_3_2 | {5 6 }
	Port: convolution1_fix : firstBias_f_V | {5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		input_load : 1
	State 4
		tmp1_V_9 : 1
	State 5
		call_ln193 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_convolution1_fix_Pipeline_VITIS_LOOP_181_1_fu_152 |    0    |  1.588  |   298   |   1169  |
|          |     grp_convolution1_fix_Pipeline_Conv_loop_fu_180    |    24   | 61.0598 |   5260  |   3399  |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                    tmp1_V_9_fu_237                    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                       |    24   | 62.6478 |   5558  |   4568  |
|----------|-------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   input_addr_reg_461   |    9   |
| tmp1_V_0_0_loc_reg_407 |   12   |
| tmp1_V_10_0_loc_reg_449|   12   |
| tmp1_V_11_0_loc_reg_455|   12   |
|tmp1_V_11_11_loc_reg_395|   12   |
| tmp1_V_11_4_loc_reg_443|   12   |
| tmp1_V_11_6_loc_reg_437|   12   |
| tmp1_V_11_9_loc_reg_401|   12   |
| tmp1_V_1_0_loc_reg_413 |   12   |
| tmp1_V_2_0_loc_reg_419 |   12   |
| tmp1_V_4_0_loc_reg_425 |   12   |
| tmp1_V_5_0_loc_reg_431 |   12   |
|    tmp1_V_9_reg_466    |   12   |
| tmp2_V_0_0_loc_reg_329 |   12   |
| tmp2_V_10_0_loc_reg_383|   12   |
| tmp2_V_11_0_loc_reg_389|   12   |
| tmp2_V_1_0_loc_reg_335 |   12   |
| tmp2_V_2_0_loc_reg_341 |   12   |
| tmp2_V_3_0_loc_reg_347 |   12   |
| tmp2_V_5_0_loc_reg_353 |   12   |
| tmp2_V_6_0_loc_reg_359 |   12   |
| tmp2_V_7_0_loc_reg_365 |   12   |
| tmp2_V_8_0_loc_reg_371 |   12   |
| tmp2_V_9_0_loc_reg_377 |   12   |
+------------------------+--------+
|          Total         |   285  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_146 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |   62   |  5558  |  4568  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   285  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   64   |  5843  |  4577  |
+-----------+--------+--------+--------+--------+
