
BatteriemanagementSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000747c  080001f8  080001f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  08007674  08007674  00017674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b18  08007b18  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08007b18  08007b18  00017b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b20  08007b20  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b20  08007b20  00017b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b24  08007b24  00017b24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08007b28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  2000000c  08007b34  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000324  08007b34  00020324  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001be51  00000000  00000000  0002003a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003979  00000000  00000000  0003be8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  0003f808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001188  00000000  00000000  00040b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c3da  00000000  00000000  00041cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ae4d  00000000  00000000  0006e08a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108dfa  00000000  00000000  00088ed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00191cd1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e38  00000000  00000000  00191d24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	0800765c 	.word	0x0800765c

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	0800765c 	.word	0x0800765c

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_uldivmod>:
 8000248:	b953      	cbnz	r3, 8000260 <__aeabi_uldivmod+0x18>
 800024a:	b94a      	cbnz	r2, 8000260 <__aeabi_uldivmod+0x18>
 800024c:	2900      	cmp	r1, #0
 800024e:	bf08      	it	eq
 8000250:	2800      	cmpeq	r0, #0
 8000252:	bf1c      	itt	ne
 8000254:	f04f 31ff 	movne.w	r1, #4294967295
 8000258:	f04f 30ff 	movne.w	r0, #4294967295
 800025c:	f000 b96e 	b.w	800053c <__aeabi_idiv0>
 8000260:	f1ad 0c08 	sub.w	ip, sp, #8
 8000264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000268:	f000 f806 	bl	8000278 <__udivmoddi4>
 800026c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000274:	b004      	add	sp, #16
 8000276:	4770      	bx	lr

08000278 <__udivmoddi4>:
 8000278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800027c:	9d08      	ldr	r5, [sp, #32]
 800027e:	4604      	mov	r4, r0
 8000280:	468c      	mov	ip, r1
 8000282:	2b00      	cmp	r3, #0
 8000284:	f040 8083 	bne.w	800038e <__udivmoddi4+0x116>
 8000288:	428a      	cmp	r2, r1
 800028a:	4617      	mov	r7, r2
 800028c:	d947      	bls.n	800031e <__udivmoddi4+0xa6>
 800028e:	fab2 f282 	clz	r2, r2
 8000292:	b142      	cbz	r2, 80002a6 <__udivmoddi4+0x2e>
 8000294:	f1c2 0020 	rsb	r0, r2, #32
 8000298:	fa24 f000 	lsr.w	r0, r4, r0
 800029c:	4091      	lsls	r1, r2
 800029e:	4097      	lsls	r7, r2
 80002a0:	ea40 0c01 	orr.w	ip, r0, r1
 80002a4:	4094      	lsls	r4, r2
 80002a6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002aa:	0c23      	lsrs	r3, r4, #16
 80002ac:	fbbc f6f8 	udiv	r6, ip, r8
 80002b0:	fa1f fe87 	uxth.w	lr, r7
 80002b4:	fb08 c116 	mls	r1, r8, r6, ip
 80002b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002bc:	fb06 f10e 	mul.w	r1, r6, lr
 80002c0:	4299      	cmp	r1, r3
 80002c2:	d909      	bls.n	80002d8 <__udivmoddi4+0x60>
 80002c4:	18fb      	adds	r3, r7, r3
 80002c6:	f106 30ff 	add.w	r0, r6, #4294967295
 80002ca:	f080 8119 	bcs.w	8000500 <__udivmoddi4+0x288>
 80002ce:	4299      	cmp	r1, r3
 80002d0:	f240 8116 	bls.w	8000500 <__udivmoddi4+0x288>
 80002d4:	3e02      	subs	r6, #2
 80002d6:	443b      	add	r3, r7
 80002d8:	1a5b      	subs	r3, r3, r1
 80002da:	b2a4      	uxth	r4, r4
 80002dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80002e0:	fb08 3310 	mls	r3, r8, r0, r3
 80002e4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d909      	bls.n	8000304 <__udivmoddi4+0x8c>
 80002f0:	193c      	adds	r4, r7, r4
 80002f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002f6:	f080 8105 	bcs.w	8000504 <__udivmoddi4+0x28c>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f240 8102 	bls.w	8000504 <__udivmoddi4+0x28c>
 8000300:	3802      	subs	r0, #2
 8000302:	443c      	add	r4, r7
 8000304:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000308:	eba4 040e 	sub.w	r4, r4, lr
 800030c:	2600      	movs	r6, #0
 800030e:	b11d      	cbz	r5, 8000318 <__udivmoddi4+0xa0>
 8000310:	40d4      	lsrs	r4, r2
 8000312:	2300      	movs	r3, #0
 8000314:	e9c5 4300 	strd	r4, r3, [r5]
 8000318:	4631      	mov	r1, r6
 800031a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031e:	b902      	cbnz	r2, 8000322 <__udivmoddi4+0xaa>
 8000320:	deff      	udf	#255	; 0xff
 8000322:	fab2 f282 	clz	r2, r2
 8000326:	2a00      	cmp	r2, #0
 8000328:	d150      	bne.n	80003cc <__udivmoddi4+0x154>
 800032a:	1bcb      	subs	r3, r1, r7
 800032c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000330:	fa1f f887 	uxth.w	r8, r7
 8000334:	2601      	movs	r6, #1
 8000336:	fbb3 fcfe 	udiv	ip, r3, lr
 800033a:	0c21      	lsrs	r1, r4, #16
 800033c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000340:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000344:	fb08 f30c 	mul.w	r3, r8, ip
 8000348:	428b      	cmp	r3, r1
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0xe4>
 800034c:	1879      	adds	r1, r7, r1
 800034e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0xe2>
 8000354:	428b      	cmp	r3, r1
 8000356:	f200 80e9 	bhi.w	800052c <__udivmoddi4+0x2b4>
 800035a:	4684      	mov	ip, r0
 800035c:	1ac9      	subs	r1, r1, r3
 800035e:	b2a3      	uxth	r3, r4
 8000360:	fbb1 f0fe 	udiv	r0, r1, lr
 8000364:	fb0e 1110 	mls	r1, lr, r0, r1
 8000368:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800036c:	fb08 f800 	mul.w	r8, r8, r0
 8000370:	45a0      	cmp	r8, r4
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x10c>
 8000374:	193c      	adds	r4, r7, r4
 8000376:	f100 33ff 	add.w	r3, r0, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x10a>
 800037c:	45a0      	cmp	r8, r4
 800037e:	f200 80d9 	bhi.w	8000534 <__udivmoddi4+0x2bc>
 8000382:	4618      	mov	r0, r3
 8000384:	eba4 0408 	sub.w	r4, r4, r8
 8000388:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800038c:	e7bf      	b.n	800030e <__udivmoddi4+0x96>
 800038e:	428b      	cmp	r3, r1
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x12e>
 8000392:	2d00      	cmp	r5, #0
 8000394:	f000 80b1 	beq.w	80004fa <__udivmoddi4+0x282>
 8000398:	2600      	movs	r6, #0
 800039a:	e9c5 0100 	strd	r0, r1, [r5]
 800039e:	4630      	mov	r0, r6
 80003a0:	4631      	mov	r1, r6
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	fab3 f683 	clz	r6, r3
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d14a      	bne.n	8000444 <__udivmoddi4+0x1cc>
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0x140>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 80b8 	bhi.w	8000528 <__udivmoddi4+0x2b0>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb61 0103 	sbc.w	r1, r1, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	468c      	mov	ip, r1
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0a8      	beq.n	8000318 <__udivmoddi4+0xa0>
 80003c6:	e9c5 4c00 	strd	r4, ip, [r5]
 80003ca:	e7a5      	b.n	8000318 <__udivmoddi4+0xa0>
 80003cc:	f1c2 0320 	rsb	r3, r2, #32
 80003d0:	fa20 f603 	lsr.w	r6, r0, r3
 80003d4:	4097      	lsls	r7, r2
 80003d6:	fa01 f002 	lsl.w	r0, r1, r2
 80003da:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003de:	40d9      	lsrs	r1, r3
 80003e0:	4330      	orrs	r0, r6
 80003e2:	0c03      	lsrs	r3, r0, #16
 80003e4:	fbb1 f6fe 	udiv	r6, r1, lr
 80003e8:	fa1f f887 	uxth.w	r8, r7
 80003ec:	fb0e 1116 	mls	r1, lr, r6, r1
 80003f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f4:	fb06 f108 	mul.w	r1, r6, r8
 80003f8:	4299      	cmp	r1, r3
 80003fa:	fa04 f402 	lsl.w	r4, r4, r2
 80003fe:	d909      	bls.n	8000414 <__udivmoddi4+0x19c>
 8000400:	18fb      	adds	r3, r7, r3
 8000402:	f106 3cff 	add.w	ip, r6, #4294967295
 8000406:	f080 808d 	bcs.w	8000524 <__udivmoddi4+0x2ac>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 808a 	bls.w	8000524 <__udivmoddi4+0x2ac>
 8000410:	3e02      	subs	r6, #2
 8000412:	443b      	add	r3, r7
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b281      	uxth	r1, r0
 8000418:	fbb3 f0fe 	udiv	r0, r3, lr
 800041c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000420:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000424:	fb00 f308 	mul.w	r3, r0, r8
 8000428:	428b      	cmp	r3, r1
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x1c4>
 800042c:	1879      	adds	r1, r7, r1
 800042e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000432:	d273      	bcs.n	800051c <__udivmoddi4+0x2a4>
 8000434:	428b      	cmp	r3, r1
 8000436:	d971      	bls.n	800051c <__udivmoddi4+0x2a4>
 8000438:	3802      	subs	r0, #2
 800043a:	4439      	add	r1, r7
 800043c:	1acb      	subs	r3, r1, r3
 800043e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000442:	e778      	b.n	8000336 <__udivmoddi4+0xbe>
 8000444:	f1c6 0c20 	rsb	ip, r6, #32
 8000448:	fa03 f406 	lsl.w	r4, r3, r6
 800044c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000450:	431c      	orrs	r4, r3
 8000452:	fa20 f70c 	lsr.w	r7, r0, ip
 8000456:	fa01 f306 	lsl.w	r3, r1, r6
 800045a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800045e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000462:	431f      	orrs	r7, r3
 8000464:	0c3b      	lsrs	r3, r7, #16
 8000466:	fbb1 f9fe 	udiv	r9, r1, lr
 800046a:	fa1f f884 	uxth.w	r8, r4
 800046e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000472:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000476:	fb09 fa08 	mul.w	sl, r9, r8
 800047a:	458a      	cmp	sl, r1
 800047c:	fa02 f206 	lsl.w	r2, r2, r6
 8000480:	fa00 f306 	lsl.w	r3, r0, r6
 8000484:	d908      	bls.n	8000498 <__udivmoddi4+0x220>
 8000486:	1861      	adds	r1, r4, r1
 8000488:	f109 30ff 	add.w	r0, r9, #4294967295
 800048c:	d248      	bcs.n	8000520 <__udivmoddi4+0x2a8>
 800048e:	458a      	cmp	sl, r1
 8000490:	d946      	bls.n	8000520 <__udivmoddi4+0x2a8>
 8000492:	f1a9 0902 	sub.w	r9, r9, #2
 8000496:	4421      	add	r1, r4
 8000498:	eba1 010a 	sub.w	r1, r1, sl
 800049c:	b2bf      	uxth	r7, r7
 800049e:	fbb1 f0fe 	udiv	r0, r1, lr
 80004a2:	fb0e 1110 	mls	r1, lr, r0, r1
 80004a6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004aa:	fb00 f808 	mul.w	r8, r0, r8
 80004ae:	45b8      	cmp	r8, r7
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x24a>
 80004b2:	19e7      	adds	r7, r4, r7
 80004b4:	f100 31ff 	add.w	r1, r0, #4294967295
 80004b8:	d22e      	bcs.n	8000518 <__udivmoddi4+0x2a0>
 80004ba:	45b8      	cmp	r8, r7
 80004bc:	d92c      	bls.n	8000518 <__udivmoddi4+0x2a0>
 80004be:	3802      	subs	r0, #2
 80004c0:	4427      	add	r7, r4
 80004c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004c6:	eba7 0708 	sub.w	r7, r7, r8
 80004ca:	fba0 8902 	umull	r8, r9, r0, r2
 80004ce:	454f      	cmp	r7, r9
 80004d0:	46c6      	mov	lr, r8
 80004d2:	4649      	mov	r1, r9
 80004d4:	d31a      	bcc.n	800050c <__udivmoddi4+0x294>
 80004d6:	d017      	beq.n	8000508 <__udivmoddi4+0x290>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x27a>
 80004da:	ebb3 020e 	subs.w	r2, r3, lr
 80004de:	eb67 0701 	sbc.w	r7, r7, r1
 80004e2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004e6:	40f2      	lsrs	r2, r6
 80004e8:	ea4c 0202 	orr.w	r2, ip, r2
 80004ec:	40f7      	lsrs	r7, r6
 80004ee:	e9c5 2700 	strd	r2, r7, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	462e      	mov	r6, r5
 80004fc:	4628      	mov	r0, r5
 80004fe:	e70b      	b.n	8000318 <__udivmoddi4+0xa0>
 8000500:	4606      	mov	r6, r0
 8000502:	e6e9      	b.n	80002d8 <__udivmoddi4+0x60>
 8000504:	4618      	mov	r0, r3
 8000506:	e6fd      	b.n	8000304 <__udivmoddi4+0x8c>
 8000508:	4543      	cmp	r3, r8
 800050a:	d2e5      	bcs.n	80004d8 <__udivmoddi4+0x260>
 800050c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000510:	eb69 0104 	sbc.w	r1, r9, r4
 8000514:	3801      	subs	r0, #1
 8000516:	e7df      	b.n	80004d8 <__udivmoddi4+0x260>
 8000518:	4608      	mov	r0, r1
 800051a:	e7d2      	b.n	80004c2 <__udivmoddi4+0x24a>
 800051c:	4660      	mov	r0, ip
 800051e:	e78d      	b.n	800043c <__udivmoddi4+0x1c4>
 8000520:	4681      	mov	r9, r0
 8000522:	e7b9      	b.n	8000498 <__udivmoddi4+0x220>
 8000524:	4666      	mov	r6, ip
 8000526:	e775      	b.n	8000414 <__udivmoddi4+0x19c>
 8000528:	4630      	mov	r0, r6
 800052a:	e74a      	b.n	80003c2 <__udivmoddi4+0x14a>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	4439      	add	r1, r7
 8000532:	e713      	b.n	800035c <__udivmoddi4+0xe4>
 8000534:	3802      	subs	r0, #2
 8000536:	443c      	add	r4, r7
 8000538:	e724      	b.n	8000384 <__udivmoddi4+0x10c>
 800053a:	bf00      	nop

0800053c <__aeabi_idiv0>:
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <uartTransmit>:
//----------------------------------------------------------------------

// Uart2 Transmit Funktion
//----------------------------------------------------------------------
void uartTransmit(const char *str, const size_t size)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
 8000548:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart2, (uint8_t *)str, size, 1000);
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	b29a      	uxth	r2, r3
 800054e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000552:	6879      	ldr	r1, [r7, #4]
 8000554:	4803      	ldr	r0, [pc, #12]	; (8000564 <uartTransmit+0x24>)
 8000556:	f006 fb25 	bl	8006ba4 <HAL_UART_Transmit>
}
 800055a:	bf00      	nop
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	2000029c 	.word	0x2000029c

08000568 <uartTransmitNumber>:
//----------------------------------------------------------------------

// Uart2 Transmit Nummer Funktion
//----------------------------------------------------------------------
void uartTransmitNumber(const uint32_t number, const uint32_t base)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b086      	sub	sp, #24
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
 8000570:	6039      	str	r1, [r7, #0]
	char str[11];

	utoa(number, str, base);
 8000572:	683a      	ldr	r2, [r7, #0]
 8000574:	f107 030c 	add.w	r3, r7, #12
 8000578:	4619      	mov	r1, r3
 800057a:	6878      	ldr	r0, [r7, #4]
 800057c:	f007 f826 	bl	80075cc <utoa>
	HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 1000);
 8000580:	f107 030c 	add.w	r3, r7, #12
 8000584:	4618      	mov	r0, r3
 8000586:	f7ff fe57 	bl	8000238 <strlen>
 800058a:	4603      	mov	r3, r0
 800058c:	b29a      	uxth	r2, r3
 800058e:	f107 010c 	add.w	r1, r7, #12
 8000592:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000596:	4803      	ldr	r0, [pc, #12]	; (80005a4 <uartTransmitNumber+0x3c>)
 8000598:	f006 fb04 	bl	8006ba4 <HAL_UART_Transmit>
}
 800059c:	bf00      	nop
 800059e:	3718      	adds	r7, #24
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	2000029c 	.word	0x2000029c

080005a8 <collectHardwareInfo>:


// Collects hardware information from microcontroller and prints it
//----------------------------------------------------------------------
void collectHardwareInfo(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
	#define STRING_STM_DEVICE_ID			"\nSTM32 Device ID:\t"
	#define STRING_STM_REVISION				"\nSTM32 Revision ID:\t"
	#define STRING_STM_FREQ					"\nSTM32 CPU-Freq:\t\t"
	#define STRING_STM_UUID					"\nSTM32 UUID:\t\t"

	uartTransmit(STRING_STM_DEVICE_ID, sizeof(STRING_STM_DEVICE_ID));
 80005ae:	2113      	movs	r1, #19
 80005b0:	483b      	ldr	r0, [pc, #236]	; (80006a0 <collectHardwareInfo+0xf8>)
 80005b2:	f7ff ffc5 	bl	8000540 <uartTransmit>
	uartTransmitNumber(HAL_GetDEVID(), 10);									// Mikrocontroller Typ
 80005b6:	f002 fa6f 	bl	8002a98 <HAL_GetDEVID>
 80005ba:	4603      	mov	r3, r0
 80005bc:	210a      	movs	r1, #10
 80005be:	4618      	mov	r0, r3
 80005c0:	f7ff ffd2 	bl	8000568 <uartTransmitNumber>

	uartTransmit(STRING_STM_REVISION, sizeof(STRING_STM_REVISION));
 80005c4:	2115      	movs	r1, #21
 80005c6:	4837      	ldr	r0, [pc, #220]	; (80006a4 <collectHardwareInfo+0xfc>)
 80005c8:	f7ff ffba 	bl	8000540 <uartTransmit>

	switch(HAL_GetREVID())													// Mikrocontroller Revision
 80005cc:	f002 fa58 	bl	8002a80 <HAL_GetREVID>
 80005d0:	4603      	mov	r3, r0
 80005d2:	f242 0201 	movw	r2, #8193	; 0x2001
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d016      	beq.n	8000608 <collectHardwareInfo+0x60>
 80005da:	f242 0201 	movw	r2, #8193	; 0x2001
 80005de:	4293      	cmp	r3, r2
 80005e0:	d817      	bhi.n	8000612 <collectHardwareInfo+0x6a>
 80005e2:	f241 0201 	movw	r2, #4097	; 0x1001
 80005e6:	4293      	cmp	r3, r2
 80005e8:	d004      	beq.n	80005f4 <collectHardwareInfo+0x4c>
 80005ea:	f241 0203 	movw	r2, #4099	; 0x1003
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d005      	beq.n	80005fe <collectHardwareInfo+0x56>
 80005f2:	e00e      	b.n	8000612 <collectHardwareInfo+0x6a>
	{
		case 0x1001:
			uartTransmit("Z", 1);
 80005f4:	2101      	movs	r1, #1
 80005f6:	482c      	ldr	r0, [pc, #176]	; (80006a8 <collectHardwareInfo+0x100>)
 80005f8:	f7ff ffa2 	bl	8000540 <uartTransmit>
			break;
 80005fc:	e011      	b.n	8000622 <collectHardwareInfo+0x7a>
		case 0x1003:
			uartTransmit("Y", 1);
 80005fe:	2101      	movs	r1, #1
 8000600:	482a      	ldr	r0, [pc, #168]	; (80006ac <collectHardwareInfo+0x104>)
 8000602:	f7ff ff9d 	bl	8000540 <uartTransmit>
			break;
 8000606:	e00c      	b.n	8000622 <collectHardwareInfo+0x7a>
		case 0x2001:
			uartTransmit("X", 1);
 8000608:	2101      	movs	r1, #1
 800060a:	4829      	ldr	r0, [pc, #164]	; (80006b0 <collectHardwareInfo+0x108>)
 800060c:	f7ff ff98 	bl	8000540 <uartTransmit>
			break;
 8000610:	e007      	b.n	8000622 <collectHardwareInfo+0x7a>
		default:
			uartTransmitNumber(HAL_GetREVID(), 10);
 8000612:	f002 fa35 	bl	8002a80 <HAL_GetREVID>
 8000616:	4603      	mov	r3, r0
 8000618:	210a      	movs	r1, #10
 800061a:	4618      	mov	r0, r3
 800061c:	f7ff ffa4 	bl	8000568 <uartTransmitNumber>
			break;
 8000620:	bf00      	nop
	}


	uartTransmit(STRING_STM_FREQ, sizeof(STRING_STM_FREQ));
 8000622:	2113      	movs	r1, #19
 8000624:	4823      	ldr	r0, [pc, #140]	; (80006b4 <collectHardwareInfo+0x10c>)
 8000626:	f7ff ff8b 	bl	8000540 <uartTransmit>
	{
		uint32_t frequency = HAL_RCC_GetSysClockFreq();						// Systemfrequenz ausgeben
 800062a:	f003 ff03 	bl	8004434 <HAL_RCC_GetSysClockFreq>
 800062e:	6078      	str	r0, [r7, #4]
		frequency = frequency/1000000;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	4a21      	ldr	r2, [pc, #132]	; (80006b8 <collectHardwareInfo+0x110>)
 8000634:	fba2 2303 	umull	r2, r3, r2, r3
 8000638:	0c9b      	lsrs	r3, r3, #18
 800063a:	607b      	str	r3, [r7, #4]

		uartTransmitNumber(frequency, 10);
 800063c:	210a      	movs	r1, #10
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f7ff ff92 	bl	8000568 <uartTransmitNumber>
	}

	uartTransmit(" MHz", 4);
 8000644:	2104      	movs	r1, #4
 8000646:	481d      	ldr	r0, [pc, #116]	; (80006bc <collectHardwareInfo+0x114>)
 8000648:	f7ff ff7a 	bl	8000540 <uartTransmit>


	uartTransmit(STRING_STM_UUID, sizeof(STRING_STM_UUID));
 800064c:	210f      	movs	r1, #15
 800064e:	481c      	ldr	r0, [pc, #112]	; (80006c0 <collectHardwareInfo+0x118>)
 8000650:	f7ff ff76 	bl	8000540 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw0(), 16);									// UID0 ausgeben
 8000654:	f002 fa2e 	bl	8002ab4 <HAL_GetUIDw0>
 8000658:	4603      	mov	r3, r0
 800065a:	2110      	movs	r1, #16
 800065c:	4618      	mov	r0, r3
 800065e:	f7ff ff83 	bl	8000568 <uartTransmitNumber>

	uartTransmit(" ", 1);
 8000662:	2101      	movs	r1, #1
 8000664:	4817      	ldr	r0, [pc, #92]	; (80006c4 <collectHardwareInfo+0x11c>)
 8000666:	f7ff ff6b 	bl	8000540 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw1(), 16);									// UID1 ausgeben
 800066a:	f002 fa2f 	bl	8002acc <HAL_GetUIDw1>
 800066e:	4603      	mov	r3, r0
 8000670:	2110      	movs	r1, #16
 8000672:	4618      	mov	r0, r3
 8000674:	f7ff ff78 	bl	8000568 <uartTransmitNumber>

	uartTransmit(" ", 1);
 8000678:	2101      	movs	r1, #1
 800067a:	4812      	ldr	r0, [pc, #72]	; (80006c4 <collectHardwareInfo+0x11c>)
 800067c:	f7ff ff60 	bl	8000540 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw2(), 16);									// UID2 ausgeben
 8000680:	f002 fa30 	bl	8002ae4 <HAL_GetUIDw2>
 8000684:	4603      	mov	r3, r0
 8000686:	2110      	movs	r1, #16
 8000688:	4618      	mov	r0, r3
 800068a:	f7ff ff6d 	bl	8000568 <uartTransmitNumber>

	uartTransmit("\n", 1);
 800068e:	2101      	movs	r1, #1
 8000690:	480d      	ldr	r0, [pc, #52]	; (80006c8 <collectHardwareInfo+0x120>)
 8000692:	f7ff ff55 	bl	8000540 <uartTransmit>
}
 8000696:	bf00      	nop
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	08007674 	.word	0x08007674
 80006a4:	08007688 	.word	0x08007688
 80006a8:	080076a0 	.word	0x080076a0
 80006ac:	080076a4 	.word	0x080076a4
 80006b0:	080076a8 	.word	0x080076a8
 80006b4:	080076ac 	.word	0x080076ac
 80006b8:	431bde83 	.word	0x431bde83
 80006bc:	080076c0 	.word	0x080076c0
 80006c0:	080076c8 	.word	0x080076c8
 80006c4:	080076d8 	.word	0x080076d8
 80006c8:	080076dc 	.word	0x080076dc

080006cc <collectMiddlewareInfo>:
//----------------------------------------------------------------------

// Collects Version information from Middleware and prints it
//----------------------------------------------------------------------
void collectMiddlewareInfo(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
	#define STRING_CMSIS_VERSION			"\nCMSIS Version:\t\t"
	#define STRING_HAL_VERSION				"\nHAL Version:\t\t"
	#define STRING_RTOS_CMSIS_VERSION		"\nRTOS CMSIS Version:\t"
	#define STRING_RTOS_VERSION				"\nRTOS Version:\t\t"

	uartTransmit(STRING_CMSIS_VERSION, sizeof(STRING_CMSIS_VERSION));
 80006d0:	2112      	movs	r1, #18
 80006d2:	4824      	ldr	r0, [pc, #144]	; (8000764 <collectMiddlewareInfo+0x98>)
 80006d4:	f7ff ff34 	bl	8000540 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_MAIN, 10);						// CMSIS Version anzeigen
 80006d8:	210a      	movs	r1, #10
 80006da:	2005      	movs	r0, #5
 80006dc:	f7ff ff44 	bl	8000568 <uartTransmitNumber>
	uartTransmit(".", 1);
 80006e0:	2101      	movs	r1, #1
 80006e2:	4821      	ldr	r0, [pc, #132]	; (8000768 <collectMiddlewareInfo+0x9c>)
 80006e4:	f7ff ff2c 	bl	8000540 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_SUB, 10);						// CMSIS Version anzeigen
 80006e8:	210a      	movs	r1, #10
 80006ea:	2001      	movs	r0, #1
 80006ec:	f7ff ff3c 	bl	8000568 <uartTransmitNumber>


	uartTransmit(STRING_HAL_VERSION, sizeof(STRING_HAL_VERSION));			// Hal Version anzeigen
 80006f0:	2110      	movs	r1, #16
 80006f2:	481e      	ldr	r0, [pc, #120]	; (800076c <collectMiddlewareInfo+0xa0>)
 80006f4:	f7ff ff24 	bl	8000540 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 24) & 0xFF), 10);
 80006f8:	f002 f9b8 	bl	8002a6c <HAL_GetHalVersion>
 80006fc:	4603      	mov	r3, r0
 80006fe:	0e1b      	lsrs	r3, r3, #24
 8000700:	b2db      	uxtb	r3, r3
 8000702:	210a      	movs	r1, #10
 8000704:	4618      	mov	r0, r3
 8000706:	f7ff ff2f 	bl	8000568 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 800070a:	2101      	movs	r1, #1
 800070c:	4816      	ldr	r0, [pc, #88]	; (8000768 <collectMiddlewareInfo+0x9c>)
 800070e:	f7ff ff17 	bl	8000540 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 16) & 0xFF), 10);
 8000712:	f002 f9ab 	bl	8002a6c <HAL_GetHalVersion>
 8000716:	4603      	mov	r3, r0
 8000718:	0c1b      	lsrs	r3, r3, #16
 800071a:	b2db      	uxtb	r3, r3
 800071c:	210a      	movs	r1, #10
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff ff22 	bl	8000568 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8000724:	2101      	movs	r1, #1
 8000726:	4810      	ldr	r0, [pc, #64]	; (8000768 <collectMiddlewareInfo+0x9c>)
 8000728:	f7ff ff0a 	bl	8000540 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 8) & 0xFF), 10);
 800072c:	f002 f99e 	bl	8002a6c <HAL_GetHalVersion>
 8000730:	4603      	mov	r3, r0
 8000732:	0a1b      	lsrs	r3, r3, #8
 8000734:	b2db      	uxtb	r3, r3
 8000736:	210a      	movs	r1, #10
 8000738:	4618      	mov	r0, r3
 800073a:	f7ff ff15 	bl	8000568 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 800073e:	2101      	movs	r1, #1
 8000740:	4809      	ldr	r0, [pc, #36]	; (8000768 <collectMiddlewareInfo+0x9c>)
 8000742:	f7ff fefd 	bl	8000540 <uartTransmit>
	uartTransmitNumber((uint32_t)(HAL_GetHalVersion() & 0xFF), 10);
 8000746:	f002 f991 	bl	8002a6c <HAL_GetHalVersion>
 800074a:	4603      	mov	r3, r0
 800074c:	b2db      	uxtb	r3, r3
 800074e:	210a      	movs	r1, #10
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff ff09 	bl	8000568 <uartTransmitNumber>

	uartTransmit(".", 1);
	uartTransmitNumber(tskKERNEL_VERSION_BUILD, 10);						// FreeRTOS Kernel Version anzeigen
#endif

	uartTransmit("\n", 1);
 8000756:	2101      	movs	r1, #1
 8000758:	4805      	ldr	r0, [pc, #20]	; (8000770 <collectMiddlewareInfo+0xa4>)
 800075a:	f7ff fef1 	bl	8000540 <uartTransmit>
}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	080076e0 	.word	0x080076e0
 8000768:	080076f4 	.word	0x080076f4
 800076c:	080076f8 	.word	0x080076f8
 8000770:	080076dc 	.word	0x080076dc

08000774 <collectSoftwareInfo>:
//----------------------------------------------------------------------

// Collects Software information and prints it
//----------------------------------------------------------------------
void collectSoftwareInfo(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
	#define STRING_GIT_TAG_COMMIT			"\nGit Tags commit:\t\t"
	#define STRING_GIT_TAG_DIRTY			"\nGit Dirty commit:\t\t"
	#define STRING_BUILD_DATE				"\nBuild Date:\t\t"
	#define STRING_BUILD_TIME				"\nBuild Time:\t\t"

	uartTransmit(STRING_GIT_COMMIT, sizeof(STRING_GIT_COMMIT));
 8000778:	210f      	movs	r1, #15
 800077a:	4826      	ldr	r0, [pc, #152]	; (8000814 <collectSoftwareInfo+0xa0>)
 800077c:	f7ff fee0 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_COMMIT, sizeof(GIT_COMMIT));							// Git Commit anzeigen
 8000780:	2108      	movs	r1, #8
 8000782:	4825      	ldr	r0, [pc, #148]	; (8000818 <collectSoftwareInfo+0xa4>)
 8000784:	f7ff fedc 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH, sizeof(STRING_GIT_BRANCH));
 8000788:	210f      	movs	r1, #15
 800078a:	4824      	ldr	r0, [pc, #144]	; (800081c <collectSoftwareInfo+0xa8>)
 800078c:	f7ff fed8 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_BRANCH, sizeof(GIT_BRANCH));							// Git Branch anzeigen
 8000790:	2104      	movs	r1, #4
 8000792:	4823      	ldr	r0, [pc, #140]	; (8000820 <collectSoftwareInfo+0xac>)
 8000794:	f7ff fed4 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_HASH, sizeof(STRING_GIT_HASH));
 8000798:	210d      	movs	r1, #13
 800079a:	4822      	ldr	r0, [pc, #136]	; (8000824 <collectSoftwareInfo+0xb0>)
 800079c:	f7ff fed0 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_HASH, sizeof(GIT_HASH));								// Git Hash anzeigen
 80007a0:	2129      	movs	r1, #41	; 0x29
 80007a2:	4821      	ldr	r0, [pc, #132]	; (8000828 <collectSoftwareInfo+0xb4>)
 80007a4:	f7ff fecc 	bl	8000540 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 80007a8:	2101      	movs	r1, #1
 80007aa:	4820      	ldr	r0, [pc, #128]	; (800082c <collectSoftwareInfo+0xb8>)
 80007ac:	f7ff fec8 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 80007b0:	2115      	movs	r1, #21
 80007b2:	481f      	ldr	r0, [pc, #124]	; (8000830 <collectSoftwareInfo+0xbc>)
 80007b4:	f7ff fec4 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_LAST_TAG, sizeof(GIT_LAST_TAG));						// Git letzten Tags anzeigen
 80007b8:	2105      	movs	r1, #5
 80007ba:	481e      	ldr	r0, [pc, #120]	; (8000834 <collectSoftwareInfo+0xc0>)
 80007bc:	f7ff fec0 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 80007c0:	2114      	movs	r1, #20
 80007c2:	481d      	ldr	r0, [pc, #116]	; (8000838 <collectSoftwareInfo+0xc4>)
 80007c4:	f7ff febc 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_TAG_COMMIT, sizeof(GIT_TAG_COMMIT));					// Git Tags Commit anzeigen
 80007c8:	2108      	movs	r1, #8
 80007ca:	481c      	ldr	r0, [pc, #112]	; (800083c <collectSoftwareInfo+0xc8>)
 80007cc:	f7ff feb8 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_DIRTY, sizeof(STRING_GIT_TAG_DIRTY));
 80007d0:	2115      	movs	r1, #21
 80007d2:	481b      	ldr	r0, [pc, #108]	; (8000840 <collectSoftwareInfo+0xcc>)
 80007d4:	f7ff feb4 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY, sizeof(GIT_TAG_DIRTY));						// Git Dirty Commit anzeigen
 80007d8:	2111      	movs	r1, #17
 80007da:	481a      	ldr	r0, [pc, #104]	; (8000844 <collectSoftwareInfo+0xd0>)
 80007dc:	f7ff feb0 	bl	8000540 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 80007e0:	2101      	movs	r1, #1
 80007e2:	4812      	ldr	r0, [pc, #72]	; (800082c <collectSoftwareInfo+0xb8>)
 80007e4:	f7ff feac 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_BUILD_DATE, sizeof(STRING_BUILD_DATE));
 80007e8:	210f      	movs	r1, #15
 80007ea:	4817      	ldr	r0, [pc, #92]	; (8000848 <collectSoftwareInfo+0xd4>)
 80007ec:	f7ff fea8 	bl	8000540 <uartTransmit>
	uartTransmit(BUILD_DATE, sizeof(BUILD_DATE));							// Kompilierdatum anzeigen
 80007f0:	210b      	movs	r1, #11
 80007f2:	4816      	ldr	r0, [pc, #88]	; (800084c <collectSoftwareInfo+0xd8>)
 80007f4:	f7ff fea4 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_BUILD_TIME, sizeof(STRING_BUILD_TIME));
 80007f8:	210f      	movs	r1, #15
 80007fa:	4815      	ldr	r0, [pc, #84]	; (8000850 <collectSoftwareInfo+0xdc>)
 80007fc:	f7ff fea0 	bl	8000540 <uartTransmit>
	uartTransmit(BUILD_TIME, sizeof(BUILD_TIME));							// Kompilierzeit anzeigen
 8000800:	2109      	movs	r1, #9
 8000802:	4814      	ldr	r0, [pc, #80]	; (8000854 <collectSoftwareInfo+0xe0>)
 8000804:	f7ff fe9c 	bl	8000540 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 8000808:	2101      	movs	r1, #1
 800080a:	4808      	ldr	r0, [pc, #32]	; (800082c <collectSoftwareInfo+0xb8>)
 800080c:	f7ff fe98 	bl	8000540 <uartTransmit>
}
 8000810:	bf00      	nop
 8000812:	bd80      	pop	{r7, pc}
 8000814:	08007708 	.word	0x08007708
 8000818:	08007718 	.word	0x08007718
 800081c:	08007720 	.word	0x08007720
 8000820:	08007730 	.word	0x08007730
 8000824:	08007734 	.word	0x08007734
 8000828:	08007744 	.word	0x08007744
 800082c:	080076dc 	.word	0x080076dc
 8000830:	08007770 	.word	0x08007770
 8000834:	08007788 	.word	0x08007788
 8000838:	08007790 	.word	0x08007790
 800083c:	080077a4 	.word	0x080077a4
 8000840:	080077ac 	.word	0x080077ac
 8000844:	080077c4 	.word	0x080077c4
 8000848:	080077d8 	.word	0x080077d8
 800084c:	080077e8 	.word	0x080077e8
 8000850:	080077f4 	.word	0x080077f4
 8000854:	08007804 	.word	0x08007804

08000858 <collectGitcounts>:
//----------------------------------------------------------------------

// Collects Git count information and prints it
//----------------------------------------------------------------------
void collectGitcounts(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
	#define STRING_GIT_OVERALL_COMMIT_COUNT	"\nGit Overall count:\t\t"
	#define STRING_GIT_BRANCH_COMMIT_COUNT	"\nGit Branch commit count:\t\t"
	#define STRING_GIT_ACTIVE_BRANCHES		"\nGit active Branches:\t\t"
	#define STRING_GIT_TAG_COUNT			"\nGit Tags count:\t\t"

	uartTransmit(STRING_GIT_TAG_DIRTY_COUNT, sizeof(STRING_GIT_TAG_DIRTY_COUNT));
 800085c:	2114      	movs	r1, #20
 800085e:	4814      	ldr	r0, [pc, #80]	; (80008b0 <collectGitcounts+0x58>)
 8000860:	f7ff fe6e 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY_COUNT, sizeof(GIT_TAG_DIRTY_COUNT));			// Git zaehle Dirty commits nach letztem Tags und Anzahl anzeigen
 8000864:	2103      	movs	r1, #3
 8000866:	4813      	ldr	r0, [pc, #76]	; (80008b4 <collectGitcounts+0x5c>)
 8000868:	f7ff fe6a 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_OVERALL_COMMIT_COUNT, sizeof(STRING_GIT_OVERALL_COMMIT_COUNT));
 800086c:	2116      	movs	r1, #22
 800086e:	4812      	ldr	r0, [pc, #72]	; (80008b8 <collectGitcounts+0x60>)
 8000870:	f7ff fe66 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_OVERALL_COMMIT_COUNT, sizeof(GIT_OVERALL_COMMIT_COUNT));// Git alle Commits zaehlen und Anzahl anzeigen
 8000874:	2103      	movs	r1, #3
 8000876:	4811      	ldr	r0, [pc, #68]	; (80008bc <collectGitcounts+0x64>)
 8000878:	f7ff fe62 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH_COMMIT_COUNT, sizeof(STRING_GIT_BRANCH_COMMIT_COUNT));
 800087c:	211c      	movs	r1, #28
 800087e:	4810      	ldr	r0, [pc, #64]	; (80008c0 <collectGitcounts+0x68>)
 8000880:	f7ff fe5e 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_BRANCH_COMMIT_COUNT, sizeof(GIT_BRANCH_COMMIT_COUNT));	// Git Branch Commits zaehken und Anzahl anzeigen
 8000884:	2103      	movs	r1, #3
 8000886:	480f      	ldr	r0, [pc, #60]	; (80008c4 <collectGitcounts+0x6c>)
 8000888:	f7ff fe5a 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 800088c:	2115      	movs	r1, #21
 800088e:	480e      	ldr	r0, [pc, #56]	; (80008c8 <collectGitcounts+0x70>)
 8000890:	f7ff fe56 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_ACTIVE_BRANCHES, sizeof(GIT_ACTIVE_BRANCHES));			// Git aktive Branches zaehlen und Anzahl anzeigen
 8000894:	2102      	movs	r1, #2
 8000896:	480d      	ldr	r0, [pc, #52]	; (80008cc <collectGitcounts+0x74>)
 8000898:	f7ff fe52 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 800089c:	2114      	movs	r1, #20
 800089e:	480c      	ldr	r0, [pc, #48]	; (80008d0 <collectGitcounts+0x78>)
 80008a0:	f7ff fe4e 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_TAG_COUNT, sizeof(GIT_TAG_COUNT));						// Git Tags zaehlen und Anzahl anzeigen
 80008a4:	2102      	movs	r1, #2
 80008a6:	480b      	ldr	r0, [pc, #44]	; (80008d4 <collectGitcounts+0x7c>)
 80008a8:	f7ff fe4a 	bl	8000540 <uartTransmit>
}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	08007810 	.word	0x08007810
 80008b4:	08007824 	.word	0x08007824
 80008b8:	08007828 	.word	0x08007828
 80008bc:	08007840 	.word	0x08007840
 80008c0:	08007844 	.word	0x08007844
 80008c4:	08007860 	.word	0x08007860
 80008c8:	08007770 	.word	0x08007770
 80008cc:	08007864 	.word	0x08007864
 80008d0:	08007790 	.word	0x08007790
 80008d4:	08007868 	.word	0x08007868

080008d8 <collectSystemInfo>:
//----------------------------------------------------------------------

// Collects Information from microcontroller and send to UART
//----------------------------------------------------------------------
void collectSystemInfo(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
	#define STRING_HARDWARE_TITEL			"\n\t --Hardware--\n"
	#define STRING_MIDDLEWARE_TITEL			"\n\t --Middleware--\n"
	#define STRING_SOFTWARE_TITEL			"\n\t --Software--\n"
	#define STRING_GIT_COUNTS				"\n\t --Git counts--\n"

	uartTransmit(STRING_HARDWARE_TITEL, sizeof(STRING_HARDWARE_TITEL));
 80008dc:	2111      	movs	r1, #17
 80008de:	480e      	ldr	r0, [pc, #56]	; (8000918 <collectSystemInfo+0x40>)
 80008e0:	f7ff fe2e 	bl	8000540 <uartTransmit>
	collectHardwareInfo();													// Sammelt Hardware Informationen und gibt diese ueber Uart aus
 80008e4:	f7ff fe60 	bl	80005a8 <collectHardwareInfo>

	uartTransmit(STRING_SOFTWARE_TITEL, sizeof(STRING_SOFTWARE_TITEL));
 80008e8:	2111      	movs	r1, #17
 80008ea:	480c      	ldr	r0, [pc, #48]	; (800091c <collectSystemInfo+0x44>)
 80008ec:	f7ff fe28 	bl	8000540 <uartTransmit>
	collectSoftwareInfo();													// Sammelt Software Informationen und gibt diese ueber Uart aus
 80008f0:	f7ff ff40 	bl	8000774 <collectSoftwareInfo>

	uartTransmit(STRING_MIDDLEWARE_TITEL, sizeof(STRING_MIDDLEWARE_TITEL));
 80008f4:	2113      	movs	r1, #19
 80008f6:	480a      	ldr	r0, [pc, #40]	; (8000920 <collectSystemInfo+0x48>)
 80008f8:	f7ff fe22 	bl	8000540 <uartTransmit>
	collectMiddlewareInfo();												// Sammelt Middleware Informationen und gibt diese ueber Uart aus
 80008fc:	f7ff fee6 	bl	80006cc <collectMiddlewareInfo>

	uartTransmit(STRING_GIT_COUNTS, sizeof(STRING_GIT_COUNTS));
 8000900:	2113      	movs	r1, #19
 8000902:	4808      	ldr	r0, [pc, #32]	; (8000924 <collectSystemInfo+0x4c>)
 8000904:	f7ff fe1c 	bl	8000540 <uartTransmit>
	collectGitcounts();														// Sammelt Git count Informationen und gibt diese ueber Uart aus
 8000908:	f7ff ffa6 	bl	8000858 <collectGitcounts>

	uartTransmit("\n\n\n", 3);
 800090c:	2103      	movs	r1, #3
 800090e:	4806      	ldr	r0, [pc, #24]	; (8000928 <collectSystemInfo+0x50>)
 8000910:	f7ff fe16 	bl	8000540 <uartTransmit>
}
 8000914:	bf00      	nop
 8000916:	bd80      	pop	{r7, pc}
 8000918:	0800786c 	.word	0x0800786c
 800091c:	08007880 	.word	0x08007880
 8000920:	08007894 	.word	0x08007894
 8000924:	080078a8 	.word	0x080078a8
 8000928:	080078bc 	.word	0x080078bc

0800092c <readResetSource>:
//----------------------------------------------------------------------

// Collects Reset source Flag microcontroller
//----------------------------------------------------------------------
reset_reason readResetSource(void)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
	reset_reason reset_flags = STARTUP;
 8000932:	2300      	movs	r3, #0
 8000934:	71fb      	strb	r3, [r7, #7]

	// Pruefe Reset Flag Internen Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) == true)
 8000936:	4b25      	ldr	r3, [pc, #148]	; (80009cc <readResetSource+0xa0>)
 8000938:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800093a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800093e:	2b00      	cmp	r3, #0
 8000940:	d002      	beq.n	8000948 <readResetSource+0x1c>
	{
		reset_flags += IWDG1;
 8000942:	79fb      	ldrb	r3, [r7, #7]
 8000944:	3301      	adds	r3, #1
 8000946:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Window Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST) == true)
 8000948:	4b20      	ldr	r3, [pc, #128]	; (80009cc <readResetSource+0xa0>)
 800094a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800094c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000950:	2b00      	cmp	r3, #0
 8000952:	d002      	beq.n	800095a <readResetSource+0x2e>
	{
		reset_flags += WWDG1;
 8000954:	79fb      	ldrb	r3, [r7, #7]
 8000956:	3302      	adds	r3, #2
 8000958:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Low Power Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST) == true)
 800095a:	4b1c      	ldr	r3, [pc, #112]	; (80009cc <readResetSource+0xa0>)
 800095c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800095e:	2b00      	cmp	r3, #0
 8000960:	da02      	bge.n	8000968 <readResetSource+0x3c>
	{
		reset_flags += CPURST1;
 8000962:	79fb      	ldrb	r3, [r7, #7]
 8000964:	3304      	adds	r3, #4
 8000966:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Brown Out Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == true)
 8000968:	4b18      	ldr	r3, [pc, #96]	; (80009cc <readResetSource+0xa0>)
 800096a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800096c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000970:	2b00      	cmp	r3, #0
 8000972:	d002      	beq.n	800097a <readResetSource+0x4e>
	{
		reset_flags += BORST1;
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	3308      	adds	r3, #8
 8000978:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Power On Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST) == true)
 800097a:	4b14      	ldr	r3, [pc, #80]	; (80009cc <readResetSource+0xa0>)
 800097c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800097e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000982:	2b00      	cmp	r3, #0
 8000984:	d002      	beq.n	800098c <readResetSource+0x60>
	{
		reset_flags += PORST1;
 8000986:	79fb      	ldrb	r3, [r7, #7]
 8000988:	3310      	adds	r3, #16
 800098a:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Software Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST) == true)
 800098c:	4b0f      	ldr	r3, [pc, #60]	; (80009cc <readResetSource+0xa0>)
 800098e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000994:	2b00      	cmp	r3, #0
 8000996:	d002      	beq.n	800099e <readResetSource+0x72>
	{
		reset_flags += SFTRST1;
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	3320      	adds	r3, #32
 800099c:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Pin-Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) == true)
 800099e:	4b0b      	ldr	r3, [pc, #44]	; (80009cc <readResetSource+0xa0>)
 80009a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80009a2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d002      	beq.n	80009b0 <readResetSource+0x84>
	{
		reset_flags += PINRST1;
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	3340      	adds	r3, #64	; 0x40
 80009ae:	71fb      	strb	r3, [r7, #7]
	}

	// Loesche alle Reset Flags
	__HAL_RCC_CLEAR_RESET_FLAGS();
 80009b0:	4b06      	ldr	r3, [pc, #24]	; (80009cc <readResetSource+0xa0>)
 80009b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80009b4:	4a05      	ldr	r2, [pc, #20]	; (80009cc <readResetSource+0xa0>)
 80009b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80009ba:	6753      	str	r3, [r2, #116]	; 0x74

	return reset_flags;
 80009bc:	79fb      	ldrb	r3, [r7, #7]
}
 80009be:	4618      	mov	r0, r3
 80009c0:	370c      	adds	r7, #12
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	40023800 	.word	0x40023800

080009d0 <printResetSource>:
//----------------------------------------------------------------------

// Print reset source from microcontroller
//----------------------------------------------------------------------
void printResetSource(reset_reason reset_flags)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	4603      	mov	r3, r0
 80009d8:	71fb      	strb	r3, [r7, #7]
	// Returns für Absatz nach Neustart.
	uartTransmit("\r\r\r\r\r\r", 6);
 80009da:	2106      	movs	r1, #6
 80009dc:	482a      	ldr	r0, [pc, #168]	; (8000a88 <printResetSource+0xb8>)
 80009de:	f7ff fdaf 	bl	8000540 <uartTransmit>


	if (reset_flags == STARTUP)											// Regulärer Start
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d104      	bne.n	80009f2 <printResetSource+0x22>
	{
		uartTransmit("Regular Start\r\n", 15);
 80009e8:	210f      	movs	r1, #15
 80009ea:	4828      	ldr	r0, [pc, #160]	; (8000a8c <printResetSource+0xbc>)
 80009ec:	f7ff fda8 	bl	8000540 <uartTransmit>
		if (reset_flags & RMVF1)											//NRST pin
		{
			uartTransmit("RMVF\n", 5);
		}
	}
}
 80009f0:	e046      	b.n	8000a80 <printResetSource+0xb0>
		if (reset_flags & IWDG1)											// Interner watchdog Reset
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	f003 0301 	and.w	r3, r3, #1
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d003      	beq.n	8000a04 <printResetSource+0x34>
			uartTransmit("Interner Watchdog Reset\n", 24);
 80009fc:	2118      	movs	r1, #24
 80009fe:	4824      	ldr	r0, [pc, #144]	; (8000a90 <printResetSource+0xc0>)
 8000a00:	f7ff fd9e 	bl	8000540 <uartTransmit>
		if (reset_flags & WWDG1)											// Window watchdog Reset
 8000a04:	79fb      	ldrb	r3, [r7, #7]
 8000a06:	f003 0302 	and.w	r3, r3, #2
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d003      	beq.n	8000a16 <printResetSource+0x46>
			uartTransmit("Window Watchdog Reset\n", 22);
 8000a0e:	2116      	movs	r1, #22
 8000a10:	4820      	ldr	r0, [pc, #128]	; (8000a94 <printResetSource+0xc4>)
 8000a12:	f7ff fd95 	bl	8000540 <uartTransmit>
		if (reset_flags & CPURST1)											// CPU Reset
 8000a16:	79fb      	ldrb	r3, [r7, #7]
 8000a18:	f003 0304 	and.w	r3, r3, #4
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d003      	beq.n	8000a28 <printResetSource+0x58>
			uartTransmit("CPU Reset\n", 10);
 8000a20:	210a      	movs	r1, #10
 8000a22:	481d      	ldr	r0, [pc, #116]	; (8000a98 <printResetSource+0xc8>)
 8000a24:	f7ff fd8c 	bl	8000540 <uartTransmit>
		if (reset_flags & BORST1)											// Brown out Reset
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	f003 0308 	and.w	r3, r3, #8
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d003      	beq.n	8000a3a <printResetSource+0x6a>
			uartTransmit("Brown Out Reset\n", 16);
 8000a32:	2110      	movs	r1, #16
 8000a34:	4819      	ldr	r0, [pc, #100]	; (8000a9c <printResetSource+0xcc>)
 8000a36:	f7ff fd83 	bl	8000540 <uartTransmit>
		if (reset_flags & PORST1)											//Power on Reset / Power down Reser
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	f003 0310 	and.w	r3, r3, #16
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d003      	beq.n	8000a4c <printResetSource+0x7c>
			uartTransmit("Power On Reset\n", 15);
 8000a44:	210f      	movs	r1, #15
 8000a46:	4816      	ldr	r0, [pc, #88]	; (8000aa0 <printResetSource+0xd0>)
 8000a48:	f7ff fd7a 	bl	8000540 <uartTransmit>
		if (reset_flags & SFTRST1)											// Software Reset
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	f003 0320 	and.w	r3, r3, #32
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d003      	beq.n	8000a5e <printResetSource+0x8e>
			uartTransmit("Software Reset\n", 15);
 8000a56:	210f      	movs	r1, #15
 8000a58:	4812      	ldr	r0, [pc, #72]	; (8000aa4 <printResetSource+0xd4>)
 8000a5a:	f7ff fd71 	bl	8000540 <uartTransmit>
		if (reset_flags & PINRST1)											//NRST pin
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d003      	beq.n	8000a70 <printResetSource+0xa0>
			uartTransmit("PIN Reset\n", 10);
 8000a68:	210a      	movs	r1, #10
 8000a6a:	480f      	ldr	r0, [pc, #60]	; (8000aa8 <printResetSource+0xd8>)
 8000a6c:	f7ff fd68 	bl	8000540 <uartTransmit>
		if (reset_flags & RMVF1)											//NRST pin
 8000a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	da03      	bge.n	8000a80 <printResetSource+0xb0>
			uartTransmit("RMVF\n", 5);
 8000a78:	2105      	movs	r1, #5
 8000a7a:	480c      	ldr	r0, [pc, #48]	; (8000aac <printResetSource+0xdc>)
 8000a7c:	f7ff fd60 	bl	8000540 <uartTransmit>
}
 8000a80:	bf00      	nop
 8000a82:	3708      	adds	r7, #8
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	080078c0 	.word	0x080078c0
 8000a8c:	080078c8 	.word	0x080078c8
 8000a90:	080078d8 	.word	0x080078d8
 8000a94:	080078f4 	.word	0x080078f4
 8000a98:	0800790c 	.word	0x0800790c
 8000a9c:	08007918 	.word	0x08007918
 8000aa0:	0800792c 	.word	0x0800792c
 8000aa4:	0800793c 	.word	0x0800793c
 8000aa8:	0800794c 	.word	0x0800794c
 8000aac:	08007958 	.word	0x08007958

08000ab0 <hal_error>:
//----------------------------------------------------------------------

// Hal Error auswerten und ausgeben
//----------------------------------------------------------------------
void hal_error(uint8_t status)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	71fb      	strb	r3, [r7, #7]
#ifdef DEBUG
	if (status == HAL_OK) {													// HAL OK
 8000aba:	79fb      	ldrb	r3, [r7, #7]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d104      	bne.n	8000aca <hal_error+0x1a>
		uartTransmit("HAL OK\n", 7);
 8000ac0:	2107      	movs	r1, #7
 8000ac2:	480f      	ldr	r0, [pc, #60]	; (8000b00 <hal_error+0x50>)
 8000ac4:	f7ff fd3c 	bl	8000540 <uartTransmit>
	}
	else if (status == HAL_TIMEOUT) {										// HAL Timeout
		uartTransmit("HAL TIMEOUT\n", 12);
	}
#endif
}
 8000ac8:	e016      	b.n	8000af8 <hal_error+0x48>
	else if (status == HAL_ERROR) {											// HAL Error
 8000aca:	79fb      	ldrb	r3, [r7, #7]
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d104      	bne.n	8000ada <hal_error+0x2a>
		uartTransmit("HAL ERROR\n", 10);
 8000ad0:	210a      	movs	r1, #10
 8000ad2:	480c      	ldr	r0, [pc, #48]	; (8000b04 <hal_error+0x54>)
 8000ad4:	f7ff fd34 	bl	8000540 <uartTransmit>
}
 8000ad8:	e00e      	b.n	8000af8 <hal_error+0x48>
	else if (status == HAL_BUSY) {											// HAL Beschaeftigt
 8000ada:	79fb      	ldrb	r3, [r7, #7]
 8000adc:	2b02      	cmp	r3, #2
 8000ade:	d104      	bne.n	8000aea <hal_error+0x3a>
		uartTransmit("HAL BUSY\n", 9);
 8000ae0:	2109      	movs	r1, #9
 8000ae2:	4809      	ldr	r0, [pc, #36]	; (8000b08 <hal_error+0x58>)
 8000ae4:	f7ff fd2c 	bl	8000540 <uartTransmit>
}
 8000ae8:	e006      	b.n	8000af8 <hal_error+0x48>
	else if (status == HAL_TIMEOUT) {										// HAL Timeout
 8000aea:	79fb      	ldrb	r3, [r7, #7]
 8000aec:	2b03      	cmp	r3, #3
 8000aee:	d103      	bne.n	8000af8 <hal_error+0x48>
		uartTransmit("HAL TIMEOUT\n", 12);
 8000af0:	210c      	movs	r1, #12
 8000af2:	4806      	ldr	r0, [pc, #24]	; (8000b0c <hal_error+0x5c>)
 8000af4:	f7ff fd24 	bl	8000540 <uartTransmit>
}
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	08007960 	.word	0x08007960
 8000b04:	08007968 	.word	0x08007968
 8000b08:	08007974 	.word	0x08007974
 8000b0c:	08007980 	.word	0x08007980

08000b10 <imd_status>:
//----------------------------------------------------------------------

// IMD Status einlesen
//----------------------------------------------------------------------
void imd_status(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
	// Einlesen von IMD Ok Pin
	sdc_in.IMD_OK_IN = HAL_GPIO_ReadPin(IMD_OK_IN_GPIO_Port, IMD_OK_IN_Pin);		// IMD OK einlesen
 8000b14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b18:	48c2      	ldr	r0, [pc, #776]	; (8000e24 <imd_status+0x314>)
 8000b1a:	f003 f86f 	bl	8003bfc <HAL_GPIO_ReadPin>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	f003 0301 	and.w	r3, r3, #1
 8000b24:	b2d9      	uxtb	r1, r3
 8000b26:	4ac0      	ldr	r2, [pc, #768]	; (8000e28 <imd_status+0x318>)
 8000b28:	7813      	ldrb	r3, [r2, #0]
 8000b2a:	f361 0300 	bfi	r3, r1, #0, #1
 8000b2e:	7013      	strb	r3, [r2, #0]

	// Abfrage ob IMD Ok ist
	if(sdc_in.IMD_OK_IN == 1)
 8000b30:	4bbd      	ldr	r3, [pc, #756]	; (8000e28 <imd_status+0x318>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	f003 0301 	and.w	r3, r3, #1
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d00e      	beq.n	8000b5c <imd_status+0x4c>
	{
		// Ausgabe IMD OK kommend BMS
		system_out.ImdOK = 1;
 8000b3e:	4abb      	ldr	r2, [pc, #748]	; (8000e2c <imd_status+0x31c>)
 8000b40:	7813      	ldrb	r3, [r2, #0]
 8000b42:	f043 0302 	orr.w	r3, r3, #2
 8000b46:	7013      	strb	r3, [r2, #0]
		HAL_GPIO_WritePin(IMD_OK_OUT_GPIO_Port, IMD_OK_OUT_Pin, system_out.ImdOK);	// IMD Status von BMS ausgeben
 8000b48:	4bb8      	ldr	r3, [pc, #736]	; (8000e2c <imd_status+0x31c>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	461a      	mov	r2, r3
 8000b54:	2102      	movs	r1, #2
 8000b56:	48b6      	ldr	r0, [pc, #728]	; (8000e30 <imd_status+0x320>)
 8000b58:	f003 f868 	bl	8003c2c <HAL_GPIO_WritePin>
	}

	// IMD ist nicht OK
	if (sdc_in.IMD_OK_IN != 1)
 8000b5c:	4bb2      	ldr	r3, [pc, #712]	; (8000e28 <imd_status+0x318>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	f003 0301 	and.w	r3, r3, #1
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	f040 81c9 	bne.w	8000efe <imd_status+0x3ee>
	{
#ifdef DEBUG_IMD
		// Ausgabe Frequenz
		uartTransmit("Frequenz: \t", 11);
 8000b6c:	210b      	movs	r1, #11
 8000b6e:	48b1      	ldr	r0, [pc, #708]	; (8000e34 <imd_status+0x324>)
 8000b70:	f7ff fce6 	bl	8000540 <uartTransmit>
		uartTransmitNumber(imd.Frequency, 10);
 8000b74:	4bb0      	ldr	r3, [pc, #704]	; (8000e38 <imd_status+0x328>)
 8000b76:	785b      	ldrb	r3, [r3, #1]
 8000b78:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	210a      	movs	r1, #10
 8000b80:	4618      	mov	r0, r3
 8000b82:	f7ff fcf1 	bl	8000568 <uartTransmitNumber>
		uartTransmit("\n", 1);
 8000b86:	2101      	movs	r1, #1
 8000b88:	48ac      	ldr	r0, [pc, #688]	; (8000e3c <imd_status+0x32c>)
 8000b8a:	f7ff fcd9 	bl	8000540 <uartTransmit>

		// Ausgabe DutyCycle
		uartTransmit("DutyCycle: \t", 12);
 8000b8e:	210c      	movs	r1, #12
 8000b90:	48ab      	ldr	r0, [pc, #684]	; (8000e40 <imd_status+0x330>)
 8000b92:	f7ff fcd5 	bl	8000540 <uartTransmit>
		uartTransmitNumber(imd.DutyCycle, 10);
 8000b96:	4ba8      	ldr	r3, [pc, #672]	; (8000e38 <imd_status+0x328>)
 8000b98:	789b      	ldrb	r3, [r3, #2]
 8000b9a:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000b9e:	b2db      	uxtb	r3, r3
 8000ba0:	210a      	movs	r1, #10
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f7ff fce0 	bl	8000568 <uartTransmitNumber>
		uartTransmit("\n", 1);
 8000ba8:	2101      	movs	r1, #1
 8000baa:	48a4      	ldr	r0, [pc, #656]	; (8000e3c <imd_status+0x32c>)
 8000bac:	f7ff fcc8 	bl	8000540 <uartTransmit>
#endif

		// IMD PWM abfragen
		switch (imd.Frequency)
 8000bb0:	4ba1      	ldr	r3, [pc, #644]	; (8000e38 <imd_status+0x328>)
 8000bb2:	785b      	ldrb	r3, [r3, #1]
 8000bb4:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	2b32      	cmp	r3, #50	; 0x32
 8000bbc:	f300 8194 	bgt.w	8000ee8 <imd_status+0x3d8>
 8000bc0:	2b14      	cmp	r3, #20
 8000bc2:	da04      	bge.n	8000bce <imd_status+0xbe>
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d047      	beq.n	8000c58 <imd_status+0x148>
 8000bc8:	2b0a      	cmp	r3, #10
 8000bca:	d072      	beq.n	8000cb2 <imd_status+0x1a2>
 8000bcc:	e18c      	b.n	8000ee8 <imd_status+0x3d8>
 8000bce:	3b14      	subs	r3, #20
 8000bd0:	2b1e      	cmp	r3, #30
 8000bd2:	f200 8189 	bhi.w	8000ee8 <imd_status+0x3d8>
 8000bd6:	a201      	add	r2, pc, #4	; (adr r2, 8000bdc <imd_status+0xcc>)
 8000bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bdc:	08000d43 	.word	0x08000d43
 8000be0:	08000ee9 	.word	0x08000ee9
 8000be4:	08000ee9 	.word	0x08000ee9
 8000be8:	08000ee9 	.word	0x08000ee9
 8000bec:	08000ee9 	.word	0x08000ee9
 8000bf0:	08000ee9 	.word	0x08000ee9
 8000bf4:	08000ee9 	.word	0x08000ee9
 8000bf8:	08000ee9 	.word	0x08000ee9
 8000bfc:	08000ee9 	.word	0x08000ee9
 8000c00:	08000ee9 	.word	0x08000ee9
 8000c04:	08000dbb 	.word	0x08000dbb
 8000c08:	08000ee9 	.word	0x08000ee9
 8000c0c:	08000ee9 	.word	0x08000ee9
 8000c10:	08000ee9 	.word	0x08000ee9
 8000c14:	08000ee9 	.word	0x08000ee9
 8000c18:	08000ee9 	.word	0x08000ee9
 8000c1c:	08000ee9 	.word	0x08000ee9
 8000c20:	08000ee9 	.word	0x08000ee9
 8000c24:	08000ee9 	.word	0x08000ee9
 8000c28:	08000ee9 	.word	0x08000ee9
 8000c2c:	08000e51 	.word	0x08000e51
 8000c30:	08000ee9 	.word	0x08000ee9
 8000c34:	08000ee9 	.word	0x08000ee9
 8000c38:	08000ee9 	.word	0x08000ee9
 8000c3c:	08000ee9 	.word	0x08000ee9
 8000c40:	08000ee9 	.word	0x08000ee9
 8000c44:	08000ee9 	.word	0x08000ee9
 8000c48:	08000ee9 	.word	0x08000ee9
 8000c4c:	08000ee9 	.word	0x08000ee9
 8000c50:	08000ee9 	.word	0x08000ee9
 8000c54:	08000e9d 	.word	0x08000e9d
		{
			case 0:																	// Case 0 Hz
				// PWM Pin einlesen
				system_in.IMD_PWM = HAL_GPIO_ReadPin(IMD_PWM_GPIO_Port, IMD_PWM_Pin);
 8000c58:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c5c:	4871      	ldr	r0, [pc, #452]	; (8000e24 <imd_status+0x314>)
 8000c5e:	f002 ffcd 	bl	8003bfc <HAL_GPIO_ReadPin>
 8000c62:	4603      	mov	r3, r0
 8000c64:	f003 0301 	and.w	r3, r3, #1
 8000c68:	b2d9      	uxtb	r1, r3
 8000c6a:	4a76      	ldr	r2, [pc, #472]	; (8000e44 <imd_status+0x334>)
 8000c6c:	7813      	ldrb	r3, [r2, #0]
 8000c6e:	f361 03c3 	bfi	r3, r1, #3, #1
 8000c72:	7013      	strb	r3, [r2, #0]

				// Wenn IMD 1 ist
				if (system_in.IMD_PWM == 1)
 8000c74:	4b73      	ldr	r3, [pc, #460]	; (8000e44 <imd_status+0x334>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	f003 0308 	and.w	r3, r3, #8
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d00c      	beq.n	8000c9c <imd_status+0x18c>
				{
					// IMD Status speichern
					system_in.IMD_PWM_STATUS = IMD_KURZSCHLUSS_KL15;				// Kurzschluss von HV nach Pluspol
 8000c82:	4a70      	ldr	r2, [pc, #448]	; (8000e44 <imd_status+0x334>)
 8000c84:	7813      	ldrb	r3, [r2, #0]
 8000c86:	2106      	movs	r1, #6
 8000c88:	f361 0302 	bfi	r3, r1, #0, #3
 8000c8c:	7013      	strb	r3, [r2, #0]
					imd.PWM_STATUS = IMD_KURZSCHLUSS_KL15;							// Kurzschluss von HV nach Pluspol
 8000c8e:	4a6a      	ldr	r2, [pc, #424]	; (8000e38 <imd_status+0x328>)
 8000c90:	7813      	ldrb	r3, [r2, #0]
 8000c92:	2106      	movs	r1, #6
 8000c94:	f361 0302 	bfi	r3, r1, #0, #3
 8000c98:	7013      	strb	r3, [r2, #0]
				{
					// IMD Status speichern
					system_in.IMD_PWM_STATUS = IMD_KURZSCHLUSS_GND;					// Kurzschluss von HV nach Masse
					imd.PWM_STATUS = IMD_KURZSCHLUSS_GND;							// Kurzschluss von HV nach Masse
				}
				break;
 8000c9a:	e206      	b.n	80010aa <imd_status+0x59a>
					system_in.IMD_PWM_STATUS = IMD_KURZSCHLUSS_GND;					// Kurzschluss von HV nach Masse
 8000c9c:	4a69      	ldr	r2, [pc, #420]	; (8000e44 <imd_status+0x334>)
 8000c9e:	7813      	ldrb	r3, [r2, #0]
 8000ca0:	f36f 0302 	bfc	r3, #0, #3
 8000ca4:	7013      	strb	r3, [r2, #0]
					imd.PWM_STATUS = IMD_KURZSCHLUSS_GND;							// Kurzschluss von HV nach Masse
 8000ca6:	4a64      	ldr	r2, [pc, #400]	; (8000e38 <imd_status+0x328>)
 8000ca8:	7813      	ldrb	r3, [r2, #0]
 8000caa:	f36f 0302 	bfc	r3, #0, #3
 8000cae:	7013      	strb	r3, [r2, #0]
				break;
 8000cb0:	e1fb      	b.n	80010aa <imd_status+0x59a>

			case 10:																// Case 10 Hz
				// IMD Status speichern
				system_in.IMD_PWM_STATUS = IMD_NORMAL;								// IMD funktioniert normal
 8000cb2:	4a64      	ldr	r2, [pc, #400]	; (8000e44 <imd_status+0x334>)
 8000cb4:	7813      	ldrb	r3, [r2, #0]
 8000cb6:	2101      	movs	r1, #1
 8000cb8:	f361 0302 	bfi	r3, r1, #0, #3
 8000cbc:	7013      	strb	r3, [r2, #0]
				imd.PWM_STATUS = IMD_NORMAL;										// IMD funktioniert normal
 8000cbe:	4a5e      	ldr	r2, [pc, #376]	; (8000e38 <imd_status+0x328>)
 8000cc0:	7813      	ldrb	r3, [r2, #0]
 8000cc2:	2101      	movs	r1, #1
 8000cc4:	f361 0302 	bfi	r3, r1, #0, #3
 8000cc8:	7013      	strb	r3, [r2, #0]

				// DutyCycle abfragen
				if (imd.DutyCycle > 5 && imd.DutyCycle < 95)						// IMD PWM
 8000cca:	4b5b      	ldr	r3, [pc, #364]	; (8000e38 <imd_status+0x328>)
 8000ccc:	789b      	ldrb	r3, [r3, #2]
 8000cce:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	2b05      	cmp	r3, #5
 8000cd6:	d929      	bls.n	8000d2c <imd_status+0x21c>
 8000cd8:	4b57      	ldr	r3, [pc, #348]	; (8000e38 <imd_status+0x328>)
 8000cda:	789b      	ldrb	r3, [r3, #2]
 8000cdc:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	2b5e      	cmp	r3, #94	; 0x5e
 8000ce4:	d822      	bhi.n	8000d2c <imd_status+0x21c>
				{
					// Widerstand berechnen
					imd.Resistanc = 90 * 1200 / (imd.DutyCycle - 5) - 1200;			// Angabe in kOhm
 8000ce6:	4b54      	ldr	r3, [pc, #336]	; (8000e38 <imd_status+0x328>)
 8000ce8:	789b      	ldrb	r3, [r3, #2]
 8000cea:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	3b05      	subs	r3, #5
 8000cf2:	4a55      	ldr	r2, [pc, #340]	; (8000e48 <imd_status+0x338>)
 8000cf4:	fb92 f3f3 	sdiv	r3, r2, r3
 8000cf8:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8000cfc:	f3c3 0111 	ubfx	r1, r3, #0, #18
 8000d00:	4a4d      	ldr	r2, [pc, #308]	; (8000e38 <imd_status+0x328>)
 8000d02:	6853      	ldr	r3, [r2, #4]
 8000d04:	f361 0311 	bfi	r3, r1, #0, #18
 8000d08:	6053      	str	r3, [r2, #4]

#ifdef DEBUG_IMD
					// Ausgabe Widerstandswert
					uartTransmit("Widerstand: \t", 13);
 8000d0a:	210d      	movs	r1, #13
 8000d0c:	484f      	ldr	r0, [pc, #316]	; (8000e4c <imd_status+0x33c>)
 8000d0e:	f7ff fc17 	bl	8000540 <uartTransmit>
					uartTransmitNumber(imd.Resistanc, 10);
 8000d12:	4b49      	ldr	r3, [pc, #292]	; (8000e38 <imd_status+0x328>)
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8000d1a:	210a      	movs	r1, #10
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff fc23 	bl	8000568 <uartTransmitNumber>
					uartTransmit("\n", 1);
 8000d22:	2101      	movs	r1, #1
 8000d24:	4845      	ldr	r0, [pc, #276]	; (8000e3c <imd_status+0x32c>)
 8000d26:	f7ff fc0b 	bl	8000540 <uartTransmit>
				{
					// IMD Status speichern
					system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;						// Fehlerausgabe
					imd.PWM_STATUS = IMD_FREQ_ERROR;								// Fehlerausgabe
				}
				break;
 8000d2a:	e1be      	b.n	80010aa <imd_status+0x59a>
					system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;						// Fehlerausgabe
 8000d2c:	4a45      	ldr	r2, [pc, #276]	; (8000e44 <imd_status+0x334>)
 8000d2e:	7813      	ldrb	r3, [r2, #0]
 8000d30:	f043 0307 	orr.w	r3, r3, #7
 8000d34:	7013      	strb	r3, [r2, #0]
					imd.PWM_STATUS = IMD_FREQ_ERROR;								// Fehlerausgabe
 8000d36:	4a40      	ldr	r2, [pc, #256]	; (8000e38 <imd_status+0x328>)
 8000d38:	7813      	ldrb	r3, [r2, #0]
 8000d3a:	f043 0307 	orr.w	r3, r3, #7
 8000d3e:	7013      	strb	r3, [r2, #0]
				break;
 8000d40:	e1b3      	b.n	80010aa <imd_status+0x59a>

			case 20:																// Case 20 Hz
				// DutyCycle abfragen
				if (imd.DutyCycle > 5 && imd.DutyCycle < 95)						// IMD PWM
 8000d42:	4b3d      	ldr	r3, [pc, #244]	; (8000e38 <imd_status+0x328>)
 8000d44:	789b      	ldrb	r3, [r3, #2]
 8000d46:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	2b05      	cmp	r3, #5
 8000d4e:	d929      	bls.n	8000da4 <imd_status+0x294>
 8000d50:	4b39      	ldr	r3, [pc, #228]	; (8000e38 <imd_status+0x328>)
 8000d52:	789b      	ldrb	r3, [r3, #2]
 8000d54:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	2b5e      	cmp	r3, #94	; 0x5e
 8000d5c:	d822      	bhi.n	8000da4 <imd_status+0x294>
				{
					// Widerstand berechnen
					imd.Resistanc = 90 * 1200 / (imd.DutyCycle - 5) - 1200;			// Angabe in kOhm
 8000d5e:	4b36      	ldr	r3, [pc, #216]	; (8000e38 <imd_status+0x328>)
 8000d60:	789b      	ldrb	r3, [r3, #2]
 8000d62:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	3b05      	subs	r3, #5
 8000d6a:	4a37      	ldr	r2, [pc, #220]	; (8000e48 <imd_status+0x338>)
 8000d6c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d70:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8000d74:	f3c3 0111 	ubfx	r1, r3, #0, #18
 8000d78:	4a2f      	ldr	r2, [pc, #188]	; (8000e38 <imd_status+0x328>)
 8000d7a:	6853      	ldr	r3, [r2, #4]
 8000d7c:	f361 0311 	bfi	r3, r1, #0, #18
 8000d80:	6053      	str	r3, [r2, #4]

#ifdef DEBUG_IMD
					// Ausgabe Widerstandswert
					uartTransmit("Widerstand: \t", 13);
 8000d82:	210d      	movs	r1, #13
 8000d84:	4831      	ldr	r0, [pc, #196]	; (8000e4c <imd_status+0x33c>)
 8000d86:	f7ff fbdb 	bl	8000540 <uartTransmit>
					uartTransmitNumber(imd.Resistanc, 10);
 8000d8a:	4b2b      	ldr	r3, [pc, #172]	; (8000e38 <imd_status+0x328>)
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8000d92:	210a      	movs	r1, #10
 8000d94:	4618      	mov	r0, r3
 8000d96:	f7ff fbe7 	bl	8000568 <uartTransmitNumber>
					uartTransmit("\n", 1);
 8000d9a:	2101      	movs	r1, #1
 8000d9c:	4827      	ldr	r0, [pc, #156]	; (8000e3c <imd_status+0x32c>)
 8000d9e:	f7ff fbcf 	bl	8000540 <uartTransmit>
				{
					// IMD Status speichern
					system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;						// Fehlerausgabe
					imd.PWM_STATUS = IMD_FREQ_ERROR;								// Fehlerausgabe
				}
				break;
 8000da2:	e182      	b.n	80010aa <imd_status+0x59a>
					system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;						// Fehlerausgabe
 8000da4:	4a27      	ldr	r2, [pc, #156]	; (8000e44 <imd_status+0x334>)
 8000da6:	7813      	ldrb	r3, [r2, #0]
 8000da8:	f043 0307 	orr.w	r3, r3, #7
 8000dac:	7013      	strb	r3, [r2, #0]
					imd.PWM_STATUS = IMD_FREQ_ERROR;								// Fehlerausgabe
 8000dae:	4a22      	ldr	r2, [pc, #136]	; (8000e38 <imd_status+0x328>)
 8000db0:	7813      	ldrb	r3, [r2, #0]
 8000db2:	f043 0307 	orr.w	r3, r3, #7
 8000db6:	7013      	strb	r3, [r2, #0]
				break;
 8000db8:	e177      	b.n	80010aa <imd_status+0x59a>

			case 30:																// Case 30 Hz
				// IMD Status speichern
				system_in.IMD_PWM_STATUS = IMD_SCHNELLSTART;						// Schnellstartmessung
 8000dba:	4a22      	ldr	r2, [pc, #136]	; (8000e44 <imd_status+0x334>)
 8000dbc:	7813      	ldrb	r3, [r2, #0]
 8000dbe:	2103      	movs	r1, #3
 8000dc0:	f361 0302 	bfi	r3, r1, #0, #3
 8000dc4:	7013      	strb	r3, [r2, #0]
				imd.PWM_STATUS = IMD_SCHNELLSTART;									// Schnellstartmessung
 8000dc6:	4a1c      	ldr	r2, [pc, #112]	; (8000e38 <imd_status+0x328>)
 8000dc8:	7813      	ldrb	r3, [r2, #0]
 8000dca:	2103      	movs	r1, #3
 8000dcc:	f361 0302 	bfi	r3, r1, #0, #3
 8000dd0:	7013      	strb	r3, [r2, #0]

				// DutyCycle abfragen
				if (imd.DutyCycle > 5 && imd.DutyCycle < 11)						// IMD Gut
 8000dd2:	4b19      	ldr	r3, [pc, #100]	; (8000e38 <imd_status+0x328>)
 8000dd4:	789b      	ldrb	r3, [r3, #2]
 8000dd6:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	2b05      	cmp	r3, #5
 8000dde:	d906      	bls.n	8000dee <imd_status+0x2de>
 8000de0:	4b15      	ldr	r3, [pc, #84]	; (8000e38 <imd_status+0x328>)
 8000de2:	789b      	ldrb	r3, [r3, #2]
 8000de4:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	2b0a      	cmp	r3, #10
 8000dec:	d918      	bls.n	8000e20 <imd_status+0x310>
				{

				}
				else if (imd.DutyCycle > 89 && imd.DutyCycle < 95)					// IMD Schlecht
 8000dee:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <imd_status+0x328>)
 8000df0:	789b      	ldrb	r3, [r3, #2]
 8000df2:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	2b59      	cmp	r3, #89	; 0x59
 8000dfa:	d906      	bls.n	8000e0a <imd_status+0x2fa>
 8000dfc:	4b0e      	ldr	r3, [pc, #56]	; (8000e38 <imd_status+0x328>)
 8000dfe:	789b      	ldrb	r3, [r3, #2]
 8000e00:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	2b5e      	cmp	r3, #94	; 0x5e
 8000e08:	d90a      	bls.n	8000e20 <imd_status+0x310>
				}
				// Falls DutyCycle nicht im Wertebereich ist
				else																// IMD Invalid
				{
					// IMD Status speichern
					system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;						// Fehlerausgabe
 8000e0a:	4a0e      	ldr	r2, [pc, #56]	; (8000e44 <imd_status+0x334>)
 8000e0c:	7813      	ldrb	r3, [r2, #0]
 8000e0e:	f043 0307 	orr.w	r3, r3, #7
 8000e12:	7013      	strb	r3, [r2, #0]
					imd.PWM_STATUS = IMD_FREQ_ERROR;								// Fehlerausgabe
 8000e14:	4a08      	ldr	r2, [pc, #32]	; (8000e38 <imd_status+0x328>)
 8000e16:	7813      	ldrb	r3, [r2, #0]
 8000e18:	f043 0307 	orr.w	r3, r3, #7
 8000e1c:	7013      	strb	r3, [r2, #0]
				}
				break;
 8000e1e:	e144      	b.n	80010aa <imd_status+0x59a>
 8000e20:	e143      	b.n	80010aa <imd_status+0x59a>
 8000e22:	bf00      	nop
 8000e24:	40021000 	.word	0x40021000
 8000e28:	20000054 	.word	0x20000054
 8000e2c:	20000040 	.word	0x20000040
 8000e30:	40020000 	.word	0x40020000
 8000e34:	080079bc 	.word	0x080079bc
 8000e38:	20000038 	.word	0x20000038
 8000e3c:	080079c8 	.word	0x080079c8
 8000e40:	080079cc 	.word	0x080079cc
 8000e44:	20000044 	.word	0x20000044
 8000e48:	0001a5e0 	.word	0x0001a5e0
 8000e4c:	080079dc 	.word	0x080079dc

			case 40:																// Case 40 Hz
				// IMD Status speichern
				system_in.IMD_PWM_STATUS = IMD_GERAETEFEHLER;						// Geraetefehler
 8000e50:	4a9f      	ldr	r2, [pc, #636]	; (80010d0 <imd_status+0x5c0>)
 8000e52:	7813      	ldrb	r3, [r2, #0]
 8000e54:	2104      	movs	r1, #4
 8000e56:	f361 0302 	bfi	r3, r1, #0, #3
 8000e5a:	7013      	strb	r3, [r2, #0]
				imd.PWM_STATUS = IMD_GERAETEFEHLER;									// Geraetefehler
 8000e5c:	4a9d      	ldr	r2, [pc, #628]	; (80010d4 <imd_status+0x5c4>)
 8000e5e:	7813      	ldrb	r3, [r2, #0]
 8000e60:	2104      	movs	r1, #4
 8000e62:	f361 0302 	bfi	r3, r1, #0, #3
 8000e66:	7013      	strb	r3, [r2, #0]

				// DutyCyle abfragen
				if (imd.DutyCycle > 47 && imd.DutyCycle < 53)						// IMD PWM
 8000e68:	4b9a      	ldr	r3, [pc, #616]	; (80010d4 <imd_status+0x5c4>)
 8000e6a:	789b      	ldrb	r3, [r3, #2]
 8000e6c:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	2b2f      	cmp	r3, #47	; 0x2f
 8000e74:	d906      	bls.n	8000e84 <imd_status+0x374>
 8000e76:	4b97      	ldr	r3, [pc, #604]	; (80010d4 <imd_status+0x5c4>)
 8000e78:	789b      	ldrb	r3, [r3, #2]
 8000e7a:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	2b34      	cmp	r3, #52	; 0x34
 8000e82:	d90a      	bls.n	8000e9a <imd_status+0x38a>
				}
				// Falls DutyCycle nicht im Wertebereich ist
				else																// IMD Invalid
				{
					// IMD Status speichern
					system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;						// Fehlerausgabe
 8000e84:	4a92      	ldr	r2, [pc, #584]	; (80010d0 <imd_status+0x5c0>)
 8000e86:	7813      	ldrb	r3, [r2, #0]
 8000e88:	f043 0307 	orr.w	r3, r3, #7
 8000e8c:	7013      	strb	r3, [r2, #0]
					imd.PWM_STATUS = IMD_FREQ_ERROR;								// Fehlerausgabe
 8000e8e:	4a91      	ldr	r2, [pc, #580]	; (80010d4 <imd_status+0x5c4>)
 8000e90:	7813      	ldrb	r3, [r2, #0]
 8000e92:	f043 0307 	orr.w	r3, r3, #7
 8000e96:	7013      	strb	r3, [r2, #0]
				}
				break;
 8000e98:	e107      	b.n	80010aa <imd_status+0x59a>
 8000e9a:	e106      	b.n	80010aa <imd_status+0x59a>

			case 50:																// Case 50 Hz
				// IMD Status speichern
				system_in.IMD_PWM_STATUS = IMD_ANSCHLUSSFEHLER_ERDE;				// Anschluss an Erde festgestellt
 8000e9c:	4a8c      	ldr	r2, [pc, #560]	; (80010d0 <imd_status+0x5c0>)
 8000e9e:	7813      	ldrb	r3, [r2, #0]
 8000ea0:	2105      	movs	r1, #5
 8000ea2:	f361 0302 	bfi	r3, r1, #0, #3
 8000ea6:	7013      	strb	r3, [r2, #0]
				imd.PWM_STATUS = IMD_ANSCHLUSSFEHLER_ERDE;							// Anschluss an Erde festgestellt
 8000ea8:	4a8a      	ldr	r2, [pc, #552]	; (80010d4 <imd_status+0x5c4>)
 8000eaa:	7813      	ldrb	r3, [r2, #0]
 8000eac:	2105      	movs	r1, #5
 8000eae:	f361 0302 	bfi	r3, r1, #0, #3
 8000eb2:	7013      	strb	r3, [r2, #0]

				// DutyCycle abfragen
				if (imd.DutyCycle > 47 && imd.DutyCycle < 53)						// IMD PWM
 8000eb4:	4b87      	ldr	r3, [pc, #540]	; (80010d4 <imd_status+0x5c4>)
 8000eb6:	789b      	ldrb	r3, [r3, #2]
 8000eb8:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	2b2f      	cmp	r3, #47	; 0x2f
 8000ec0:	d906      	bls.n	8000ed0 <imd_status+0x3c0>
 8000ec2:	4b84      	ldr	r3, [pc, #528]	; (80010d4 <imd_status+0x5c4>)
 8000ec4:	789b      	ldrb	r3, [r3, #2]
 8000ec6:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	2b34      	cmp	r3, #52	; 0x34
 8000ece:	d90a      	bls.n	8000ee6 <imd_status+0x3d6>
				}
				// Fall DutyCycle nicht im Wertebereich ist
				else																// IMD Invalid
				{
					// IMD Status speichern
					system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;						// Fehlerausgabe
 8000ed0:	4a7f      	ldr	r2, [pc, #508]	; (80010d0 <imd_status+0x5c0>)
 8000ed2:	7813      	ldrb	r3, [r2, #0]
 8000ed4:	f043 0307 	orr.w	r3, r3, #7
 8000ed8:	7013      	strb	r3, [r2, #0]
					imd.PWM_STATUS = IMD_FREQ_ERROR;								// Fehlerausgabe
 8000eda:	4a7e      	ldr	r2, [pc, #504]	; (80010d4 <imd_status+0x5c4>)
 8000edc:	7813      	ldrb	r3, [r2, #0]
 8000ede:	f043 0307 	orr.w	r3, r3, #7
 8000ee2:	7013      	strb	r3, [r2, #0]
				}
				break;
 8000ee4:	e0e1      	b.n	80010aa <imd_status+0x59a>
 8000ee6:	e0e0      	b.n	80010aa <imd_status+0x59a>

			default:																// Case Default Fehler
				// IMD Status speichern
				system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;							// Fehlerausgabe
 8000ee8:	4a79      	ldr	r2, [pc, #484]	; (80010d0 <imd_status+0x5c0>)
 8000eea:	7813      	ldrb	r3, [r2, #0]
 8000eec:	f043 0307 	orr.w	r3, r3, #7
 8000ef0:	7013      	strb	r3, [r2, #0]
				imd.PWM_STATUS = IMD_FREQ_ERROR;									// Fehlerausgabe
 8000ef2:	4a78      	ldr	r2, [pc, #480]	; (80010d4 <imd_status+0x5c4>)
 8000ef4:	7813      	ldrb	r3, [r2, #0]
 8000ef6:	f043 0307 	orr.w	r3, r3, #7
 8000efa:	7013      	strb	r3, [r2, #0]
				break;
 8000efc:	e0d5      	b.n	80010aa <imd_status+0x59a>
	}
	else
	{
#ifdef DEBUG_IMD
		// Ausgabe Frequenz
		uartTransmit("Frequenz: \t", 11);
 8000efe:	210b      	movs	r1, #11
 8000f00:	4875      	ldr	r0, [pc, #468]	; (80010d8 <imd_status+0x5c8>)
 8000f02:	f7ff fb1d 	bl	8000540 <uartTransmit>
		uartTransmitNumber(imd.Frequency, 10);
 8000f06:	4b73      	ldr	r3, [pc, #460]	; (80010d4 <imd_status+0x5c4>)
 8000f08:	785b      	ldrb	r3, [r3, #1]
 8000f0a:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	210a      	movs	r1, #10
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fb28 	bl	8000568 <uartTransmitNumber>
		uartTransmit("\n", 1);
 8000f18:	2101      	movs	r1, #1
 8000f1a:	4870      	ldr	r0, [pc, #448]	; (80010dc <imd_status+0x5cc>)
 8000f1c:	f7ff fb10 	bl	8000540 <uartTransmit>

		// Ausgabe DutyCycle
		uartTransmit("DutyCycle: \t", 12);
 8000f20:	210c      	movs	r1, #12
 8000f22:	486f      	ldr	r0, [pc, #444]	; (80010e0 <imd_status+0x5d0>)
 8000f24:	f7ff fb0c 	bl	8000540 <uartTransmit>
		uartTransmitNumber(imd.DutyCycle, 10);
 8000f28:	4b6a      	ldr	r3, [pc, #424]	; (80010d4 <imd_status+0x5c4>)
 8000f2a:	789b      	ldrb	r3, [r3, #2]
 8000f2c:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	210a      	movs	r1, #10
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fb17 	bl	8000568 <uartTransmitNumber>
		uartTransmit("\n", 1);
 8000f3a:	2101      	movs	r1, #1
 8000f3c:	4867      	ldr	r0, [pc, #412]	; (80010dc <imd_status+0x5cc>)
 8000f3e:	f7ff faff 	bl	8000540 <uartTransmit>
#endif

		switch (imd.Frequency)
 8000f42:	4b64      	ldr	r3, [pc, #400]	; (80010d4 <imd_status+0x5c4>)
 8000f44:	785b      	ldrb	r3, [r3, #1]
 8000f46:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	2b0a      	cmp	r3, #10
 8000f4e:	d002      	beq.n	8000f56 <imd_status+0x446>
 8000f50:	2b14      	cmp	r3, #20
 8000f52:	d048      	beq.n	8000fe6 <imd_status+0x4d6>
 8000f54:	e08f      	b.n	8001076 <imd_status+0x566>
		{
			case 10:																// Case 10 Hz
				// IMD Status speichern
				system_in.IMD_PWM_STATUS = IMD_NORMAL;								// IMD funktioniert normal
 8000f56:	4a5e      	ldr	r2, [pc, #376]	; (80010d0 <imd_status+0x5c0>)
 8000f58:	7813      	ldrb	r3, [r2, #0]
 8000f5a:	2101      	movs	r1, #1
 8000f5c:	f361 0302 	bfi	r3, r1, #0, #3
 8000f60:	7013      	strb	r3, [r2, #0]
				imd.PWM_STATUS = IMD_NORMAL;										// IMD funktioniert normal
 8000f62:	4a5c      	ldr	r2, [pc, #368]	; (80010d4 <imd_status+0x5c4>)
 8000f64:	7813      	ldrb	r3, [r2, #0]
 8000f66:	2101      	movs	r1, #1
 8000f68:	f361 0302 	bfi	r3, r1, #0, #3
 8000f6c:	7013      	strb	r3, [r2, #0]

				// DutyCycle abfragen
				if (imd.DutyCycle > 5 && imd.DutyCycle < 95)						// IMD PWM
 8000f6e:	4b59      	ldr	r3, [pc, #356]	; (80010d4 <imd_status+0x5c4>)
 8000f70:	789b      	ldrb	r3, [r3, #2]
 8000f72:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	2b05      	cmp	r3, #5
 8000f7a:	d929      	bls.n	8000fd0 <imd_status+0x4c0>
 8000f7c:	4b55      	ldr	r3, [pc, #340]	; (80010d4 <imd_status+0x5c4>)
 8000f7e:	789b      	ldrb	r3, [r3, #2]
 8000f80:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	2b5e      	cmp	r3, #94	; 0x5e
 8000f88:	d822      	bhi.n	8000fd0 <imd_status+0x4c0>
				{
					// Widerstand berechnen
					imd.Resistanc = 90 * 1200 / (imd.DutyCycle - 5) - 1200;			// Angabe in kOhm
 8000f8a:	4b52      	ldr	r3, [pc, #328]	; (80010d4 <imd_status+0x5c4>)
 8000f8c:	789b      	ldrb	r3, [r3, #2]
 8000f8e:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	3b05      	subs	r3, #5
 8000f96:	4a53      	ldr	r2, [pc, #332]	; (80010e4 <imd_status+0x5d4>)
 8000f98:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f9c:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8000fa0:	f3c3 0111 	ubfx	r1, r3, #0, #18
 8000fa4:	4a4b      	ldr	r2, [pc, #300]	; (80010d4 <imd_status+0x5c4>)
 8000fa6:	6853      	ldr	r3, [r2, #4]
 8000fa8:	f361 0311 	bfi	r3, r1, #0, #18
 8000fac:	6053      	str	r3, [r2, #4]

#ifdef DEBUG_IMD
					// Ausgabe Widerstandswert
					uartTransmit("Widerstand: \t", 13);
 8000fae:	210d      	movs	r1, #13
 8000fb0:	484d      	ldr	r0, [pc, #308]	; (80010e8 <imd_status+0x5d8>)
 8000fb2:	f7ff fac5 	bl	8000540 <uartTransmit>
					uartTransmitNumber(imd.Resistanc, 10);
 8000fb6:	4b47      	ldr	r3, [pc, #284]	; (80010d4 <imd_status+0x5c4>)
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8000fbe:	210a      	movs	r1, #10
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff fad1 	bl	8000568 <uartTransmitNumber>
					uartTransmit("\n", 1);
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	4844      	ldr	r0, [pc, #272]	; (80010dc <imd_status+0x5cc>)
 8000fca:	f7ff fab9 	bl	8000540 <uartTransmit>
				{
					// IMD Status speichern
					system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;						// Fehlerausgabe
					imd.PWM_STATUS = IMD_FREQ_ERROR;								// Fehlerausgabe
				}
				break;
 8000fce:	e05d      	b.n	800108c <imd_status+0x57c>
					system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;						// Fehlerausgabe
 8000fd0:	4a3f      	ldr	r2, [pc, #252]	; (80010d0 <imd_status+0x5c0>)
 8000fd2:	7813      	ldrb	r3, [r2, #0]
 8000fd4:	f043 0307 	orr.w	r3, r3, #7
 8000fd8:	7013      	strb	r3, [r2, #0]
					imd.PWM_STATUS = IMD_FREQ_ERROR;								// Fehlerausgabe
 8000fda:	4a3e      	ldr	r2, [pc, #248]	; (80010d4 <imd_status+0x5c4>)
 8000fdc:	7813      	ldrb	r3, [r2, #0]
 8000fde:	f043 0307 	orr.w	r3, r3, #7
 8000fe2:	7013      	strb	r3, [r2, #0]
				break;
 8000fe4:	e052      	b.n	800108c <imd_status+0x57c>

			case 20:
				// IMD Status speichern
				system_in.IMD_PWM_STATUS = IMD_UNTERSPANNUNG;						// Unterspannung an HV erkannt
 8000fe6:	4a3a      	ldr	r2, [pc, #232]	; (80010d0 <imd_status+0x5c0>)
 8000fe8:	7813      	ldrb	r3, [r2, #0]
 8000fea:	2102      	movs	r1, #2
 8000fec:	f361 0302 	bfi	r3, r1, #0, #3
 8000ff0:	7013      	strb	r3, [r2, #0]
				imd.PWM_STATUS = IMD_UNTERSPANNUNG;									// Unterspannung an HV erkannt
 8000ff2:	4a38      	ldr	r2, [pc, #224]	; (80010d4 <imd_status+0x5c4>)
 8000ff4:	7813      	ldrb	r3, [r2, #0]
 8000ff6:	2102      	movs	r1, #2
 8000ff8:	f361 0302 	bfi	r3, r1, #0, #3
 8000ffc:	7013      	strb	r3, [r2, #0]

				// DutyCycle abfragen
				if (imd.DutyCycle > 5 && imd.DutyCycle < 95)						// IMD PWM
 8000ffe:	4b35      	ldr	r3, [pc, #212]	; (80010d4 <imd_status+0x5c4>)
 8001000:	789b      	ldrb	r3, [r3, #2]
 8001002:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8001006:	b2db      	uxtb	r3, r3
 8001008:	2b05      	cmp	r3, #5
 800100a:	d929      	bls.n	8001060 <imd_status+0x550>
 800100c:	4b31      	ldr	r3, [pc, #196]	; (80010d4 <imd_status+0x5c4>)
 800100e:	789b      	ldrb	r3, [r3, #2]
 8001010:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8001014:	b2db      	uxtb	r3, r3
 8001016:	2b5e      	cmp	r3, #94	; 0x5e
 8001018:	d822      	bhi.n	8001060 <imd_status+0x550>
				{
					// Widerstand berechnen
					imd.Resistanc = 90 * 1200 / (imd.DutyCycle - 5) - 1200;			// Angabe in kOhm
 800101a:	4b2e      	ldr	r3, [pc, #184]	; (80010d4 <imd_status+0x5c4>)
 800101c:	789b      	ldrb	r3, [r3, #2]
 800101e:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8001022:	b2db      	uxtb	r3, r3
 8001024:	3b05      	subs	r3, #5
 8001026:	4a2f      	ldr	r2, [pc, #188]	; (80010e4 <imd_status+0x5d4>)
 8001028:	fb92 f3f3 	sdiv	r3, r2, r3
 800102c:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8001030:	f3c3 0111 	ubfx	r1, r3, #0, #18
 8001034:	4a27      	ldr	r2, [pc, #156]	; (80010d4 <imd_status+0x5c4>)
 8001036:	6853      	ldr	r3, [r2, #4]
 8001038:	f361 0311 	bfi	r3, r1, #0, #18
 800103c:	6053      	str	r3, [r2, #4]

#ifdef DEBUG_IMD
					// Ausgabe Widerstandswert
					uartTransmit("Widerstand: \t", 13);
 800103e:	210d      	movs	r1, #13
 8001040:	4829      	ldr	r0, [pc, #164]	; (80010e8 <imd_status+0x5d8>)
 8001042:	f7ff fa7d 	bl	8000540 <uartTransmit>
					uartTransmitNumber(imd.Resistanc, 10);
 8001046:	4b23      	ldr	r3, [pc, #140]	; (80010d4 <imd_status+0x5c4>)
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f3c3 0311 	ubfx	r3, r3, #0, #18
 800104e:	210a      	movs	r1, #10
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff fa89 	bl	8000568 <uartTransmitNumber>
					uartTransmit("\n", 1);
 8001056:	2101      	movs	r1, #1
 8001058:	4820      	ldr	r0, [pc, #128]	; (80010dc <imd_status+0x5cc>)
 800105a:	f7ff fa71 	bl	8000540 <uartTransmit>
				{
					// IMD Status speichern
					system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;						// Fehlerausgabe
					imd.PWM_STATUS = IMD_FREQ_ERROR;								// Fehlerausgabe
				}
				break;
 800105e:	e015      	b.n	800108c <imd_status+0x57c>
					system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;						// Fehlerausgabe
 8001060:	4a1b      	ldr	r2, [pc, #108]	; (80010d0 <imd_status+0x5c0>)
 8001062:	7813      	ldrb	r3, [r2, #0]
 8001064:	f043 0307 	orr.w	r3, r3, #7
 8001068:	7013      	strb	r3, [r2, #0]
					imd.PWM_STATUS = IMD_FREQ_ERROR;								// Fehlerausgabe
 800106a:	4a1a      	ldr	r2, [pc, #104]	; (80010d4 <imd_status+0x5c4>)
 800106c:	7813      	ldrb	r3, [r2, #0]
 800106e:	f043 0307 	orr.w	r3, r3, #7
 8001072:	7013      	strb	r3, [r2, #0]
				break;
 8001074:	e00a      	b.n	800108c <imd_status+0x57c>

			default:																// Case Default Fehler
				// IMD Status speichern
				system_in.IMD_PWM_STATUS = IMD_FREQ_ERROR;							// Fehlerausgabe
 8001076:	4a16      	ldr	r2, [pc, #88]	; (80010d0 <imd_status+0x5c0>)
 8001078:	7813      	ldrb	r3, [r2, #0]
 800107a:	f043 0307 	orr.w	r3, r3, #7
 800107e:	7013      	strb	r3, [r2, #0]
				imd.PWM_STATUS = IMD_FREQ_ERROR;									// Fehlerausgabe
 8001080:	4a14      	ldr	r2, [pc, #80]	; (80010d4 <imd_status+0x5c4>)
 8001082:	7813      	ldrb	r3, [r2, #0]
 8001084:	f043 0307 	orr.w	r3, r3, #7
 8001088:	7013      	strb	r3, [r2, #0]
				break;
 800108a:	bf00      	nop
		}

		// Ausgabe IMD nicht OK kommend BMS
		system_out.ImdOK = 0;
 800108c:	4a17      	ldr	r2, [pc, #92]	; (80010ec <imd_status+0x5dc>)
 800108e:	7813      	ldrb	r3, [r2, #0]
 8001090:	f36f 0341 	bfc	r3, #1, #1
 8001094:	7013      	strb	r3, [r2, #0]
		HAL_GPIO_WritePin(IMD_OK_OUT_GPIO_Port, IMD_OK_OUT_Pin, system_out.ImdOK);	// IMD Status von BMS ausgeben
 8001096:	4b15      	ldr	r3, [pc, #84]	; (80010ec <imd_status+0x5dc>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	461a      	mov	r2, r3
 80010a2:	2102      	movs	r1, #2
 80010a4:	4812      	ldr	r0, [pc, #72]	; (80010f0 <imd_status+0x5e0>)
 80010a6:	f002 fdc1 	bl	8003c2c <HAL_GPIO_WritePin>
	}

#ifdef DEBUG_IMD
	// Ausgabe Status
	uartTransmit("Status: \t", 9);
 80010aa:	2109      	movs	r1, #9
 80010ac:	4811      	ldr	r0, [pc, #68]	; (80010f4 <imd_status+0x5e4>)
 80010ae:	f7ff fa47 	bl	8000540 <uartTransmit>
	uartTransmitNumber(imd.PWM_STATUS, 10);
 80010b2:	4b08      	ldr	r3, [pc, #32]	; (80010d4 <imd_status+0x5c4>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	210a      	movs	r1, #10
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff fa52 	bl	8000568 <uartTransmitNumber>
	uartTransmit("\n", 1);
 80010c4:	2101      	movs	r1, #1
 80010c6:	4805      	ldr	r0, [pc, #20]	; (80010dc <imd_status+0x5cc>)
 80010c8:	f7ff fa3a 	bl	8000540 <uartTransmit>
#endif
}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	20000044 	.word	0x20000044
 80010d4:	20000038 	.word	0x20000038
 80010d8:	080079bc 	.word	0x080079bc
 80010dc:	080079c8 	.word	0x080079c8
 80010e0:	080079cc 	.word	0x080079cc
 80010e4:	0001a5e0 	.word	0x0001a5e0
 80010e8:	080079dc 	.word	0x080079dc
 80010ec:	20000040 	.word	0x20000040
 80010f0:	40020000 	.word	0x40020000
 80010f4:	080079ec 	.word	0x080079ec

080010f8 <readall_inputs>:
//----------------------------------------------------------------------

// Lese alle Eingaenge
//----------------------------------------------------------------------
void readall_inputs(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
	// Systemeingaenge einlesen
	system_in.IMD_PWM = HAL_GPIO_ReadPin(IMD_PWM_GPIO_Port, IMD_PWM_Pin);						// Eingang IMD PWM
 80010fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001100:	4850      	ldr	r0, [pc, #320]	; (8001244 <readall_inputs+0x14c>)
 8001102:	f002 fd7b 	bl	8003bfc <HAL_GPIO_ReadPin>
 8001106:	4603      	mov	r3, r0
 8001108:	f003 0301 	and.w	r3, r3, #1
 800110c:	b2d9      	uxtb	r1, r3
 800110e:	4a4e      	ldr	r2, [pc, #312]	; (8001248 <readall_inputs+0x150>)
 8001110:	7813      	ldrb	r3, [r2, #0]
 8001112:	f361 03c3 	bfi	r3, r1, #3, #1
 8001116:	7013      	strb	r3, [r2, #0]
	system_in.KL15 = HAL_GPIO_ReadPin(KL15_GPIO_Port, KL15_Pin);								// Eingang Auto an
 8001118:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800111c:	484b      	ldr	r0, [pc, #300]	; (800124c <readall_inputs+0x154>)
 800111e:	f002 fd6d 	bl	8003bfc <HAL_GPIO_ReadPin>
 8001122:	4603      	mov	r3, r0
 8001124:	f003 0301 	and.w	r3, r3, #1
 8001128:	b2d9      	uxtb	r1, r3
 800112a:	4a47      	ldr	r2, [pc, #284]	; (8001248 <readall_inputs+0x150>)
 800112c:	7813      	ldrb	r3, [r2, #0]
 800112e:	f361 1345 	bfi	r3, r1, #5, #1
 8001132:	7013      	strb	r3, [r2, #0]
	system_in.Crash = HAL_GPIO_ReadPin(CRASH_GPIO_Port, CRASH_Pin);								// Crash Eingang
 8001134:	2101      	movs	r1, #1
 8001136:	4846      	ldr	r0, [pc, #280]	; (8001250 <readall_inputs+0x158>)
 8001138:	f002 fd60 	bl	8003bfc <HAL_GPIO_ReadPin>
 800113c:	4603      	mov	r3, r0
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	b2d9      	uxtb	r1, r3
 8001144:	4a40      	ldr	r2, [pc, #256]	; (8001248 <readall_inputs+0x150>)
 8001146:	7813      	ldrb	r3, [r2, #0]
 8001148:	f361 1386 	bfi	r3, r1, #6, #1
 800114c:	7013      	strb	r3, [r2, #0]
	system_in.Wakeup = HAL_GPIO_ReadPin(HW_WAKE_GPIO_Port, HW_WAKE_Pin);						// Eingang Hardware Wakeup
 800114e:	2104      	movs	r1, #4
 8001150:	483f      	ldr	r0, [pc, #252]	; (8001250 <readall_inputs+0x158>)
 8001152:	f002 fd53 	bl	8003bfc <HAL_GPIO_ReadPin>
 8001156:	4603      	mov	r3, r0
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	b2d9      	uxtb	r1, r3
 800115e:	4a3a      	ldr	r2, [pc, #232]	; (8001248 <readall_inputs+0x150>)
 8001160:	7813      	ldrb	r3, [r2, #0]
 8001162:	f361 13c7 	bfi	r3, r1, #7, #1
 8001166:	7013      	strb	r3, [r2, #0]

	// SDC-Eingaenge einlesen
	sdc_in.IMD_OK_IN = HAL_GPIO_ReadPin(IMD_OK_IN_GPIO_Port, IMD_OK_IN_Pin);					// IMD OK, Akku
 8001168:	f44f 7180 	mov.w	r1, #256	; 0x100
 800116c:	4835      	ldr	r0, [pc, #212]	; (8001244 <readall_inputs+0x14c>)
 800116e:	f002 fd45 	bl	8003bfc <HAL_GPIO_ReadPin>
 8001172:	4603      	mov	r3, r0
 8001174:	f003 0301 	and.w	r3, r3, #1
 8001178:	b2d9      	uxtb	r1, r3
 800117a:	4a36      	ldr	r2, [pc, #216]	; (8001254 <readall_inputs+0x15c>)
 800117c:	7813      	ldrb	r3, [r2, #0]
 800117e:	f361 0300 	bfi	r3, r1, #0, #1
 8001182:	7013      	strb	r3, [r2, #0]
	sdc_in.HVIL = HAL_GPIO_ReadPin(SENSE_SDC_HVIL_GPIO_Port, SENSE_SDC_HVIL_Pin);				// Shutdown-Circuit HVIL, OK
 8001184:	2108      	movs	r1, #8
 8001186:	482f      	ldr	r0, [pc, #188]	; (8001244 <readall_inputs+0x14c>)
 8001188:	f002 fd38 	bl	8003bfc <HAL_GPIO_ReadPin>
 800118c:	4603      	mov	r3, r0
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	b2d9      	uxtb	r1, r3
 8001194:	4a2f      	ldr	r2, [pc, #188]	; (8001254 <readall_inputs+0x15c>)
 8001196:	7813      	ldrb	r3, [r2, #0]
 8001198:	f361 0341 	bfi	r3, r1, #1, #1
 800119c:	7013      	strb	r3, [r2, #0]
	sdc_in.MotorSDC = HAL_GPIO_ReadPin(SENSE_SDC_MOTOR_GPIO_Port, SENSE_SDC_MOTOR_Pin);			// Shutdown-Circuit Akku, OK
 800119e:	2120      	movs	r1, #32
 80011a0:	4828      	ldr	r0, [pc, #160]	; (8001244 <readall_inputs+0x14c>)
 80011a2:	f002 fd2b 	bl	8003bfc <HAL_GPIO_ReadPin>
 80011a6:	4603      	mov	r3, r0
 80011a8:	f003 0301 	and.w	r3, r3, #1
 80011ac:	b2d9      	uxtb	r1, r3
 80011ae:	4a29      	ldr	r2, [pc, #164]	; (8001254 <readall_inputs+0x15c>)
 80011b0:	7813      	ldrb	r3, [r2, #0]
 80011b2:	f361 0382 	bfi	r3, r1, #2, #1
 80011b6:	7013      	strb	r3, [r2, #0]
	sdc_in.BTB_SDC = HAL_GPIO_ReadPin(SENSE_SDC_BTB_GPIO_Port, SENSE_SDC_BTB_Pin);				// Shutdown-Circuit Bamocar, OK
 80011b8:	2110      	movs	r1, #16
 80011ba:	4822      	ldr	r0, [pc, #136]	; (8001244 <readall_inputs+0x14c>)
 80011bc:	f002 fd1e 	bl	8003bfc <HAL_GPIO_ReadPin>
 80011c0:	4603      	mov	r3, r0
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	b2d9      	uxtb	r1, r3
 80011c8:	4a22      	ldr	r2, [pc, #136]	; (8001254 <readall_inputs+0x15c>)
 80011ca:	7813      	ldrb	r3, [r2, #0]
 80011cc:	f361 03c3 	bfi	r3, r1, #3, #1
 80011d0:	7013      	strb	r3, [r2, #0]
	sdc_in.PrechargeIn = HAL_GPIO_ReadPin(PRECHARGE_IN_GPIO_Port, PRECHARGE_IN_Pin);			// Eingang Precharge abgeschlossen
 80011d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011d6:	4820      	ldr	r0, [pc, #128]	; (8001258 <readall_inputs+0x160>)
 80011d8:	f002 fd10 	bl	8003bfc <HAL_GPIO_ReadPin>
 80011dc:	4603      	mov	r3, r0
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	b2d9      	uxtb	r1, r3
 80011e4:	4a1b      	ldr	r2, [pc, #108]	; (8001254 <readall_inputs+0x15c>)
 80011e6:	7813      	ldrb	r3, [r2, #0]
 80011e8:	f361 1304 	bfi	r3, r1, #4, #1
 80011ec:	7013      	strb	r3, [r2, #0]

	// Komforteingaenge einlesen
	komfort_in.OVC = HAL_GPIO_ReadPin(OVC_SENSE_GPIO_Port, OVC_SENSE_Pin);						// Eingang Overcurrent erkannt
 80011ee:	2104      	movs	r1, #4
 80011f0:	4819      	ldr	r0, [pc, #100]	; (8001258 <readall_inputs+0x160>)
 80011f2:	f002 fd03 	bl	8003bfc <HAL_GPIO_ReadPin>
 80011f6:	4603      	mov	r3, r0
 80011f8:	f003 0301 	and.w	r3, r3, #1
 80011fc:	b2d9      	uxtb	r1, r3
 80011fe:	4a17      	ldr	r2, [pc, #92]	; (800125c <readall_inputs+0x164>)
 8001200:	7813      	ldrb	r3, [r2, #0]
 8001202:	f361 0300 	bfi	r3, r1, #0, #1
 8001206:	7013      	strb	r3, [r2, #0]
	komfort_in.Button1 = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);						// Zusatzeingang Taster 1
 8001208:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800120c:	4810      	ldr	r0, [pc, #64]	; (8001250 <readall_inputs+0x158>)
 800120e:	f002 fcf5 	bl	8003bfc <HAL_GPIO_ReadPin>
 8001212:	4603      	mov	r3, r0
 8001214:	f003 0301 	and.w	r3, r3, #1
 8001218:	b2d9      	uxtb	r1, r3
 800121a:	4a10      	ldr	r2, [pc, #64]	; (800125c <readall_inputs+0x164>)
 800121c:	7813      	ldrb	r3, [r2, #0]
 800121e:	f361 0341 	bfi	r3, r1, #1, #1
 8001222:	7013      	strb	r3, [r2, #0]
	komfort_in.Button2 = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);						// Zusatzeingang Taster 2
 8001224:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001228:	4809      	ldr	r0, [pc, #36]	; (8001250 <readall_inputs+0x158>)
 800122a:	f002 fce7 	bl	8003bfc <HAL_GPIO_ReadPin>
 800122e:	4603      	mov	r3, r0
 8001230:	f003 0301 	and.w	r3, r3, #1
 8001234:	b2d9      	uxtb	r1, r3
 8001236:	4a09      	ldr	r2, [pc, #36]	; (800125c <readall_inputs+0x164>)
 8001238:	7813      	ldrb	r3, [r2, #0]
 800123a:	f361 0382 	bfi	r3, r1, #2, #1
 800123e:	7013      	strb	r3, [r2, #0]
}
 8001240:	bf00      	nop
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40021000 	.word	0x40021000
 8001248:	20000044 	.word	0x20000044
 800124c:	40020c00 	.word	0x40020c00
 8001250:	40020000 	.word	0x40020000
 8001254:	20000054 	.word	0x20000054
 8001258:	40021400 	.word	0x40021400
 800125c:	2000004c 	.word	0x2000004c

08001260 <testPCB_Leds>:
//----------------------------------------------------------------------

// Teste Platinen LEDs
//----------------------------------------------------------------------
void testPCB_Leds(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	// Leds Testen
    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);								// Blaue LED Platine setzen
 8001264:	2201      	movs	r2, #1
 8001266:	2180      	movs	r1, #128	; 0x80
 8001268:	481b      	ldr	r0, [pc, #108]	; (80012d8 <testPCB_Leds+0x78>)
 800126a:	f002 fcdf 	bl	8003c2c <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 800126e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001272:	f001 fbd7 	bl	8002a24 <HAL_Delay>
    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);							// Blaue LED Platine zuruecksetzen
 8001276:	2200      	movs	r2, #0
 8001278:	2180      	movs	r1, #128	; 0x80
 800127a:	4817      	ldr	r0, [pc, #92]	; (80012d8 <testPCB_Leds+0x78>)
 800127c:	f002 fcd6 	bl	8003c2c <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8001280:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001284:	f001 fbce 	bl	8002a24 <HAL_Delay>
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);							// Gruene LED Platine setzen
 8001288:	2201      	movs	r2, #1
 800128a:	2104      	movs	r1, #4
 800128c:	4812      	ldr	r0, [pc, #72]	; (80012d8 <testPCB_Leds+0x78>)
 800128e:	f002 fccd 	bl	8003c2c <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8001292:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001296:	f001 fbc5 	bl	8002a24 <HAL_Delay>
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);							// Gruene LED Platine zuruecksetzen
 800129a:	2200      	movs	r2, #0
 800129c:	2104      	movs	r1, #4
 800129e:	480e      	ldr	r0, [pc, #56]	; (80012d8 <testPCB_Leds+0x78>)
 80012a0:	f002 fcc4 	bl	8003c2c <HAL_GPIO_WritePin>
    HAL_Delay(500);
 80012a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012a8:	f001 fbbc 	bl	8002a24 <HAL_Delay>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);								// Rote LED Platine setzen
 80012ac:	2201      	movs	r2, #1
 80012ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012b2:	4809      	ldr	r0, [pc, #36]	; (80012d8 <testPCB_Leds+0x78>)
 80012b4:	f002 fcba 	bl	8003c2c <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 80012b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012bc:	f001 fbb2 	bl	8002a24 <HAL_Delay>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);								// Rote LED Platine zuruecksetzen
 80012c0:	2200      	movs	r2, #0
 80012c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012c6:	4804      	ldr	r0, [pc, #16]	; (80012d8 <testPCB_Leds+0x78>)
 80012c8:	f002 fcb0 	bl	8003c2c <HAL_GPIO_WritePin>
    HAL_Delay(500);
 80012cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012d0:	f001 fba8 	bl	8002a24 <HAL_Delay>
}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	40020400 	.word	0x40020400

080012dc <testLeds>:
//----------------------------------------------------------------------

// Teste alle externen LEDs
//----------------------------------------------------------------------
void testLeds(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
	// Leds Testen
	HAL_GPIO_WritePin(AKKU_LED_GPIO_Port, AKKU_LED_Pin, GPIO_PIN_SET);								// Akku LED Kombiinstrument setzen
 80012e0:	2201      	movs	r2, #1
 80012e2:	2180      	movs	r1, #128	; 0x80
 80012e4:	481a      	ldr	r0, [pc, #104]	; (8001350 <testLeds+0x74>)
 80012e6:	f002 fca1 	bl	8003c2c <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 80012ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012ee:	f001 fb99 	bl	8002a24 <HAL_Delay>
	HAL_GPIO_WritePin(AKKU_LED_GPIO_Port, AKKU_LED_Pin, GPIO_PIN_RESET);							// Akku LED Kombiinstrument zuruecksetzen
 80012f2:	2200      	movs	r2, #0
 80012f4:	2180      	movs	r1, #128	; 0x80
 80012f6:	4816      	ldr	r0, [pc, #88]	; (8001350 <testLeds+0x74>)
 80012f8:	f002 fc98 	bl	8003c2c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80012fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001300:	f001 fb90 	bl	8002a24 <HAL_Delay>
	HAL_GPIO_WritePin(INLET_RED_GPIO_Port, INLET_RED_Pin, GPIO_PIN_SET);							// Red Inlet LED setzen
 8001304:	2201      	movs	r2, #1
 8001306:	2104      	movs	r1, #4
 8001308:	4812      	ldr	r0, [pc, #72]	; (8001354 <testLeds+0x78>)
 800130a:	f002 fc8f 	bl	8003c2c <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 800130e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001312:	f001 fb87 	bl	8002a24 <HAL_Delay>
	HAL_GPIO_WritePin(INLET_RED_GPIO_Port, INLET_RED_Pin, GPIO_PIN_RESET);							// Red Inlet LED zuruecksetzen
 8001316:	2200      	movs	r2, #0
 8001318:	2104      	movs	r1, #4
 800131a:	480e      	ldr	r0, [pc, #56]	; (8001354 <testLeds+0x78>)
 800131c:	f002 fc86 	bl	8003c2c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001320:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001324:	f001 fb7e 	bl	8002a24 <HAL_Delay>
	HAL_GPIO_WritePin(INLET_GREEN_GPIO_Port, INLET_GREEN_Pin, GPIO_PIN_SET);						// Green Inlet LED setzen
 8001328:	2201      	movs	r2, #1
 800132a:	2102      	movs	r1, #2
 800132c:	4809      	ldr	r0, [pc, #36]	; (8001354 <testLeds+0x78>)
 800132e:	f002 fc7d 	bl	8003c2c <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8001332:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001336:	f001 fb75 	bl	8002a24 <HAL_Delay>
	HAL_GPIO_WritePin(INLET_GREEN_GPIO_Port, INLET_GREEN_Pin, GPIO_PIN_RESET);						// Green Inlet LED zuruecksetzen
 800133a:	2200      	movs	r2, #0
 800133c:	2102      	movs	r1, #2
 800133e:	4805      	ldr	r0, [pc, #20]	; (8001354 <testLeds+0x78>)
 8001340:	f002 fc74 	bl	8003c2c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001344:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001348:	f001 fb6c 	bl	8002a24 <HAL_Delay>
}
 800134c:	bf00      	nop
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40021800 	.word	0x40021800
 8001354:	40021000 	.word	0x40021000

08001358 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800135e:	463b      	mov	r3, r7
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800136a:	4b44      	ldr	r3, [pc, #272]	; (800147c <MX_ADC1_Init+0x124>)
 800136c:	4a44      	ldr	r2, [pc, #272]	; (8001480 <MX_ADC1_Init+0x128>)
 800136e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001370:	4b42      	ldr	r3, [pc, #264]	; (800147c <MX_ADC1_Init+0x124>)
 8001372:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001376:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001378:	4b40      	ldr	r3, [pc, #256]	; (800147c <MX_ADC1_Init+0x124>)
 800137a:	2200      	movs	r2, #0
 800137c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800137e:	4b3f      	ldr	r3, [pc, #252]	; (800147c <MX_ADC1_Init+0x124>)
 8001380:	2201      	movs	r2, #1
 8001382:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001384:	4b3d      	ldr	r3, [pc, #244]	; (800147c <MX_ADC1_Init+0x124>)
 8001386:	2200      	movs	r2, #0
 8001388:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800138a:	4b3c      	ldr	r3, [pc, #240]	; (800147c <MX_ADC1_Init+0x124>)
 800138c:	2200      	movs	r2, #0
 800138e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001392:	4b3a      	ldr	r3, [pc, #232]	; (800147c <MX_ADC1_Init+0x124>)
 8001394:	2200      	movs	r2, #0
 8001396:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001398:	4b38      	ldr	r3, [pc, #224]	; (800147c <MX_ADC1_Init+0x124>)
 800139a:	4a3a      	ldr	r2, [pc, #232]	; (8001484 <MX_ADC1_Init+0x12c>)
 800139c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800139e:	4b37      	ldr	r3, [pc, #220]	; (800147c <MX_ADC1_Init+0x124>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 80013a4:	4b35      	ldr	r3, [pc, #212]	; (800147c <MX_ADC1_Init+0x124>)
 80013a6:	2206      	movs	r2, #6
 80013a8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013aa:	4b34      	ldr	r3, [pc, #208]	; (800147c <MX_ADC1_Init+0x124>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013b2:	4b32      	ldr	r3, [pc, #200]	; (800147c <MX_ADC1_Init+0x124>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013b8:	4830      	ldr	r0, [pc, #192]	; (800147c <MX_ADC1_Init+0x124>)
 80013ba:	f001 fb9f 	bl	8002afc <HAL_ADC_Init>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80013c4:	f000 fe6e 	bl	80020a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80013c8:	2307      	movs	r3, #7
 80013ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013cc:	2301      	movs	r3, #1
 80013ce:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80013d0:	2301      	movs	r3, #1
 80013d2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013d4:	463b      	mov	r3, r7
 80013d6:	4619      	mov	r1, r3
 80013d8:	4828      	ldr	r0, [pc, #160]	; (800147c <MX_ADC1_Init+0x124>)
 80013da:	f001 fbd3 	bl	8002b84 <HAL_ADC_ConfigChannel>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80013e4:	f000 fe5e 	bl	80020a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80013e8:	2303      	movs	r3, #3
 80013ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80013ec:	2302      	movs	r3, #2
 80013ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013f0:	463b      	mov	r3, r7
 80013f2:	4619      	mov	r1, r3
 80013f4:	4821      	ldr	r0, [pc, #132]	; (800147c <MX_ADC1_Init+0x124>)
 80013f6:	f001 fbc5 	bl	8002b84 <HAL_ADC_ConfigChannel>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001400:	f000 fe50 	bl	80020a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001404:	2304      	movs	r3, #4
 8001406:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001408:	2303      	movs	r3, #3
 800140a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800140c:	463b      	mov	r3, r7
 800140e:	4619      	mov	r1, r3
 8001410:	481a      	ldr	r0, [pc, #104]	; (800147c <MX_ADC1_Init+0x124>)
 8001412:	f001 fbb7 	bl	8002b84 <HAL_ADC_ConfigChannel>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800141c:	f000 fe42 	bl	80020a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001420:	2305      	movs	r3, #5
 8001422:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001424:	2304      	movs	r3, #4
 8001426:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001428:	463b      	mov	r3, r7
 800142a:	4619      	mov	r1, r3
 800142c:	4813      	ldr	r0, [pc, #76]	; (800147c <MX_ADC1_Init+0x124>)
 800142e:	f001 fba9 	bl	8002b84 <HAL_ADC_ConfigChannel>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001438:	f000 fe34 	bl	80020a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800143c:	2306      	movs	r3, #6
 800143e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001440:	2305      	movs	r3, #5
 8001442:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001444:	463b      	mov	r3, r7
 8001446:	4619      	mov	r1, r3
 8001448:	480c      	ldr	r0, [pc, #48]	; (800147c <MX_ADC1_Init+0x124>)
 800144a:	f001 fb9b 	bl	8002b84 <HAL_ADC_ConfigChannel>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001454:	f000 fe26 	bl	80020a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001458:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <MX_ADC1_Init+0x130>)
 800145a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800145c:	2306      	movs	r3, #6
 800145e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001460:	463b      	mov	r3, r7
 8001462:	4619      	mov	r1, r3
 8001464:	4805      	ldr	r0, [pc, #20]	; (800147c <MX_ADC1_Init+0x124>)
 8001466:	f001 fb8d 	bl	8002b84 <HAL_ADC_ConfigChannel>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8001470:	f000 fe18 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001474:	bf00      	nop
 8001476:	3710      	adds	r7, #16
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	20000058 	.word	0x20000058
 8001480:	40012000 	.word	0x40012000
 8001484:	0f000001 	.word	0x0f000001
 8001488:	10000012 	.word	0x10000012

0800148c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08a      	sub	sp, #40	; 0x28
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a15      	ldr	r2, [pc, #84]	; (8001500 <HAL_ADC_MspInit+0x74>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d123      	bne.n	80014f6 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014ae:	4b15      	ldr	r3, [pc, #84]	; (8001504 <HAL_ADC_MspInit+0x78>)
 80014b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b2:	4a14      	ldr	r2, [pc, #80]	; (8001504 <HAL_ADC_MspInit+0x78>)
 80014b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014b8:	6453      	str	r3, [r2, #68]	; 0x44
 80014ba:	4b12      	ldr	r3, [pc, #72]	; (8001504 <HAL_ADC_MspInit+0x78>)
 80014bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014c2:	613b      	str	r3, [r7, #16]
 80014c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c6:	4b0f      	ldr	r3, [pc, #60]	; (8001504 <HAL_ADC_MspInit+0x78>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	4a0e      	ldr	r2, [pc, #56]	; (8001504 <HAL_ADC_MspInit+0x78>)
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	6313      	str	r3, [r2, #48]	; 0x30
 80014d2:	4b0c      	ldr	r3, [pc, #48]	; (8001504 <HAL_ADC_MspInit+0x78>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = SENSE_TEMP1_Pin|SENSE_TEMP2_Pin|SENSE_TEMP3_Pin|SENSE_TEMP4_Pin
 80014de:	23f8      	movs	r3, #248	; 0xf8
 80014e0:	617b      	str	r3, [r7, #20]
                          |SENSE_PCB_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014e2:	2303      	movs	r3, #3
 80014e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e6:	2300      	movs	r3, #0
 80014e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ea:	f107 0314 	add.w	r3, r7, #20
 80014ee:	4619      	mov	r1, r3
 80014f0:	4805      	ldr	r0, [pc, #20]	; (8001508 <HAL_ADC_MspInit+0x7c>)
 80014f2:	f002 f9d7 	bl	80038a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80014f6:	bf00      	nop
 80014f8:	3728      	adds	r7, #40	; 0x28
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40012000 	.word	0x40012000
 8001504:	40023800 	.word	0x40023800
 8001508:	40020000 	.word	0x40020000

0800150c <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan3;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001510:	4b17      	ldr	r3, [pc, #92]	; (8001570 <MX_CAN1_Init+0x64>)
 8001512:	4a18      	ldr	r2, [pc, #96]	; (8001574 <MX_CAN1_Init+0x68>)
 8001514:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001516:	4b16      	ldr	r3, [pc, #88]	; (8001570 <MX_CAN1_Init+0x64>)
 8001518:	2210      	movs	r2, #16
 800151a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800151c:	4b14      	ldr	r3, [pc, #80]	; (8001570 <MX_CAN1_Init+0x64>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001522:	4b13      	ldr	r3, [pc, #76]	; (8001570 <MX_CAN1_Init+0x64>)
 8001524:	2200      	movs	r2, #0
 8001526:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001528:	4b11      	ldr	r3, [pc, #68]	; (8001570 <MX_CAN1_Init+0x64>)
 800152a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800152e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001530:	4b0f      	ldr	r3, [pc, #60]	; (8001570 <MX_CAN1_Init+0x64>)
 8001532:	2200      	movs	r2, #0
 8001534:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001536:	4b0e      	ldr	r3, [pc, #56]	; (8001570 <MX_CAN1_Init+0x64>)
 8001538:	2200      	movs	r2, #0
 800153a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800153c:	4b0c      	ldr	r3, [pc, #48]	; (8001570 <MX_CAN1_Init+0x64>)
 800153e:	2200      	movs	r2, #0
 8001540:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001542:	4b0b      	ldr	r3, [pc, #44]	; (8001570 <MX_CAN1_Init+0x64>)
 8001544:	2200      	movs	r2, #0
 8001546:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001548:	4b09      	ldr	r3, [pc, #36]	; (8001570 <MX_CAN1_Init+0x64>)
 800154a:	2200      	movs	r2, #0
 800154c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800154e:	4b08      	ldr	r3, [pc, #32]	; (8001570 <MX_CAN1_Init+0x64>)
 8001550:	2200      	movs	r2, #0
 8001552:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001554:	4b06      	ldr	r3, [pc, #24]	; (8001570 <MX_CAN1_Init+0x64>)
 8001556:	2200      	movs	r2, #0
 8001558:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800155a:	4805      	ldr	r0, [pc, #20]	; (8001570 <MX_CAN1_Init+0x64>)
 800155c:	f001 fd62 	bl	8003024 <HAL_CAN_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001566:	f000 fd9d 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	200000c8 	.word	0x200000c8
 8001574:	40006400 	.word	0x40006400

08001578 <MX_CAN3_Init>:
/* CAN3 init function */
void MX_CAN3_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN3_Init 0 */

  /* USER CODE BEGIN CAN3_Init 1 */

  /* USER CODE END CAN3_Init 1 */
  hcan3.Instance = CAN3;
 800157c:	4b17      	ldr	r3, [pc, #92]	; (80015dc <MX_CAN3_Init+0x64>)
 800157e:	4a18      	ldr	r2, [pc, #96]	; (80015e0 <MX_CAN3_Init+0x68>)
 8001580:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 6;
 8001582:	4b16      	ldr	r3, [pc, #88]	; (80015dc <MX_CAN3_Init+0x64>)
 8001584:	2206      	movs	r2, #6
 8001586:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8001588:	4b14      	ldr	r3, [pc, #80]	; (80015dc <MX_CAN3_Init+0x64>)
 800158a:	2200      	movs	r2, #0
 800158c:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800158e:	4b13      	ldr	r3, [pc, #76]	; (80015dc <MX_CAN3_Init+0x64>)
 8001590:	2200      	movs	r2, #0
 8001592:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001594:	4b11      	ldr	r3, [pc, #68]	; (80015dc <MX_CAN3_Init+0x64>)
 8001596:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800159a:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_2TQ;
 800159c:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <MX_CAN3_Init+0x64>)
 800159e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80015a2:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 80015a4:	4b0d      	ldr	r3, [pc, #52]	; (80015dc <MX_CAN3_Init+0x64>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 80015aa:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <MX_CAN3_Init+0x64>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 80015b0:	4b0a      	ldr	r3, [pc, #40]	; (80015dc <MX_CAN3_Init+0x64>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 80015b6:	4b09      	ldr	r3, [pc, #36]	; (80015dc <MX_CAN3_Init+0x64>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 80015bc:	4b07      	ldr	r3, [pc, #28]	; (80015dc <MX_CAN3_Init+0x64>)
 80015be:	2200      	movs	r2, #0
 80015c0:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 80015c2:	4b06      	ldr	r3, [pc, #24]	; (80015dc <MX_CAN3_Init+0x64>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 80015c8:	4804      	ldr	r0, [pc, #16]	; (80015dc <MX_CAN3_Init+0x64>)
 80015ca:	f001 fd2b 	bl	8003024 <HAL_CAN_Init>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 80015d4:	f000 fd66 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN3_Init 2 */

  /* USER CODE END CAN3_Init 2 */

}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	200000a0 	.word	0x200000a0
 80015e0:	40003400 	.word	0x40003400

080015e4 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b08e      	sub	sp, #56	; 0x38
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a43      	ldr	r2, [pc, #268]	; (8001710 <HAL_CAN_MspInit+0x12c>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d131      	bne.n	800166a <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001606:	4b43      	ldr	r3, [pc, #268]	; (8001714 <HAL_CAN_MspInit+0x130>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	3301      	adds	r3, #1
 800160c:	4a41      	ldr	r2, [pc, #260]	; (8001714 <HAL_CAN_MspInit+0x130>)
 800160e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001610:	4b40      	ldr	r3, [pc, #256]	; (8001714 <HAL_CAN_MspInit+0x130>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2b01      	cmp	r3, #1
 8001616:	d10b      	bne.n	8001630 <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001618:	4b3f      	ldr	r3, [pc, #252]	; (8001718 <HAL_CAN_MspInit+0x134>)
 800161a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161c:	4a3e      	ldr	r2, [pc, #248]	; (8001718 <HAL_CAN_MspInit+0x134>)
 800161e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001622:	6413      	str	r3, [r2, #64]	; 0x40
 8001624:	4b3c      	ldr	r3, [pc, #240]	; (8001718 <HAL_CAN_MspInit+0x134>)
 8001626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001628:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800162c:	623b      	str	r3, [r7, #32]
 800162e:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001630:	4b39      	ldr	r3, [pc, #228]	; (8001718 <HAL_CAN_MspInit+0x134>)
 8001632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001634:	4a38      	ldr	r2, [pc, #224]	; (8001718 <HAL_CAN_MspInit+0x134>)
 8001636:	f043 0308 	orr.w	r3, r3, #8
 800163a:	6313      	str	r3, [r2, #48]	; 0x30
 800163c:	4b36      	ldr	r3, [pc, #216]	; (8001718 <HAL_CAN_MspInit+0x134>)
 800163e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001640:	f003 0308 	and.w	r3, r3, #8
 8001644:	61fb      	str	r3, [r7, #28]
 8001646:	69fb      	ldr	r3, [r7, #28]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001648:	2303      	movs	r3, #3
 800164a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164c:	2302      	movs	r3, #2
 800164e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001654:	2303      	movs	r3, #3
 8001656:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001658:	2309      	movs	r3, #9
 800165a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800165c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001660:	4619      	mov	r1, r3
 8001662:	482e      	ldr	r0, [pc, #184]	; (800171c <HAL_CAN_MspInit+0x138>)
 8001664:	f002 f91e 	bl	80038a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 8001668:	e04e      	b.n	8001708 <HAL_CAN_MspInit+0x124>
  else if(canHandle->Instance==CAN3)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a2c      	ldr	r2, [pc, #176]	; (8001720 <HAL_CAN_MspInit+0x13c>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d149      	bne.n	8001708 <HAL_CAN_MspInit+0x124>
    __HAL_RCC_CAN3_CLK_ENABLE();
 8001674:	4b28      	ldr	r3, [pc, #160]	; (8001718 <HAL_CAN_MspInit+0x134>)
 8001676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001678:	4a27      	ldr	r2, [pc, #156]	; (8001718 <HAL_CAN_MspInit+0x134>)
 800167a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800167e:	6413      	str	r3, [r2, #64]	; 0x40
 8001680:	4b25      	ldr	r3, [pc, #148]	; (8001718 <HAL_CAN_MspInit+0x134>)
 8001682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001684:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001688:	61bb      	str	r3, [r7, #24]
 800168a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_CAN2_CLK_ENABLE();
 800168c:	4b22      	ldr	r3, [pc, #136]	; (8001718 <HAL_CAN_MspInit+0x134>)
 800168e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001690:	4a21      	ldr	r2, [pc, #132]	; (8001718 <HAL_CAN_MspInit+0x134>)
 8001692:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001696:	6413      	str	r3, [r2, #64]	; 0x40
 8001698:	4b1f      	ldr	r3, [pc, #124]	; (8001718 <HAL_CAN_MspInit+0x134>)
 800169a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80016a0:	617b      	str	r3, [r7, #20]
 80016a2:	697b      	ldr	r3, [r7, #20]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80016a4:	4b1b      	ldr	r3, [pc, #108]	; (8001714 <HAL_CAN_MspInit+0x130>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	3301      	adds	r3, #1
 80016aa:	4a1a      	ldr	r2, [pc, #104]	; (8001714 <HAL_CAN_MspInit+0x130>)
 80016ac:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80016ae:	4b19      	ldr	r3, [pc, #100]	; (8001714 <HAL_CAN_MspInit+0x130>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d10b      	bne.n	80016ce <HAL_CAN_MspInit+0xea>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80016b6:	4b18      	ldr	r3, [pc, #96]	; (8001718 <HAL_CAN_MspInit+0x134>)
 80016b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ba:	4a17      	ldr	r2, [pc, #92]	; (8001718 <HAL_CAN_MspInit+0x134>)
 80016bc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80016c0:	6413      	str	r3, [r2, #64]	; 0x40
 80016c2:	4b15      	ldr	r3, [pc, #84]	; (8001718 <HAL_CAN_MspInit+0x134>)
 80016c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ca:	613b      	str	r3, [r7, #16]
 80016cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ce:	4b12      	ldr	r3, [pc, #72]	; (8001718 <HAL_CAN_MspInit+0x134>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d2:	4a11      	ldr	r2, [pc, #68]	; (8001718 <HAL_CAN_MspInit+0x134>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	6313      	str	r3, [r2, #48]	; 0x30
 80016da:	4b0f      	ldr	r3, [pc, #60]	; (8001718 <HAL_CAN_MspInit+0x134>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 80016e6:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80016ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ec:	2302      	movs	r3, #2
 80016ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f4:	2303      	movs	r3, #3
 80016f6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 80016f8:	230b      	movs	r3, #11
 80016fa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001700:	4619      	mov	r1, r3
 8001702:	4808      	ldr	r0, [pc, #32]	; (8001724 <HAL_CAN_MspInit+0x140>)
 8001704:	f002 f8ce 	bl	80038a4 <HAL_GPIO_Init>
}
 8001708:	bf00      	nop
 800170a:	3738      	adds	r7, #56	; 0x38
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	40006400 	.word	0x40006400
 8001714:	20000028 	.word	0x20000028
 8001718:	40023800 	.word	0x40023800
 800171c:	40020c00 	.word	0x40020c00
 8001720:	40003400 	.word	0x40003400
 8001724:	40020000 	.word	0x40020000

08001728 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08e      	sub	sp, #56	; 0x38
 800172c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]
 8001738:	609a      	str	r2, [r3, #8]
 800173a:	60da      	str	r2, [r3, #12]
 800173c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800173e:	4bb6      	ldr	r3, [pc, #728]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	4ab5      	ldr	r2, [pc, #724]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 8001744:	f043 0310 	orr.w	r3, r3, #16
 8001748:	6313      	str	r3, [r2, #48]	; 0x30
 800174a:	4bb3      	ldr	r3, [pc, #716]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	f003 0310 	and.w	r3, r3, #16
 8001752:	623b      	str	r3, [r7, #32]
 8001754:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001756:	4bb0      	ldr	r3, [pc, #704]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	4aaf      	ldr	r2, [pc, #700]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 800175c:	f043 0304 	orr.w	r3, r3, #4
 8001760:	6313      	str	r3, [r2, #48]	; 0x30
 8001762:	4bad      	ldr	r3, [pc, #692]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	f003 0304 	and.w	r3, r3, #4
 800176a:	61fb      	str	r3, [r7, #28]
 800176c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800176e:	4baa      	ldr	r3, [pc, #680]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	4aa9      	ldr	r2, [pc, #676]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 8001774:	f043 0320 	orr.w	r3, r3, #32
 8001778:	6313      	str	r3, [r2, #48]	; 0x30
 800177a:	4ba7      	ldr	r3, [pc, #668]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	f003 0320 	and.w	r3, r3, #32
 8001782:	61bb      	str	r3, [r7, #24]
 8001784:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001786:	4ba4      	ldr	r3, [pc, #656]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4aa3      	ldr	r2, [pc, #652]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 800178c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4ba1      	ldr	r3, [pc, #644]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800179a:	617b      	str	r3, [r7, #20]
 800179c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800179e:	4b9e      	ldr	r3, [pc, #632]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	4a9d      	ldr	r2, [pc, #628]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	6313      	str	r3, [r2, #48]	; 0x30
 80017aa:	4b9b      	ldr	r3, [pc, #620]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	613b      	str	r3, [r7, #16]
 80017b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b6:	4b98      	ldr	r3, [pc, #608]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	4a97      	ldr	r2, [pc, #604]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 80017bc:	f043 0302 	orr.w	r3, r3, #2
 80017c0:	6313      	str	r3, [r2, #48]	; 0x30
 80017c2:	4b95      	ldr	r3, [pc, #596]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	f003 0302 	and.w	r3, r3, #2
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017ce:	4b92      	ldr	r3, [pc, #584]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	4a91      	ldr	r2, [pc, #580]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 80017d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017d8:	6313      	str	r3, [r2, #48]	; 0x30
 80017da:	4b8f      	ldr	r3, [pc, #572]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017e2:	60bb      	str	r3, [r7, #8]
 80017e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017e6:	4b8c      	ldr	r3, [pc, #560]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	4a8b      	ldr	r2, [pc, #556]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 80017ec:	f043 0308 	orr.w	r3, r3, #8
 80017f0:	6313      	str	r3, [r2, #48]	; 0x30
 80017f2:	4b89      	ldr	r3, [pc, #548]	; (8001a18 <MX_GPIO_Init+0x2f0>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	f003 0308 	and.w	r3, r3, #8
 80017fa:	607b      	str	r3, [r7, #4]
 80017fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, INLET_RED_Pin|AMS_OK_Pin|ISOSPI_EN_Pin|FREIGABE_Pin
 80017fe:	2200      	movs	r2, #0
 8001800:	f248 0187 	movw	r1, #32903	; 0x8087
 8001804:	4885      	ldr	r0, [pc, #532]	; (8001a1c <MX_GPIO_Init+0x2f4>)
 8001806:	f002 fa11 	bl	8003c2c <HAL_GPIO_WritePin>
                          |INLET_GREEN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, GPIO_PIN_RESET);
 800180a:	2200      	movs	r2, #0
 800180c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001810:	4883      	ldr	r0, [pc, #524]	; (8001a20 <MX_GPIO_Init+0x2f8>)
 8001812:	f002 fa0b 	bl	8003c2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, TRIGGER_CURRENT_Pin|PRECHARGE_OUT_Pin, GPIO_PIN_RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	f242 0102 	movw	r1, #8194	; 0x2002
 800181c:	4881      	ldr	r0, [pc, #516]	; (8001a24 <MX_GPIO_Init+0x2fc>)
 800181e:	f002 fa05 	bl	8003c2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IMD_OK_OUT_Pin|HEATER2_Pin|HEATER1_Pin, GPIO_PIN_RESET);
 8001822:	2200      	movs	r2, #0
 8001824:	f240 6102 	movw	r1, #1538	; 0x602
 8001828:	487f      	ldr	r0, [pc, #508]	; (8001a28 <MX_GPIO_Init+0x300>)
 800182a:	f002 f9ff 	bl	8003c2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GREEN_LED_Pin|RED_LED_Pin|BLUE_LED_Pin, GPIO_PIN_RESET);
 800182e:	2200      	movs	r2, #0
 8001830:	f244 0184 	movw	r1, #16516	; 0x4084
 8001834:	487d      	ldr	r0, [pc, #500]	; (8001a2c <MX_GPIO_Init+0x304>)
 8001836:	f002 f9f9 	bl	8003c2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, HV_N_Pin|HV_P_Pin|HV_M_Pin|HV_Charger_Pin
 800183a:	2200      	movs	r2, #0
 800183c:	f24f 01bc 	movw	r1, #61628	; 0xf0bc
 8001840:	487b      	ldr	r0, [pc, #492]	; (8001a30 <MX_GPIO_Init+0x308>)
 8001842:	f002 f9f3 	bl	8003c2c <HAL_GPIO_WritePin>
                          |AKKU_LED_Pin|POTI_RS_Pin|POTI_SHDN_Pin|RECUPERATION_Pin
                          |AMS_LIMIT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DIGITAL1_Pin|DIGITAL2_Pin, GPIO_PIN_RESET);
 8001846:	2200      	movs	r2, #0
 8001848:	2118      	movs	r1, #24
 800184a:	487a      	ldr	r0, [pc, #488]	; (8001a34 <MX_GPIO_Init+0x30c>)
 800184c:	f002 f9ee 	bl	8003c2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = INLET_RED_Pin|AMS_OK_Pin|ISOSPI_EN_Pin|FREIGABE_Pin
 8001850:	f248 0387 	movw	r3, #32903	; 0x8087
 8001854:	627b      	str	r3, [r7, #36]	; 0x24
                          |INLET_GREEN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001856:	2301      	movs	r3, #1
 8001858:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185e:	2300      	movs	r3, #0
 8001860:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001862:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001866:	4619      	mov	r1, r3
 8001868:	486c      	ldr	r0, [pc, #432]	; (8001a1c <MX_GPIO_Init+0x2f4>)
 800186a:	f002 f81b 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = SENSE_SDC_HVIL_Pin|SENSE_SDC_BTB_Pin|SENSE_SDC_MOTOR_Pin|IMD_OK_IN_Pin;
 800186e:	f44f 739c 	mov.w	r3, #312	; 0x138
 8001872:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001874:	2300      	movs	r3, #0
 8001876:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001878:	2300      	movs	r3, #0
 800187a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800187c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001880:	4619      	mov	r1, r3
 8001882:	4866      	ldr	r0, [pc, #408]	; (8001a1c <MX_GPIO_Init+0x2f4>)
 8001884:	f002 f80e 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE6 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8001888:	f44f 6388 	mov.w	r3, #1088	; 0x440
 800188c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800188e:	2303      	movs	r3, #3
 8001890:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001892:	2300      	movs	r3, #0
 8001894:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001896:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800189a:	4619      	mov	r1, r3
 800189c:	485f      	ldr	r0, [pc, #380]	; (8001a1c <MX_GPIO_Init+0x2f4>)
 800189e:	f002 f801 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POWER_ON_Pin;
 80018a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a8:	2301      	movs	r3, #1
 80018aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b0:	2300      	movs	r3, #0
 80018b2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(POWER_ON_GPIO_Port, &GPIO_InitStruct);
 80018b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018b8:	4619      	mov	r1, r3
 80018ba:	4859      	ldr	r0, [pc, #356]	; (8001a20 <MX_GPIO_Init+0x2f8>)
 80018bc:	f001 fff2 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PC3 PC4 PC5
                           PCPin PC7 PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 80018c0:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80018c4:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |SD_SW_Pin|GPIO_PIN_7|SD_D0_Pin|SD_D1_Pin
                          |SD_D2_Pin|SD_D3_Pin|SD_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018c6:	2303      	movs	r3, #3
 80018c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018d2:	4619      	mov	r1, r3
 80018d4:	4852      	ldr	r0, [pc, #328]	; (8001a20 <MX_GPIO_Init+0x2f8>)
 80018d6:	f001 ffe5 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF3 PF4 PF5
                           PFPin PFPin PFPin PFPin
                           PF10 PF11 PF12 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80018da:	f645 73f9 	movw	r3, #24569	; 0x5ff9
 80018de:	627b      	str	r3, [r7, #36]	; 0x24
                          |SPI_CS_Pin|SPI_SCK_Pin|SPI_MISO_Pin|SPI_MOSI_Pin
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018e0:	2303      	movs	r3, #3
 80018e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ec:	4619      	mov	r1, r3
 80018ee:	484d      	ldr	r0, [pc, #308]	; (8001a24 <MX_GPIO_Init+0x2fc>)
 80018f0:	f001 ffd8 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = TRIGGER_CURRENT_Pin|PRECHARGE_OUT_Pin;
 80018f4:	f242 0302 	movw	r3, #8194	; 0x2002
 80018f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fa:	2301      	movs	r3, #1
 80018fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001902:	2300      	movs	r3, #0
 8001904:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001906:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800190a:	4619      	mov	r1, r3
 800190c:	4845      	ldr	r0, [pc, #276]	; (8001a24 <MX_GPIO_Init+0x2fc>)
 800190e:	f001 ffc9 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = OVC_SENSE_Pin|PRECHARGE_IN_Pin;
 8001912:	f248 0304 	movw	r3, #32772	; 0x8004
 8001916:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001918:	2300      	movs	r3, #0
 800191a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001920:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001924:	4619      	mov	r1, r3
 8001926:	483f      	ldr	r0, [pc, #252]	; (8001a24 <MX_GPIO_Init+0x2fc>)
 8001928:	f001 ffbc 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CRASH_Pin|HW_WAKE_Pin|BUTTON2_Pin|BUTTON1_Pin;
 800192c:	f641 0305 	movw	r3, #6149	; 0x1805
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001932:	2300      	movs	r3, #0
 8001934:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800193a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800193e:	4619      	mov	r1, r3
 8001940:	4839      	ldr	r0, [pc, #228]	; (8001a28 <MX_GPIO_Init+0x300>)
 8001942:	f001 ffaf 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = IMD_OK_OUT_Pin|HEATER2_Pin|HEATER1_Pin;
 8001946:	f240 6302 	movw	r3, #1538	; 0x602
 800194a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800194c:	2301      	movs	r3, #1
 800194e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001950:	2300      	movs	r3, #0
 8001952:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001954:	2300      	movs	r3, #0
 8001956:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001958:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800195c:	4619      	mov	r1, r3
 800195e:	4832      	ldr	r0, [pc, #200]	; (8001a28 <MX_GPIO_Init+0x300>)
 8001960:	f001 ffa0 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB15 PB4
                           PB5 PB6 PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8001964:	f64b 7373 	movw	r3, #49011	; 0xbf73
 8001968:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|I2C_SCL_Pin|I2C_SDA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800196a:	2303      	movs	r3, #3
 800196c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001972:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001976:	4619      	mov	r1, r3
 8001978:	482c      	ldr	r0, [pc, #176]	; (8001a2c <MX_GPIO_Init+0x304>)
 800197a:	f001 ff93 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin|RED_LED_Pin|BLUE_LED_Pin;
 800197e:	f244 0384 	movw	r3, #16516	; 0x4084
 8001982:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001984:	2301      	movs	r3, #1
 8001986:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001988:	2300      	movs	r3, #0
 800198a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198c:	2300      	movs	r3, #0
 800198e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001990:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001994:	4619      	mov	r1, r3
 8001996:	4825      	ldr	r0, [pc, #148]	; (8001a2c <MX_GPIO_Init+0x304>)
 8001998:	f001 ff84 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG6 PG8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_8;
 800199c:	f240 1343 	movw	r3, #323	; 0x143
 80019a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019a2:	2303      	movs	r3, #3
 80019a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a6:	2300      	movs	r3, #0
 80019a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ae:	4619      	mov	r1, r3
 80019b0:	481f      	ldr	r0, [pc, #124]	; (8001a30 <MX_GPIO_Init+0x308>)
 80019b2:	f001 ff77 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|SD_CMD_Pin;
 80019b6:	f240 7304 	movw	r3, #1796	; 0x704
 80019ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019bc:	2303      	movs	r3, #3
 80019be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019c8:	4619      	mov	r1, r3
 80019ca:	481a      	ldr	r0, [pc, #104]	; (8001a34 <MX_GPIO_Init+0x30c>)
 80019cc:	f001 ff6a 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KL15_Pin;
 80019d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d6:	2300      	movs	r3, #0
 80019d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(KL15_GPIO_Port, &GPIO_InitStruct);
 80019de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019e2:	4619      	mov	r1, r3
 80019e4:	4813      	ldr	r0, [pc, #76]	; (8001a34 <MX_GPIO_Init+0x30c>)
 80019e6:	f001 ff5d 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin
                           PGPin */
  GPIO_InitStruct.Pin = HV_N_Pin|HV_P_Pin|HV_M_Pin|HV_Charger_Pin
 80019ea:	f24f 03bc 	movw	r3, #61628	; 0xf0bc
 80019ee:	627b      	str	r3, [r7, #36]	; 0x24
                          |AKKU_LED_Pin|POTI_RS_Pin|POTI_SHDN_Pin|RECUPERATION_Pin
                          |AMS_LIMIT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f0:	2301      	movs	r3, #1
 80019f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f8:	2300      	movs	r3, #0
 80019fa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a00:	4619      	mov	r1, r3
 8001a02:	480b      	ldr	r0, [pc, #44]	; (8001a30 <MX_GPIO_Init+0x308>)
 8001a04:	f001 ff4e 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = DIGITAL1_Pin|DIGITAL2_Pin;
 8001a08:	2318      	movs	r3, #24
 8001a0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a14:	2300      	movs	r3, #0
 8001a16:	e00f      	b.n	8001a38 <MX_GPIO_Init+0x310>
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	40020800 	.word	0x40020800
 8001a24:	40021400 	.word	0x40021400
 8001a28:	40020000 	.word	0x40020000
 8001a2c:	40020400 	.word	0x40020400
 8001a30:	40021800 	.word	0x40021800
 8001a34:	40020c00 	.word	0x40020c00
 8001a38:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4803      	ldr	r0, [pc, #12]	; (8001a50 <MX_GPIO_Init+0x328>)
 8001a42:	f001 ff2f 	bl	80038a4 <HAL_GPIO_Init>

}
 8001a46:	bf00      	nop
 8001a48:	3738      	adds	r7, #56	; 0x38
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40020c00 	.word	0x40020c00

08001a54 <calculateMovingAverage>:
static uint16_t getDifference(uint16_t a, uint16_t b);

// Gleitenden Mittelwert berechnen, sehr Speicher arm
//----------------------------------------------------------------------
static int calculateMovingAverage(int oldValue, int newValue, int n)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
	return (oldValue + ((newValue - oldValue) / n));						// MovingAverage Calculation x_n  = x_{n-1} + ((x_n+x_{n-1})/n)
 8001a60:	68ba      	ldr	r2, [r7, #8]
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	1ad2      	subs	r2, r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	fb92 f2f3 	sdiv	r2, r2, r3
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	4413      	add	r3, r2
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3714      	adds	r7, #20
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr

08001a7c <getDifference>:
//----------------------------------------------------------------------

// Differenz Berechnen, Betrag
//----------------------------------------------------------------------
static uint16_t getDifference(uint16_t a, uint16_t b)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	460a      	mov	r2, r1
 8001a86:	80fb      	strh	r3, [r7, #6]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	80bb      	strh	r3, [r7, #4]
	// A ist groesser B
	if (a > b)
 8001a8c:	88fa      	ldrh	r2, [r7, #6]
 8001a8e:	88bb      	ldrh	r3, [r7, #4]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d904      	bls.n	8001a9e <getDifference+0x22>
	{
		// B von A abziehen
		return (a - b);
 8001a94:	88fa      	ldrh	r2, [r7, #6]
 8001a96:	88bb      	ldrh	r3, [r7, #4]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	e009      	b.n	8001ab2 <getDifference+0x36>
	}
	// B ist groesser A
	else if (a < b)
 8001a9e:	88fa      	ldrh	r2, [r7, #6]
 8001aa0:	88bb      	ldrh	r3, [r7, #4]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d204      	bcs.n	8001ab0 <getDifference+0x34>
	{
		// A von B abziehen
		return (b - a);
 8001aa6:	88ba      	ldrh	r2, [r7, #4]
 8001aa8:	88fb      	ldrh	r3, [r7, #6]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	e000      	b.n	8001ab2 <getDifference+0x36>
	}
	// A ist gleich B
	else
	{
		// Differenz ist 0
		return 0;
 8001ab0:	2300      	movs	r3, #0
	}
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
	...

08001ac0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ac0:	b5b0      	push	{r4, r5, r7, lr}
 8001ac2:	b0ac      	sub	sp, #176	; 0xb0
 8001ac4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ac6:	f000 ff50 	bl	800296a <HAL_Init>

  /* USER CODE BEGIN Init */
	// Definiere Variablen fuer Main-Funktion
	uint16_t count = 0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
	uint32_t timerPeriod;

	// Definiere Variablen fuer Main-Funktion
	uint8_t TxData[8], OutData[4], InData[3], status, task_start = 0;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	f887 30ad 	strb.w	r3, [r7, #173]	; 0xad
  	CAN_FilterTypeDef sFilterConfig;

  	// Erstelle Can-Nachrichten
  	CAN_TxHeaderTypeDef TxMessage = {0x124, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 8001ad6:	4b6a      	ldr	r3, [pc, #424]	; (8001c80 <main+0x1c0>)
 8001ad8:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8001adc:	461d      	mov	r5, r3
 8001ade:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ae0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ae2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ae6:	e884 0003 	stmia.w	r4, {r0, r1}
  	CAN_TxHeaderTypeDef TxOutput = {BMS_CAN_DIGITAL_OUT, 0, CAN_RTR_DATA, CAN_ID_STD, 4, DISABLE};
 8001aea:	4b66      	ldr	r3, [pc, #408]	; (8001c84 <main+0x1c4>)
 8001aec:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001af0:	461d      	mov	r5, r3
 8001af2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001af4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001af6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001afa:	e884 0003 	stmia.w	r4, {r0, r1}
  	CAN_TxHeaderTypeDef TxInput = {BMS_CAN_DIGITAL_IN, 0, CAN_RTR_DATA, CAN_ID_STD, 3, DISABLE};
 8001afe:	4b62      	ldr	r3, [pc, #392]	; (8001c88 <main+0x1c8>)
 8001b00:	f107 0420 	add.w	r4, r7, #32
 8001b04:	461d      	mov	r5, r3
 8001b06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b0a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001b0e:	e884 0003 	stmia.w	r4, {r0, r1}
  	CAN_TxHeaderTypeDef TxIMD = {BMS_CAN_SAFETY, 0, CAN_RTR_DATA, CAN_ID_STD, 5, DISABLE};
 8001b12:	4b5e      	ldr	r3, [pc, #376]	; (8001c8c <main+0x1cc>)
 8001b14:	f107 0408 	add.w	r4, r7, #8
 8001b18:	461d      	mov	r5, r3
 8001b1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b1e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001b22:	e884 0003 	stmia.w	r4, {r0, r1}
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b26:	f000 f9f7 	bl	8001f18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b2a:	f7ff fdfd 	bl	8001728 <MX_GPIO_Init>
  MX_CAN1_Init();
 8001b2e:	f7ff fced 	bl	800150c <MX_CAN1_Init>
  MX_SPI4_Init();
 8001b32:	f000 fafd 	bl	8002130 <MX_SPI4_Init>
  MX_USART2_UART_Init();
 8001b36:	f000 fe61 	bl	80027fc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001b3a:	f7ff fc0d 	bl	8001358 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001b3e:	f000 fc47 	bl	80023d0 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001b42:	f000 fce9 	bl	8002518 <MX_TIM4_Init>
  MX_SPI1_Init();
 8001b46:	f000 fab5 	bl	80020b4 <MX_SPI1_Init>
  MX_CAN3_Init();
 8001b4a:	f7ff fd15 	bl	8001578 <MX_CAN3_Init>
  MX_TIM6_Init();
 8001b4e:	f000 fd5f 	bl	8002610 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

	/* Schreibe Resetquelle auf die Konsole */
#ifdef DEBUG
	printResetSource(readResetSource());
 8001b52:	f7fe feeb 	bl	800092c <readResetSource>
 8001b56:	4603      	mov	r3, r0
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7fe ff39 	bl	80009d0 <printResetSource>

	/* Teste serielle Schnittstelle*/
	#define TEST_STRING_UART		"\nUART2 Transmitting in polling mode, Hello Diveturtle93!\n"
	uartTransmit(TEST_STRING_UART, sizeof(TEST_STRING_UART));
 8001b5e:	213a      	movs	r1, #58	; 0x3a
 8001b60:	484b      	ldr	r0, [pc, #300]	; (8001c90 <main+0x1d0>)
 8001b62:	f7fe fced 	bl	8000540 <uartTransmit>

  	// Sammel Systeminformationen
  	collectSystemInfo();
 8001b66:	f7fe feb7 	bl	80008d8 <collectSystemInfo>
#endif

	timerPeriod = (HAL_RCC_GetPCLK2Freq() / (htim1.Init.Prescaler / 2));
 8001b6a:	f002 fd39 	bl	80045e0 <HAL_RCC_GetPCLK2Freq>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	4b48      	ldr	r3, [pc, #288]	; (8001c94 <main+0x1d4>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	085b      	lsrs	r3, r3, #1
 8001b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b7a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  	// Start timer
	if (HAL_TIM_Base_Start(&htim1) != HAL_OK)
 8001b7e:	4845      	ldr	r0, [pc, #276]	; (8001c94 <main+0x1d4>)
 8001b80:	f003 fa6c 	bl	800505c <HAL_TIM_Base_Start>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d003      	beq.n	8001b92 <main+0xd2>
	  	uartTransmit("Timer 1\n", 8);
 8001b8a:	2108      	movs	r1, #8
 8001b8c:	4842      	ldr	r0, [pc, #264]	; (8001c98 <main+0x1d8>)
 8001b8e:	f7fe fcd7 	bl	8000540 <uartTransmit>
	if (HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1) != HAL_OK)
 8001b92:	2100      	movs	r1, #0
 8001b94:	483f      	ldr	r0, [pc, #252]	; (8001c94 <main+0x1d4>)
 8001b96:	f003 fc01 	bl	800539c <HAL_TIM_IC_Start_IT>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d003      	beq.n	8001ba8 <main+0xe8>
	  	uartTransmit("Channel 1\n", 10);
 8001ba0:	210a      	movs	r1, #10
 8001ba2:	483e      	ldr	r0, [pc, #248]	; (8001c9c <main+0x1dc>)
 8001ba4:	f7fe fccc 	bl	8000540 <uartTransmit>
	if (HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2) != HAL_OK)
 8001ba8:	2104      	movs	r1, #4
 8001baa:	483a      	ldr	r0, [pc, #232]	; (8001c94 <main+0x1d4>)
 8001bac:	f003 fbf6 	bl	800539c <HAL_TIM_IC_Start_IT>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d003      	beq.n	8001bbe <main+0xfe>
	  	uartTransmit("Channel 2\n", 10);
 8001bb6:	210a      	movs	r1, #10
 8001bb8:	4839      	ldr	r0, [pc, #228]	; (8001ca0 <main+0x1e0>)
 8001bba:	f7fe fcc1 	bl	8000540 <uartTransmit>
  	HAL_TIM_Base_Start_IT(&htim6);
 8001bbe:	4839      	ldr	r0, [pc, #228]	; (8001ca4 <main+0x1e4>)
 8001bc0:	f003 fabc 	bl	800513c <HAL_TIM_Base_Start_IT>

	// Leds Testen
	testPCB_Leds();
 8001bc4:	f7ff fb4c 	bl	8001260 <testPCB_Leds>
	testLeds();
 8001bc8:	f7ff fb88 	bl	80012dc <testLeds>

	// Lese alle Eingaenge
	readall_inputs();
 8001bcc:	f7ff fa94 	bl	80010f8 <readall_inputs>

  	// Starte CAN Bus
  	if((status = HAL_CAN_Start(&hcan3)) != HAL_OK)
 8001bd0:	4835      	ldr	r0, [pc, #212]	; (8001ca8 <main+0x1e8>)
 8001bd2:	f001 fc0f 	bl	80033f4 <HAL_CAN_Start>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8001bdc:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d006      	beq.n	8001bf2 <main+0x132>
  	{
  		/* Start Error */
  		hal_error(status);
 8001be4:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7fe ff61 	bl	8000ab0 <hal_error>
  		Error_Handler();
 8001bee:	f000 fa59 	bl	80020a4 <Error_Handler>
  	}
  	uartTransmit("CAN START\n", 10);
 8001bf2:	210a      	movs	r1, #10
 8001bf4:	482d      	ldr	r0, [pc, #180]	; (8001cac <main+0x1ec>)
 8001bf6:	f7fe fca3 	bl	8000540 <uartTransmit>

  	// Aktiviere Interrupts für CAN Bus
  	if((status = HAL_CAN_ActivateNotification(&hcan3, CAN_IT_RX_FIFO0_MSG_PENDING)) != HAL_OK)
 8001bfa:	2102      	movs	r1, #2
 8001bfc:	482a      	ldr	r0, [pc, #168]	; (8001ca8 <main+0x1e8>)
 8001bfe:	f001 fd18 	bl	8003632 <HAL_CAN_ActivateNotification>
 8001c02:	4603      	mov	r3, r0
 8001c04:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8001c08:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d006      	beq.n	8001c1e <main+0x15e>
  	{
  		/* Notification Error */
  		hal_error(status);
 8001c10:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7fe ff4b 	bl	8000ab0 <hal_error>
  		Error_Handler();
 8001c1a:	f000 fa43 	bl	80020a4 <Error_Handler>
  	}
  	uartTransmit("Send Message\n", 13);
 8001c1e:	210d      	movs	r1, #13
 8001c20:	4823      	ldr	r0, [pc, #140]	; (8001cb0 <main+0x1f0>)
 8001c22:	f7fe fc8d 	bl	8000540 <uartTransmit>

  	// Filter Bank initialisieren um Daten zu empfangen
    sFilterConfig.FilterBank = 0;
 8001c26:	2300      	movs	r3, #0
 8001c28:	67fb      	str	r3, [r7, #124]	; 0x7c
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001c30:	2301      	movs	r3, #1
 8001c32:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    sFilterConfig.FilterIdHigh = 0x0000;
 8001c36:	2300      	movs	r3, #0
 8001c38:	66bb      	str	r3, [r7, #104]	; 0x68
    sFilterConfig.FilterIdLow = 0x0000;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	66fb      	str	r3, [r7, #108]	; 0x6c
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	673b      	str	r3, [r7, #112]	; 0x70
    sFilterConfig.FilterMaskIdLow = 0x0000;
 8001c42:	2300      	movs	r3, #0
 8001c44:	677b      	str	r3, [r7, #116]	; 0x74
    sFilterConfig.FilterFIFOAssignment = 0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	67bb      	str	r3, [r7, #120]	; 0x78
    sFilterConfig.FilterActivation = ENABLE;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

    // Filter Bank schreiben
    if((status = HAL_CAN_ConfigFilter(&hcan3, &sFilterConfig)) != HAL_OK)
 8001c50:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001c54:	4619      	mov	r1, r3
 8001c56:	4814      	ldr	r0, [pc, #80]	; (8001ca8 <main+0x1e8>)
 8001c58:	f001 fae0 	bl	800321c <HAL_CAN_ConfigFilter>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8001c62:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d006      	beq.n	8001c78 <main+0x1b8>
    {
    	/* Filter configuration Error */
  		hal_error(status);
 8001c6a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7fe ff1e 	bl	8000ab0 <hal_error>
  		Error_Handler();
 8001c74:	f000 fa16 	bl	80020a4 <Error_Handler>
    }

    // Test CAN Nachricht beschreiben
    for (uint8_t j = 0; j < 8; j++)
 8001c78:	2300      	movs	r3, #0
 8001c7a:	f887 30ac 	strb.w	r3, [r7, #172]	; 0xac
 8001c7e:	e029      	b.n	8001cd4 <main+0x214>
 8001c80:	08007a78 	.word	0x08007a78
 8001c84:	08007a90 	.word	0x08007a90
 8001c88:	08007aa8 	.word	0x08007aa8
 8001c8c:	08007ac0 	.word	0x08007ac0
 8001c90:	080079f8 	.word	0x080079f8
 8001c94:	20000250 	.word	0x20000250
 8001c98:	08007a34 	.word	0x08007a34
 8001c9c:	08007a40 	.word	0x08007a40
 8001ca0:	08007a4c 	.word	0x08007a4c
 8001ca4:	20000204 	.word	0x20000204
 8001ca8:	200000a0 	.word	0x200000a0
 8001cac:	08007a58 	.word	0x08007a58
 8001cb0:	08007a64 	.word	0x08007a64
    {
    	TxData[j] = (j + 1);
 8001cb4:	f897 30ac 	ldrb.w	r3, [r7, #172]	; 0xac
 8001cb8:	f897 20ac 	ldrb.w	r2, [r7, #172]	; 0xac
 8001cbc:	3201      	adds	r2, #1
 8001cbe:	b2d2      	uxtb	r2, r2
 8001cc0:	f107 01b0 	add.w	r1, r7, #176	; 0xb0
 8001cc4:	440b      	add	r3, r1
 8001cc6:	f803 2c18 	strb.w	r2, [r3, #-24]
    for (uint8_t j = 0; j < 8; j++)
 8001cca:	f897 30ac 	ldrb.w	r3, [r7, #172]	; 0xac
 8001cce:	3301      	adds	r3, #1
 8001cd0:	f887 30ac 	strb.w	r3, [r7, #172]	; 0xac
 8001cd4:	f897 30ac 	ldrb.w	r3, [r7, #172]	; 0xac
 8001cd8:	2b07      	cmp	r3, #7
 8001cda:	d9eb      	bls.n	8001cb4 <main+0x1f4>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		// Task wird jede Millisekunde ausgefuehrt
		if (millisekunden_flag_1 == 1)
 8001cdc:	4b80      	ldr	r3, [pc, #512]	; (8001ee0 <main+0x420>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d10a      	bne.n	8001cfc <main+0x23c>
		{
			count++;													// Zaehler count hochzaehlen
 8001ce6:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8001cea:	3301      	adds	r3, #1
 8001cec:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
			millisekunden_flag_1 = 0;									// Setze Millisekunden-Flag zurueck
 8001cf0:	4b7b      	ldr	r3, [pc, #492]	; (8001ee0 <main+0x420>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	701a      	strb	r2, [r3, #0]

			task_start = 1;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	f887 30ad 	strb.w	r3, [r7, #173]	; 0xad
		}
		
		if (((count % 250) == 0) && (task_start == 1))
 8001cfc:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8001d00:	4a78      	ldr	r2, [pc, #480]	; (8001ee4 <main+0x424>)
 8001d02:	fba2 1203 	umull	r1, r2, r2, r3
 8001d06:	0912      	lsrs	r2, r2, #4
 8001d08:	21fa      	movs	r1, #250	; 0xfa
 8001d0a:	fb01 f202 	mul.w	r2, r1, r2
 8001d0e:	1a9b      	subs	r3, r3, r2
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d140      	bne.n	8001d98 <main+0x2d8>
 8001d16:	f897 30ad 	ldrb.w	r3, [r7, #173]	; 0xad
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d13c      	bne.n	8001d98 <main+0x2d8>
		{
			// Daten fuer Ausgaenge zusammenfuehren
			OutData[0] = system_out.systemoutput;
 8001d1e:	4b72      	ldr	r3, [pc, #456]	; (8001ee8 <main+0x428>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
			OutData[1] = highcurrent_out.high_out;
 8001d26:	4b71      	ldr	r3, [pc, #452]	; (8001eec <main+0x42c>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
			OutData[2] = leuchten_out.ledoutput;
 8001d2e:	4b70      	ldr	r3, [pc, #448]	; (8001ef0 <main+0x430>)
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
			OutData[3] = komfort_out.komfortoutput;
 8001d36:	4b6f      	ldr	r3, [pc, #444]	; (8001ef4 <main+0x434>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	
			// Sende Nachricht digitale Ausgaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxOutput, OutData, (uint32_t *)CAN_TX_MAILBOX0);
 8001d3e:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8001d42:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001d46:	2301      	movs	r3, #1
 8001d48:	486b      	ldr	r0, [pc, #428]	; (8001ef8 <main+0x438>)
 8001d4a:	f001 fb97 	bl	800347c <HAL_CAN_AddTxMessage>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			//hal_error(status);

			// Daten fuer Eingaenge zusammenfuehren
			InData[0] = system_in.systeminput;
 8001d54:	4b69      	ldr	r3, [pc, #420]	; (8001efc <main+0x43c>)
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
			InData[1] = sdc_in.sdcinput;
 8001d5c:	4b68      	ldr	r3, [pc, #416]	; (8001f00 <main+0x440>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
			InData[2] = komfort_in.komfortinput;
 8001d64:	4b67      	ldr	r3, [pc, #412]	; (8001f04 <main+0x444>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
	
			// Sende Nachricht digitale Eingaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxInput, InData, (uint32_t *)CAN_TX_MAILBOX0);
 8001d6c:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8001d70:	f107 0120 	add.w	r1, r7, #32
 8001d74:	2301      	movs	r3, #1
 8001d76:	4860      	ldr	r0, [pc, #384]	; (8001ef8 <main+0x438>)
 8001d78:	f001 fb80 	bl	800347c <HAL_CAN_AddTxMessage>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			//hal_error(status);
	
			// Sende Nachricht digitale Eingaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxMessage, TxData, (uint32_t *)CAN_TX_MAILBOX0);
 8001d82:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001d86:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	485a      	ldr	r0, [pc, #360]	; (8001ef8 <main+0x438>)
 8001d8e:	f001 fb75 	bl	800347c <HAL_CAN_AddTxMessage>
 8001d92:	4603      	mov	r3, r0
 8001d94:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			//hal_error(status);
		}

		// Task wird alle 500 Millisekunden ausgefuehrt
		if (((count % 500) == 0) && (task_start == 1))
 8001d98:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8001d9c:	4a51      	ldr	r2, [pc, #324]	; (8001ee4 <main+0x424>)
 8001d9e:	fba2 1203 	umull	r1, r2, r2, r3
 8001da2:	0952      	lsrs	r2, r2, #5
 8001da4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001da8:	fb01 f202 	mul.w	r2, r1, r2
 8001dac:	1a9b      	subs	r3, r3, r2
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	f040 808b 	bne.w	8001ecc <main+0x40c>
 8001db6:	f897 30ad 	ldrb.w	r3, [r7, #173]	; 0xad
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	f040 8086 	bne.w	8001ecc <main+0x40c>
		{
			if (rising != 0 && falling != 0)
 8001dc0:	4b51      	ldr	r3, [pc, #324]	; (8001f08 <main+0x448>)
 8001dc2:	881b      	ldrh	r3, [r3, #0]
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d04b      	beq.n	8001e62 <main+0x3a2>
 8001dca:	4b50      	ldr	r3, [pc, #320]	; (8001f0c <main+0x44c>)
 8001dcc:	881b      	ldrh	r3, [r3, #0]
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d046      	beq.n	8001e62 <main+0x3a2>
			{
				int diff = getDifference(rising, falling);
 8001dd4:	4b4c      	ldr	r3, [pc, #304]	; (8001f08 <main+0x448>)
 8001dd6:	881b      	ldrh	r3, [r3, #0]
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	4a4c      	ldr	r2, [pc, #304]	; (8001f0c <main+0x44c>)
 8001ddc:	8812      	ldrh	r2, [r2, #0]
 8001dde:	b292      	uxth	r2, r2
 8001de0:	4611      	mov	r1, r2
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff fe4a 	bl	8001a7c <getDifference>
 8001de8:	4603      	mov	r3, r0
 8001dea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				imd.DutyCycle = 100 - round((float)(diff * 100) / (float)rising);	// (width / period ) * 100
 8001dee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001df2:	2264      	movs	r2, #100	; 0x64
 8001df4:	fb02 f303 	mul.w	r3, r2, r3
 8001df8:	ee07 3a90 	vmov	s15, r3
 8001dfc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e00:	4b41      	ldr	r3, [pc, #260]	; (8001f08 <main+0x448>)
 8001e02:	881b      	ldrh	r3, [r3, #0]
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	ee07 3a90 	vmov	s15, r3
 8001e0a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e12:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001e16:	eeb0 0b47 	vmov.f64	d0, d7
 8001e1a:	f005 fbd9 	bl	80075d0 <round>
 8001e1e:	eeb0 7b40 	vmov.f64	d7, d0
 8001e22:	ed9f 6b2d 	vldr	d6, [pc, #180]	; 8001ed8 <main+0x418>
 8001e26:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001e2a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001e2e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001e32:	793b      	ldrb	r3, [r7, #4]
 8001e34:	b2d9      	uxtb	r1, r3
 8001e36:	4a36      	ldr	r2, [pc, #216]	; (8001f10 <main+0x450>)
 8001e38:	7893      	ldrb	r3, [r2, #2]
 8001e3a:	f361 0306 	bfi	r3, r1, #0, #7
 8001e3e:	7093      	strb	r3, [r2, #2]
				imd.Frequency = timerPeriod / rising;				// timer restarts after rising edge so time between two rising edge is whatever is measured
 8001e40:	4b31      	ldr	r3, [pc, #196]	; (8001f08 <main+0x448>)
 8001e42:	881b      	ldrh	r3, [r3, #0]
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	461a      	mov	r2, r3
 8001e48:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e54:	b2d9      	uxtb	r1, r3
 8001e56:	4a2e      	ldr	r2, [pc, #184]	; (8001f10 <main+0x450>)
 8001e58:	7853      	ldrb	r3, [r2, #1]
 8001e5a:	f361 0305 	bfi	r3, r1, #0, #6
 8001e5e:	7053      	strb	r3, [r2, #1]
			{
 8001e60:	e009      	b.n	8001e76 <main+0x3b6>
			}
			else
			{
				imd.DutyCycle = 0;
 8001e62:	4a2b      	ldr	r2, [pc, #172]	; (8001f10 <main+0x450>)
 8001e64:	7893      	ldrb	r3, [r2, #2]
 8001e66:	f36f 0306 	bfc	r3, #0, #7
 8001e6a:	7093      	strb	r3, [r2, #2]
				imd.Frequency = 0;
 8001e6c:	4a28      	ldr	r2, [pc, #160]	; (8001f10 <main+0x450>)
 8001e6e:	7853      	ldrb	r3, [r2, #1]
 8001e70:	f36f 0305 	bfc	r3, #0, #6
 8001e74:	7053      	strb	r3, [r2, #1]
			}
			uartTransmitNumber(falling, 10);
 8001e76:	4b25      	ldr	r3, [pc, #148]	; (8001f0c <main+0x44c>)
 8001e78:	881b      	ldrh	r3, [r3, #0]
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	210a      	movs	r1, #10
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7fe fb72 	bl	8000568 <uartTransmitNumber>
			uartTransmit("\n", 1);
 8001e84:	2101      	movs	r1, #1
 8001e86:	4823      	ldr	r0, [pc, #140]	; (8001f14 <main+0x454>)
 8001e88:	f7fe fb5a 	bl	8000540 <uartTransmit>
			uartTransmitNumber(rising, 10);
 8001e8c:	4b1e      	ldr	r3, [pc, #120]	; (8001f08 <main+0x448>)
 8001e8e:	881b      	ldrh	r3, [r3, #0]
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	210a      	movs	r1, #10
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7fe fb67 	bl	8000568 <uartTransmitNumber>
			uartTransmit("\n", 1);
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	481d      	ldr	r0, [pc, #116]	; (8001f14 <main+0x454>)
 8001e9e:	f7fe fb4f 	bl	8000540 <uartTransmit>
			uartTransmitNumber(timerPeriod, 10);
 8001ea2:	210a      	movs	r1, #10
 8001ea4:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 8001ea8:	f7fe fb5e 	bl	8000568 <uartTransmitNumber>
			uartTransmit("\n", 1);
 8001eac:	2101      	movs	r1, #1
 8001eae:	4819      	ldr	r0, [pc, #100]	; (8001f14 <main+0x454>)
 8001eb0:	f7fe fb46 	bl	8000540 <uartTransmit>

			imd_status();
 8001eb4:	f7fe fe2c 	bl	8000b10 <imd_status>

			HAL_CAN_AddTxMessage(&hcan3, &TxIMD, imd.status, (uint32_t *)CAN_TX_MAILBOX0);
 8001eb8:	f107 0108 	add.w	r1, r7, #8
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	4a14      	ldr	r2, [pc, #80]	; (8001f10 <main+0x450>)
 8001ec0:	480d      	ldr	r0, [pc, #52]	; (8001ef8 <main+0x438>)
 8001ec2:	f001 fadb 	bl	800347c <HAL_CAN_AddTxMessage>

			count = 0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
		}

		task_start = 0;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	f887 30ad 	strb.w	r3, [r7, #173]	; 0xad
		if (millisekunden_flag_1 == 1)
 8001ed2:	e703      	b.n	8001cdc <main+0x21c>
 8001ed4:	f3af 8000 	nop.w
 8001ed8:	00000000 	.word	0x00000000
 8001edc:	40590000 	.word	0x40590000
 8001ee0:	20000030 	.word	0x20000030
 8001ee4:	10624dd3 	.word	0x10624dd3
 8001ee8:	20000040 	.word	0x20000040
 8001eec:	20000048 	.word	0x20000048
 8001ef0:	20000050 	.word	0x20000050
 8001ef4:	20000034 	.word	0x20000034
 8001ef8:	200000a0 	.word	0x200000a0
 8001efc:	20000044 	.word	0x20000044
 8001f00:	20000054 	.word	0x20000054
 8001f04:	2000004c 	.word	0x2000004c
 8001f08:	2000002c 	.word	0x2000002c
 8001f0c:	2000002e 	.word	0x2000002e
 8001f10:	20000038 	.word	0x20000038
 8001f14:	08007a74 	.word	0x08007a74

08001f18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b094      	sub	sp, #80	; 0x50
 8001f1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f1e:	f107 031c 	add.w	r3, r7, #28
 8001f22:	2234      	movs	r2, #52	; 0x34
 8001f24:	2100      	movs	r1, #0
 8001f26:	4618      	mov	r0, r3
 8001f28:	f005 fb06 	bl	8007538 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f2c:	f107 0308 	add.w	r3, r7, #8
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f3c:	4b2c      	ldr	r3, [pc, #176]	; (8001ff0 <SystemClock_Config+0xd8>)
 8001f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f40:	4a2b      	ldr	r2, [pc, #172]	; (8001ff0 <SystemClock_Config+0xd8>)
 8001f42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f46:	6413      	str	r3, [r2, #64]	; 0x40
 8001f48:	4b29      	ldr	r3, [pc, #164]	; (8001ff0 <SystemClock_Config+0xd8>)
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f50:	607b      	str	r3, [r7, #4]
 8001f52:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f54:	4b27      	ldr	r3, [pc, #156]	; (8001ff4 <SystemClock_Config+0xdc>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a26      	ldr	r2, [pc, #152]	; (8001ff4 <SystemClock_Config+0xdc>)
 8001f5a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f5e:	6013      	str	r3, [r2, #0]
 8001f60:	4b24      	ldr	r3, [pc, #144]	; (8001ff4 <SystemClock_Config+0xdc>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001f68:	603b      	str	r3, [r7, #0]
 8001f6a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f74:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f76:	2302      	movs	r3, #2
 8001f78:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f7a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f7e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001f80:	2319      	movs	r3, #25
 8001f82:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 8001f84:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8001f88:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001f8e:	2308      	movs	r3, #8
 8001f90:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001f92:	2302      	movs	r3, #2
 8001f94:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f96:	f107 031c 	add.w	r3, r7, #28
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f001 feb0 	bl	8003d00 <HAL_RCC_OscConfig>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001fa6:	f000 f87d 	bl	80020a4 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001faa:	f001 fe59 	bl	8003c60 <HAL_PWREx_EnableOverDrive>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001fb4:	f000 f876 	bl	80020a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fb8:	230f      	movs	r3, #15
 8001fba:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001fc4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001fc8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001fca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fce:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001fd0:	f107 0308 	add.w	r3, r7, #8
 8001fd4:	2107      	movs	r1, #7
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f002 f940 	bl	800425c <HAL_RCC_ClockConfig>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8001fe2:	f000 f85f 	bl	80020a4 <Error_Handler>
  }
}
 8001fe6:	bf00      	nop
 8001fe8:	3750      	adds	r7, #80	; 0x50
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40023800 	.word	0x40023800
 8001ff4:	40007000 	.word	0x40007000

08001ff8 <HAL_TIM_PeriodElapsedCallback>:
	can_change = 1;
}

// Timer-Interrupt: Timer ist uebergelaufen
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
	// Kontrolliere welcher Timer den Ueberlauf ausgeloest hat
	if (htim == &htim6)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a06      	ldr	r2, [pc, #24]	; (800201c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d102      	bne.n	800200e <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		millisekunden_flag_1 = 1;
 8002008:	4b05      	ldr	r3, [pc, #20]	; (8002020 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800200a:	2201      	movs	r2, #1
 800200c:	701a      	strb	r2, [r3, #0]
	}
}
 800200e:	bf00      	nop
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	20000204 	.word	0x20000204
 8002020:	20000030 	.word	0x20000030

08002024 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002024:	b590      	push	{r4, r7, lr}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
	// Timer IMD
	if (htim == &htim1)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4a1a      	ldr	r2, [pc, #104]	; (8002098 <HAL_TIM_IC_CaptureCallback+0x74>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d12c      	bne.n	800208e <HAL_TIM_IC_CaptureCallback+0x6a>
	{
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	7f1b      	ldrb	r3, [r3, #28]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d112      	bne.n	8002062 <HAL_TIM_IC_CaptureCallback+0x3e>
		{
			rising = calculateMovingAverage(rising, HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_1), 10);
 800203c:	4b17      	ldr	r3, [pc, #92]	; (800209c <HAL_TIM_IC_CaptureCallback+0x78>)
 800203e:	881b      	ldrh	r3, [r3, #0]
 8002040:	b29b      	uxth	r3, r3
 8002042:	461c      	mov	r4, r3
 8002044:	2100      	movs	r1, #0
 8002046:	4814      	ldr	r0, [pc, #80]	; (8002098 <HAL_TIM_IC_CaptureCallback+0x74>)
 8002048:	f003 fed4 	bl	8005df4 <HAL_TIM_ReadCapturedValue>
 800204c:	4603      	mov	r3, r0
 800204e:	220a      	movs	r2, #10
 8002050:	4619      	mov	r1, r3
 8002052:	4620      	mov	r0, r4
 8002054:	f7ff fcfe 	bl	8001a54 <calculateMovingAverage>
 8002058:	4603      	mov	r3, r0
 800205a:	b29a      	uxth	r2, r3
 800205c:	4b0f      	ldr	r3, [pc, #60]	; (800209c <HAL_TIM_IC_CaptureCallback+0x78>)
 800205e:	801a      	strh	r2, [r3, #0]

				Frequency = 90000000/ICValue;
			}
		}*/
	}
}
 8002060:	e015      	b.n	800208e <HAL_TIM_IC_CaptureCallback+0x6a>
		else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	7f1b      	ldrb	r3, [r3, #28]
 8002066:	2b02      	cmp	r3, #2
 8002068:	d111      	bne.n	800208e <HAL_TIM_IC_CaptureCallback+0x6a>
			falling = calculateMovingAverage(falling, HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_2), 10);
 800206a:	4b0d      	ldr	r3, [pc, #52]	; (80020a0 <HAL_TIM_IC_CaptureCallback+0x7c>)
 800206c:	881b      	ldrh	r3, [r3, #0]
 800206e:	b29b      	uxth	r3, r3
 8002070:	461c      	mov	r4, r3
 8002072:	2104      	movs	r1, #4
 8002074:	4808      	ldr	r0, [pc, #32]	; (8002098 <HAL_TIM_IC_CaptureCallback+0x74>)
 8002076:	f003 febd 	bl	8005df4 <HAL_TIM_ReadCapturedValue>
 800207a:	4603      	mov	r3, r0
 800207c:	220a      	movs	r2, #10
 800207e:	4619      	mov	r1, r3
 8002080:	4620      	mov	r0, r4
 8002082:	f7ff fce7 	bl	8001a54 <calculateMovingAverage>
 8002086:	4603      	mov	r3, r0
 8002088:	b29a      	uxth	r2, r3
 800208a:	4b05      	ldr	r3, [pc, #20]	; (80020a0 <HAL_TIM_IC_CaptureCallback+0x7c>)
 800208c:	801a      	strh	r2, [r3, #0]
}
 800208e:	bf00      	nop
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	bd90      	pop	{r4, r7, pc}
 8002096:	bf00      	nop
 8002098:	20000250 	.word	0x20000250
 800209c:	2000002c 	.word	0x2000002c
 80020a0:	2000002e 	.word	0x2000002e

080020a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
	...

080020b4 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80020b8:	4b1b      	ldr	r3, [pc, #108]	; (8002128 <MX_SPI1_Init+0x74>)
 80020ba:	4a1c      	ldr	r2, [pc, #112]	; (800212c <MX_SPI1_Init+0x78>)
 80020bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80020be:	4b1a      	ldr	r3, [pc, #104]	; (8002128 <MX_SPI1_Init+0x74>)
 80020c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80020c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80020c6:	4b18      	ldr	r3, [pc, #96]	; (8002128 <MX_SPI1_Init+0x74>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80020cc:	4b16      	ldr	r3, [pc, #88]	; (8002128 <MX_SPI1_Init+0x74>)
 80020ce:	f44f 7240 	mov.w	r2, #768	; 0x300
 80020d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020d4:	4b14      	ldr	r3, [pc, #80]	; (8002128 <MX_SPI1_Init+0x74>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020da:	4b13      	ldr	r3, [pc, #76]	; (8002128 <MX_SPI1_Init+0x74>)
 80020dc:	2200      	movs	r2, #0
 80020de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80020e0:	4b11      	ldr	r3, [pc, #68]	; (8002128 <MX_SPI1_Init+0x74>)
 80020e2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80020e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80020e8:	4b0f      	ldr	r3, [pc, #60]	; (8002128 <MX_SPI1_Init+0x74>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020ee:	4b0e      	ldr	r3, [pc, #56]	; (8002128 <MX_SPI1_Init+0x74>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80020f4:	4b0c      	ldr	r3, [pc, #48]	; (8002128 <MX_SPI1_Init+0x74>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020fa:	4b0b      	ldr	r3, [pc, #44]	; (8002128 <MX_SPI1_Init+0x74>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002100:	4b09      	ldr	r3, [pc, #36]	; (8002128 <MX_SPI1_Init+0x74>)
 8002102:	2207      	movs	r2, #7
 8002104:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002106:	4b08      	ldr	r3, [pc, #32]	; (8002128 <MX_SPI1_Init+0x74>)
 8002108:	2200      	movs	r2, #0
 800210a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800210c:	4b06      	ldr	r3, [pc, #24]	; (8002128 <MX_SPI1_Init+0x74>)
 800210e:	2208      	movs	r2, #8
 8002110:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002112:	4805      	ldr	r0, [pc, #20]	; (8002128 <MX_SPI1_Init+0x74>)
 8002114:	f002 fea0 	bl	8004e58 <HAL_SPI_Init>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800211e:	f7ff ffc1 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002122:	bf00      	nop
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	20000154 	.word	0x20000154
 800212c:	40013000 	.word	0x40013000

08002130 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8002134:	4b1b      	ldr	r3, [pc, #108]	; (80021a4 <MX_SPI4_Init+0x74>)
 8002136:	4a1c      	ldr	r2, [pc, #112]	; (80021a8 <MX_SPI4_Init+0x78>)
 8002138:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800213a:	4b1a      	ldr	r3, [pc, #104]	; (80021a4 <MX_SPI4_Init+0x74>)
 800213c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002140:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002142:	4b18      	ldr	r3, [pc, #96]	; (80021a4 <MX_SPI4_Init+0x74>)
 8002144:	2200      	movs	r2, #0
 8002146:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8002148:	4b16      	ldr	r3, [pc, #88]	; (80021a4 <MX_SPI4_Init+0x74>)
 800214a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800214e:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002150:	4b14      	ldr	r3, [pc, #80]	; (80021a4 <MX_SPI4_Init+0x74>)
 8002152:	2200      	movs	r2, #0
 8002154:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002156:	4b13      	ldr	r3, [pc, #76]	; (80021a4 <MX_SPI4_Init+0x74>)
 8002158:	2200      	movs	r2, #0
 800215a:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800215c:	4b11      	ldr	r3, [pc, #68]	; (80021a4 <MX_SPI4_Init+0x74>)
 800215e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002162:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002164:	4b0f      	ldr	r3, [pc, #60]	; (80021a4 <MX_SPI4_Init+0x74>)
 8002166:	2200      	movs	r2, #0
 8002168:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800216a:	4b0e      	ldr	r3, [pc, #56]	; (80021a4 <MX_SPI4_Init+0x74>)
 800216c:	2200      	movs	r2, #0
 800216e:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002170:	4b0c      	ldr	r3, [pc, #48]	; (80021a4 <MX_SPI4_Init+0x74>)
 8002172:	2200      	movs	r2, #0
 8002174:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002176:	4b0b      	ldr	r3, [pc, #44]	; (80021a4 <MX_SPI4_Init+0x74>)
 8002178:	2200      	movs	r2, #0
 800217a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 800217c:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <MX_SPI4_Init+0x74>)
 800217e:	2207      	movs	r2, #7
 8002180:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002182:	4b08      	ldr	r3, [pc, #32]	; (80021a4 <MX_SPI4_Init+0x74>)
 8002184:	2200      	movs	r2, #0
 8002186:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002188:	4b06      	ldr	r3, [pc, #24]	; (80021a4 <MX_SPI4_Init+0x74>)
 800218a:	2208      	movs	r2, #8
 800218c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800218e:	4805      	ldr	r0, [pc, #20]	; (80021a4 <MX_SPI4_Init+0x74>)
 8002190:	f002 fe62 	bl	8004e58 <HAL_SPI_Init>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 800219a:	f7ff ff83 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800219e:	bf00      	nop
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	200000f0 	.word	0x200000f0
 80021a8:	40013400 	.word	0x40013400

080021ac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b08c      	sub	sp, #48	; 0x30
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b4:	f107 031c 	add.w	r3, r7, #28
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	60da      	str	r2, [r3, #12]
 80021c2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a3d      	ldr	r2, [pc, #244]	; (80022c0 <HAL_SPI_MspInit+0x114>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d145      	bne.n	800225a <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021ce:	4b3d      	ldr	r3, [pc, #244]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 80021d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d2:	4a3c      	ldr	r2, [pc, #240]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 80021d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80021d8:	6453      	str	r3, [r2, #68]	; 0x44
 80021da:	4b3a      	ldr	r3, [pc, #232]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 80021dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021e2:	61bb      	str	r3, [r7, #24]
 80021e4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021e6:	4b37      	ldr	r3, [pc, #220]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	4a36      	ldr	r2, [pc, #216]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 80021ec:	f043 0308 	orr.w	r3, r3, #8
 80021f0:	6313      	str	r3, [r2, #48]	; 0x30
 80021f2:	4b34      	ldr	r3, [pc, #208]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f6:	f003 0308 	and.w	r3, r3, #8
 80021fa:	617b      	str	r3, [r7, #20]
 80021fc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80021fe:	4b31      	ldr	r3, [pc, #196]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002202:	4a30      	ldr	r2, [pc, #192]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 8002204:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002208:	6313      	str	r3, [r2, #48]	; 0x30
 800220a:	4b2e      	ldr	r3, [pc, #184]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002212:	613b      	str	r3, [r7, #16]
 8002214:	693b      	ldr	r3, [r7, #16]
    PD7     ------> SPI1_MOSI
    PG9     ------> SPI1_MISO
    PG10     ------> SPI1_NSS
    PG11     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = POTI_MOSI_Pin;
 8002216:	2380      	movs	r3, #128	; 0x80
 8002218:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221a:	2302      	movs	r3, #2
 800221c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221e:	2300      	movs	r3, #0
 8002220:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002222:	2303      	movs	r3, #3
 8002224:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002226:	2305      	movs	r3, #5
 8002228:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(POTI_MOSI_GPIO_Port, &GPIO_InitStruct);
 800222a:	f107 031c 	add.w	r3, r7, #28
 800222e:	4619      	mov	r1, r3
 8002230:	4825      	ldr	r0, [pc, #148]	; (80022c8 <HAL_SPI_MspInit+0x11c>)
 8002232:	f001 fb37 	bl	80038a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = POTI_MISO_Pin|POTI_CS_Pin|POTI_SCK_Pin;
 8002236:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 800223a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223c:	2302      	movs	r3, #2
 800223e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002244:	2303      	movs	r3, #3
 8002246:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002248:	2305      	movs	r3, #5
 800224a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800224c:	f107 031c 	add.w	r3, r7, #28
 8002250:	4619      	mov	r1, r3
 8002252:	481e      	ldr	r0, [pc, #120]	; (80022cc <HAL_SPI_MspInit+0x120>)
 8002254:	f001 fb26 	bl	80038a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8002258:	e02d      	b.n	80022b6 <HAL_SPI_MspInit+0x10a>
  else if(spiHandle->Instance==SPI4)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a1c      	ldr	r2, [pc, #112]	; (80022d0 <HAL_SPI_MspInit+0x124>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d128      	bne.n	80022b6 <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002264:	4b17      	ldr	r3, [pc, #92]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 8002266:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002268:	4a16      	ldr	r2, [pc, #88]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 800226a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800226e:	6453      	str	r3, [r2, #68]	; 0x44
 8002270:	4b14      	ldr	r3, [pc, #80]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 8002272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002274:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800227c:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 800227e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002280:	4a10      	ldr	r2, [pc, #64]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 8002282:	f043 0310 	orr.w	r3, r3, #16
 8002286:	6313      	str	r3, [r2, #48]	; 0x30
 8002288:	4b0e      	ldr	r3, [pc, #56]	; (80022c4 <HAL_SPI_MspInit+0x118>)
 800228a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228c:	f003 0310 	and.w	r3, r3, #16
 8002290:	60bb      	str	r3, [r7, #8]
 8002292:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ISOSPI_CS_Pin|ISOSPI_SCK_Pin|ISOSPI_MISO_Pin|ISOSPI_MOSI_Pin;
 8002294:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8002298:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229a:	2302      	movs	r3, #2
 800229c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229e:	2300      	movs	r3, #0
 80022a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a2:	2303      	movs	r3, #3
 80022a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80022a6:	2305      	movs	r3, #5
 80022a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022aa:	f107 031c 	add.w	r3, r7, #28
 80022ae:	4619      	mov	r1, r3
 80022b0:	4808      	ldr	r0, [pc, #32]	; (80022d4 <HAL_SPI_MspInit+0x128>)
 80022b2:	f001 faf7 	bl	80038a4 <HAL_GPIO_Init>
}
 80022b6:	bf00      	nop
 80022b8:	3730      	adds	r7, #48	; 0x30
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40013000 	.word	0x40013000
 80022c4:	40023800 	.word	0x40023800
 80022c8:	40020c00 	.word	0x40020c00
 80022cc:	40021800 	.word	0x40021800
 80022d0:	40013400 	.word	0x40013400
 80022d4:	40021000 	.word	0x40021000

080022d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80022de:	4b0f      	ldr	r3, [pc, #60]	; (800231c <HAL_MspInit+0x44>)
 80022e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e2:	4a0e      	ldr	r2, [pc, #56]	; (800231c <HAL_MspInit+0x44>)
 80022e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022e8:	6413      	str	r3, [r2, #64]	; 0x40
 80022ea:	4b0c      	ldr	r3, [pc, #48]	; (800231c <HAL_MspInit+0x44>)
 80022ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022f2:	607b      	str	r3, [r7, #4]
 80022f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022f6:	4b09      	ldr	r3, [pc, #36]	; (800231c <HAL_MspInit+0x44>)
 80022f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022fa:	4a08      	ldr	r2, [pc, #32]	; (800231c <HAL_MspInit+0x44>)
 80022fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002300:	6453      	str	r3, [r2, #68]	; 0x44
 8002302:	4b06      	ldr	r3, [pc, #24]	; (800231c <HAL_MspInit+0x44>)
 8002304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002306:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800230a:	603b      	str	r3, [r7, #0]
 800230c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800230e:	bf00      	nop
 8002310:	370c      	adds	r7, #12
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	40023800 	.word	0x40023800

08002320 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002324:	bf00      	nop
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr

0800232e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800232e:	b480      	push	{r7}
 8002330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002332:	e7fe      	b.n	8002332 <HardFault_Handler+0x4>

08002334 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002338:	e7fe      	b.n	8002338 <MemManage_Handler+0x4>

0800233a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800233a:	b480      	push	{r7}
 800233c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800233e:	e7fe      	b.n	800233e <BusFault_Handler+0x4>

08002340 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002344:	e7fe      	b.n	8002344 <UsageFault_Handler+0x4>

08002346 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002346:	b480      	push	{r7}
 8002348:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800234a:	bf00      	nop
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002358:	bf00      	nop
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr

08002362 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002362:	b480      	push	{r7}
 8002364:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002366:	bf00      	nop
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002374:	f000 fb36 	bl	80029e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002378:	bf00      	nop
 800237a:	bd80      	pop	{r7, pc}

0800237c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002380:	4802      	ldr	r0, [pc, #8]	; (800238c <TIM1_CC_IRQHandler+0x10>)
 8002382:	f003 f95b 	bl	800563c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	20000250 	.word	0x20000250

08002390 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002394:	4802      	ldr	r0, [pc, #8]	; (80023a0 <TIM6_DAC_IRQHandler+0x10>)
 8002396:	f003 f951 	bl	800563c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	20000204 	.word	0x20000204

080023a4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023a8:	4b08      	ldr	r3, [pc, #32]	; (80023cc <SystemInit+0x28>)
 80023aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ae:	4a07      	ldr	r2, [pc, #28]	; (80023cc <SystemInit+0x28>)
 80023b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80023b8:	4b04      	ldr	r3, [pc, #16]	; (80023cc <SystemInit+0x28>)
 80023ba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80023be:	609a      	str	r2, [r3, #8]
#endif
}
 80023c0:	bf00      	nop
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	e000ed00 	.word	0xe000ed00

080023d0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b090      	sub	sp, #64	; 0x40
 80023d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80023da:	2200      	movs	r2, #0
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	605a      	str	r2, [r3, #4]
 80023e0:	609a      	str	r2, [r3, #8]
 80023e2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80023e4:	f107 031c 	add.w	r3, r7, #28
 80023e8:	2200      	movs	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	605a      	str	r2, [r3, #4]
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	60da      	str	r2, [r3, #12]
 80023f2:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80023f4:	f107 030c 	add.w	r3, r7, #12
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	605a      	str	r2, [r3, #4]
 80023fe:	609a      	str	r2, [r3, #8]
 8002400:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002402:	463b      	mov	r3, r7
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	605a      	str	r2, [r3, #4]
 800240a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800240c:	4b40      	ldr	r3, [pc, #256]	; (8002510 <MX_TIM1_Init+0x140>)
 800240e:	4a41      	ldr	r2, [pc, #260]	; (8002514 <MX_TIM1_Init+0x144>)
 8002410:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 675 - 1;
 8002412:	4b3f      	ldr	r3, [pc, #252]	; (8002510 <MX_TIM1_Init+0x140>)
 8002414:	f240 22a2 	movw	r2, #674	; 0x2a2
 8002418:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800241a:	4b3d      	ldr	r3, [pc, #244]	; (8002510 <MX_TIM1_Init+0x140>)
 800241c:	2200      	movs	r2, #0
 800241e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 40000 - 1;
 8002420:	4b3b      	ldr	r3, [pc, #236]	; (8002510 <MX_TIM1_Init+0x140>)
 8002422:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8002426:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002428:	4b39      	ldr	r3, [pc, #228]	; (8002510 <MX_TIM1_Init+0x140>)
 800242a:	2200      	movs	r2, #0
 800242c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800242e:	4b38      	ldr	r3, [pc, #224]	; (8002510 <MX_TIM1_Init+0x140>)
 8002430:	2200      	movs	r2, #0
 8002432:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002434:	4b36      	ldr	r3, [pc, #216]	; (8002510 <MX_TIM1_Init+0x140>)
 8002436:	2280      	movs	r2, #128	; 0x80
 8002438:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800243a:	4835      	ldr	r0, [pc, #212]	; (8002510 <MX_TIM1_Init+0x140>)
 800243c:	f002 fdb7 	bl	8004fae <HAL_TIM_Base_Init>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002446:	f7ff fe2d 	bl	80020a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800244a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800244e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002450:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002454:	4619      	mov	r1, r3
 8002456:	482e      	ldr	r0, [pc, #184]	; (8002510 <MX_TIM1_Init+0x140>)
 8002458:	f003 fbc0 	bl	8005bdc <HAL_TIM_ConfigClockSource>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002462:	f7ff fe1f 	bl	80020a4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002466:	482a      	ldr	r0, [pc, #168]	; (8002510 <MX_TIM1_Init+0x140>)
 8002468:	f002 ff37 	bl	80052da <HAL_TIM_IC_Init>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d001      	beq.n	8002476 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002472:	f7ff fe17 	bl	80020a4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002476:	2304      	movs	r3, #4
 8002478:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800247a:	2350      	movs	r3, #80	; 0x50
 800247c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800247e:	2300      	movs	r3, #0
 8002480:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8002482:	2300      	movs	r3, #0
 8002484:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8002486:	2300      	movs	r3, #0
 8002488:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800248a:	f107 031c 	add.w	r3, r7, #28
 800248e:	4619      	mov	r1, r3
 8002490:	481f      	ldr	r0, [pc, #124]	; (8002510 <MX_TIM1_Init+0x140>)
 8002492:	f003 fc6d 	bl	8005d70 <HAL_TIM_SlaveConfigSynchro>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 800249c:	f7ff fe02 	bl	80020a4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80024a0:	2300      	movs	r3, #0
 80024a2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80024a4:	2301      	movs	r3, #1
 80024a6:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80024a8:	2300      	movs	r3, #0
 80024aa:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80024ac:	2300      	movs	r3, #0
 80024ae:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80024b0:	f107 030c 	add.w	r3, r7, #12
 80024b4:	2200      	movs	r2, #0
 80024b6:	4619      	mov	r1, r3
 80024b8:	4815      	ldr	r0, [pc, #84]	; (8002510 <MX_TIM1_Init+0x140>)
 80024ba:	f003 f9de 	bl	800587a <HAL_TIM_IC_ConfigChannel>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80024c4:	f7ff fdee 	bl	80020a4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80024c8:	2302      	movs	r3, #2
 80024ca:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80024cc:	2302      	movs	r3, #2
 80024ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80024d0:	f107 030c 	add.w	r3, r7, #12
 80024d4:	2204      	movs	r2, #4
 80024d6:	4619      	mov	r1, r3
 80024d8:	480d      	ldr	r0, [pc, #52]	; (8002510 <MX_TIM1_Init+0x140>)
 80024da:	f003 f9ce 	bl	800587a <HAL_TIM_IC_ConfigChannel>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 80024e4:	f7ff fdde 	bl	80020a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024e8:	2300      	movs	r3, #0
 80024ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80024ec:	2300      	movs	r3, #0
 80024ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024f0:	2300      	movs	r3, #0
 80024f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024f4:	463b      	mov	r3, r7
 80024f6:	4619      	mov	r1, r3
 80024f8:	4805      	ldr	r0, [pc, #20]	; (8002510 <MX_TIM1_Init+0x140>)
 80024fa:	f004 fa59 	bl	80069b0 <HAL_TIMEx_MasterConfigSynchronization>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8002504:	f7ff fdce 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002508:	bf00      	nop
 800250a:	3740      	adds	r7, #64	; 0x40
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20000250 	.word	0x20000250
 8002514:	40010000 	.word	0x40010000

08002518 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b08a      	sub	sp, #40	; 0x28
 800251c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800251e:	f107 031c 	add.w	r3, r7, #28
 8002522:	2200      	movs	r2, #0
 8002524:	601a      	str	r2, [r3, #0]
 8002526:	605a      	str	r2, [r3, #4]
 8002528:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800252a:	463b      	mov	r3, r7
 800252c:	2200      	movs	r2, #0
 800252e:	601a      	str	r2, [r3, #0]
 8002530:	605a      	str	r2, [r3, #4]
 8002532:	609a      	str	r2, [r3, #8]
 8002534:	60da      	str	r2, [r3, #12]
 8002536:	611a      	str	r2, [r3, #16]
 8002538:	615a      	str	r2, [r3, #20]
 800253a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800253c:	4b32      	ldr	r3, [pc, #200]	; (8002608 <MX_TIM4_Init+0xf0>)
 800253e:	4a33      	ldr	r2, [pc, #204]	; (800260c <MX_TIM4_Init+0xf4>)
 8002540:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002542:	4b31      	ldr	r3, [pc, #196]	; (8002608 <MX_TIM4_Init+0xf0>)
 8002544:	2200      	movs	r2, #0
 8002546:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002548:	4b2f      	ldr	r3, [pc, #188]	; (8002608 <MX_TIM4_Init+0xf0>)
 800254a:	2200      	movs	r2, #0
 800254c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800254e:	4b2e      	ldr	r3, [pc, #184]	; (8002608 <MX_TIM4_Init+0xf0>)
 8002550:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002554:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002556:	4b2c      	ldr	r3, [pc, #176]	; (8002608 <MX_TIM4_Init+0xf0>)
 8002558:	2200      	movs	r2, #0
 800255a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800255c:	4b2a      	ldr	r3, [pc, #168]	; (8002608 <MX_TIM4_Init+0xf0>)
 800255e:	2200      	movs	r2, #0
 8002560:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002562:	4829      	ldr	r0, [pc, #164]	; (8002608 <MX_TIM4_Init+0xf0>)
 8002564:	f002 fe62 	bl	800522c <HAL_TIM_PWM_Init>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 800256e:	f7ff fd99 	bl	80020a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002572:	2300      	movs	r3, #0
 8002574:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002576:	2300      	movs	r3, #0
 8002578:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800257a:	f107 031c 	add.w	r3, r7, #28
 800257e:	4619      	mov	r1, r3
 8002580:	4821      	ldr	r0, [pc, #132]	; (8002608 <MX_TIM4_Init+0xf0>)
 8002582:	f004 fa15 	bl	80069b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 800258c:	f7ff fd8a 	bl	80020a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002590:	2360      	movs	r3, #96	; 0x60
 8002592:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002594:	2300      	movs	r3, #0
 8002596:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002598:	2300      	movs	r3, #0
 800259a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800259c:	2300      	movs	r3, #0
 800259e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025a0:	463b      	mov	r3, r7
 80025a2:	2200      	movs	r2, #0
 80025a4:	4619      	mov	r1, r3
 80025a6:	4818      	ldr	r0, [pc, #96]	; (8002608 <MX_TIM4_Init+0xf0>)
 80025a8:	f003 fa04 	bl	80059b4 <HAL_TIM_PWM_ConfigChannel>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80025b2:	f7ff fd77 	bl	80020a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80025b6:	463b      	mov	r3, r7
 80025b8:	2204      	movs	r2, #4
 80025ba:	4619      	mov	r1, r3
 80025bc:	4812      	ldr	r0, [pc, #72]	; (8002608 <MX_TIM4_Init+0xf0>)
 80025be:	f003 f9f9 	bl	80059b4 <HAL_TIM_PWM_ConfigChannel>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 80025c8:	f7ff fd6c 	bl	80020a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80025cc:	463b      	mov	r3, r7
 80025ce:	2208      	movs	r2, #8
 80025d0:	4619      	mov	r1, r3
 80025d2:	480d      	ldr	r0, [pc, #52]	; (8002608 <MX_TIM4_Init+0xf0>)
 80025d4:	f003 f9ee 	bl	80059b4 <HAL_TIM_PWM_ConfigChannel>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 80025de:	f7ff fd61 	bl	80020a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80025e2:	463b      	mov	r3, r7
 80025e4:	220c      	movs	r2, #12
 80025e6:	4619      	mov	r1, r3
 80025e8:	4807      	ldr	r0, [pc, #28]	; (8002608 <MX_TIM4_Init+0xf0>)
 80025ea:	f003 f9e3 	bl	80059b4 <HAL_TIM_PWM_ConfigChannel>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 80025f4:	f7ff fd56 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80025f8:	4803      	ldr	r0, [pc, #12]	; (8002608 <MX_TIM4_Init+0xf0>)
 80025fa:	f000 f8c7 	bl	800278c <HAL_TIM_MspPostInit>

}
 80025fe:	bf00      	nop
 8002600:	3728      	adds	r7, #40	; 0x28
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	200001b8 	.word	0x200001b8
 800260c:	40000800 	.word	0x40000800

08002610 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002616:	1d3b      	adds	r3, r7, #4
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	605a      	str	r2, [r3, #4]
 800261e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002620:	4b14      	ldr	r3, [pc, #80]	; (8002674 <MX_TIM6_Init+0x64>)
 8002622:	4a15      	ldr	r2, [pc, #84]	; (8002678 <MX_TIM6_Init+0x68>)
 8002624:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 27;
 8002626:	4b13      	ldr	r3, [pc, #76]	; (8002674 <MX_TIM6_Init+0x64>)
 8002628:	221b      	movs	r2, #27
 800262a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800262c:	4b11      	ldr	r3, [pc, #68]	; (8002674 <MX_TIM6_Init+0x64>)
 800262e:	2200      	movs	r2, #0
 8002630:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4000;
 8002632:	4b10      	ldr	r3, [pc, #64]	; (8002674 <MX_TIM6_Init+0x64>)
 8002634:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002638:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800263a:	4b0e      	ldr	r3, [pc, #56]	; (8002674 <MX_TIM6_Init+0x64>)
 800263c:	2200      	movs	r2, #0
 800263e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002640:	480c      	ldr	r0, [pc, #48]	; (8002674 <MX_TIM6_Init+0x64>)
 8002642:	f002 fcb4 	bl	8004fae <HAL_TIM_Base_Init>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800264c:	f7ff fd2a 	bl	80020a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002650:	2300      	movs	r3, #0
 8002652:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002654:	2300      	movs	r3, #0
 8002656:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002658:	1d3b      	adds	r3, r7, #4
 800265a:	4619      	mov	r1, r3
 800265c:	4805      	ldr	r0, [pc, #20]	; (8002674 <MX_TIM6_Init+0x64>)
 800265e:	f004 f9a7 	bl	80069b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002668:	f7ff fd1c 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800266c:	bf00      	nop
 800266e:	3710      	adds	r7, #16
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	20000204 	.word	0x20000204
 8002678:	40001000 	.word	0x40001000

0800267c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b08a      	sub	sp, #40	; 0x28
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002684:	f107 0314 	add.w	r3, r7, #20
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	605a      	str	r2, [r3, #4]
 800268e:	609a      	str	r2, [r3, #8]
 8002690:	60da      	str	r2, [r3, #12]
 8002692:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a28      	ldr	r2, [pc, #160]	; (800273c <HAL_TIM_Base_MspInit+0xc0>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d131      	bne.n	8002702 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800269e:	4b28      	ldr	r3, [pc, #160]	; (8002740 <HAL_TIM_Base_MspInit+0xc4>)
 80026a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a2:	4a27      	ldr	r2, [pc, #156]	; (8002740 <HAL_TIM_Base_MspInit+0xc4>)
 80026a4:	f043 0301 	orr.w	r3, r3, #1
 80026a8:	6453      	str	r3, [r2, #68]	; 0x44
 80026aa:	4b25      	ldr	r3, [pc, #148]	; (8002740 <HAL_TIM_Base_MspInit+0xc4>)
 80026ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ae:	f003 0301 	and.w	r3, r3, #1
 80026b2:	613b      	str	r3, [r7, #16]
 80026b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80026b6:	4b22      	ldr	r3, [pc, #136]	; (8002740 <HAL_TIM_Base_MspInit+0xc4>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ba:	4a21      	ldr	r2, [pc, #132]	; (8002740 <HAL_TIM_Base_MspInit+0xc4>)
 80026bc:	f043 0310 	orr.w	r3, r3, #16
 80026c0:	6313      	str	r3, [r2, #48]	; 0x30
 80026c2:	4b1f      	ldr	r3, [pc, #124]	; (8002740 <HAL_TIM_Base_MspInit+0xc4>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c6:	f003 0310 	and.w	r3, r3, #16
 80026ca:	60fb      	str	r3, [r7, #12]
 80026cc:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = IMD_PWM_Pin;
 80026ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d4:	2302      	movs	r3, #2
 80026d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d8:	2300      	movs	r3, #0
 80026da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026dc:	2300      	movs	r3, #0
 80026de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80026e0:	2301      	movs	r3, #1
 80026e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(IMD_PWM_GPIO_Port, &GPIO_InitStruct);
 80026e4:	f107 0314 	add.w	r3, r7, #20
 80026e8:	4619      	mov	r1, r3
 80026ea:	4816      	ldr	r0, [pc, #88]	; (8002744 <HAL_TIM_Base_MspInit+0xc8>)
 80026ec:	f001 f8da 	bl	80038a4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80026f0:	2200      	movs	r2, #0
 80026f2:	2100      	movs	r1, #0
 80026f4:	201b      	movs	r0, #27
 80026f6:	f001 f89e 	bl	8003836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80026fa:	201b      	movs	r0, #27
 80026fc:	f001 f8b7 	bl	800386e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002700:	e018      	b.n	8002734 <HAL_TIM_Base_MspInit+0xb8>
  else if(tim_baseHandle->Instance==TIM6)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a10      	ldr	r2, [pc, #64]	; (8002748 <HAL_TIM_Base_MspInit+0xcc>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d113      	bne.n	8002734 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800270c:	4b0c      	ldr	r3, [pc, #48]	; (8002740 <HAL_TIM_Base_MspInit+0xc4>)
 800270e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002710:	4a0b      	ldr	r2, [pc, #44]	; (8002740 <HAL_TIM_Base_MspInit+0xc4>)
 8002712:	f043 0310 	orr.w	r3, r3, #16
 8002716:	6413      	str	r3, [r2, #64]	; 0x40
 8002718:	4b09      	ldr	r3, [pc, #36]	; (8002740 <HAL_TIM_Base_MspInit+0xc4>)
 800271a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271c:	f003 0310 	and.w	r3, r3, #16
 8002720:	60bb      	str	r3, [r7, #8]
 8002722:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002724:	2200      	movs	r2, #0
 8002726:	2100      	movs	r1, #0
 8002728:	2036      	movs	r0, #54	; 0x36
 800272a:	f001 f884 	bl	8003836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800272e:	2036      	movs	r0, #54	; 0x36
 8002730:	f001 f89d 	bl	800386e <HAL_NVIC_EnableIRQ>
}
 8002734:	bf00      	nop
 8002736:	3728      	adds	r7, #40	; 0x28
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	40010000 	.word	0x40010000
 8002740:	40023800 	.word	0x40023800
 8002744:	40021000 	.word	0x40021000
 8002748:	40001000 	.word	0x40001000

0800274c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800274c:	b480      	push	{r7}
 800274e:	b085      	sub	sp, #20
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a0a      	ldr	r2, [pc, #40]	; (8002784 <HAL_TIM_PWM_MspInit+0x38>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d10b      	bne.n	8002776 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800275e:	4b0a      	ldr	r3, [pc, #40]	; (8002788 <HAL_TIM_PWM_MspInit+0x3c>)
 8002760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002762:	4a09      	ldr	r2, [pc, #36]	; (8002788 <HAL_TIM_PWM_MspInit+0x3c>)
 8002764:	f043 0304 	orr.w	r3, r3, #4
 8002768:	6413      	str	r3, [r2, #64]	; 0x40
 800276a:	4b07      	ldr	r3, [pc, #28]	; (8002788 <HAL_TIM_PWM_MspInit+0x3c>)
 800276c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276e:	f003 0304 	and.w	r3, r3, #4
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002776:	bf00      	nop
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	40000800 	.word	0x40000800
 8002788:	40023800 	.word	0x40023800

0800278c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b088      	sub	sp, #32
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002794:	f107 030c 	add.w	r3, r7, #12
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]
 800279c:	605a      	str	r2, [r3, #4]
 800279e:	609a      	str	r2, [r3, #8]
 80027a0:	60da      	str	r2, [r3, #12]
 80027a2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a11      	ldr	r2, [pc, #68]	; (80027f0 <HAL_TIM_MspPostInit+0x64>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d11c      	bne.n	80027e8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027ae:	4b11      	ldr	r3, [pc, #68]	; (80027f4 <HAL_TIM_MspPostInit+0x68>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	4a10      	ldr	r2, [pc, #64]	; (80027f4 <HAL_TIM_MspPostInit+0x68>)
 80027b4:	f043 0308 	orr.w	r3, r3, #8
 80027b8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ba:	4b0e      	ldr	r3, [pc, #56]	; (80027f4 <HAL_TIM_MspPostInit+0x68>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027be:	f003 0308 	and.w	r3, r3, #8
 80027c2:	60bb      	str	r3, [r7, #8]
 80027c4:	68bb      	ldr	r3, [r7, #8]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = PWM_HV_N_Pin|PWM_HV_P_Pin|PWM_HV_M_Pin|PWM_HV_Charger_Pin;
 80027c6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80027ca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027cc:	2302      	movs	r3, #2
 80027ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d0:	2300      	movs	r3, #0
 80027d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d4:	2300      	movs	r3, #0
 80027d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80027d8:	2302      	movs	r3, #2
 80027da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027dc:	f107 030c 	add.w	r3, r7, #12
 80027e0:	4619      	mov	r1, r3
 80027e2:	4805      	ldr	r0, [pc, #20]	; (80027f8 <HAL_TIM_MspPostInit+0x6c>)
 80027e4:	f001 f85e 	bl	80038a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80027e8:	bf00      	nop
 80027ea:	3720      	adds	r7, #32
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40000800 	.word	0x40000800
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40020c00 	.word	0x40020c00

080027fc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002800:	4b14      	ldr	r3, [pc, #80]	; (8002854 <MX_USART2_UART_Init+0x58>)
 8002802:	4a15      	ldr	r2, [pc, #84]	; (8002858 <MX_USART2_UART_Init+0x5c>)
 8002804:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002806:	4b13      	ldr	r3, [pc, #76]	; (8002854 <MX_USART2_UART_Init+0x58>)
 8002808:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800280c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800280e:	4b11      	ldr	r3, [pc, #68]	; (8002854 <MX_USART2_UART_Init+0x58>)
 8002810:	2200      	movs	r2, #0
 8002812:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002814:	4b0f      	ldr	r3, [pc, #60]	; (8002854 <MX_USART2_UART_Init+0x58>)
 8002816:	2200      	movs	r2, #0
 8002818:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800281a:	4b0e      	ldr	r3, [pc, #56]	; (8002854 <MX_USART2_UART_Init+0x58>)
 800281c:	2200      	movs	r2, #0
 800281e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002820:	4b0c      	ldr	r3, [pc, #48]	; (8002854 <MX_USART2_UART_Init+0x58>)
 8002822:	220c      	movs	r2, #12
 8002824:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002826:	4b0b      	ldr	r3, [pc, #44]	; (8002854 <MX_USART2_UART_Init+0x58>)
 8002828:	2200      	movs	r2, #0
 800282a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800282c:	4b09      	ldr	r3, [pc, #36]	; (8002854 <MX_USART2_UART_Init+0x58>)
 800282e:	2200      	movs	r2, #0
 8002830:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002832:	4b08      	ldr	r3, [pc, #32]	; (8002854 <MX_USART2_UART_Init+0x58>)
 8002834:	2200      	movs	r2, #0
 8002836:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002838:	4b06      	ldr	r3, [pc, #24]	; (8002854 <MX_USART2_UART_Init+0x58>)
 800283a:	2200      	movs	r2, #0
 800283c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800283e:	4805      	ldr	r0, [pc, #20]	; (8002854 <MX_USART2_UART_Init+0x58>)
 8002840:	f004 f962 	bl	8006b08 <HAL_UART_Init>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800284a:	f7ff fc2b 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800284e:	bf00      	nop
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	2000029c 	.word	0x2000029c
 8002858:	40004400 	.word	0x40004400

0800285c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b0ae      	sub	sp, #184	; 0xb8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002864:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002868:	2200      	movs	r2, #0
 800286a:	601a      	str	r2, [r3, #0]
 800286c:	605a      	str	r2, [r3, #4]
 800286e:	609a      	str	r2, [r3, #8]
 8002870:	60da      	str	r2, [r3, #12]
 8002872:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002874:	f107 0314 	add.w	r3, r7, #20
 8002878:	2290      	movs	r2, #144	; 0x90
 800287a:	2100      	movs	r1, #0
 800287c:	4618      	mov	r0, r3
 800287e:	f004 fe5b 	bl	8007538 <memset>
  if(uartHandle->Instance==USART2)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a21      	ldr	r2, [pc, #132]	; (800290c <HAL_UART_MspInit+0xb0>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d13a      	bne.n	8002902 <HAL_UART_MspInit+0xa6>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800288c:	2380      	movs	r3, #128	; 0x80
 800288e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002890:	2300      	movs	r3, #0
 8002892:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002894:	f107 0314 	add.w	r3, r7, #20
 8002898:	4618      	mov	r0, r3
 800289a:	f001 feb5 	bl	8004608 <HAL_RCCEx_PeriphCLKConfig>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80028a4:	f7ff fbfe 	bl	80020a4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028a8:	4b19      	ldr	r3, [pc, #100]	; (8002910 <HAL_UART_MspInit+0xb4>)
 80028aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ac:	4a18      	ldr	r2, [pc, #96]	; (8002910 <HAL_UART_MspInit+0xb4>)
 80028ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028b2:	6413      	str	r3, [r2, #64]	; 0x40
 80028b4:	4b16      	ldr	r3, [pc, #88]	; (8002910 <HAL_UART_MspInit+0xb4>)
 80028b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028bc:	613b      	str	r3, [r7, #16]
 80028be:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028c0:	4b13      	ldr	r3, [pc, #76]	; (8002910 <HAL_UART_MspInit+0xb4>)
 80028c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c4:	4a12      	ldr	r2, [pc, #72]	; (8002910 <HAL_UART_MspInit+0xb4>)
 80028c6:	f043 0308 	orr.w	r3, r3, #8
 80028ca:	6313      	str	r3, [r2, #48]	; 0x30
 80028cc:	4b10      	ldr	r3, [pc, #64]	; (8002910 <HAL_UART_MspInit+0xb4>)
 80028ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d0:	f003 0308 	and.w	r3, r3, #8
 80028d4:	60fb      	str	r3, [r7, #12]
 80028d6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80028d8:	2360      	movs	r3, #96	; 0x60
 80028da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028de:	2302      	movs	r3, #2
 80028e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e4:	2300      	movs	r3, #0
 80028e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ea:	2303      	movs	r3, #3
 80028ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028f0:	2307      	movs	r3, #7
 80028f2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028f6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80028fa:	4619      	mov	r1, r3
 80028fc:	4805      	ldr	r0, [pc, #20]	; (8002914 <HAL_UART_MspInit+0xb8>)
 80028fe:	f000 ffd1 	bl	80038a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002902:	bf00      	nop
 8002904:	37b8      	adds	r7, #184	; 0xb8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40004400 	.word	0x40004400
 8002910:	40023800 	.word	0x40023800
 8002914:	40020c00 	.word	0x40020c00

08002918 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002918:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002950 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800291c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800291e:	e003      	b.n	8002928 <LoopCopyDataInit>

08002920 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002920:	4b0c      	ldr	r3, [pc, #48]	; (8002954 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002922:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002924:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002926:	3104      	adds	r1, #4

08002928 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002928:	480b      	ldr	r0, [pc, #44]	; (8002958 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800292a:	4b0c      	ldr	r3, [pc, #48]	; (800295c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800292c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800292e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002930:	d3f6      	bcc.n	8002920 <CopyDataInit>
  ldr  r2, =_sbss
 8002932:	4a0b      	ldr	r2, [pc, #44]	; (8002960 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002934:	e002      	b.n	800293c <LoopFillZerobss>

08002936 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002936:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002938:	f842 3b04 	str.w	r3, [r2], #4

0800293c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800293c:	4b09      	ldr	r3, [pc, #36]	; (8002964 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800293e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002940:	d3f9      	bcc.n	8002936 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002942:	f7ff fd2f 	bl	80023a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002946:	f004 fdd3 	bl	80074f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800294a:	f7ff f8b9 	bl	8001ac0 <main>
  bx  lr    
 800294e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002950:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8002954:	08007b28 	.word	0x08007b28
  ldr  r0, =_sdata
 8002958:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800295c:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8002960:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8002964:	20000324 	.word	0x20000324

08002968 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002968:	e7fe      	b.n	8002968 <ADC_IRQHandler>

0800296a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800296e:	2003      	movs	r0, #3
 8002970:	f000 ff56 	bl	8003820 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002974:	2000      	movs	r0, #0
 8002976:	f000 f805 	bl	8002984 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800297a:	f7ff fcad 	bl	80022d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800297e:	2300      	movs	r3, #0
}
 8002980:	4618      	mov	r0, r3
 8002982:	bd80      	pop	{r7, pc}

08002984 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800298c:	4b12      	ldr	r3, [pc, #72]	; (80029d8 <HAL_InitTick+0x54>)
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	4b12      	ldr	r3, [pc, #72]	; (80029dc <HAL_InitTick+0x58>)
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	4619      	mov	r1, r3
 8002996:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800299a:	fbb3 f3f1 	udiv	r3, r3, r1
 800299e:	fbb2 f3f3 	udiv	r3, r2, r3
 80029a2:	4618      	mov	r0, r3
 80029a4:	f000 ff71 	bl	800388a <HAL_SYSTICK_Config>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e00e      	b.n	80029d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2b0f      	cmp	r3, #15
 80029b6:	d80a      	bhi.n	80029ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029b8:	2200      	movs	r2, #0
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	f04f 30ff 	mov.w	r0, #4294967295
 80029c0:	f000 ff39 	bl	8003836 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029c4:	4a06      	ldr	r2, [pc, #24]	; (80029e0 <HAL_InitTick+0x5c>)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029ca:	2300      	movs	r3, #0
 80029cc:	e000      	b.n	80029d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	20000000 	.word	0x20000000
 80029dc:	20000008 	.word	0x20000008
 80029e0:	20000004 	.word	0x20000004

080029e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029e8:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <HAL_IncTick+0x20>)
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	461a      	mov	r2, r3
 80029ee:	4b06      	ldr	r3, [pc, #24]	; (8002a08 <HAL_IncTick+0x24>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4413      	add	r3, r2
 80029f4:	4a04      	ldr	r2, [pc, #16]	; (8002a08 <HAL_IncTick+0x24>)
 80029f6:	6013      	str	r3, [r2, #0]
}
 80029f8:	bf00      	nop
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	20000008 	.word	0x20000008
 8002a08:	20000320 	.word	0x20000320

08002a0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002a10:	4b03      	ldr	r3, [pc, #12]	; (8002a20 <HAL_GetTick+0x14>)
 8002a12:	681b      	ldr	r3, [r3, #0]
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	20000320 	.word	0x20000320

08002a24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a2c:	f7ff ffee 	bl	8002a0c <HAL_GetTick>
 8002a30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a3c:	d005      	beq.n	8002a4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a3e:	4b0a      	ldr	r3, [pc, #40]	; (8002a68 <HAL_Delay+0x44>)
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	461a      	mov	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	4413      	add	r3, r2
 8002a48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a4a:	bf00      	nop
 8002a4c:	f7ff ffde 	bl	8002a0c <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d8f7      	bhi.n	8002a4c <HAL_Delay+0x28>
  {
  }
}
 8002a5c:	bf00      	nop
 8002a5e:	bf00      	nop
 8002a60:	3710      	adds	r7, #16
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000008 	.word	0x20000008

08002a6c <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  return __STM32F7xx_HAL_VERSION;
 8002a70:	4b02      	ldr	r3, [pc, #8]	; (8002a7c <HAL_GetHalVersion+0x10>)
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	01020a00 	.word	0x01020a00

08002a80 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8002a84:	4b03      	ldr	r3, [pc, #12]	; (8002a94 <HAL_GetREVID+0x14>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	0c1b      	lsrs	r3, r3, #16
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	e0042000 	.word	0xe0042000

08002a98 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8002a9c:	4b04      	ldr	r3, [pc, #16]	; (8002ab0 <HAL_GetDEVID+0x18>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	e0042000 	.word	0xe0042000

08002ab4 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 8002ab8:	4b03      	ldr	r3, [pc, #12]	; (8002ac8 <HAL_GetUIDw0+0x14>)
 8002aba:	681b      	ldr	r3, [r3, #0]
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	1ff0f420 	.word	0x1ff0f420

08002acc <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002acc:	b480      	push	{r7}
 8002ace:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8002ad0:	4b03      	ldr	r3, [pc, #12]	; (8002ae0 <HAL_GetUIDw1+0x14>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr
 8002ade:	bf00      	nop
 8002ae0:	1ff0f424 	.word	0x1ff0f424

08002ae4 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002ae8:	4b03      	ldr	r3, [pc, #12]	; (8002af8 <HAL_GetUIDw2+0x14>)
 8002aea:	681b      	ldr	r3, [r3, #0]
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	1ff0f428 	.word	0x1ff0f428

08002afc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b04:	2300      	movs	r3, #0
 8002b06:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d101      	bne.n	8002b12 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e031      	b.n	8002b76 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d109      	bne.n	8002b2e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f7fe fcb6 	bl	800148c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	f003 0310 	and.w	r3, r3, #16
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d116      	bne.n	8002b68 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b3e:	4b10      	ldr	r3, [pc, #64]	; (8002b80 <HAL_ADC_Init+0x84>)
 8002b40:	4013      	ands	r3, r2
 8002b42:	f043 0202 	orr.w	r2, r3, #2
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 f970 	bl	8002e30 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	f023 0303 	bic.w	r3, r3, #3
 8002b5e:	f043 0201 	orr.w	r2, r3, #1
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	641a      	str	r2, [r3, #64]	; 0x40
 8002b66:	e001      	b.n	8002b6c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3710      	adds	r7, #16
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	ffffeefd 	.word	0xffffeefd

08002b84 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d101      	bne.n	8002ba0 <HAL_ADC_ConfigChannel+0x1c>
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	e136      	b.n	8002e0e <HAL_ADC_ConfigChannel+0x28a>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2b09      	cmp	r3, #9
 8002bae:	d93a      	bls.n	8002c26 <HAL_ADC_ConfigChannel+0xa2>
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002bb8:	d035      	beq.n	8002c26 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68d9      	ldr	r1, [r3, #12]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	4613      	mov	r3, r2
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	4413      	add	r3, r2
 8002bce:	3b1e      	subs	r3, #30
 8002bd0:	2207      	movs	r2, #7
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	43da      	mvns	r2, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	400a      	ands	r2, r1
 8002bde:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a8d      	ldr	r2, [pc, #564]	; (8002e1c <HAL_ADC_ConfigChannel+0x298>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d10a      	bne.n	8002c00 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68d9      	ldr	r1, [r3, #12]
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	061a      	lsls	r2, r3, #24
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002bfe:	e035      	b.n	8002c6c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	68d9      	ldr	r1, [r3, #12]
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	689a      	ldr	r2, [r3, #8]
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	4618      	mov	r0, r3
 8002c12:	4603      	mov	r3, r0
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	4403      	add	r3, r0
 8002c18:	3b1e      	subs	r3, #30
 8002c1a:	409a      	lsls	r2, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	430a      	orrs	r2, r1
 8002c22:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c24:	e022      	b.n	8002c6c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	6919      	ldr	r1, [r3, #16]
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	461a      	mov	r2, r3
 8002c34:	4613      	mov	r3, r2
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	4413      	add	r3, r2
 8002c3a:	2207      	movs	r2, #7
 8002c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c40:	43da      	mvns	r2, r3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	400a      	ands	r2, r1
 8002c48:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	6919      	ldr	r1, [r3, #16]
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	689a      	ldr	r2, [r3, #8]
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	005b      	lsls	r3, r3, #1
 8002c60:	4403      	add	r3, r0
 8002c62:	409a      	lsls	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b06      	cmp	r3, #6
 8002c72:	d824      	bhi.n	8002cbe <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	685a      	ldr	r2, [r3, #4]
 8002c7e:	4613      	mov	r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	4413      	add	r3, r2
 8002c84:	3b05      	subs	r3, #5
 8002c86:	221f      	movs	r2, #31
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	43da      	mvns	r2, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	400a      	ands	r2, r1
 8002c94:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685a      	ldr	r2, [r3, #4]
 8002ca8:	4613      	mov	r3, r2
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	4413      	add	r3, r2
 8002cae:	3b05      	subs	r3, #5
 8002cb0:	fa00 f203 	lsl.w	r2, r0, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	635a      	str	r2, [r3, #52]	; 0x34
 8002cbc:	e04c      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	2b0c      	cmp	r3, #12
 8002cc4:	d824      	bhi.n	8002d10 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685a      	ldr	r2, [r3, #4]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	4413      	add	r3, r2
 8002cd6:	3b23      	subs	r3, #35	; 0x23
 8002cd8:	221f      	movs	r2, #31
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43da      	mvns	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	400a      	ands	r2, r1
 8002ce6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	3b23      	subs	r3, #35	; 0x23
 8002d02:	fa00 f203 	lsl.w	r2, r0, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	631a      	str	r2, [r3, #48]	; 0x30
 8002d0e:	e023      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	4413      	add	r3, r2
 8002d20:	3b41      	subs	r3, #65	; 0x41
 8002d22:	221f      	movs	r2, #31
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	43da      	mvns	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	400a      	ands	r2, r1
 8002d30:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	4618      	mov	r0, r3
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685a      	ldr	r2, [r3, #4]
 8002d44:	4613      	mov	r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	4413      	add	r3, r2
 8002d4a:	3b41      	subs	r3, #65	; 0x41
 8002d4c:	fa00 f203 	lsl.w	r2, r0, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a30      	ldr	r2, [pc, #192]	; (8002e20 <HAL_ADC_ConfigChannel+0x29c>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d10a      	bne.n	8002d78 <HAL_ADC_ConfigChannel+0x1f4>
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d6a:	d105      	bne.n	8002d78 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002d6c:	4b2d      	ldr	r3, [pc, #180]	; (8002e24 <HAL_ADC_ConfigChannel+0x2a0>)
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	4a2c      	ldr	r2, [pc, #176]	; (8002e24 <HAL_ADC_ConfigChannel+0x2a0>)
 8002d72:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002d76:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a28      	ldr	r2, [pc, #160]	; (8002e20 <HAL_ADC_ConfigChannel+0x29c>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d10f      	bne.n	8002da2 <HAL_ADC_ConfigChannel+0x21e>
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	2b12      	cmp	r3, #18
 8002d88:	d10b      	bne.n	8002da2 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002d8a:	4b26      	ldr	r3, [pc, #152]	; (8002e24 <HAL_ADC_ConfigChannel+0x2a0>)
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	4a25      	ldr	r2, [pc, #148]	; (8002e24 <HAL_ADC_ConfigChannel+0x2a0>)
 8002d90:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002d94:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002d96:	4b23      	ldr	r3, [pc, #140]	; (8002e24 <HAL_ADC_ConfigChannel+0x2a0>)
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	4a22      	ldr	r2, [pc, #136]	; (8002e24 <HAL_ADC_ConfigChannel+0x2a0>)
 8002d9c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002da0:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a1e      	ldr	r2, [pc, #120]	; (8002e20 <HAL_ADC_ConfigChannel+0x29c>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d12b      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x280>
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a1a      	ldr	r2, [pc, #104]	; (8002e1c <HAL_ADC_ConfigChannel+0x298>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d003      	beq.n	8002dbe <HAL_ADC_ConfigChannel+0x23a>
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2b11      	cmp	r3, #17
 8002dbc:	d122      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002dbe:	4b19      	ldr	r3, [pc, #100]	; (8002e24 <HAL_ADC_ConfigChannel+0x2a0>)
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	4a18      	ldr	r2, [pc, #96]	; (8002e24 <HAL_ADC_ConfigChannel+0x2a0>)
 8002dc4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002dc8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002dca:	4b16      	ldr	r3, [pc, #88]	; (8002e24 <HAL_ADC_ConfigChannel+0x2a0>)
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	4a15      	ldr	r2, [pc, #84]	; (8002e24 <HAL_ADC_ConfigChannel+0x2a0>)
 8002dd0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002dd4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a10      	ldr	r2, [pc, #64]	; (8002e1c <HAL_ADC_ConfigChannel+0x298>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d111      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002de0:	4b11      	ldr	r3, [pc, #68]	; (8002e28 <HAL_ADC_ConfigChannel+0x2a4>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a11      	ldr	r2, [pc, #68]	; (8002e2c <HAL_ADC_ConfigChannel+0x2a8>)
 8002de6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dea:	0c9a      	lsrs	r2, r3, #18
 8002dec:	4613      	mov	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002df6:	e002      	b.n	8002dfe <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d1f9      	bne.n	8002df8 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3714      	adds	r7, #20
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	10000012 	.word	0x10000012
 8002e20:	40012000 	.word	0x40012000
 8002e24:	40012300 	.word	0x40012300
 8002e28:	20000000 	.word	0x20000000
 8002e2c:	431bde83 	.word	0x431bde83

08002e30 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002e38:	4b78      	ldr	r3, [pc, #480]	; (800301c <ADC_Init+0x1ec>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	4a77      	ldr	r2, [pc, #476]	; (800301c <ADC_Init+0x1ec>)
 8002e3e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002e42:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002e44:	4b75      	ldr	r3, [pc, #468]	; (800301c <ADC_Init+0x1ec>)
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	4973      	ldr	r1, [pc, #460]	; (800301c <ADC_Init+0x1ec>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	685a      	ldr	r2, [r3, #4]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6859      	ldr	r1, [r3, #4]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	021a      	lsls	r2, r3, #8
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	430a      	orrs	r2, r1
 8002e74:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	685a      	ldr	r2, [r3, #4]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002e84:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	6859      	ldr	r1, [r3, #4]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	430a      	orrs	r2, r1
 8002e96:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	689a      	ldr	r2, [r3, #8]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ea6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	6899      	ldr	r1, [r3, #8]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68da      	ldr	r2, [r3, #12]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	430a      	orrs	r2, r1
 8002eb8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ebe:	4a58      	ldr	r2, [pc, #352]	; (8003020 <ADC_Init+0x1f0>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d022      	beq.n	8002f0a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ed2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6899      	ldr	r1, [r3, #8]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ef4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	6899      	ldr	r1, [r3, #8]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	609a      	str	r2, [r3, #8]
 8002f08:	e00f      	b.n	8002f2a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	689a      	ldr	r2, [r3, #8]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f18:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	689a      	ldr	r2, [r3, #8]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f28:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	689a      	ldr	r2, [r3, #8]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f022 0202 	bic.w	r2, r2, #2
 8002f38:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	6899      	ldr	r1, [r3, #8]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	699b      	ldr	r3, [r3, #24]
 8002f44:	005a      	lsls	r2, r3, #1
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	430a      	orrs	r2, r1
 8002f4c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d01b      	beq.n	8002f90 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	685a      	ldr	r2, [r3, #4]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f66:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	685a      	ldr	r2, [r3, #4]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002f76:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6859      	ldr	r1, [r3, #4]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f82:	3b01      	subs	r3, #1
 8002f84:	035a      	lsls	r2, r3, #13
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	605a      	str	r2, [r3, #4]
 8002f8e:	e007      	b.n	8002fa0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	685a      	ldr	r2, [r3, #4]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f9e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002fae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	051a      	lsls	r2, r3, #20
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	430a      	orrs	r2, r1
 8002fc4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	689a      	ldr	r2, [r3, #8]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002fd4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	6899      	ldr	r1, [r3, #8]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002fe2:	025a      	lsls	r2, r3, #9
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	689a      	ldr	r2, [r3, #8]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ffa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6899      	ldr	r1, [r3, #8]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	695b      	ldr	r3, [r3, #20]
 8003006:	029a      	lsls	r2, r3, #10
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	430a      	orrs	r2, r1
 800300e:	609a      	str	r2, [r3, #8]
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr
 800301c:	40012300 	.word	0x40012300
 8003020:	0f000001 	.word	0x0f000001

08003024 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e0ed      	b.n	8003212 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f893 3020 	ldrb.w	r3, [r3, #32]
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b00      	cmp	r3, #0
 8003040:	d102      	bne.n	8003048 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f7fe face 	bl	80015e4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f042 0201 	orr.w	r2, r2, #1
 8003056:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003058:	f7ff fcd8 	bl	8002a0c <HAL_GetTick>
 800305c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800305e:	e012      	b.n	8003086 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003060:	f7ff fcd4 	bl	8002a0c <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	2b0a      	cmp	r3, #10
 800306c:	d90b      	bls.n	8003086 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003072:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2205      	movs	r2, #5
 800307e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e0c5      	b.n	8003212 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f003 0301 	and.w	r3, r3, #1
 8003090:	2b00      	cmp	r3, #0
 8003092:	d0e5      	beq.n	8003060 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f022 0202 	bic.w	r2, r2, #2
 80030a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030a4:	f7ff fcb2 	bl	8002a0c <HAL_GetTick>
 80030a8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80030aa:	e012      	b.n	80030d2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80030ac:	f7ff fcae 	bl	8002a0c <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b0a      	cmp	r3, #10
 80030b8:	d90b      	bls.n	80030d2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030be:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2205      	movs	r2, #5
 80030ca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e09f      	b.n	8003212 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d1e5      	bne.n	80030ac <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	7e1b      	ldrb	r3, [r3, #24]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d108      	bne.n	80030fa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80030f6:	601a      	str	r2, [r3, #0]
 80030f8:	e007      	b.n	800310a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003108:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	7e5b      	ldrb	r3, [r3, #25]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d108      	bne.n	8003124 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003120:	601a      	str	r2, [r3, #0]
 8003122:	e007      	b.n	8003134 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003132:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	7e9b      	ldrb	r3, [r3, #26]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d108      	bne.n	800314e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f042 0220 	orr.w	r2, r2, #32
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	e007      	b.n	800315e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 0220 	bic.w	r2, r2, #32
 800315c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	7edb      	ldrb	r3, [r3, #27]
 8003162:	2b01      	cmp	r3, #1
 8003164:	d108      	bne.n	8003178 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f022 0210 	bic.w	r2, r2, #16
 8003174:	601a      	str	r2, [r3, #0]
 8003176:	e007      	b.n	8003188 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f042 0210 	orr.w	r2, r2, #16
 8003186:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	7f1b      	ldrb	r3, [r3, #28]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d108      	bne.n	80031a2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f042 0208 	orr.w	r2, r2, #8
 800319e:	601a      	str	r2, [r3, #0]
 80031a0:	e007      	b.n	80031b2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f022 0208 	bic.w	r2, r2, #8
 80031b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	7f5b      	ldrb	r3, [r3, #29]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d108      	bne.n	80031cc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f042 0204 	orr.w	r2, r2, #4
 80031c8:	601a      	str	r2, [r3, #0]
 80031ca:	e007      	b.n	80031dc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 0204 	bic.w	r2, r2, #4
 80031da:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689a      	ldr	r2, [r3, #8]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	431a      	orrs	r2, r3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	431a      	orrs	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	695b      	ldr	r3, [r3, #20]
 80031f0:	ea42 0103 	orr.w	r1, r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	1e5a      	subs	r2, r3, #1
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	430a      	orrs	r2, r1
 8003200:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003210:	2300      	movs	r3, #0
}
 8003212:	4618      	mov	r0, r3
 8003214:	3710      	adds	r7, #16
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
	...

0800321c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800321c:	b480      	push	{r7}
 800321e:	b087      	sub	sp, #28
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003232:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003234:	7cfb      	ldrb	r3, [r7, #19]
 8003236:	2b01      	cmp	r3, #1
 8003238:	d003      	beq.n	8003242 <HAL_CAN_ConfigFilter+0x26>
 800323a:	7cfb      	ldrb	r3, [r7, #19]
 800323c:	2b02      	cmp	r3, #2
 800323e:	f040 80c7 	bne.w	80033d0 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a69      	ldr	r2, [pc, #420]	; (80033ec <HAL_CAN_ConfigFilter+0x1d0>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d001      	beq.n	8003250 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 800324c:	4b68      	ldr	r3, [pc, #416]	; (80033f0 <HAL_CAN_ConfigFilter+0x1d4>)
 800324e:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003256:	f043 0201 	orr.w	r2, r3, #1
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	4a63      	ldr	r2, [pc, #396]	; (80033f0 <HAL_CAN_ConfigFilter+0x1d4>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d111      	bne.n	800328c <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800326e:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003282:	021b      	lsls	r3, r3, #8
 8003284:	431a      	orrs	r2, r3
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	695b      	ldr	r3, [r3, #20]
 8003290:	f003 031f 	and.w	r3, r3, #31
 8003294:	2201      	movs	r2, #1
 8003296:	fa02 f303 	lsl.w	r3, r2, r3
 800329a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	43db      	mvns	r3, r3
 80032a6:	401a      	ands	r2, r3
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d123      	bne.n	80032fe <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	43db      	mvns	r3, r3
 80032c0:	401a      	ands	r2, r3
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80032d4:	683a      	ldr	r2, [r7, #0]
 80032d6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80032d8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	3248      	adds	r2, #72	; 0x48
 80032de:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80032f2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80032f4:	6979      	ldr	r1, [r7, #20]
 80032f6:	3348      	adds	r3, #72	; 0x48
 80032f8:	00db      	lsls	r3, r3, #3
 80032fa:	440b      	add	r3, r1
 80032fc:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	69db      	ldr	r3, [r3, #28]
 8003302:	2b01      	cmp	r3, #1
 8003304:	d122      	bne.n	800334c <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	431a      	orrs	r2, r3
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003322:	683a      	ldr	r2, [r7, #0]
 8003324:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003326:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	3248      	adds	r2, #72	; 0x48
 800332c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003340:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003342:	6979      	ldr	r1, [r7, #20]
 8003344:	3348      	adds	r3, #72	; 0x48
 8003346:	00db      	lsls	r3, r3, #3
 8003348:	440b      	add	r3, r1
 800334a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	699b      	ldr	r3, [r3, #24]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d109      	bne.n	8003368 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	43db      	mvns	r3, r3
 800335e:	401a      	ands	r2, r3
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003366:	e007      	b.n	8003378 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	431a      	orrs	r2, r3
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d109      	bne.n	8003394 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	43db      	mvns	r3, r3
 800338a:	401a      	ands	r2, r3
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003392:	e007      	b.n	80033a4 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	431a      	orrs	r2, r3
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	6a1b      	ldr	r3, [r3, #32]
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d107      	bne.n	80033bc <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	431a      	orrs	r2, r3
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80033c2:	f023 0201 	bic.w	r2, r3, #1
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80033cc:	2300      	movs	r3, #0
 80033ce:	e006      	b.n	80033de <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
  }
}
 80033de:	4618      	mov	r0, r3
 80033e0:	371c      	adds	r7, #28
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	40003400 	.word	0x40003400
 80033f0:	40006400 	.word	0x40006400

080033f4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003402:	b2db      	uxtb	r3, r3
 8003404:	2b01      	cmp	r3, #1
 8003406:	d12e      	bne.n	8003466 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2202      	movs	r2, #2
 800340c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f022 0201 	bic.w	r2, r2, #1
 800341e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003420:	f7ff faf4 	bl	8002a0c <HAL_GetTick>
 8003424:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003426:	e012      	b.n	800344e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003428:	f7ff faf0 	bl	8002a0c <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	2b0a      	cmp	r3, #10
 8003434:	d90b      	bls.n	800344e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2205      	movs	r2, #5
 8003446:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e012      	b.n	8003474 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f003 0301 	and.w	r3, r3, #1
 8003458:	2b00      	cmp	r3, #0
 800345a:	d1e5      	bne.n	8003428 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003462:	2300      	movs	r3, #0
 8003464:	e006      	b.n	8003474 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
  }
}
 8003474:	4618      	mov	r0, r3
 8003476:	3710      	adds	r7, #16
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800347c:	b480      	push	{r7}
 800347e:	b089      	sub	sp, #36	; 0x24
 8003480:	af00      	add	r7, sp, #0
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	607a      	str	r2, [r7, #4]
 8003488:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003490:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800349a:	7ffb      	ldrb	r3, [r7, #31]
 800349c:	2b01      	cmp	r3, #1
 800349e:	d003      	beq.n	80034a8 <HAL_CAN_AddTxMessage+0x2c>
 80034a0:	7ffb      	ldrb	r3, [r7, #31]
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	f040 80b8 	bne.w	8003618 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d10a      	bne.n	80034c8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d105      	bne.n	80034c8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	f000 80a0 	beq.w	8003608 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	0e1b      	lsrs	r3, r3, #24
 80034cc:	f003 0303 	and.w	r3, r3, #3
 80034d0:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d907      	bls.n	80034e8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034dc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e09e      	b.n	8003626 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80034e8:	2201      	movs	r2, #1
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	409a      	lsls	r2, r3
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d10d      	bne.n	8003516 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003504:	68f9      	ldr	r1, [r7, #12]
 8003506:	6809      	ldr	r1, [r1, #0]
 8003508:	431a      	orrs	r2, r3
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	3318      	adds	r3, #24
 800350e:	011b      	lsls	r3, r3, #4
 8003510:	440b      	add	r3, r1
 8003512:	601a      	str	r2, [r3, #0]
 8003514:	e00f      	b.n	8003536 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003520:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003526:	68f9      	ldr	r1, [r7, #12]
 8003528:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800352a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	3318      	adds	r3, #24
 8003530:	011b      	lsls	r3, r3, #4
 8003532:	440b      	add	r3, r1
 8003534:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6819      	ldr	r1, [r3, #0]
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	691a      	ldr	r2, [r3, #16]
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	3318      	adds	r3, #24
 8003542:	011b      	lsls	r3, r3, #4
 8003544:	440b      	add	r3, r1
 8003546:	3304      	adds	r3, #4
 8003548:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	7d1b      	ldrb	r3, [r3, #20]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d111      	bne.n	8003576 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	3318      	adds	r3, #24
 800355a:	011b      	lsls	r3, r3, #4
 800355c:	4413      	add	r3, r2
 800355e:	3304      	adds	r3, #4
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	6811      	ldr	r1, [r2, #0]
 8003566:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	3318      	adds	r3, #24
 800356e:	011b      	lsls	r3, r3, #4
 8003570:	440b      	add	r3, r1
 8003572:	3304      	adds	r3, #4
 8003574:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	3307      	adds	r3, #7
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	061a      	lsls	r2, r3, #24
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	3306      	adds	r3, #6
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	041b      	lsls	r3, r3, #16
 8003586:	431a      	orrs	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	3305      	adds	r3, #5
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	021b      	lsls	r3, r3, #8
 8003590:	4313      	orrs	r3, r2
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	3204      	adds	r2, #4
 8003596:	7812      	ldrb	r2, [r2, #0]
 8003598:	4610      	mov	r0, r2
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	6811      	ldr	r1, [r2, #0]
 800359e:	ea43 0200 	orr.w	r2, r3, r0
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	011b      	lsls	r3, r3, #4
 80035a6:	440b      	add	r3, r1
 80035a8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80035ac:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	3303      	adds	r3, #3
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	061a      	lsls	r2, r3, #24
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	3302      	adds	r3, #2
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	041b      	lsls	r3, r3, #16
 80035be:	431a      	orrs	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	3301      	adds	r3, #1
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	021b      	lsls	r3, r3, #8
 80035c8:	4313      	orrs	r3, r2
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	7812      	ldrb	r2, [r2, #0]
 80035ce:	4610      	mov	r0, r2
 80035d0:	68fa      	ldr	r2, [r7, #12]
 80035d2:	6811      	ldr	r1, [r2, #0]
 80035d4:	ea43 0200 	orr.w	r2, r3, r0
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	011b      	lsls	r3, r3, #4
 80035dc:	440b      	add	r3, r1
 80035de:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80035e2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	3318      	adds	r3, #24
 80035ec:	011b      	lsls	r3, r3, #4
 80035ee:	4413      	add	r3, r2
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68fa      	ldr	r2, [r7, #12]
 80035f4:	6811      	ldr	r1, [r2, #0]
 80035f6:	f043 0201 	orr.w	r2, r3, #1
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	3318      	adds	r3, #24
 80035fe:	011b      	lsls	r3, r3, #4
 8003600:	440b      	add	r3, r1
 8003602:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003604:	2300      	movs	r3, #0
 8003606:	e00e      	b.n	8003626 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e006      	b.n	8003626 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
  }
}
 8003626:	4618      	mov	r0, r3
 8003628:	3724      	adds	r7, #36	; 0x24
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr

08003632 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003632:	b480      	push	{r7}
 8003634:	b085      	sub	sp, #20
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
 800363a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003642:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003644:	7bfb      	ldrb	r3, [r7, #15]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d002      	beq.n	8003650 <HAL_CAN_ActivateNotification+0x1e>
 800364a:	7bfb      	ldrb	r3, [r7, #15]
 800364c:	2b02      	cmp	r3, #2
 800364e:	d109      	bne.n	8003664 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	6959      	ldr	r1, [r3, #20]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	683a      	ldr	r2, [r7, #0]
 800365c:	430a      	orrs	r2, r1
 800365e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003660:	2300      	movs	r3, #0
 8003662:	e006      	b.n	8003672 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003668:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
  }
}
 8003672:	4618      	mov	r0, r3
 8003674:	3714      	adds	r7, #20
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
	...

08003680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f003 0307 	and.w	r3, r3, #7
 800368e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003690:	4b0b      	ldr	r3, [pc, #44]	; (80036c0 <__NVIC_SetPriorityGrouping+0x40>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003696:	68ba      	ldr	r2, [r7, #8]
 8003698:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800369c:	4013      	ands	r3, r2
 800369e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80036a8:	4b06      	ldr	r3, [pc, #24]	; (80036c4 <__NVIC_SetPriorityGrouping+0x44>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036ae:	4a04      	ldr	r2, [pc, #16]	; (80036c0 <__NVIC_SetPriorityGrouping+0x40>)
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	60d3      	str	r3, [r2, #12]
}
 80036b4:	bf00      	nop
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	e000ed00 	.word	0xe000ed00
 80036c4:	05fa0000 	.word	0x05fa0000

080036c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036c8:	b480      	push	{r7}
 80036ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036cc:	4b04      	ldr	r3, [pc, #16]	; (80036e0 <__NVIC_GetPriorityGrouping+0x18>)
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	0a1b      	lsrs	r3, r3, #8
 80036d2:	f003 0307 	and.w	r3, r3, #7
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr
 80036e0:	e000ed00 	.word	0xe000ed00

080036e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	4603      	mov	r3, r0
 80036ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	db0b      	blt.n	800370e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036f6:	79fb      	ldrb	r3, [r7, #7]
 80036f8:	f003 021f 	and.w	r2, r3, #31
 80036fc:	4907      	ldr	r1, [pc, #28]	; (800371c <__NVIC_EnableIRQ+0x38>)
 80036fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003702:	095b      	lsrs	r3, r3, #5
 8003704:	2001      	movs	r0, #1
 8003706:	fa00 f202 	lsl.w	r2, r0, r2
 800370a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800370e:	bf00      	nop
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	e000e100 	.word	0xe000e100

08003720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	4603      	mov	r3, r0
 8003728:	6039      	str	r1, [r7, #0]
 800372a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800372c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003730:	2b00      	cmp	r3, #0
 8003732:	db0a      	blt.n	800374a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	b2da      	uxtb	r2, r3
 8003738:	490c      	ldr	r1, [pc, #48]	; (800376c <__NVIC_SetPriority+0x4c>)
 800373a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800373e:	0112      	lsls	r2, r2, #4
 8003740:	b2d2      	uxtb	r2, r2
 8003742:	440b      	add	r3, r1
 8003744:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003748:	e00a      	b.n	8003760 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	b2da      	uxtb	r2, r3
 800374e:	4908      	ldr	r1, [pc, #32]	; (8003770 <__NVIC_SetPriority+0x50>)
 8003750:	79fb      	ldrb	r3, [r7, #7]
 8003752:	f003 030f 	and.w	r3, r3, #15
 8003756:	3b04      	subs	r3, #4
 8003758:	0112      	lsls	r2, r2, #4
 800375a:	b2d2      	uxtb	r2, r2
 800375c:	440b      	add	r3, r1
 800375e:	761a      	strb	r2, [r3, #24]
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr
 800376c:	e000e100 	.word	0xe000e100
 8003770:	e000ed00 	.word	0xe000ed00

08003774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003774:	b480      	push	{r7}
 8003776:	b089      	sub	sp, #36	; 0x24
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f003 0307 	and.w	r3, r3, #7
 8003786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	f1c3 0307 	rsb	r3, r3, #7
 800378e:	2b04      	cmp	r3, #4
 8003790:	bf28      	it	cs
 8003792:	2304      	movcs	r3, #4
 8003794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	3304      	adds	r3, #4
 800379a:	2b06      	cmp	r3, #6
 800379c:	d902      	bls.n	80037a4 <NVIC_EncodePriority+0x30>
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	3b03      	subs	r3, #3
 80037a2:	e000      	b.n	80037a6 <NVIC_EncodePriority+0x32>
 80037a4:	2300      	movs	r3, #0
 80037a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037a8:	f04f 32ff 	mov.w	r2, #4294967295
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	43da      	mvns	r2, r3
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	401a      	ands	r2, r3
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037bc:	f04f 31ff 	mov.w	r1, #4294967295
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	fa01 f303 	lsl.w	r3, r1, r3
 80037c6:	43d9      	mvns	r1, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037cc:	4313      	orrs	r3, r2
         );
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3724      	adds	r7, #36	; 0x24
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
	...

080037dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	3b01      	subs	r3, #1
 80037e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037ec:	d301      	bcc.n	80037f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037ee:	2301      	movs	r3, #1
 80037f0:	e00f      	b.n	8003812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037f2:	4a0a      	ldr	r2, [pc, #40]	; (800381c <SysTick_Config+0x40>)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3b01      	subs	r3, #1
 80037f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037fa:	210f      	movs	r1, #15
 80037fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003800:	f7ff ff8e 	bl	8003720 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003804:	4b05      	ldr	r3, [pc, #20]	; (800381c <SysTick_Config+0x40>)
 8003806:	2200      	movs	r2, #0
 8003808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800380a:	4b04      	ldr	r3, [pc, #16]	; (800381c <SysTick_Config+0x40>)
 800380c:	2207      	movs	r2, #7
 800380e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3708      	adds	r7, #8
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	e000e010 	.word	0xe000e010

08003820 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f7ff ff29 	bl	8003680 <__NVIC_SetPriorityGrouping>
}
 800382e:	bf00      	nop
 8003830:	3708      	adds	r7, #8
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003836:	b580      	push	{r7, lr}
 8003838:	b086      	sub	sp, #24
 800383a:	af00      	add	r7, sp, #0
 800383c:	4603      	mov	r3, r0
 800383e:	60b9      	str	r1, [r7, #8]
 8003840:	607a      	str	r2, [r7, #4]
 8003842:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003844:	2300      	movs	r3, #0
 8003846:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003848:	f7ff ff3e 	bl	80036c8 <__NVIC_GetPriorityGrouping>
 800384c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	68b9      	ldr	r1, [r7, #8]
 8003852:	6978      	ldr	r0, [r7, #20]
 8003854:	f7ff ff8e 	bl	8003774 <NVIC_EncodePriority>
 8003858:	4602      	mov	r2, r0
 800385a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800385e:	4611      	mov	r1, r2
 8003860:	4618      	mov	r0, r3
 8003862:	f7ff ff5d 	bl	8003720 <__NVIC_SetPriority>
}
 8003866:	bf00      	nop
 8003868:	3718      	adds	r7, #24
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}

0800386e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800386e:	b580      	push	{r7, lr}
 8003870:	b082      	sub	sp, #8
 8003872:	af00      	add	r7, sp, #0
 8003874:	4603      	mov	r3, r0
 8003876:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800387c:	4618      	mov	r0, r3
 800387e:	f7ff ff31 	bl	80036e4 <__NVIC_EnableIRQ>
}
 8003882:	bf00      	nop
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}

0800388a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800388a:	b580      	push	{r7, lr}
 800388c:	b082      	sub	sp, #8
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f7ff ffa2 	bl	80037dc <SysTick_Config>
 8003898:	4603      	mov	r3, r0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b089      	sub	sp, #36	; 0x24
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80038ae:	2300      	movs	r3, #0
 80038b0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80038b2:	2300      	movs	r3, #0
 80038b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80038b6:	2300      	movs	r3, #0
 80038b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80038ba:	2300      	movs	r3, #0
 80038bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80038be:	2300      	movs	r3, #0
 80038c0:	61fb      	str	r3, [r7, #28]
 80038c2:	e175      	b.n	8003bb0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80038c4:	2201      	movs	r2, #1
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	fa02 f303 	lsl.w	r3, r2, r3
 80038cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	4013      	ands	r3, r2
 80038d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	429a      	cmp	r2, r3
 80038de:	f040 8164 	bne.w	8003baa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f003 0303 	and.w	r3, r3, #3
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d005      	beq.n	80038fa <HAL_GPIO_Init+0x56>
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f003 0303 	and.w	r3, r3, #3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d130      	bne.n	800395c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	2203      	movs	r2, #3
 8003906:	fa02 f303 	lsl.w	r3, r2, r3
 800390a:	43db      	mvns	r3, r3
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	4013      	ands	r3, r2
 8003910:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	68da      	ldr	r2, [r3, #12]
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	005b      	lsls	r3, r3, #1
 800391a:	fa02 f303 	lsl.w	r3, r2, r3
 800391e:	69ba      	ldr	r2, [r7, #24]
 8003920:	4313      	orrs	r3, r2
 8003922:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003930:	2201      	movs	r2, #1
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	fa02 f303 	lsl.w	r3, r2, r3
 8003938:	43db      	mvns	r3, r3
 800393a:	69ba      	ldr	r2, [r7, #24]
 800393c:	4013      	ands	r3, r2
 800393e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	091b      	lsrs	r3, r3, #4
 8003946:	f003 0201 	and.w	r2, r3, #1
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	fa02 f303 	lsl.w	r3, r2, r3
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	4313      	orrs	r3, r2
 8003954:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	69ba      	ldr	r2, [r7, #24]
 800395a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f003 0303 	and.w	r3, r3, #3
 8003964:	2b03      	cmp	r3, #3
 8003966:	d017      	beq.n	8003998 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	2203      	movs	r2, #3
 8003974:	fa02 f303 	lsl.w	r3, r2, r3
 8003978:	43db      	mvns	r3, r3
 800397a:	69ba      	ldr	r2, [r7, #24]
 800397c:	4013      	ands	r3, r2
 800397e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	689a      	ldr	r2, [r3, #8]
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	005b      	lsls	r3, r3, #1
 8003988:	fa02 f303 	lsl.w	r3, r2, r3
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	4313      	orrs	r3, r2
 8003990:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f003 0303 	and.w	r3, r3, #3
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d123      	bne.n	80039ec <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	08da      	lsrs	r2, r3, #3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	3208      	adds	r2, #8
 80039ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	f003 0307 	and.w	r3, r3, #7
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	220f      	movs	r2, #15
 80039bc:	fa02 f303 	lsl.w	r3, r2, r3
 80039c0:	43db      	mvns	r3, r3
 80039c2:	69ba      	ldr	r2, [r7, #24]
 80039c4:	4013      	ands	r3, r2
 80039c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	691a      	ldr	r2, [r3, #16]
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	f003 0307 	and.w	r3, r3, #7
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	fa02 f303 	lsl.w	r3, r2, r3
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	4313      	orrs	r3, r2
 80039dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	08da      	lsrs	r2, r3, #3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	3208      	adds	r2, #8
 80039e6:	69b9      	ldr	r1, [r7, #24]
 80039e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	2203      	movs	r2, #3
 80039f8:	fa02 f303 	lsl.w	r3, r2, r3
 80039fc:	43db      	mvns	r3, r3
 80039fe:	69ba      	ldr	r2, [r7, #24]
 8003a00:	4013      	ands	r3, r2
 8003a02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f003 0203 	and.w	r2, r3, #3
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	005b      	lsls	r3, r3, #1
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	69ba      	ldr	r2, [r7, #24]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	f000 80be 	beq.w	8003baa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a2e:	4b66      	ldr	r3, [pc, #408]	; (8003bc8 <HAL_GPIO_Init+0x324>)
 8003a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a32:	4a65      	ldr	r2, [pc, #404]	; (8003bc8 <HAL_GPIO_Init+0x324>)
 8003a34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a38:	6453      	str	r3, [r2, #68]	; 0x44
 8003a3a:	4b63      	ldr	r3, [pc, #396]	; (8003bc8 <HAL_GPIO_Init+0x324>)
 8003a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a42:	60fb      	str	r3, [r7, #12]
 8003a44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003a46:	4a61      	ldr	r2, [pc, #388]	; (8003bcc <HAL_GPIO_Init+0x328>)
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	089b      	lsrs	r3, r3, #2
 8003a4c:	3302      	adds	r3, #2
 8003a4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	f003 0303 	and.w	r3, r3, #3
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	220f      	movs	r2, #15
 8003a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a62:	43db      	mvns	r3, r3
 8003a64:	69ba      	ldr	r2, [r7, #24]
 8003a66:	4013      	ands	r3, r2
 8003a68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a58      	ldr	r2, [pc, #352]	; (8003bd0 <HAL_GPIO_Init+0x32c>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d037      	beq.n	8003ae2 <HAL_GPIO_Init+0x23e>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a57      	ldr	r2, [pc, #348]	; (8003bd4 <HAL_GPIO_Init+0x330>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d031      	beq.n	8003ade <HAL_GPIO_Init+0x23a>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a56      	ldr	r2, [pc, #344]	; (8003bd8 <HAL_GPIO_Init+0x334>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d02b      	beq.n	8003ada <HAL_GPIO_Init+0x236>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a55      	ldr	r2, [pc, #340]	; (8003bdc <HAL_GPIO_Init+0x338>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d025      	beq.n	8003ad6 <HAL_GPIO_Init+0x232>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a54      	ldr	r2, [pc, #336]	; (8003be0 <HAL_GPIO_Init+0x33c>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d01f      	beq.n	8003ad2 <HAL_GPIO_Init+0x22e>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a53      	ldr	r2, [pc, #332]	; (8003be4 <HAL_GPIO_Init+0x340>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d019      	beq.n	8003ace <HAL_GPIO_Init+0x22a>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a52      	ldr	r2, [pc, #328]	; (8003be8 <HAL_GPIO_Init+0x344>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d013      	beq.n	8003aca <HAL_GPIO_Init+0x226>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a51      	ldr	r2, [pc, #324]	; (8003bec <HAL_GPIO_Init+0x348>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d00d      	beq.n	8003ac6 <HAL_GPIO_Init+0x222>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a50      	ldr	r2, [pc, #320]	; (8003bf0 <HAL_GPIO_Init+0x34c>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d007      	beq.n	8003ac2 <HAL_GPIO_Init+0x21e>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a4f      	ldr	r2, [pc, #316]	; (8003bf4 <HAL_GPIO_Init+0x350>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d101      	bne.n	8003abe <HAL_GPIO_Init+0x21a>
 8003aba:	2309      	movs	r3, #9
 8003abc:	e012      	b.n	8003ae4 <HAL_GPIO_Init+0x240>
 8003abe:	230a      	movs	r3, #10
 8003ac0:	e010      	b.n	8003ae4 <HAL_GPIO_Init+0x240>
 8003ac2:	2308      	movs	r3, #8
 8003ac4:	e00e      	b.n	8003ae4 <HAL_GPIO_Init+0x240>
 8003ac6:	2307      	movs	r3, #7
 8003ac8:	e00c      	b.n	8003ae4 <HAL_GPIO_Init+0x240>
 8003aca:	2306      	movs	r3, #6
 8003acc:	e00a      	b.n	8003ae4 <HAL_GPIO_Init+0x240>
 8003ace:	2305      	movs	r3, #5
 8003ad0:	e008      	b.n	8003ae4 <HAL_GPIO_Init+0x240>
 8003ad2:	2304      	movs	r3, #4
 8003ad4:	e006      	b.n	8003ae4 <HAL_GPIO_Init+0x240>
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e004      	b.n	8003ae4 <HAL_GPIO_Init+0x240>
 8003ada:	2302      	movs	r3, #2
 8003adc:	e002      	b.n	8003ae4 <HAL_GPIO_Init+0x240>
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e000      	b.n	8003ae4 <HAL_GPIO_Init+0x240>
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	69fa      	ldr	r2, [r7, #28]
 8003ae6:	f002 0203 	and.w	r2, r2, #3
 8003aea:	0092      	lsls	r2, r2, #2
 8003aec:	4093      	lsls	r3, r2
 8003aee:	69ba      	ldr	r2, [r7, #24]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003af4:	4935      	ldr	r1, [pc, #212]	; (8003bcc <HAL_GPIO_Init+0x328>)
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	089b      	lsrs	r3, r3, #2
 8003afa:	3302      	adds	r3, #2
 8003afc:	69ba      	ldr	r2, [r7, #24]
 8003afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b02:	4b3d      	ldr	r3, [pc, #244]	; (8003bf8 <HAL_GPIO_Init+0x354>)
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	43db      	mvns	r3, r3
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	4013      	ands	r3, r2
 8003b10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d003      	beq.n	8003b26 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003b1e:	69ba      	ldr	r2, [r7, #24]
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b26:	4a34      	ldr	r2, [pc, #208]	; (8003bf8 <HAL_GPIO_Init+0x354>)
 8003b28:	69bb      	ldr	r3, [r7, #24]
 8003b2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b2c:	4b32      	ldr	r3, [pc, #200]	; (8003bf8 <HAL_GPIO_Init+0x354>)
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	43db      	mvns	r3, r3
 8003b36:	69ba      	ldr	r2, [r7, #24]
 8003b38:	4013      	ands	r3, r2
 8003b3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d003      	beq.n	8003b50 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003b48:	69ba      	ldr	r2, [r7, #24]
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b50:	4a29      	ldr	r2, [pc, #164]	; (8003bf8 <HAL_GPIO_Init+0x354>)
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b56:	4b28      	ldr	r3, [pc, #160]	; (8003bf8 <HAL_GPIO_Init+0x354>)
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	43db      	mvns	r3, r3
 8003b60:	69ba      	ldr	r2, [r7, #24]
 8003b62:	4013      	ands	r3, r2
 8003b64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d003      	beq.n	8003b7a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003b72:	69ba      	ldr	r2, [r7, #24]
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b7a:	4a1f      	ldr	r2, [pc, #124]	; (8003bf8 <HAL_GPIO_Init+0x354>)
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b80:	4b1d      	ldr	r3, [pc, #116]	; (8003bf8 <HAL_GPIO_Init+0x354>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	43db      	mvns	r3, r3
 8003b8a:	69ba      	ldr	r2, [r7, #24]
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d003      	beq.n	8003ba4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003b9c:	69ba      	ldr	r2, [r7, #24]
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ba4:	4a14      	ldr	r2, [pc, #80]	; (8003bf8 <HAL_GPIO_Init+0x354>)
 8003ba6:	69bb      	ldr	r3, [r7, #24]
 8003ba8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	3301      	adds	r3, #1
 8003bae:	61fb      	str	r3, [r7, #28]
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	2b0f      	cmp	r3, #15
 8003bb4:	f67f ae86 	bls.w	80038c4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003bb8:	bf00      	nop
 8003bba:	bf00      	nop
 8003bbc:	3724      	adds	r7, #36	; 0x24
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	40023800 	.word	0x40023800
 8003bcc:	40013800 	.word	0x40013800
 8003bd0:	40020000 	.word	0x40020000
 8003bd4:	40020400 	.word	0x40020400
 8003bd8:	40020800 	.word	0x40020800
 8003bdc:	40020c00 	.word	0x40020c00
 8003be0:	40021000 	.word	0x40021000
 8003be4:	40021400 	.word	0x40021400
 8003be8:	40021800 	.word	0x40021800
 8003bec:	40021c00 	.word	0x40021c00
 8003bf0:	40022000 	.word	0x40022000
 8003bf4:	40022400 	.word	0x40022400
 8003bf8:	40013c00 	.word	0x40013c00

08003bfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b085      	sub	sp, #20
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	460b      	mov	r3, r1
 8003c06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	691a      	ldr	r2, [r3, #16]
 8003c0c:	887b      	ldrh	r3, [r7, #2]
 8003c0e:	4013      	ands	r3, r2
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d002      	beq.n	8003c1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c14:	2301      	movs	r3, #1
 8003c16:	73fb      	strb	r3, [r7, #15]
 8003c18:	e001      	b.n	8003c1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3714      	adds	r7, #20
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	460b      	mov	r3, r1
 8003c36:	807b      	strh	r3, [r7, #2]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c3c:	787b      	ldrb	r3, [r7, #1]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d003      	beq.n	8003c4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c42:	887a      	ldrh	r2, [r7, #2]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003c48:	e003      	b.n	8003c52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003c4a:	887b      	ldrh	r3, [r7, #2]
 8003c4c:	041a      	lsls	r2, r3, #16
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	619a      	str	r2, [r3, #24]
}
 8003c52:	bf00      	nop
 8003c54:	370c      	adds	r7, #12
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
	...

08003c60 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003c66:	2300      	movs	r3, #0
 8003c68:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003c6a:	4b23      	ldr	r3, [pc, #140]	; (8003cf8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6e:	4a22      	ldr	r2, [pc, #136]	; (8003cf8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003c70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c74:	6413      	str	r3, [r2, #64]	; 0x40
 8003c76:	4b20      	ldr	r3, [pc, #128]	; (8003cf8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c7e:	603b      	str	r3, [r7, #0]
 8003c80:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003c82:	4b1e      	ldr	r3, [pc, #120]	; (8003cfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a1d      	ldr	r2, [pc, #116]	; (8003cfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c8c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c8e:	f7fe febd 	bl	8002a0c <HAL_GetTick>
 8003c92:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003c94:	e009      	b.n	8003caa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003c96:	f7fe feb9 	bl	8002a0c <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ca4:	d901      	bls.n	8003caa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e022      	b.n	8003cf0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003caa:	4b14      	ldr	r3, [pc, #80]	; (8003cfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cb6:	d1ee      	bne.n	8003c96 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003cb8:	4b10      	ldr	r3, [pc, #64]	; (8003cfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a0f      	ldr	r2, [pc, #60]	; (8003cfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cbe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cc2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cc4:	f7fe fea2 	bl	8002a0c <HAL_GetTick>
 8003cc8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003cca:	e009      	b.n	8003ce0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003ccc:	f7fe fe9e 	bl	8002a0c <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cda:	d901      	bls.n	8003ce0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e007      	b.n	8003cf0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003ce0:	4b06      	ldr	r3, [pc, #24]	; (8003cfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ce8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003cec:	d1ee      	bne.n	8003ccc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3708      	adds	r7, #8
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	40023800 	.word	0x40023800
 8003cfc:	40007000 	.word	0x40007000

08003d00 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b086      	sub	sp, #24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d101      	bne.n	8003d16 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e29b      	b.n	800424e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0301 	and.w	r3, r3, #1
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	f000 8087 	beq.w	8003e32 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d24:	4b96      	ldr	r3, [pc, #600]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f003 030c 	and.w	r3, r3, #12
 8003d2c:	2b04      	cmp	r3, #4
 8003d2e:	d00c      	beq.n	8003d4a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d30:	4b93      	ldr	r3, [pc, #588]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f003 030c 	and.w	r3, r3, #12
 8003d38:	2b08      	cmp	r3, #8
 8003d3a:	d112      	bne.n	8003d62 <HAL_RCC_OscConfig+0x62>
 8003d3c:	4b90      	ldr	r3, [pc, #576]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d48:	d10b      	bne.n	8003d62 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d4a:	4b8d      	ldr	r3, [pc, #564]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d06c      	beq.n	8003e30 <HAL_RCC_OscConfig+0x130>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d168      	bne.n	8003e30 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e275      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d6a:	d106      	bne.n	8003d7a <HAL_RCC_OscConfig+0x7a>
 8003d6c:	4b84      	ldr	r3, [pc, #528]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a83      	ldr	r2, [pc, #524]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003d72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d76:	6013      	str	r3, [r2, #0]
 8003d78:	e02e      	b.n	8003dd8 <HAL_RCC_OscConfig+0xd8>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d10c      	bne.n	8003d9c <HAL_RCC_OscConfig+0x9c>
 8003d82:	4b7f      	ldr	r3, [pc, #508]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a7e      	ldr	r2, [pc, #504]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003d88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d8c:	6013      	str	r3, [r2, #0]
 8003d8e:	4b7c      	ldr	r3, [pc, #496]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a7b      	ldr	r2, [pc, #492]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003d94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d98:	6013      	str	r3, [r2, #0]
 8003d9a:	e01d      	b.n	8003dd8 <HAL_RCC_OscConfig+0xd8>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003da4:	d10c      	bne.n	8003dc0 <HAL_RCC_OscConfig+0xc0>
 8003da6:	4b76      	ldr	r3, [pc, #472]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a75      	ldr	r2, [pc, #468]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003dac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003db0:	6013      	str	r3, [r2, #0]
 8003db2:	4b73      	ldr	r3, [pc, #460]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a72      	ldr	r2, [pc, #456]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003db8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dbc:	6013      	str	r3, [r2, #0]
 8003dbe:	e00b      	b.n	8003dd8 <HAL_RCC_OscConfig+0xd8>
 8003dc0:	4b6f      	ldr	r3, [pc, #444]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a6e      	ldr	r2, [pc, #440]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003dc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dca:	6013      	str	r3, [r2, #0]
 8003dcc:	4b6c      	ldr	r3, [pc, #432]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a6b      	ldr	r2, [pc, #428]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003dd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d013      	beq.n	8003e08 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de0:	f7fe fe14 	bl	8002a0c <HAL_GetTick>
 8003de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003de6:	e008      	b.n	8003dfa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003de8:	f7fe fe10 	bl	8002a0c <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	2b64      	cmp	r3, #100	; 0x64
 8003df4:	d901      	bls.n	8003dfa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	e229      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dfa:	4b61      	ldr	r3, [pc, #388]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d0f0      	beq.n	8003de8 <HAL_RCC_OscConfig+0xe8>
 8003e06:	e014      	b.n	8003e32 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e08:	f7fe fe00 	bl	8002a0c <HAL_GetTick>
 8003e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e0e:	e008      	b.n	8003e22 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e10:	f7fe fdfc 	bl	8002a0c <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	2b64      	cmp	r3, #100	; 0x64
 8003e1c:	d901      	bls.n	8003e22 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e215      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e22:	4b57      	ldr	r3, [pc, #348]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1f0      	bne.n	8003e10 <HAL_RCC_OscConfig+0x110>
 8003e2e:	e000      	b.n	8003e32 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0302 	and.w	r3, r3, #2
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d069      	beq.n	8003f12 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e3e:	4b50      	ldr	r3, [pc, #320]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f003 030c 	and.w	r3, r3, #12
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00b      	beq.n	8003e62 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e4a:	4b4d      	ldr	r3, [pc, #308]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	f003 030c 	and.w	r3, r3, #12
 8003e52:	2b08      	cmp	r3, #8
 8003e54:	d11c      	bne.n	8003e90 <HAL_RCC_OscConfig+0x190>
 8003e56:	4b4a      	ldr	r3, [pc, #296]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d116      	bne.n	8003e90 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e62:	4b47      	ldr	r3, [pc, #284]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d005      	beq.n	8003e7a <HAL_RCC_OscConfig+0x17a>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d001      	beq.n	8003e7a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e1e9      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e7a:	4b41      	ldr	r3, [pc, #260]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	00db      	lsls	r3, r3, #3
 8003e88:	493d      	ldr	r1, [pc, #244]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e8e:	e040      	b.n	8003f12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d023      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e98:	4b39      	ldr	r3, [pc, #228]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a38      	ldr	r2, [pc, #224]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003e9e:	f043 0301 	orr.w	r3, r3, #1
 8003ea2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea4:	f7fe fdb2 	bl	8002a0c <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eac:	f7fe fdae 	bl	8002a0c <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e1c7      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ebe:	4b30      	ldr	r3, [pc, #192]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d0f0      	beq.n	8003eac <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eca:	4b2d      	ldr	r3, [pc, #180]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	00db      	lsls	r3, r3, #3
 8003ed8:	4929      	ldr	r1, [pc, #164]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	600b      	str	r3, [r1, #0]
 8003ede:	e018      	b.n	8003f12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ee0:	4b27      	ldr	r3, [pc, #156]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a26      	ldr	r2, [pc, #152]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003ee6:	f023 0301 	bic.w	r3, r3, #1
 8003eea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eec:	f7fe fd8e 	bl	8002a0c <HAL_GetTick>
 8003ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ef2:	e008      	b.n	8003f06 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ef4:	f7fe fd8a 	bl	8002a0c <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	2b02      	cmp	r3, #2
 8003f00:	d901      	bls.n	8003f06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e1a3      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f06:	4b1e      	ldr	r3, [pc, #120]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d1f0      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0308 	and.w	r3, r3, #8
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d038      	beq.n	8003f90 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d019      	beq.n	8003f5a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f26:	4b16      	ldr	r3, [pc, #88]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003f28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f2a:	4a15      	ldr	r2, [pc, #84]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003f2c:	f043 0301 	orr.w	r3, r3, #1
 8003f30:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f32:	f7fe fd6b 	bl	8002a0c <HAL_GetTick>
 8003f36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f38:	e008      	b.n	8003f4c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f3a:	f7fe fd67 	bl	8002a0c <HAL_GetTick>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	2b02      	cmp	r3, #2
 8003f46:	d901      	bls.n	8003f4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e180      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f4c:	4b0c      	ldr	r3, [pc, #48]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003f4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f50:	f003 0302 	and.w	r3, r3, #2
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d0f0      	beq.n	8003f3a <HAL_RCC_OscConfig+0x23a>
 8003f58:	e01a      	b.n	8003f90 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f5a:	4b09      	ldr	r3, [pc, #36]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003f5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f5e:	4a08      	ldr	r2, [pc, #32]	; (8003f80 <HAL_RCC_OscConfig+0x280>)
 8003f60:	f023 0301 	bic.w	r3, r3, #1
 8003f64:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f66:	f7fe fd51 	bl	8002a0c <HAL_GetTick>
 8003f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f6c:	e00a      	b.n	8003f84 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f6e:	f7fe fd4d 	bl	8002a0c <HAL_GetTick>
 8003f72:	4602      	mov	r2, r0
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d903      	bls.n	8003f84 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e166      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
 8003f80:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f84:	4b92      	ldr	r3, [pc, #584]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8003f86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f88:	f003 0302 	and.w	r3, r3, #2
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1ee      	bne.n	8003f6e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0304 	and.w	r3, r3, #4
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 80a4 	beq.w	80040e6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f9e:	4b8c      	ldr	r3, [pc, #560]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8003fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d10d      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003faa:	4b89      	ldr	r3, [pc, #548]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	4a88      	ldr	r2, [pc, #544]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8003fb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fb4:	6413      	str	r3, [r2, #64]	; 0x40
 8003fb6:	4b86      	ldr	r3, [pc, #536]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fbe:	60bb      	str	r3, [r7, #8]
 8003fc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fc6:	4b83      	ldr	r3, [pc, #524]	; (80041d4 <HAL_RCC_OscConfig+0x4d4>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d118      	bne.n	8004004 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003fd2:	4b80      	ldr	r3, [pc, #512]	; (80041d4 <HAL_RCC_OscConfig+0x4d4>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a7f      	ldr	r2, [pc, #508]	; (80041d4 <HAL_RCC_OscConfig+0x4d4>)
 8003fd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fde:	f7fe fd15 	bl	8002a0c <HAL_GetTick>
 8003fe2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fe4:	e008      	b.n	8003ff8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fe6:	f7fe fd11 	bl	8002a0c <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	2b64      	cmp	r3, #100	; 0x64
 8003ff2:	d901      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e12a      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ff8:	4b76      	ldr	r3, [pc, #472]	; (80041d4 <HAL_RCC_OscConfig+0x4d4>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004000:	2b00      	cmp	r3, #0
 8004002:	d0f0      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d106      	bne.n	800401a <HAL_RCC_OscConfig+0x31a>
 800400c:	4b70      	ldr	r3, [pc, #448]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 800400e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004010:	4a6f      	ldr	r2, [pc, #444]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8004012:	f043 0301 	orr.w	r3, r3, #1
 8004016:	6713      	str	r3, [r2, #112]	; 0x70
 8004018:	e02d      	b.n	8004076 <HAL_RCC_OscConfig+0x376>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d10c      	bne.n	800403c <HAL_RCC_OscConfig+0x33c>
 8004022:	4b6b      	ldr	r3, [pc, #428]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8004024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004026:	4a6a      	ldr	r2, [pc, #424]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8004028:	f023 0301 	bic.w	r3, r3, #1
 800402c:	6713      	str	r3, [r2, #112]	; 0x70
 800402e:	4b68      	ldr	r3, [pc, #416]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8004030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004032:	4a67      	ldr	r2, [pc, #412]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8004034:	f023 0304 	bic.w	r3, r3, #4
 8004038:	6713      	str	r3, [r2, #112]	; 0x70
 800403a:	e01c      	b.n	8004076 <HAL_RCC_OscConfig+0x376>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	2b05      	cmp	r3, #5
 8004042:	d10c      	bne.n	800405e <HAL_RCC_OscConfig+0x35e>
 8004044:	4b62      	ldr	r3, [pc, #392]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8004046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004048:	4a61      	ldr	r2, [pc, #388]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 800404a:	f043 0304 	orr.w	r3, r3, #4
 800404e:	6713      	str	r3, [r2, #112]	; 0x70
 8004050:	4b5f      	ldr	r3, [pc, #380]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8004052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004054:	4a5e      	ldr	r2, [pc, #376]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8004056:	f043 0301 	orr.w	r3, r3, #1
 800405a:	6713      	str	r3, [r2, #112]	; 0x70
 800405c:	e00b      	b.n	8004076 <HAL_RCC_OscConfig+0x376>
 800405e:	4b5c      	ldr	r3, [pc, #368]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8004060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004062:	4a5b      	ldr	r2, [pc, #364]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8004064:	f023 0301 	bic.w	r3, r3, #1
 8004068:	6713      	str	r3, [r2, #112]	; 0x70
 800406a:	4b59      	ldr	r3, [pc, #356]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 800406c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800406e:	4a58      	ldr	r2, [pc, #352]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8004070:	f023 0304 	bic.w	r3, r3, #4
 8004074:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d015      	beq.n	80040aa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800407e:	f7fe fcc5 	bl	8002a0c <HAL_GetTick>
 8004082:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004084:	e00a      	b.n	800409c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004086:	f7fe fcc1 	bl	8002a0c <HAL_GetTick>
 800408a:	4602      	mov	r2, r0
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	f241 3288 	movw	r2, #5000	; 0x1388
 8004094:	4293      	cmp	r3, r2
 8004096:	d901      	bls.n	800409c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e0d8      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800409c:	4b4c      	ldr	r3, [pc, #304]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 800409e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0ee      	beq.n	8004086 <HAL_RCC_OscConfig+0x386>
 80040a8:	e014      	b.n	80040d4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040aa:	f7fe fcaf 	bl	8002a0c <HAL_GetTick>
 80040ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040b0:	e00a      	b.n	80040c8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040b2:	f7fe fcab 	bl	8002a0c <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d901      	bls.n	80040c8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80040c4:	2303      	movs	r3, #3
 80040c6:	e0c2      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040c8:	4b41      	ldr	r3, [pc, #260]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 80040ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040cc:	f003 0302 	and.w	r3, r3, #2
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d1ee      	bne.n	80040b2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80040d4:	7dfb      	ldrb	r3, [r7, #23]
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d105      	bne.n	80040e6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040da:	4b3d      	ldr	r3, [pc, #244]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 80040dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040de:	4a3c      	ldr	r2, [pc, #240]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 80040e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040e4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	699b      	ldr	r3, [r3, #24]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	f000 80ae 	beq.w	800424c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040f0:	4b37      	ldr	r3, [pc, #220]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f003 030c 	and.w	r3, r3, #12
 80040f8:	2b08      	cmp	r3, #8
 80040fa:	d06d      	beq.n	80041d8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	2b02      	cmp	r3, #2
 8004102:	d14b      	bne.n	800419c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004104:	4b32      	ldr	r3, [pc, #200]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a31      	ldr	r2, [pc, #196]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 800410a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800410e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004110:	f7fe fc7c 	bl	8002a0c <HAL_GetTick>
 8004114:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004116:	e008      	b.n	800412a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004118:	f7fe fc78 	bl	8002a0c <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b02      	cmp	r3, #2
 8004124:	d901      	bls.n	800412a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e091      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800412a:	4b29      	ldr	r3, [pc, #164]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1f0      	bne.n	8004118 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	69da      	ldr	r2, [r3, #28]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a1b      	ldr	r3, [r3, #32]
 800413e:	431a      	orrs	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004144:	019b      	lsls	r3, r3, #6
 8004146:	431a      	orrs	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800414c:	085b      	lsrs	r3, r3, #1
 800414e:	3b01      	subs	r3, #1
 8004150:	041b      	lsls	r3, r3, #16
 8004152:	431a      	orrs	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004158:	061b      	lsls	r3, r3, #24
 800415a:	431a      	orrs	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004160:	071b      	lsls	r3, r3, #28
 8004162:	491b      	ldr	r1, [pc, #108]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8004164:	4313      	orrs	r3, r2
 8004166:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004168:	4b19      	ldr	r3, [pc, #100]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a18      	ldr	r2, [pc, #96]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 800416e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004172:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004174:	f7fe fc4a 	bl	8002a0c <HAL_GetTick>
 8004178:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800417a:	e008      	b.n	800418e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800417c:	f7fe fc46 	bl	8002a0c <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	2b02      	cmp	r3, #2
 8004188:	d901      	bls.n	800418e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e05f      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800418e:	4b10      	ldr	r3, [pc, #64]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d0f0      	beq.n	800417c <HAL_RCC_OscConfig+0x47c>
 800419a:	e057      	b.n	800424c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800419c:	4b0c      	ldr	r3, [pc, #48]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a0b      	ldr	r2, [pc, #44]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 80041a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041a8:	f7fe fc30 	bl	8002a0c <HAL_GetTick>
 80041ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041ae:	e008      	b.n	80041c2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041b0:	f7fe fc2c 	bl	8002a0c <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d901      	bls.n	80041c2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e045      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041c2:	4b03      	ldr	r3, [pc, #12]	; (80041d0 <HAL_RCC_OscConfig+0x4d0>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d1f0      	bne.n	80041b0 <HAL_RCC_OscConfig+0x4b0>
 80041ce:	e03d      	b.n	800424c <HAL_RCC_OscConfig+0x54c>
 80041d0:	40023800 	.word	0x40023800
 80041d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80041d8:	4b1f      	ldr	r3, [pc, #124]	; (8004258 <HAL_RCC_OscConfig+0x558>)
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d030      	beq.n	8004248 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d129      	bne.n	8004248 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041fe:	429a      	cmp	r2, r3
 8004200:	d122      	bne.n	8004248 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004208:	4013      	ands	r3, r2
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800420e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004210:	4293      	cmp	r3, r2
 8004212:	d119      	bne.n	8004248 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800421e:	085b      	lsrs	r3, r3, #1
 8004220:	3b01      	subs	r3, #1
 8004222:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004224:	429a      	cmp	r2, r3
 8004226:	d10f      	bne.n	8004248 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004232:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004234:	429a      	cmp	r2, r3
 8004236:	d107      	bne.n	8004248 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004242:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004244:	429a      	cmp	r2, r3
 8004246:	d001      	beq.n	800424c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e000      	b.n	800424e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800424c:	2300      	movs	r3, #0
}
 800424e:	4618      	mov	r0, r3
 8004250:	3718      	adds	r7, #24
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	40023800 	.word	0x40023800

0800425c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b084      	sub	sp, #16
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004266:	2300      	movs	r3, #0
 8004268:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d101      	bne.n	8004274 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e0d0      	b.n	8004416 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004274:	4b6a      	ldr	r3, [pc, #424]	; (8004420 <HAL_RCC_ClockConfig+0x1c4>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 030f 	and.w	r3, r3, #15
 800427c:	683a      	ldr	r2, [r7, #0]
 800427e:	429a      	cmp	r2, r3
 8004280:	d910      	bls.n	80042a4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004282:	4b67      	ldr	r3, [pc, #412]	; (8004420 <HAL_RCC_ClockConfig+0x1c4>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f023 020f 	bic.w	r2, r3, #15
 800428a:	4965      	ldr	r1, [pc, #404]	; (8004420 <HAL_RCC_ClockConfig+0x1c4>)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	4313      	orrs	r3, r2
 8004290:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004292:	4b63      	ldr	r3, [pc, #396]	; (8004420 <HAL_RCC_ClockConfig+0x1c4>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 030f 	and.w	r3, r3, #15
 800429a:	683a      	ldr	r2, [r7, #0]
 800429c:	429a      	cmp	r2, r3
 800429e:	d001      	beq.n	80042a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e0b8      	b.n	8004416 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d020      	beq.n	80042f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0304 	and.w	r3, r3, #4
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d005      	beq.n	80042c8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042bc:	4b59      	ldr	r3, [pc, #356]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	4a58      	ldr	r2, [pc, #352]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 80042c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80042c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0308 	and.w	r3, r3, #8
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d005      	beq.n	80042e0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042d4:	4b53      	ldr	r3, [pc, #332]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	4a52      	ldr	r2, [pc, #328]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 80042da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80042de:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042e0:	4b50      	ldr	r3, [pc, #320]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	494d      	ldr	r1, [pc, #308]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d040      	beq.n	8004380 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d107      	bne.n	8004316 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004306:	4b47      	ldr	r3, [pc, #284]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d115      	bne.n	800433e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e07f      	b.n	8004416 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	2b02      	cmp	r3, #2
 800431c:	d107      	bne.n	800432e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800431e:	4b41      	ldr	r3, [pc, #260]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d109      	bne.n	800433e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e073      	b.n	8004416 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800432e:	4b3d      	ldr	r3, [pc, #244]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b00      	cmp	r3, #0
 8004338:	d101      	bne.n	800433e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e06b      	b.n	8004416 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800433e:	4b39      	ldr	r3, [pc, #228]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f023 0203 	bic.w	r2, r3, #3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	4936      	ldr	r1, [pc, #216]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 800434c:	4313      	orrs	r3, r2
 800434e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004350:	f7fe fb5c 	bl	8002a0c <HAL_GetTick>
 8004354:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004356:	e00a      	b.n	800436e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004358:	f7fe fb58 	bl	8002a0c <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	f241 3288 	movw	r2, #5000	; 0x1388
 8004366:	4293      	cmp	r3, r2
 8004368:	d901      	bls.n	800436e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e053      	b.n	8004416 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800436e:	4b2d      	ldr	r3, [pc, #180]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f003 020c 	and.w	r2, r3, #12
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	429a      	cmp	r2, r3
 800437e:	d1eb      	bne.n	8004358 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004380:	4b27      	ldr	r3, [pc, #156]	; (8004420 <HAL_RCC_ClockConfig+0x1c4>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 030f 	and.w	r3, r3, #15
 8004388:	683a      	ldr	r2, [r7, #0]
 800438a:	429a      	cmp	r2, r3
 800438c:	d210      	bcs.n	80043b0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800438e:	4b24      	ldr	r3, [pc, #144]	; (8004420 <HAL_RCC_ClockConfig+0x1c4>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f023 020f 	bic.w	r2, r3, #15
 8004396:	4922      	ldr	r1, [pc, #136]	; (8004420 <HAL_RCC_ClockConfig+0x1c4>)
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	4313      	orrs	r3, r2
 800439c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800439e:	4b20      	ldr	r3, [pc, #128]	; (8004420 <HAL_RCC_ClockConfig+0x1c4>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 030f 	and.w	r3, r3, #15
 80043a6:	683a      	ldr	r2, [r7, #0]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d001      	beq.n	80043b0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e032      	b.n	8004416 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0304 	and.w	r3, r3, #4
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d008      	beq.n	80043ce <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043bc:	4b19      	ldr	r3, [pc, #100]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	4916      	ldr	r1, [pc, #88]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0308 	and.w	r3, r3, #8
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d009      	beq.n	80043ee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043da:	4b12      	ldr	r3, [pc, #72]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	00db      	lsls	r3, r3, #3
 80043e8:	490e      	ldr	r1, [pc, #56]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80043ee:	f000 f821 	bl	8004434 <HAL_RCC_GetSysClockFreq>
 80043f2:	4602      	mov	r2, r0
 80043f4:	4b0b      	ldr	r3, [pc, #44]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	091b      	lsrs	r3, r3, #4
 80043fa:	f003 030f 	and.w	r3, r3, #15
 80043fe:	490a      	ldr	r1, [pc, #40]	; (8004428 <HAL_RCC_ClockConfig+0x1cc>)
 8004400:	5ccb      	ldrb	r3, [r1, r3]
 8004402:	fa22 f303 	lsr.w	r3, r2, r3
 8004406:	4a09      	ldr	r2, [pc, #36]	; (800442c <HAL_RCC_ClockConfig+0x1d0>)
 8004408:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800440a:	4b09      	ldr	r3, [pc, #36]	; (8004430 <HAL_RCC_ClockConfig+0x1d4>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4618      	mov	r0, r3
 8004410:	f7fe fab8 	bl	8002984 <HAL_InitTick>

  return HAL_OK;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	40023c00 	.word	0x40023c00
 8004424:	40023800 	.word	0x40023800
 8004428:	08007ad8 	.word	0x08007ad8
 800442c:	20000000 	.word	0x20000000
 8004430:	20000004 	.word	0x20000004

08004434 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004434:	b5b0      	push	{r4, r5, r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800443a:	2100      	movs	r1, #0
 800443c:	6079      	str	r1, [r7, #4]
 800443e:	2100      	movs	r1, #0
 8004440:	60f9      	str	r1, [r7, #12]
 8004442:	2100      	movs	r1, #0
 8004444:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004446:	2100      	movs	r1, #0
 8004448:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800444a:	4952      	ldr	r1, [pc, #328]	; (8004594 <HAL_RCC_GetSysClockFreq+0x160>)
 800444c:	6889      	ldr	r1, [r1, #8]
 800444e:	f001 010c 	and.w	r1, r1, #12
 8004452:	2908      	cmp	r1, #8
 8004454:	d00d      	beq.n	8004472 <HAL_RCC_GetSysClockFreq+0x3e>
 8004456:	2908      	cmp	r1, #8
 8004458:	f200 8094 	bhi.w	8004584 <HAL_RCC_GetSysClockFreq+0x150>
 800445c:	2900      	cmp	r1, #0
 800445e:	d002      	beq.n	8004466 <HAL_RCC_GetSysClockFreq+0x32>
 8004460:	2904      	cmp	r1, #4
 8004462:	d003      	beq.n	800446c <HAL_RCC_GetSysClockFreq+0x38>
 8004464:	e08e      	b.n	8004584 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004466:	4b4c      	ldr	r3, [pc, #304]	; (8004598 <HAL_RCC_GetSysClockFreq+0x164>)
 8004468:	60bb      	str	r3, [r7, #8]
      break;
 800446a:	e08e      	b.n	800458a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800446c:	4b4b      	ldr	r3, [pc, #300]	; (800459c <HAL_RCC_GetSysClockFreq+0x168>)
 800446e:	60bb      	str	r3, [r7, #8]
      break;
 8004470:	e08b      	b.n	800458a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004472:	4948      	ldr	r1, [pc, #288]	; (8004594 <HAL_RCC_GetSysClockFreq+0x160>)
 8004474:	6849      	ldr	r1, [r1, #4]
 8004476:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800447a:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800447c:	4945      	ldr	r1, [pc, #276]	; (8004594 <HAL_RCC_GetSysClockFreq+0x160>)
 800447e:	6849      	ldr	r1, [r1, #4]
 8004480:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004484:	2900      	cmp	r1, #0
 8004486:	d024      	beq.n	80044d2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004488:	4942      	ldr	r1, [pc, #264]	; (8004594 <HAL_RCC_GetSysClockFreq+0x160>)
 800448a:	6849      	ldr	r1, [r1, #4]
 800448c:	0989      	lsrs	r1, r1, #6
 800448e:	4608      	mov	r0, r1
 8004490:	f04f 0100 	mov.w	r1, #0
 8004494:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004498:	f04f 0500 	mov.w	r5, #0
 800449c:	ea00 0204 	and.w	r2, r0, r4
 80044a0:	ea01 0305 	and.w	r3, r1, r5
 80044a4:	493d      	ldr	r1, [pc, #244]	; (800459c <HAL_RCC_GetSysClockFreq+0x168>)
 80044a6:	fb01 f003 	mul.w	r0, r1, r3
 80044aa:	2100      	movs	r1, #0
 80044ac:	fb01 f102 	mul.w	r1, r1, r2
 80044b0:	1844      	adds	r4, r0, r1
 80044b2:	493a      	ldr	r1, [pc, #232]	; (800459c <HAL_RCC_GetSysClockFreq+0x168>)
 80044b4:	fba2 0101 	umull	r0, r1, r2, r1
 80044b8:	1863      	adds	r3, r4, r1
 80044ba:	4619      	mov	r1, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	461a      	mov	r2, r3
 80044c0:	f04f 0300 	mov.w	r3, #0
 80044c4:	f7fb fec0 	bl	8000248 <__aeabi_uldivmod>
 80044c8:	4602      	mov	r2, r0
 80044ca:	460b      	mov	r3, r1
 80044cc:	4613      	mov	r3, r2
 80044ce:	60fb      	str	r3, [r7, #12]
 80044d0:	e04a      	b.n	8004568 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044d2:	4b30      	ldr	r3, [pc, #192]	; (8004594 <HAL_RCC_GetSysClockFreq+0x160>)
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	099b      	lsrs	r3, r3, #6
 80044d8:	461a      	mov	r2, r3
 80044da:	f04f 0300 	mov.w	r3, #0
 80044de:	f240 10ff 	movw	r0, #511	; 0x1ff
 80044e2:	f04f 0100 	mov.w	r1, #0
 80044e6:	ea02 0400 	and.w	r4, r2, r0
 80044ea:	ea03 0501 	and.w	r5, r3, r1
 80044ee:	4620      	mov	r0, r4
 80044f0:	4629      	mov	r1, r5
 80044f2:	f04f 0200 	mov.w	r2, #0
 80044f6:	f04f 0300 	mov.w	r3, #0
 80044fa:	014b      	lsls	r3, r1, #5
 80044fc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004500:	0142      	lsls	r2, r0, #5
 8004502:	4610      	mov	r0, r2
 8004504:	4619      	mov	r1, r3
 8004506:	1b00      	subs	r0, r0, r4
 8004508:	eb61 0105 	sbc.w	r1, r1, r5
 800450c:	f04f 0200 	mov.w	r2, #0
 8004510:	f04f 0300 	mov.w	r3, #0
 8004514:	018b      	lsls	r3, r1, #6
 8004516:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800451a:	0182      	lsls	r2, r0, #6
 800451c:	1a12      	subs	r2, r2, r0
 800451e:	eb63 0301 	sbc.w	r3, r3, r1
 8004522:	f04f 0000 	mov.w	r0, #0
 8004526:	f04f 0100 	mov.w	r1, #0
 800452a:	00d9      	lsls	r1, r3, #3
 800452c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004530:	00d0      	lsls	r0, r2, #3
 8004532:	4602      	mov	r2, r0
 8004534:	460b      	mov	r3, r1
 8004536:	1912      	adds	r2, r2, r4
 8004538:	eb45 0303 	adc.w	r3, r5, r3
 800453c:	f04f 0000 	mov.w	r0, #0
 8004540:	f04f 0100 	mov.w	r1, #0
 8004544:	0299      	lsls	r1, r3, #10
 8004546:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800454a:	0290      	lsls	r0, r2, #10
 800454c:	4602      	mov	r2, r0
 800454e:	460b      	mov	r3, r1
 8004550:	4610      	mov	r0, r2
 8004552:	4619      	mov	r1, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	461a      	mov	r2, r3
 8004558:	f04f 0300 	mov.w	r3, #0
 800455c:	f7fb fe74 	bl	8000248 <__aeabi_uldivmod>
 8004560:	4602      	mov	r2, r0
 8004562:	460b      	mov	r3, r1
 8004564:	4613      	mov	r3, r2
 8004566:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004568:	4b0a      	ldr	r3, [pc, #40]	; (8004594 <HAL_RCC_GetSysClockFreq+0x160>)
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	0c1b      	lsrs	r3, r3, #16
 800456e:	f003 0303 	and.w	r3, r3, #3
 8004572:	3301      	adds	r3, #1
 8004574:	005b      	lsls	r3, r3, #1
 8004576:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004578:	68fa      	ldr	r2, [r7, #12]
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004580:	60bb      	str	r3, [r7, #8]
      break;
 8004582:	e002      	b.n	800458a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004584:	4b04      	ldr	r3, [pc, #16]	; (8004598 <HAL_RCC_GetSysClockFreq+0x164>)
 8004586:	60bb      	str	r3, [r7, #8]
      break;
 8004588:	bf00      	nop
    }
  }
  return sysclockfreq;
 800458a:	68bb      	ldr	r3, [r7, #8]
}
 800458c:	4618      	mov	r0, r3
 800458e:	3710      	adds	r7, #16
 8004590:	46bd      	mov	sp, r7
 8004592:	bdb0      	pop	{r4, r5, r7, pc}
 8004594:	40023800 	.word	0x40023800
 8004598:	00f42400 	.word	0x00f42400
 800459c:	017d7840 	.word	0x017d7840

080045a0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045a0:	b480      	push	{r7}
 80045a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045a4:	4b03      	ldr	r3, [pc, #12]	; (80045b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80045a6:	681b      	ldr	r3, [r3, #0]
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr
 80045b2:	bf00      	nop
 80045b4:	20000000 	.word	0x20000000

080045b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80045bc:	f7ff fff0 	bl	80045a0 <HAL_RCC_GetHCLKFreq>
 80045c0:	4602      	mov	r2, r0
 80045c2:	4b05      	ldr	r3, [pc, #20]	; (80045d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	0a9b      	lsrs	r3, r3, #10
 80045c8:	f003 0307 	and.w	r3, r3, #7
 80045cc:	4903      	ldr	r1, [pc, #12]	; (80045dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80045ce:	5ccb      	ldrb	r3, [r1, r3]
 80045d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	40023800 	.word	0x40023800
 80045dc:	08007ae8 	.word	0x08007ae8

080045e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80045e4:	f7ff ffdc 	bl	80045a0 <HAL_RCC_GetHCLKFreq>
 80045e8:	4602      	mov	r2, r0
 80045ea:	4b05      	ldr	r3, [pc, #20]	; (8004600 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	0b5b      	lsrs	r3, r3, #13
 80045f0:	f003 0307 	and.w	r3, r3, #7
 80045f4:	4903      	ldr	r1, [pc, #12]	; (8004604 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045f6:	5ccb      	ldrb	r3, [r1, r3]
 80045f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40023800 	.word	0x40023800
 8004604:	08007ae8 	.word	0x08007ae8

08004608 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b088      	sub	sp, #32
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004610:	2300      	movs	r3, #0
 8004612:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004614:	2300      	movs	r3, #0
 8004616:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004618:	2300      	movs	r3, #0
 800461a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800461c:	2300      	movs	r3, #0
 800461e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004620:	2300      	movs	r3, #0
 8004622:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	2b00      	cmp	r3, #0
 800462e:	d012      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004630:	4b69      	ldr	r3, [pc, #420]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	4a68      	ldr	r2, [pc, #416]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004636:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800463a:	6093      	str	r3, [r2, #8]
 800463c:	4b66      	ldr	r3, [pc, #408]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800463e:	689a      	ldr	r2, [r3, #8]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004644:	4964      	ldr	r1, [pc, #400]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004646:	4313      	orrs	r3, r2
 8004648:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004652:	2301      	movs	r3, #1
 8004654:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d017      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004662:	4b5d      	ldr	r3, [pc, #372]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004664:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004668:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004670:	4959      	ldr	r1, [pc, #356]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004672:	4313      	orrs	r3, r2
 8004674:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800467c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004680:	d101      	bne.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004682:	2301      	movs	r3, #1
 8004684:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800468a:	2b00      	cmp	r3, #0
 800468c:	d101      	bne.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800468e:	2301      	movs	r3, #1
 8004690:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d017      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800469e:	4b4e      	ldr	r3, [pc, #312]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80046a4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ac:	494a      	ldr	r1, [pc, #296]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046ae:	4313      	orrs	r3, r2
 80046b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046bc:	d101      	bne.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80046be:	2301      	movs	r3, #1
 80046c0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80046ca:	2301      	movs	r3, #1
 80046cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d001      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80046da:	2301      	movs	r3, #1
 80046dc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0320 	and.w	r3, r3, #32
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	f000 808b 	beq.w	8004802 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80046ec:	4b3a      	ldr	r3, [pc, #232]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f0:	4a39      	ldr	r2, [pc, #228]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046f6:	6413      	str	r3, [r2, #64]	; 0x40
 80046f8:	4b37      	ldr	r3, [pc, #220]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004700:	60bb      	str	r3, [r7, #8]
 8004702:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004704:	4b35      	ldr	r3, [pc, #212]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a34      	ldr	r2, [pc, #208]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800470a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800470e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004710:	f7fe f97c 	bl	8002a0c <HAL_GetTick>
 8004714:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004716:	e008      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004718:	f7fe f978 	bl	8002a0c <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b64      	cmp	r3, #100	; 0x64
 8004724:	d901      	bls.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e38f      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800472a:	4b2c      	ldr	r3, [pc, #176]	; (80047dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004732:	2b00      	cmp	r3, #0
 8004734:	d0f0      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004736:	4b28      	ldr	r3, [pc, #160]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800473a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800473e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d035      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800474e:	693a      	ldr	r2, [r7, #16]
 8004750:	429a      	cmp	r2, r3
 8004752:	d02e      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004754:	4b20      	ldr	r3, [pc, #128]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004758:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800475c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800475e:	4b1e      	ldr	r3, [pc, #120]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004762:	4a1d      	ldr	r2, [pc, #116]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004764:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004768:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800476a:	4b1b      	ldr	r3, [pc, #108]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800476c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800476e:	4a1a      	ldr	r2, [pc, #104]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004770:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004774:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004776:	4a18      	ldr	r2, [pc, #96]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800477c:	4b16      	ldr	r3, [pc, #88]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800477e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004780:	f003 0301 	and.w	r3, r3, #1
 8004784:	2b01      	cmp	r3, #1
 8004786:	d114      	bne.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004788:	f7fe f940 	bl	8002a0c <HAL_GetTick>
 800478c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800478e:	e00a      	b.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004790:	f7fe f93c 	bl	8002a0c <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	f241 3288 	movw	r2, #5000	; 0x1388
 800479e:	4293      	cmp	r3, r2
 80047a0:	d901      	bls.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e351      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047a6:	4b0c      	ldr	r3, [pc, #48]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d0ee      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80047be:	d111      	bne.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80047c0:	4b05      	ldr	r3, [pc, #20]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047cc:	4b04      	ldr	r3, [pc, #16]	; (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80047ce:	400b      	ands	r3, r1
 80047d0:	4901      	ldr	r1, [pc, #4]	; (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047d2:	4313      	orrs	r3, r2
 80047d4:	608b      	str	r3, [r1, #8]
 80047d6:	e00b      	b.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80047d8:	40023800 	.word	0x40023800
 80047dc:	40007000 	.word	0x40007000
 80047e0:	0ffffcff 	.word	0x0ffffcff
 80047e4:	4bb3      	ldr	r3, [pc, #716]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	4ab2      	ldr	r2, [pc, #712]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047ea:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80047ee:	6093      	str	r3, [r2, #8]
 80047f0:	4bb0      	ldr	r3, [pc, #704]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047f2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047fc:	49ad      	ldr	r1, [pc, #692]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0310 	and.w	r3, r3, #16
 800480a:	2b00      	cmp	r3, #0
 800480c:	d010      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800480e:	4ba9      	ldr	r3, [pc, #676]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004810:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004814:	4aa7      	ldr	r2, [pc, #668]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004816:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800481a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800481e:	4ba5      	ldr	r3, [pc, #660]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004820:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004828:	49a2      	ldr	r1, [pc, #648]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800482a:	4313      	orrs	r3, r2
 800482c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00a      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800483c:	4b9d      	ldr	r3, [pc, #628]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800483e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004842:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800484a:	499a      	ldr	r1, [pc, #616]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800484c:	4313      	orrs	r3, r2
 800484e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00a      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800485e:	4b95      	ldr	r3, [pc, #596]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004860:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004864:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800486c:	4991      	ldr	r1, [pc, #580]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800486e:	4313      	orrs	r3, r2
 8004870:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00a      	beq.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004880:	4b8c      	ldr	r3, [pc, #560]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004882:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004886:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800488e:	4989      	ldr	r1, [pc, #548]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004890:	4313      	orrs	r3, r2
 8004892:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00a      	beq.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80048a2:	4b84      	ldr	r3, [pc, #528]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048a8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b0:	4980      	ldr	r1, [pc, #512]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048b2:	4313      	orrs	r3, r2
 80048b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d00a      	beq.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048c4:	4b7b      	ldr	r3, [pc, #492]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ca:	f023 0203 	bic.w	r2, r3, #3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d2:	4978      	ldr	r1, [pc, #480]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00a      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80048e6:	4b73      	ldr	r3, [pc, #460]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ec:	f023 020c 	bic.w	r2, r3, #12
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048f4:	496f      	ldr	r1, [pc, #444]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00a      	beq.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004908:	4b6a      	ldr	r3, [pc, #424]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800490a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800490e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004916:	4967      	ldr	r1, [pc, #412]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004918:	4313      	orrs	r3, r2
 800491a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00a      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800492a:	4b62      	ldr	r3, [pc, #392]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800492c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004930:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004938:	495e      	ldr	r1, [pc, #376]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800493a:	4313      	orrs	r3, r2
 800493c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00a      	beq.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800494c:	4b59      	ldr	r3, [pc, #356]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800494e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004952:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800495a:	4956      	ldr	r1, [pc, #344]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800495c:	4313      	orrs	r3, r2
 800495e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00a      	beq.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800496e:	4b51      	ldr	r3, [pc, #324]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004970:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004974:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800497c:	494d      	ldr	r1, [pc, #308]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800497e:	4313      	orrs	r3, r2
 8004980:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00a      	beq.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004990:	4b48      	ldr	r3, [pc, #288]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004992:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004996:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800499e:	4945      	ldr	r1, [pc, #276]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00a      	beq.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80049b2:	4b40      	ldr	r3, [pc, #256]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049c0:	493c      	ldr	r1, [pc, #240]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049c2:	4313      	orrs	r3, r2
 80049c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00a      	beq.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80049d4:	4b37      	ldr	r3, [pc, #220]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049da:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049e2:	4934      	ldr	r1, [pc, #208]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d011      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80049f6:	4b2f      	ldr	r3, [pc, #188]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049fc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a04:	492b      	ldr	r1, [pc, #172]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a06:	4313      	orrs	r3, r2
 8004a08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a10:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a14:	d101      	bne.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004a16:	2301      	movs	r3, #1
 8004a18:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0308 	and.w	r3, r3, #8
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d001      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004a26:	2301      	movs	r3, #1
 8004a28:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d00a      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a36:	4b1f      	ldr	r3, [pc, #124]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a3c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a44:	491b      	ldr	r1, [pc, #108]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a46:	4313      	orrs	r3, r2
 8004a48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00b      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a58:	4b16      	ldr	r3, [pc, #88]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a5e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a68:	4912      	ldr	r1, [pc, #72]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d00b      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004a7c:	4b0d      	ldr	r3, [pc, #52]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a82:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a8c:	4909      	ldr	r1, [pc, #36]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d00f      	beq.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004aa0:	4b04      	ldr	r3, [pc, #16]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004aa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004aa6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ab0:	e002      	b.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8004ab2:	bf00      	nop
 8004ab4:	40023800 	.word	0x40023800
 8004ab8:	4986      	ldr	r1, [pc, #536]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d00b      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004acc:	4b81      	ldr	r3, [pc, #516]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ace:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ad2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004adc:	497d      	ldr	r1, [pc, #500]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d006      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	f000 80d6 	beq.w	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004af8:	4b76      	ldr	r3, [pc, #472]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a75      	ldr	r2, [pc, #468]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004afe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004b02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b04:	f7fd ff82 	bl	8002a0c <HAL_GetTick>
 8004b08:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b0a:	e008      	b.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004b0c:	f7fd ff7e 	bl	8002a0c <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	2b64      	cmp	r3, #100	; 0x64
 8004b18:	d901      	bls.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	e195      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b1e:	4b6d      	ldr	r3, [pc, #436]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d1f0      	bne.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0301 	and.w	r3, r3, #1
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d021      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d11d      	bne.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004b3e:	4b65      	ldr	r3, [pc, #404]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b44:	0c1b      	lsrs	r3, r3, #16
 8004b46:	f003 0303 	and.w	r3, r3, #3
 8004b4a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004b4c:	4b61      	ldr	r3, [pc, #388]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b52:	0e1b      	lsrs	r3, r3, #24
 8004b54:	f003 030f 	and.w	r3, r3, #15
 8004b58:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	019a      	lsls	r2, r3, #6
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	041b      	lsls	r3, r3, #16
 8004b64:	431a      	orrs	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	061b      	lsls	r3, r3, #24
 8004b6a:	431a      	orrs	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	071b      	lsls	r3, r3, #28
 8004b72:	4958      	ldr	r1, [pc, #352]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b74:	4313      	orrs	r3, r2
 8004b76:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d004      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b8e:	d00a      	beq.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d02e      	beq.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ba4:	d129      	bne.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004ba6:	4b4b      	ldr	r3, [pc, #300]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ba8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bac:	0c1b      	lsrs	r3, r3, #16
 8004bae:	f003 0303 	and.w	r3, r3, #3
 8004bb2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004bb4:	4b47      	ldr	r3, [pc, #284]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bba:	0f1b      	lsrs	r3, r3, #28
 8004bbc:	f003 0307 	and.w	r3, r3, #7
 8004bc0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	019a      	lsls	r2, r3, #6
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	041b      	lsls	r3, r3, #16
 8004bcc:	431a      	orrs	r2, r3
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	061b      	lsls	r3, r3, #24
 8004bd4:	431a      	orrs	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	071b      	lsls	r3, r3, #28
 8004bda:	493e      	ldr	r1, [pc, #248]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004be2:	4b3c      	ldr	r3, [pc, #240]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004be4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004be8:	f023 021f 	bic.w	r2, r3, #31
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf0:	3b01      	subs	r3, #1
 8004bf2:	4938      	ldr	r1, [pc, #224]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d01d      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004c06:	4b33      	ldr	r3, [pc, #204]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c0c:	0e1b      	lsrs	r3, r3, #24
 8004c0e:	f003 030f 	and.w	r3, r3, #15
 8004c12:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004c14:	4b2f      	ldr	r3, [pc, #188]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c1a:	0f1b      	lsrs	r3, r3, #28
 8004c1c:	f003 0307 	and.w	r3, r3, #7
 8004c20:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	019a      	lsls	r2, r3, #6
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	041b      	lsls	r3, r3, #16
 8004c2e:	431a      	orrs	r2, r3
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	061b      	lsls	r3, r3, #24
 8004c34:	431a      	orrs	r2, r3
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	071b      	lsls	r3, r3, #28
 8004c3a:	4926      	ldr	r1, [pc, #152]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d011      	beq.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	019a      	lsls	r2, r3, #6
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	691b      	ldr	r3, [r3, #16]
 8004c58:	041b      	lsls	r3, r3, #16
 8004c5a:	431a      	orrs	r2, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	061b      	lsls	r3, r3, #24
 8004c62:	431a      	orrs	r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	071b      	lsls	r3, r3, #28
 8004c6a:	491a      	ldr	r1, [pc, #104]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004c72:	4b18      	ldr	r3, [pc, #96]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a17      	ldr	r2, [pc, #92]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c78:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004c7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c7e:	f7fd fec5 	bl	8002a0c <HAL_GetTick>
 8004c82:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c84:	e008      	b.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c86:	f7fd fec1 	bl	8002a0c <HAL_GetTick>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	2b64      	cmp	r3, #100	; 0x64
 8004c92:	d901      	bls.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e0d8      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c98:	4b0e      	ldr	r3, [pc, #56]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d0f0      	beq.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	f040 80ce 	bne.w	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004cac:	4b09      	ldr	r3, [pc, #36]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a08      	ldr	r2, [pc, #32]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cb8:	f7fd fea8 	bl	8002a0c <HAL_GetTick>
 8004cbc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004cbe:	e00b      	b.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004cc0:	f7fd fea4 	bl	8002a0c <HAL_GetTick>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	2b64      	cmp	r3, #100	; 0x64
 8004ccc:	d904      	bls.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e0bb      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004cd2:	bf00      	nop
 8004cd4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004cd8:	4b5e      	ldr	r3, [pc, #376]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ce0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ce4:	d0ec      	beq.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d003      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d009      	beq.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d02e      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d12a      	bne.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004d0e:	4b51      	ldr	r3, [pc, #324]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d14:	0c1b      	lsrs	r3, r3, #16
 8004d16:	f003 0303 	and.w	r3, r3, #3
 8004d1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004d1c:	4b4d      	ldr	r3, [pc, #308]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d22:	0f1b      	lsrs	r3, r3, #28
 8004d24:	f003 0307 	and.w	r3, r3, #7
 8004d28:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	019a      	lsls	r2, r3, #6
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	041b      	lsls	r3, r3, #16
 8004d34:	431a      	orrs	r2, r3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	061b      	lsls	r3, r3, #24
 8004d3c:	431a      	orrs	r2, r3
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	071b      	lsls	r3, r3, #28
 8004d42:	4944      	ldr	r1, [pc, #272]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d44:	4313      	orrs	r3, r2
 8004d46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004d4a:	4b42      	ldr	r3, [pc, #264]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d50:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	021b      	lsls	r3, r3, #8
 8004d5c:	493d      	ldr	r1, [pc, #244]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d022      	beq.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d74:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d78:	d11d      	bne.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004d7a:	4b36      	ldr	r3, [pc, #216]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d80:	0e1b      	lsrs	r3, r3, #24
 8004d82:	f003 030f 	and.w	r3, r3, #15
 8004d86:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004d88:	4b32      	ldr	r3, [pc, #200]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d8e:	0f1b      	lsrs	r3, r3, #28
 8004d90:	f003 0307 	and.w	r3, r3, #7
 8004d94:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	695b      	ldr	r3, [r3, #20]
 8004d9a:	019a      	lsls	r2, r3, #6
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6a1b      	ldr	r3, [r3, #32]
 8004da0:	041b      	lsls	r3, r3, #16
 8004da2:	431a      	orrs	r2, r3
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	061b      	lsls	r3, r3, #24
 8004da8:	431a      	orrs	r2, r3
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	071b      	lsls	r3, r3, #28
 8004dae:	4929      	ldr	r1, [pc, #164]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004db0:	4313      	orrs	r3, r2
 8004db2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0308 	and.w	r3, r3, #8
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d028      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004dc2:	4b24      	ldr	r3, [pc, #144]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dc8:	0e1b      	lsrs	r3, r3, #24
 8004dca:	f003 030f 	and.w	r3, r3, #15
 8004dce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004dd0:	4b20      	ldr	r3, [pc, #128]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dd6:	0c1b      	lsrs	r3, r3, #16
 8004dd8:	f003 0303 	and.w	r3, r3, #3
 8004ddc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	695b      	ldr	r3, [r3, #20]
 8004de2:	019a      	lsls	r2, r3, #6
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	041b      	lsls	r3, r3, #16
 8004de8:	431a      	orrs	r2, r3
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	061b      	lsls	r3, r3, #24
 8004dee:	431a      	orrs	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	69db      	ldr	r3, [r3, #28]
 8004df4:	071b      	lsls	r3, r3, #28
 8004df6:	4917      	ldr	r1, [pc, #92]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004dfe:	4b15      	ldr	r3, [pc, #84]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e04:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e0c:	4911      	ldr	r1, [pc, #68]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004e14:	4b0f      	ldr	r3, [pc, #60]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a0e      	ldr	r2, [pc, #56]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e20:	f7fd fdf4 	bl	8002a0c <HAL_GetTick>
 8004e24:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004e26:	e008      	b.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e28:	f7fd fdf0 	bl	8002a0c <HAL_GetTick>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	2b64      	cmp	r3, #100	; 0x64
 8004e34:	d901      	bls.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	e007      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004e3a:	4b06      	ldr	r3, [pc, #24]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e42:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e46:	d1ef      	bne.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3720      	adds	r7, #32
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	bf00      	nop
 8004e54:	40023800 	.word	0x40023800

08004e58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b084      	sub	sp, #16
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d101      	bne.n	8004e6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e09d      	b.n	8004fa6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d108      	bne.n	8004e84 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e7a:	d009      	beq.n	8004e90 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	61da      	str	r2, [r3, #28]
 8004e82:	e005      	b.n	8004e90 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2200      	movs	r2, #0
 8004e88:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d106      	bne.n	8004eb0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f7fd f97e 	bl	80021ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ec6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ed0:	d902      	bls.n	8004ed8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	60fb      	str	r3, [r7, #12]
 8004ed6:	e002      	b.n	8004ede <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004ed8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004edc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004ee6:	d007      	beq.n	8004ef8 <HAL_SPI_Init+0xa0>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ef0:	d002      	beq.n	8004ef8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004f08:	431a      	orrs	r2, r3
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	691b      	ldr	r3, [r3, #16]
 8004f0e:	f003 0302 	and.w	r3, r3, #2
 8004f12:	431a      	orrs	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	695b      	ldr	r3, [r3, #20]
 8004f18:	f003 0301 	and.w	r3, r3, #1
 8004f1c:	431a      	orrs	r2, r3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f26:	431a      	orrs	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	69db      	ldr	r3, [r3, #28]
 8004f2c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004f30:	431a      	orrs	r2, r3
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f3a:	ea42 0103 	orr.w	r1, r2, r3
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f42:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	430a      	orrs	r2, r1
 8004f4c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	699b      	ldr	r3, [r3, #24]
 8004f52:	0c1b      	lsrs	r3, r3, #16
 8004f54:	f003 0204 	and.w	r2, r3, #4
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5c:	f003 0310 	and.w	r3, r3, #16
 8004f60:	431a      	orrs	r2, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f66:	f003 0308 	and.w	r3, r3, #8
 8004f6a:	431a      	orrs	r2, r3
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004f74:	ea42 0103 	orr.w	r1, r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	430a      	orrs	r2, r1
 8004f84:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	69da      	ldr	r2, [r3, #28]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f94:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3710      	adds	r7, #16
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}

08004fae <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004fae:	b580      	push	{r7, lr}
 8004fb0:	b082      	sub	sp, #8
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d101      	bne.n	8004fc0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e049      	b.n	8005054 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d106      	bne.n	8004fda <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f7fd fb51 	bl	800267c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2202      	movs	r2, #2
 8004fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	3304      	adds	r3, #4
 8004fea:	4619      	mov	r1, r3
 8004fec:	4610      	mov	r0, r2
 8004fee:	f000 ff63 	bl	8005eb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2201      	movs	r2, #1
 800500e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2201      	movs	r2, #1
 8005016:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2201      	movs	r2, #1
 800501e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2201      	movs	r2, #1
 8005026:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2201      	movs	r2, #1
 800502e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2201      	movs	r2, #1
 8005036:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2201      	movs	r2, #1
 800503e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2201      	movs	r2, #1
 8005046:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3708      	adds	r7, #8
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800505c:	b480      	push	{r7}
 800505e:	b085      	sub	sp, #20
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800506a:	b2db      	uxtb	r3, r3
 800506c:	2b01      	cmp	r3, #1
 800506e:	d001      	beq.n	8005074 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e04c      	b.n	800510e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2202      	movs	r2, #2
 8005078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a26      	ldr	r2, [pc, #152]	; (800511c <HAL_TIM_Base_Start+0xc0>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d022      	beq.n	80050cc <HAL_TIM_Base_Start+0x70>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800508e:	d01d      	beq.n	80050cc <HAL_TIM_Base_Start+0x70>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a22      	ldr	r2, [pc, #136]	; (8005120 <HAL_TIM_Base_Start+0xc4>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d018      	beq.n	80050cc <HAL_TIM_Base_Start+0x70>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a21      	ldr	r2, [pc, #132]	; (8005124 <HAL_TIM_Base_Start+0xc8>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d013      	beq.n	80050cc <HAL_TIM_Base_Start+0x70>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a1f      	ldr	r2, [pc, #124]	; (8005128 <HAL_TIM_Base_Start+0xcc>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d00e      	beq.n	80050cc <HAL_TIM_Base_Start+0x70>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a1e      	ldr	r2, [pc, #120]	; (800512c <HAL_TIM_Base_Start+0xd0>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d009      	beq.n	80050cc <HAL_TIM_Base_Start+0x70>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a1c      	ldr	r2, [pc, #112]	; (8005130 <HAL_TIM_Base_Start+0xd4>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d004      	beq.n	80050cc <HAL_TIM_Base_Start+0x70>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a1b      	ldr	r2, [pc, #108]	; (8005134 <HAL_TIM_Base_Start+0xd8>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d115      	bne.n	80050f8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	689a      	ldr	r2, [r3, #8]
 80050d2:	4b19      	ldr	r3, [pc, #100]	; (8005138 <HAL_TIM_Base_Start+0xdc>)
 80050d4:	4013      	ands	r3, r2
 80050d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2b06      	cmp	r3, #6
 80050dc:	d015      	beq.n	800510a <HAL_TIM_Base_Start+0xae>
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050e4:	d011      	beq.n	800510a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f042 0201 	orr.w	r2, r2, #1
 80050f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050f6:	e008      	b.n	800510a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f042 0201 	orr.w	r2, r2, #1
 8005106:	601a      	str	r2, [r3, #0]
 8005108:	e000      	b.n	800510c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800510a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800510c:	2300      	movs	r3, #0
}
 800510e:	4618      	mov	r0, r3
 8005110:	3714      	adds	r7, #20
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	40010000 	.word	0x40010000
 8005120:	40000400 	.word	0x40000400
 8005124:	40000800 	.word	0x40000800
 8005128:	40000c00 	.word	0x40000c00
 800512c:	40010400 	.word	0x40010400
 8005130:	40014000 	.word	0x40014000
 8005134:	40001800 	.word	0x40001800
 8005138:	00010007 	.word	0x00010007

0800513c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800513c:	b480      	push	{r7}
 800513e:	b085      	sub	sp, #20
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800514a:	b2db      	uxtb	r3, r3
 800514c:	2b01      	cmp	r3, #1
 800514e:	d001      	beq.n	8005154 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e054      	b.n	80051fe <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2202      	movs	r2, #2
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68da      	ldr	r2, [r3, #12]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f042 0201 	orr.w	r2, r2, #1
 800516a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a26      	ldr	r2, [pc, #152]	; (800520c <HAL_TIM_Base_Start_IT+0xd0>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d022      	beq.n	80051bc <HAL_TIM_Base_Start_IT+0x80>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800517e:	d01d      	beq.n	80051bc <HAL_TIM_Base_Start_IT+0x80>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a22      	ldr	r2, [pc, #136]	; (8005210 <HAL_TIM_Base_Start_IT+0xd4>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d018      	beq.n	80051bc <HAL_TIM_Base_Start_IT+0x80>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a21      	ldr	r2, [pc, #132]	; (8005214 <HAL_TIM_Base_Start_IT+0xd8>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d013      	beq.n	80051bc <HAL_TIM_Base_Start_IT+0x80>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a1f      	ldr	r2, [pc, #124]	; (8005218 <HAL_TIM_Base_Start_IT+0xdc>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d00e      	beq.n	80051bc <HAL_TIM_Base_Start_IT+0x80>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a1e      	ldr	r2, [pc, #120]	; (800521c <HAL_TIM_Base_Start_IT+0xe0>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d009      	beq.n	80051bc <HAL_TIM_Base_Start_IT+0x80>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a1c      	ldr	r2, [pc, #112]	; (8005220 <HAL_TIM_Base_Start_IT+0xe4>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d004      	beq.n	80051bc <HAL_TIM_Base_Start_IT+0x80>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a1b      	ldr	r2, [pc, #108]	; (8005224 <HAL_TIM_Base_Start_IT+0xe8>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d115      	bne.n	80051e8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	689a      	ldr	r2, [r3, #8]
 80051c2:	4b19      	ldr	r3, [pc, #100]	; (8005228 <HAL_TIM_Base_Start_IT+0xec>)
 80051c4:	4013      	ands	r3, r2
 80051c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2b06      	cmp	r3, #6
 80051cc:	d015      	beq.n	80051fa <HAL_TIM_Base_Start_IT+0xbe>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051d4:	d011      	beq.n	80051fa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f042 0201 	orr.w	r2, r2, #1
 80051e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051e6:	e008      	b.n	80051fa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f042 0201 	orr.w	r2, r2, #1
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	e000      	b.n	80051fc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051fa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3714      	adds	r7, #20
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	40010000 	.word	0x40010000
 8005210:	40000400 	.word	0x40000400
 8005214:	40000800 	.word	0x40000800
 8005218:	40000c00 	.word	0x40000c00
 800521c:	40010400 	.word	0x40010400
 8005220:	40014000 	.word	0x40014000
 8005224:	40001800 	.word	0x40001800
 8005228:	00010007 	.word	0x00010007

0800522c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b082      	sub	sp, #8
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d101      	bne.n	800523e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e049      	b.n	80052d2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005244:	b2db      	uxtb	r3, r3
 8005246:	2b00      	cmp	r3, #0
 8005248:	d106      	bne.n	8005258 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f7fd fa7a 	bl	800274c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2202      	movs	r2, #2
 800525c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	3304      	adds	r3, #4
 8005268:	4619      	mov	r1, r3
 800526a:	4610      	mov	r0, r2
 800526c:	f000 fe24 	bl	8005eb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3708      	adds	r7, #8
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}

080052da <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80052da:	b580      	push	{r7, lr}
 80052dc:	b082      	sub	sp, #8
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d101      	bne.n	80052ec <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e049      	b.n	8005380 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d106      	bne.n	8005306 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f000 f841 	bl	8005388 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2202      	movs	r2, #2
 800530a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	3304      	adds	r3, #4
 8005316:	4619      	mov	r1, r3
 8005318:	4610      	mov	r0, r2
 800531a:	f000 fdcd 	bl	8005eb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2201      	movs	r2, #1
 8005322:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2201      	movs	r2, #1
 800532a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2201      	movs	r2, #1
 8005332:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2201      	movs	r2, #1
 800533a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2201      	movs	r2, #1
 8005352:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2201      	movs	r2, #1
 8005372:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2201      	movs	r2, #1
 800537a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800537e:	2300      	movs	r3, #0
}
 8005380:	4618      	mov	r0, r3
 8005382:	3708      	adds	r7, #8
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005390:	bf00      	nop
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053a6:	2300      	movs	r3, #0
 80053a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d104      	bne.n	80053ba <HAL_TIM_IC_Start_IT+0x1e>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	e023      	b.n	8005402 <HAL_TIM_IC_Start_IT+0x66>
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	2b04      	cmp	r3, #4
 80053be:	d104      	bne.n	80053ca <HAL_TIM_IC_Start_IT+0x2e>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	e01b      	b.n	8005402 <HAL_TIM_IC_Start_IT+0x66>
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	2b08      	cmp	r3, #8
 80053ce:	d104      	bne.n	80053da <HAL_TIM_IC_Start_IT+0x3e>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	e013      	b.n	8005402 <HAL_TIM_IC_Start_IT+0x66>
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	2b0c      	cmp	r3, #12
 80053de:	d104      	bne.n	80053ea <HAL_TIM_IC_Start_IT+0x4e>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	e00b      	b.n	8005402 <HAL_TIM_IC_Start_IT+0x66>
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	2b10      	cmp	r3, #16
 80053ee:	d104      	bne.n	80053fa <HAL_TIM_IC_Start_IT+0x5e>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	e003      	b.n	8005402 <HAL_TIM_IC_Start_IT+0x66>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005400:	b2db      	uxtb	r3, r3
 8005402:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d104      	bne.n	8005414 <HAL_TIM_IC_Start_IT+0x78>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005410:	b2db      	uxtb	r3, r3
 8005412:	e013      	b.n	800543c <HAL_TIM_IC_Start_IT+0xa0>
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	2b04      	cmp	r3, #4
 8005418:	d104      	bne.n	8005424 <HAL_TIM_IC_Start_IT+0x88>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005420:	b2db      	uxtb	r3, r3
 8005422:	e00b      	b.n	800543c <HAL_TIM_IC_Start_IT+0xa0>
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	2b08      	cmp	r3, #8
 8005428:	d104      	bne.n	8005434 <HAL_TIM_IC_Start_IT+0x98>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8005430:	b2db      	uxtb	r3, r3
 8005432:	e003      	b.n	800543c <HAL_TIM_IC_Start_IT+0xa0>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800543a:	b2db      	uxtb	r3, r3
 800543c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800543e:	7bbb      	ldrb	r3, [r7, #14]
 8005440:	2b01      	cmp	r3, #1
 8005442:	d102      	bne.n	800544a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005444:	7b7b      	ldrb	r3, [r7, #13]
 8005446:	2b01      	cmp	r3, #1
 8005448:	d001      	beq.n	800544e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e0e2      	b.n	8005614 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d104      	bne.n	800545e <HAL_TIM_IC_Start_IT+0xc2>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2202      	movs	r2, #2
 8005458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800545c:	e023      	b.n	80054a6 <HAL_TIM_IC_Start_IT+0x10a>
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	2b04      	cmp	r3, #4
 8005462:	d104      	bne.n	800546e <HAL_TIM_IC_Start_IT+0xd2>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2202      	movs	r2, #2
 8005468:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800546c:	e01b      	b.n	80054a6 <HAL_TIM_IC_Start_IT+0x10a>
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	2b08      	cmp	r3, #8
 8005472:	d104      	bne.n	800547e <HAL_TIM_IC_Start_IT+0xe2>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2202      	movs	r2, #2
 8005478:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800547c:	e013      	b.n	80054a6 <HAL_TIM_IC_Start_IT+0x10a>
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	2b0c      	cmp	r3, #12
 8005482:	d104      	bne.n	800548e <HAL_TIM_IC_Start_IT+0xf2>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2202      	movs	r2, #2
 8005488:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800548c:	e00b      	b.n	80054a6 <HAL_TIM_IC_Start_IT+0x10a>
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	2b10      	cmp	r3, #16
 8005492:	d104      	bne.n	800549e <HAL_TIM_IC_Start_IT+0x102>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2202      	movs	r2, #2
 8005498:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800549c:	e003      	b.n	80054a6 <HAL_TIM_IC_Start_IT+0x10a>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2202      	movs	r2, #2
 80054a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d104      	bne.n	80054b6 <HAL_TIM_IC_Start_IT+0x11a>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2202      	movs	r2, #2
 80054b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054b4:	e013      	b.n	80054de <HAL_TIM_IC_Start_IT+0x142>
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	2b04      	cmp	r3, #4
 80054ba:	d104      	bne.n	80054c6 <HAL_TIM_IC_Start_IT+0x12a>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2202      	movs	r2, #2
 80054c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054c4:	e00b      	b.n	80054de <HAL_TIM_IC_Start_IT+0x142>
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	2b08      	cmp	r3, #8
 80054ca:	d104      	bne.n	80054d6 <HAL_TIM_IC_Start_IT+0x13a>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2202      	movs	r2, #2
 80054d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80054d4:	e003      	b.n	80054de <HAL_TIM_IC_Start_IT+0x142>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2202      	movs	r2, #2
 80054da:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	2b0c      	cmp	r3, #12
 80054e2:	d841      	bhi.n	8005568 <HAL_TIM_IC_Start_IT+0x1cc>
 80054e4:	a201      	add	r2, pc, #4	; (adr r2, 80054ec <HAL_TIM_IC_Start_IT+0x150>)
 80054e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ea:	bf00      	nop
 80054ec:	08005521 	.word	0x08005521
 80054f0:	08005569 	.word	0x08005569
 80054f4:	08005569 	.word	0x08005569
 80054f8:	08005569 	.word	0x08005569
 80054fc:	08005533 	.word	0x08005533
 8005500:	08005569 	.word	0x08005569
 8005504:	08005569 	.word	0x08005569
 8005508:	08005569 	.word	0x08005569
 800550c:	08005545 	.word	0x08005545
 8005510:	08005569 	.word	0x08005569
 8005514:	08005569 	.word	0x08005569
 8005518:	08005569 	.word	0x08005569
 800551c:	08005557 	.word	0x08005557
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	68da      	ldr	r2, [r3, #12]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f042 0202 	orr.w	r2, r2, #2
 800552e:	60da      	str	r2, [r3, #12]
      break;
 8005530:	e01d      	b.n	800556e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68da      	ldr	r2, [r3, #12]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f042 0204 	orr.w	r2, r2, #4
 8005540:	60da      	str	r2, [r3, #12]
      break;
 8005542:	e014      	b.n	800556e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	68da      	ldr	r2, [r3, #12]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f042 0208 	orr.w	r2, r2, #8
 8005552:	60da      	str	r2, [r3, #12]
      break;
 8005554:	e00b      	b.n	800556e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68da      	ldr	r2, [r3, #12]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f042 0210 	orr.w	r2, r2, #16
 8005564:	60da      	str	r2, [r3, #12]
      break;
 8005566:	e002      	b.n	800556e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	73fb      	strb	r3, [r7, #15]
      break;
 800556c:	bf00      	nop
  }

  if (status == HAL_OK)
 800556e:	7bfb      	ldrb	r3, [r7, #15]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d14e      	bne.n	8005612 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2201      	movs	r2, #1
 800557a:	6839      	ldr	r1, [r7, #0]
 800557c:	4618      	mov	r0, r3
 800557e:	f001 f9f1 	bl	8006964 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a25      	ldr	r2, [pc, #148]	; (800561c <HAL_TIM_IC_Start_IT+0x280>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d022      	beq.n	80055d2 <HAL_TIM_IC_Start_IT+0x236>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005594:	d01d      	beq.n	80055d2 <HAL_TIM_IC_Start_IT+0x236>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a21      	ldr	r2, [pc, #132]	; (8005620 <HAL_TIM_IC_Start_IT+0x284>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d018      	beq.n	80055d2 <HAL_TIM_IC_Start_IT+0x236>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a1f      	ldr	r2, [pc, #124]	; (8005624 <HAL_TIM_IC_Start_IT+0x288>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d013      	beq.n	80055d2 <HAL_TIM_IC_Start_IT+0x236>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a1e      	ldr	r2, [pc, #120]	; (8005628 <HAL_TIM_IC_Start_IT+0x28c>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d00e      	beq.n	80055d2 <HAL_TIM_IC_Start_IT+0x236>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a1c      	ldr	r2, [pc, #112]	; (800562c <HAL_TIM_IC_Start_IT+0x290>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d009      	beq.n	80055d2 <HAL_TIM_IC_Start_IT+0x236>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a1b      	ldr	r2, [pc, #108]	; (8005630 <HAL_TIM_IC_Start_IT+0x294>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d004      	beq.n	80055d2 <HAL_TIM_IC_Start_IT+0x236>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a19      	ldr	r2, [pc, #100]	; (8005634 <HAL_TIM_IC_Start_IT+0x298>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d115      	bne.n	80055fe <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	689a      	ldr	r2, [r3, #8]
 80055d8:	4b17      	ldr	r3, [pc, #92]	; (8005638 <HAL_TIM_IC_Start_IT+0x29c>)
 80055da:	4013      	ands	r3, r2
 80055dc:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	2b06      	cmp	r3, #6
 80055e2:	d015      	beq.n	8005610 <HAL_TIM_IC_Start_IT+0x274>
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055ea:	d011      	beq.n	8005610 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f042 0201 	orr.w	r2, r2, #1
 80055fa:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055fc:	e008      	b.n	8005610 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f042 0201 	orr.w	r2, r2, #1
 800560c:	601a      	str	r2, [r3, #0]
 800560e:	e000      	b.n	8005612 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005610:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8005612:	7bfb      	ldrb	r3, [r7, #15]
}
 8005614:	4618      	mov	r0, r3
 8005616:	3710      	adds	r7, #16
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}
 800561c:	40010000 	.word	0x40010000
 8005620:	40000400 	.word	0x40000400
 8005624:	40000800 	.word	0x40000800
 8005628:	40000c00 	.word	0x40000c00
 800562c:	40010400 	.word	0x40010400
 8005630:	40014000 	.word	0x40014000
 8005634:	40001800 	.word	0x40001800
 8005638:	00010007 	.word	0x00010007

0800563c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b082      	sub	sp, #8
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	691b      	ldr	r3, [r3, #16]
 800564a:	f003 0302 	and.w	r3, r3, #2
 800564e:	2b02      	cmp	r3, #2
 8005650:	d122      	bne.n	8005698 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	f003 0302 	and.w	r3, r3, #2
 800565c:	2b02      	cmp	r3, #2
 800565e:	d11b      	bne.n	8005698 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f06f 0202 	mvn.w	r2, #2
 8005668:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2201      	movs	r2, #1
 800566e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	699b      	ldr	r3, [r3, #24]
 8005676:	f003 0303 	and.w	r3, r3, #3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d003      	beq.n	8005686 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f7fc fcd0 	bl	8002024 <HAL_TIM_IC_CaptureCallback>
 8005684:	e005      	b.n	8005692 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 fbf8 	bl	8005e7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f000 fbff 	bl	8005e90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	f003 0304 	and.w	r3, r3, #4
 80056a2:	2b04      	cmp	r3, #4
 80056a4:	d122      	bne.n	80056ec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	f003 0304 	and.w	r3, r3, #4
 80056b0:	2b04      	cmp	r3, #4
 80056b2:	d11b      	bne.n	80056ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f06f 0204 	mvn.w	r2, #4
 80056bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2202      	movs	r2, #2
 80056c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d003      	beq.n	80056da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f7fc fca6 	bl	8002024 <HAL_TIM_IC_CaptureCallback>
 80056d8:	e005      	b.n	80056e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 fbce 	bl	8005e7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 fbd5 	bl	8005e90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	f003 0308 	and.w	r3, r3, #8
 80056f6:	2b08      	cmp	r3, #8
 80056f8:	d122      	bne.n	8005740 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	f003 0308 	and.w	r3, r3, #8
 8005704:	2b08      	cmp	r3, #8
 8005706:	d11b      	bne.n	8005740 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f06f 0208 	mvn.w	r2, #8
 8005710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2204      	movs	r2, #4
 8005716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	69db      	ldr	r3, [r3, #28]
 800571e:	f003 0303 	and.w	r3, r3, #3
 8005722:	2b00      	cmp	r3, #0
 8005724:	d003      	beq.n	800572e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f7fc fc7c 	bl	8002024 <HAL_TIM_IC_CaptureCallback>
 800572c:	e005      	b.n	800573a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 fba4 	bl	8005e7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f000 fbab 	bl	8005e90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	f003 0310 	and.w	r3, r3, #16
 800574a:	2b10      	cmp	r3, #16
 800574c:	d122      	bne.n	8005794 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	f003 0310 	and.w	r3, r3, #16
 8005758:	2b10      	cmp	r3, #16
 800575a:	d11b      	bne.n	8005794 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f06f 0210 	mvn.w	r2, #16
 8005764:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2208      	movs	r2, #8
 800576a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	69db      	ldr	r3, [r3, #28]
 8005772:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005776:	2b00      	cmp	r3, #0
 8005778:	d003      	beq.n	8005782 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f7fc fc52 	bl	8002024 <HAL_TIM_IC_CaptureCallback>
 8005780:	e005      	b.n	800578e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 fb7a 	bl	8005e7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f000 fb81 	bl	8005e90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	691b      	ldr	r3, [r3, #16]
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d10e      	bne.n	80057c0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d107      	bne.n	80057c0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f06f 0201 	mvn.w	r2, #1
 80057b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f7fc fc1c 	bl	8001ff8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057ca:	2b80      	cmp	r3, #128	; 0x80
 80057cc:	d10e      	bne.n	80057ec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057d8:	2b80      	cmp	r3, #128	; 0x80
 80057da:	d107      	bne.n	80057ec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80057e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f001 f97a 	bl	8006ae0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057fa:	d10e      	bne.n	800581a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005806:	2b80      	cmp	r3, #128	; 0x80
 8005808:	d107      	bne.n	800581a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005812:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f001 f96d 	bl	8006af4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	691b      	ldr	r3, [r3, #16]
 8005820:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005824:	2b40      	cmp	r3, #64	; 0x40
 8005826:	d10e      	bne.n	8005846 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005832:	2b40      	cmp	r3, #64	; 0x40
 8005834:	d107      	bne.n	8005846 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800583e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 fb2f 	bl	8005ea4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	691b      	ldr	r3, [r3, #16]
 800584c:	f003 0320 	and.w	r3, r3, #32
 8005850:	2b20      	cmp	r3, #32
 8005852:	d10e      	bne.n	8005872 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	f003 0320 	and.w	r3, r3, #32
 800585e:	2b20      	cmp	r3, #32
 8005860:	d107      	bne.n	8005872 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f06f 0220 	mvn.w	r2, #32
 800586a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f001 f92d 	bl	8006acc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005872:	bf00      	nop
 8005874:	3708      	adds	r7, #8
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}

0800587a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800587a:	b580      	push	{r7, lr}
 800587c:	b086      	sub	sp, #24
 800587e:	af00      	add	r7, sp, #0
 8005880:	60f8      	str	r0, [r7, #12]
 8005882:	60b9      	str	r1, [r7, #8]
 8005884:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005886:	2300      	movs	r3, #0
 8005888:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005890:	2b01      	cmp	r3, #1
 8005892:	d101      	bne.n	8005898 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005894:	2302      	movs	r3, #2
 8005896:	e088      	b.n	80059aa <HAL_TIM_IC_ConfigChannel+0x130>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d11b      	bne.n	80058de <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	6818      	ldr	r0, [r3, #0]
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	6819      	ldr	r1, [r3, #0]
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	685a      	ldr	r2, [r3, #4]
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	68db      	ldr	r3, [r3, #12]
 80058b6:	f000 fe91 	bl	80065dc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	699a      	ldr	r2, [r3, #24]
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f022 020c 	bic.w	r2, r2, #12
 80058c8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	6999      	ldr	r1, [r3, #24]
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	689a      	ldr	r2, [r3, #8]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	430a      	orrs	r2, r1
 80058da:	619a      	str	r2, [r3, #24]
 80058dc:	e060      	b.n	80059a0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2b04      	cmp	r3, #4
 80058e2:	d11c      	bne.n	800591e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	6818      	ldr	r0, [r3, #0]
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	6819      	ldr	r1, [r3, #0]
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	685a      	ldr	r2, [r3, #4]
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	f000 ff15 	bl	8006722 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	699a      	ldr	r2, [r3, #24]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005906:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	6999      	ldr	r1, [r3, #24]
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	021a      	lsls	r2, r3, #8
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	430a      	orrs	r2, r1
 800591a:	619a      	str	r2, [r3, #24]
 800591c:	e040      	b.n	80059a0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2b08      	cmp	r3, #8
 8005922:	d11b      	bne.n	800595c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6818      	ldr	r0, [r3, #0]
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	6819      	ldr	r1, [r3, #0]
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	685a      	ldr	r2, [r3, #4]
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	f000 ff62 	bl	80067fc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	69da      	ldr	r2, [r3, #28]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f022 020c 	bic.w	r2, r2, #12
 8005946:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	69d9      	ldr	r1, [r3, #28]
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	689a      	ldr	r2, [r3, #8]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	430a      	orrs	r2, r1
 8005958:	61da      	str	r2, [r3, #28]
 800595a:	e021      	b.n	80059a0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2b0c      	cmp	r3, #12
 8005960:	d11c      	bne.n	800599c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6818      	ldr	r0, [r3, #0]
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	6819      	ldr	r1, [r3, #0]
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	685a      	ldr	r2, [r3, #4]
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	f000 ff7f 	bl	8006874 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	69da      	ldr	r2, [r3, #28]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005984:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	69d9      	ldr	r1, [r3, #28]
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	021a      	lsls	r2, r3, #8
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	430a      	orrs	r2, r1
 8005998:	61da      	str	r2, [r3, #28]
 800599a:	e001      	b.n	80059a0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80059a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3718      	adds	r7, #24
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}
	...

080059b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b086      	sub	sp, #24
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059c0:	2300      	movs	r3, #0
 80059c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d101      	bne.n	80059d2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80059ce:	2302      	movs	r3, #2
 80059d0:	e0ff      	b.n	8005bd2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2201      	movs	r2, #1
 80059d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2b14      	cmp	r3, #20
 80059de:	f200 80f0 	bhi.w	8005bc2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80059e2:	a201      	add	r2, pc, #4	; (adr r2, 80059e8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80059e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e8:	08005a3d 	.word	0x08005a3d
 80059ec:	08005bc3 	.word	0x08005bc3
 80059f0:	08005bc3 	.word	0x08005bc3
 80059f4:	08005bc3 	.word	0x08005bc3
 80059f8:	08005a7d 	.word	0x08005a7d
 80059fc:	08005bc3 	.word	0x08005bc3
 8005a00:	08005bc3 	.word	0x08005bc3
 8005a04:	08005bc3 	.word	0x08005bc3
 8005a08:	08005abf 	.word	0x08005abf
 8005a0c:	08005bc3 	.word	0x08005bc3
 8005a10:	08005bc3 	.word	0x08005bc3
 8005a14:	08005bc3 	.word	0x08005bc3
 8005a18:	08005aff 	.word	0x08005aff
 8005a1c:	08005bc3 	.word	0x08005bc3
 8005a20:	08005bc3 	.word	0x08005bc3
 8005a24:	08005bc3 	.word	0x08005bc3
 8005a28:	08005b41 	.word	0x08005b41
 8005a2c:	08005bc3 	.word	0x08005bc3
 8005a30:	08005bc3 	.word	0x08005bc3
 8005a34:	08005bc3 	.word	0x08005bc3
 8005a38:	08005b81 	.word	0x08005b81
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68b9      	ldr	r1, [r7, #8]
 8005a42:	4618      	mov	r0, r3
 8005a44:	f000 fad8 	bl	8005ff8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	699a      	ldr	r2, [r3, #24]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f042 0208 	orr.w	r2, r2, #8
 8005a56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	699a      	ldr	r2, [r3, #24]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f022 0204 	bic.w	r2, r2, #4
 8005a66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	6999      	ldr	r1, [r3, #24]
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	691a      	ldr	r2, [r3, #16]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	619a      	str	r2, [r3, #24]
      break;
 8005a7a:	e0a5      	b.n	8005bc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	68b9      	ldr	r1, [r7, #8]
 8005a82:	4618      	mov	r0, r3
 8005a84:	f000 fb2a 	bl	80060dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	699a      	ldr	r2, [r3, #24]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	699a      	ldr	r2, [r3, #24]
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005aa6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	6999      	ldr	r1, [r3, #24]
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	691b      	ldr	r3, [r3, #16]
 8005ab2:	021a      	lsls	r2, r3, #8
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	430a      	orrs	r2, r1
 8005aba:	619a      	str	r2, [r3, #24]
      break;
 8005abc:	e084      	b.n	8005bc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	68b9      	ldr	r1, [r7, #8]
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f000 fb81 	bl	80061cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	69da      	ldr	r2, [r3, #28]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f042 0208 	orr.w	r2, r2, #8
 8005ad8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	69da      	ldr	r2, [r3, #28]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f022 0204 	bic.w	r2, r2, #4
 8005ae8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	69d9      	ldr	r1, [r3, #28]
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	691a      	ldr	r2, [r3, #16]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	430a      	orrs	r2, r1
 8005afa:	61da      	str	r2, [r3, #28]
      break;
 8005afc:	e064      	b.n	8005bc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	68b9      	ldr	r1, [r7, #8]
 8005b04:	4618      	mov	r0, r3
 8005b06:	f000 fbd7 	bl	80062b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	69da      	ldr	r2, [r3, #28]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	69da      	ldr	r2, [r3, #28]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	69d9      	ldr	r1, [r3, #28]
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	021a      	lsls	r2, r3, #8
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	430a      	orrs	r2, r1
 8005b3c:	61da      	str	r2, [r3, #28]
      break;
 8005b3e:	e043      	b.n	8005bc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68b9      	ldr	r1, [r7, #8]
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 fc0e 	bl	8006368 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f042 0208 	orr.w	r2, r2, #8
 8005b5a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f022 0204 	bic.w	r2, r2, #4
 8005b6a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	691a      	ldr	r2, [r3, #16]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	430a      	orrs	r2, r1
 8005b7c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005b7e:	e023      	b.n	8005bc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68b9      	ldr	r1, [r7, #8]
 8005b86:	4618      	mov	r0, r3
 8005b88:	f000 fc40 	bl	800640c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b9a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005baa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	021a      	lsls	r2, r3, #8
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005bc0:	e002      	b.n	8005bc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	75fb      	strb	r3, [r7, #23]
      break;
 8005bc6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005bd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3718      	adds	r7, #24
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop

08005bdc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005be6:	2300      	movs	r3, #0
 8005be8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d101      	bne.n	8005bf8 <HAL_TIM_ConfigClockSource+0x1c>
 8005bf4:	2302      	movs	r3, #2
 8005bf6:	e0b4      	b.n	8005d62 <HAL_TIM_ConfigClockSource+0x186>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2202      	movs	r2, #2
 8005c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c10:	68ba      	ldr	r2, [r7, #8]
 8005c12:	4b56      	ldr	r3, [pc, #344]	; (8005d6c <HAL_TIM_ConfigClockSource+0x190>)
 8005c14:	4013      	ands	r3, r2
 8005c16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c1e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68ba      	ldr	r2, [r7, #8]
 8005c26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c30:	d03e      	beq.n	8005cb0 <HAL_TIM_ConfigClockSource+0xd4>
 8005c32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c36:	f200 8087 	bhi.w	8005d48 <HAL_TIM_ConfigClockSource+0x16c>
 8005c3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c3e:	f000 8086 	beq.w	8005d4e <HAL_TIM_ConfigClockSource+0x172>
 8005c42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c46:	d87f      	bhi.n	8005d48 <HAL_TIM_ConfigClockSource+0x16c>
 8005c48:	2b70      	cmp	r3, #112	; 0x70
 8005c4a:	d01a      	beq.n	8005c82 <HAL_TIM_ConfigClockSource+0xa6>
 8005c4c:	2b70      	cmp	r3, #112	; 0x70
 8005c4e:	d87b      	bhi.n	8005d48 <HAL_TIM_ConfigClockSource+0x16c>
 8005c50:	2b60      	cmp	r3, #96	; 0x60
 8005c52:	d050      	beq.n	8005cf6 <HAL_TIM_ConfigClockSource+0x11a>
 8005c54:	2b60      	cmp	r3, #96	; 0x60
 8005c56:	d877      	bhi.n	8005d48 <HAL_TIM_ConfigClockSource+0x16c>
 8005c58:	2b50      	cmp	r3, #80	; 0x50
 8005c5a:	d03c      	beq.n	8005cd6 <HAL_TIM_ConfigClockSource+0xfa>
 8005c5c:	2b50      	cmp	r3, #80	; 0x50
 8005c5e:	d873      	bhi.n	8005d48 <HAL_TIM_ConfigClockSource+0x16c>
 8005c60:	2b40      	cmp	r3, #64	; 0x40
 8005c62:	d058      	beq.n	8005d16 <HAL_TIM_ConfigClockSource+0x13a>
 8005c64:	2b40      	cmp	r3, #64	; 0x40
 8005c66:	d86f      	bhi.n	8005d48 <HAL_TIM_ConfigClockSource+0x16c>
 8005c68:	2b30      	cmp	r3, #48	; 0x30
 8005c6a:	d064      	beq.n	8005d36 <HAL_TIM_ConfigClockSource+0x15a>
 8005c6c:	2b30      	cmp	r3, #48	; 0x30
 8005c6e:	d86b      	bhi.n	8005d48 <HAL_TIM_ConfigClockSource+0x16c>
 8005c70:	2b20      	cmp	r3, #32
 8005c72:	d060      	beq.n	8005d36 <HAL_TIM_ConfigClockSource+0x15a>
 8005c74:	2b20      	cmp	r3, #32
 8005c76:	d867      	bhi.n	8005d48 <HAL_TIM_ConfigClockSource+0x16c>
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d05c      	beq.n	8005d36 <HAL_TIM_ConfigClockSource+0x15a>
 8005c7c:	2b10      	cmp	r3, #16
 8005c7e:	d05a      	beq.n	8005d36 <HAL_TIM_ConfigClockSource+0x15a>
 8005c80:	e062      	b.n	8005d48 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6818      	ldr	r0, [r3, #0]
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	6899      	ldr	r1, [r3, #8]
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	685a      	ldr	r2, [r3, #4]
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	f000 fe47 	bl	8006924 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005ca4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68ba      	ldr	r2, [r7, #8]
 8005cac:	609a      	str	r2, [r3, #8]
      break;
 8005cae:	e04f      	b.n	8005d50 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6818      	ldr	r0, [r3, #0]
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	6899      	ldr	r1, [r3, #8]
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	685a      	ldr	r2, [r3, #4]
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	f000 fe30 	bl	8006924 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689a      	ldr	r2, [r3, #8]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005cd2:	609a      	str	r2, [r3, #8]
      break;
 8005cd4:	e03c      	b.n	8005d50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6818      	ldr	r0, [r3, #0]
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	6859      	ldr	r1, [r3, #4]
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	68db      	ldr	r3, [r3, #12]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	f000 fcee 	bl	80066c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	2150      	movs	r1, #80	; 0x50
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f000 fdfd 	bl	80068ee <TIM_ITRx_SetConfig>
      break;
 8005cf4:	e02c      	b.n	8005d50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6818      	ldr	r0, [r3, #0]
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	6859      	ldr	r1, [r3, #4]
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	68db      	ldr	r3, [r3, #12]
 8005d02:	461a      	mov	r2, r3
 8005d04:	f000 fd4a 	bl	800679c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	2160      	movs	r1, #96	; 0x60
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f000 fded 	bl	80068ee <TIM_ITRx_SetConfig>
      break;
 8005d14:	e01c      	b.n	8005d50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6818      	ldr	r0, [r3, #0]
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	6859      	ldr	r1, [r3, #4]
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	461a      	mov	r2, r3
 8005d24:	f000 fcce 	bl	80066c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2140      	movs	r1, #64	; 0x40
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f000 fddd 	bl	80068ee <TIM_ITRx_SetConfig>
      break;
 8005d34:	e00c      	b.n	8005d50 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4619      	mov	r1, r3
 8005d40:	4610      	mov	r0, r2
 8005d42:	f000 fdd4 	bl	80068ee <TIM_ITRx_SetConfig>
      break;
 8005d46:	e003      	b.n	8005d50 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	73fb      	strb	r3, [r7, #15]
      break;
 8005d4c:	e000      	b.n	8005d50 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005d4e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3710      	adds	r7, #16
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	fffeff88 	.word	0xfffeff88

08005d70 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d101      	bne.n	8005d88 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005d84:	2302      	movs	r3, #2
 8005d86:	e031      	b.n	8005dec <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2202      	movs	r2, #2
 8005d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005d98:	6839      	ldr	r1, [r7, #0]
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 fb8a 	bl	80064b4 <TIM_SlaveTimer_SetConfig>
 8005da0:	4603      	mov	r3, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d009      	beq.n	8005dba <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2201      	movs	r2, #1
 8005daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2200      	movs	r2, #0
 8005db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e018      	b.n	8005dec <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	68da      	ldr	r2, [r3, #12]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dc8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68da      	ldr	r2, [r3, #12]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005dd8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005dea:	2300      	movs	r3, #0
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3708      	adds	r7, #8
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	60fb      	str	r3, [r7, #12]
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	2b0c      	cmp	r3, #12
 8005e06:	d831      	bhi.n	8005e6c <HAL_TIM_ReadCapturedValue+0x78>
 8005e08:	a201      	add	r2, pc, #4	; (adr r2, 8005e10 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e0e:	bf00      	nop
 8005e10:	08005e45 	.word	0x08005e45
 8005e14:	08005e6d 	.word	0x08005e6d
 8005e18:	08005e6d 	.word	0x08005e6d
 8005e1c:	08005e6d 	.word	0x08005e6d
 8005e20:	08005e4f 	.word	0x08005e4f
 8005e24:	08005e6d 	.word	0x08005e6d
 8005e28:	08005e6d 	.word	0x08005e6d
 8005e2c:	08005e6d 	.word	0x08005e6d
 8005e30:	08005e59 	.word	0x08005e59
 8005e34:	08005e6d 	.word	0x08005e6d
 8005e38:	08005e6d 	.word	0x08005e6d
 8005e3c:	08005e6d 	.word	0x08005e6d
 8005e40:	08005e63 	.word	0x08005e63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e4a:	60fb      	str	r3, [r7, #12]

      break;
 8005e4c:	e00f      	b.n	8005e6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e54:	60fb      	str	r3, [r7, #12]

      break;
 8005e56:	e00a      	b.n	8005e6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e5e:	60fb      	str	r3, [r7, #12]

      break;
 8005e60:	e005      	b.n	8005e6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e68:	60fb      	str	r3, [r7, #12]

      break;
 8005e6a:	e000      	b.n	8005e6e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005e6c:	bf00      	nop
  }

  return tmpreg;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3714      	adds	r7, #20
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e98:	bf00      	nop
 8005e9a:	370c      	adds	r7, #12
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr

08005ea4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005eac:	bf00      	nop
 8005eae:	370c      	adds	r7, #12
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr

08005eb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b085      	sub	sp, #20
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a40      	ldr	r2, [pc, #256]	; (8005fcc <TIM_Base_SetConfig+0x114>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d013      	beq.n	8005ef8 <TIM_Base_SetConfig+0x40>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ed6:	d00f      	beq.n	8005ef8 <TIM_Base_SetConfig+0x40>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a3d      	ldr	r2, [pc, #244]	; (8005fd0 <TIM_Base_SetConfig+0x118>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d00b      	beq.n	8005ef8 <TIM_Base_SetConfig+0x40>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a3c      	ldr	r2, [pc, #240]	; (8005fd4 <TIM_Base_SetConfig+0x11c>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d007      	beq.n	8005ef8 <TIM_Base_SetConfig+0x40>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a3b      	ldr	r2, [pc, #236]	; (8005fd8 <TIM_Base_SetConfig+0x120>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d003      	beq.n	8005ef8 <TIM_Base_SetConfig+0x40>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a3a      	ldr	r2, [pc, #232]	; (8005fdc <TIM_Base_SetConfig+0x124>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d108      	bne.n	8005f0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005efe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	68fa      	ldr	r2, [r7, #12]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a2f      	ldr	r2, [pc, #188]	; (8005fcc <TIM_Base_SetConfig+0x114>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d02b      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f18:	d027      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a2c      	ldr	r2, [pc, #176]	; (8005fd0 <TIM_Base_SetConfig+0x118>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d023      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a2b      	ldr	r2, [pc, #172]	; (8005fd4 <TIM_Base_SetConfig+0x11c>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d01f      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a2a      	ldr	r2, [pc, #168]	; (8005fd8 <TIM_Base_SetConfig+0x120>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d01b      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a29      	ldr	r2, [pc, #164]	; (8005fdc <TIM_Base_SetConfig+0x124>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d017      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a28      	ldr	r2, [pc, #160]	; (8005fe0 <TIM_Base_SetConfig+0x128>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d013      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a27      	ldr	r2, [pc, #156]	; (8005fe4 <TIM_Base_SetConfig+0x12c>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d00f      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a26      	ldr	r2, [pc, #152]	; (8005fe8 <TIM_Base_SetConfig+0x130>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d00b      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a25      	ldr	r2, [pc, #148]	; (8005fec <TIM_Base_SetConfig+0x134>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d007      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a24      	ldr	r2, [pc, #144]	; (8005ff0 <TIM_Base_SetConfig+0x138>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d003      	beq.n	8005f6a <TIM_Base_SetConfig+0xb2>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a23      	ldr	r2, [pc, #140]	; (8005ff4 <TIM_Base_SetConfig+0x13c>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d108      	bne.n	8005f7c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	68db      	ldr	r3, [r3, #12]
 8005f76:	68fa      	ldr	r2, [r7, #12]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	695b      	ldr	r3, [r3, #20]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	68fa      	ldr	r2, [r7, #12]
 8005f8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	689a      	ldr	r2, [r3, #8]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a0a      	ldr	r2, [pc, #40]	; (8005fcc <TIM_Base_SetConfig+0x114>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d003      	beq.n	8005fb0 <TIM_Base_SetConfig+0xf8>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	4a0c      	ldr	r2, [pc, #48]	; (8005fdc <TIM_Base_SetConfig+0x124>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d103      	bne.n	8005fb8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	691a      	ldr	r2, [r3, #16]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	615a      	str	r2, [r3, #20]
}
 8005fbe:	bf00      	nop
 8005fc0:	3714      	adds	r7, #20
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop
 8005fcc:	40010000 	.word	0x40010000
 8005fd0:	40000400 	.word	0x40000400
 8005fd4:	40000800 	.word	0x40000800
 8005fd8:	40000c00 	.word	0x40000c00
 8005fdc:	40010400 	.word	0x40010400
 8005fe0:	40014000 	.word	0x40014000
 8005fe4:	40014400 	.word	0x40014400
 8005fe8:	40014800 	.word	0x40014800
 8005fec:	40001800 	.word	0x40001800
 8005ff0:	40001c00 	.word	0x40001c00
 8005ff4:	40002000 	.word	0x40002000

08005ff8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b087      	sub	sp, #28
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a1b      	ldr	r3, [r3, #32]
 8006006:	f023 0201 	bic.w	r2, r3, #1
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a1b      	ldr	r3, [r3, #32]
 8006012:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	4b2b      	ldr	r3, [pc, #172]	; (80060d0 <TIM_OC1_SetConfig+0xd8>)
 8006024:	4013      	ands	r3, r2
 8006026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f023 0303 	bic.w	r3, r3, #3
 800602e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68fa      	ldr	r2, [r7, #12]
 8006036:	4313      	orrs	r3, r2
 8006038:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	f023 0302 	bic.w	r3, r3, #2
 8006040:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	697a      	ldr	r2, [r7, #20]
 8006048:	4313      	orrs	r3, r2
 800604a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a21      	ldr	r2, [pc, #132]	; (80060d4 <TIM_OC1_SetConfig+0xdc>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d003      	beq.n	800605c <TIM_OC1_SetConfig+0x64>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a20      	ldr	r2, [pc, #128]	; (80060d8 <TIM_OC1_SetConfig+0xe0>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d10c      	bne.n	8006076 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f023 0308 	bic.w	r3, r3, #8
 8006062:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	697a      	ldr	r2, [r7, #20]
 800606a:	4313      	orrs	r3, r2
 800606c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f023 0304 	bic.w	r3, r3, #4
 8006074:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a16      	ldr	r2, [pc, #88]	; (80060d4 <TIM_OC1_SetConfig+0xdc>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d003      	beq.n	8006086 <TIM_OC1_SetConfig+0x8e>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a15      	ldr	r2, [pc, #84]	; (80060d8 <TIM_OC1_SetConfig+0xe0>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d111      	bne.n	80060aa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800608c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006094:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	695b      	ldr	r3, [r3, #20]
 800609a:	693a      	ldr	r2, [r7, #16]
 800609c:	4313      	orrs	r3, r2
 800609e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	699b      	ldr	r3, [r3, #24]
 80060a4:	693a      	ldr	r2, [r7, #16]
 80060a6:	4313      	orrs	r3, r2
 80060a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	68fa      	ldr	r2, [r7, #12]
 80060b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	685a      	ldr	r2, [r3, #4]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	697a      	ldr	r2, [r7, #20]
 80060c2:	621a      	str	r2, [r3, #32]
}
 80060c4:	bf00      	nop
 80060c6:	371c      	adds	r7, #28
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr
 80060d0:	fffeff8f 	.word	0xfffeff8f
 80060d4:	40010000 	.word	0x40010000
 80060d8:	40010400 	.word	0x40010400

080060dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060dc:	b480      	push	{r7}
 80060de:	b087      	sub	sp, #28
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6a1b      	ldr	r3, [r3, #32]
 80060ea:	f023 0210 	bic.w	r2, r3, #16
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a1b      	ldr	r3, [r3, #32]
 80060f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	699b      	ldr	r3, [r3, #24]
 8006102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006104:	68fa      	ldr	r2, [r7, #12]
 8006106:	4b2e      	ldr	r3, [pc, #184]	; (80061c0 <TIM_OC2_SetConfig+0xe4>)
 8006108:	4013      	ands	r3, r2
 800610a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006112:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	021b      	lsls	r3, r3, #8
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	4313      	orrs	r3, r2
 800611e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	f023 0320 	bic.w	r3, r3, #32
 8006126:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	011b      	lsls	r3, r3, #4
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	4313      	orrs	r3, r2
 8006132:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	4a23      	ldr	r2, [pc, #140]	; (80061c4 <TIM_OC2_SetConfig+0xe8>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d003      	beq.n	8006144 <TIM_OC2_SetConfig+0x68>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a22      	ldr	r2, [pc, #136]	; (80061c8 <TIM_OC2_SetConfig+0xec>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d10d      	bne.n	8006160 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800614a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	011b      	lsls	r3, r3, #4
 8006152:	697a      	ldr	r2, [r7, #20]
 8006154:	4313      	orrs	r3, r2
 8006156:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800615e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a18      	ldr	r2, [pc, #96]	; (80061c4 <TIM_OC2_SetConfig+0xe8>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d003      	beq.n	8006170 <TIM_OC2_SetConfig+0x94>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	4a17      	ldr	r2, [pc, #92]	; (80061c8 <TIM_OC2_SetConfig+0xec>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d113      	bne.n	8006198 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006176:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800617e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	695b      	ldr	r3, [r3, #20]
 8006184:	009b      	lsls	r3, r3, #2
 8006186:	693a      	ldr	r2, [r7, #16]
 8006188:	4313      	orrs	r3, r2
 800618a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	009b      	lsls	r3, r3, #2
 8006192:	693a      	ldr	r2, [r7, #16]
 8006194:	4313      	orrs	r3, r2
 8006196:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	693a      	ldr	r2, [r7, #16]
 800619c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	685a      	ldr	r2, [r3, #4]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	621a      	str	r2, [r3, #32]
}
 80061b2:	bf00      	nop
 80061b4:	371c      	adds	r7, #28
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	feff8fff 	.word	0xfeff8fff
 80061c4:	40010000 	.word	0x40010000
 80061c8:	40010400 	.word	0x40010400

080061cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b087      	sub	sp, #28
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6a1b      	ldr	r3, [r3, #32]
 80061da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a1b      	ldr	r3, [r3, #32]
 80061e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	69db      	ldr	r3, [r3, #28]
 80061f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061f4:	68fa      	ldr	r2, [r7, #12]
 80061f6:	4b2d      	ldr	r3, [pc, #180]	; (80062ac <TIM_OC3_SetConfig+0xe0>)
 80061f8:	4013      	ands	r3, r2
 80061fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f023 0303 	bic.w	r3, r3, #3
 8006202:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	4313      	orrs	r3, r2
 800620c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006214:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	021b      	lsls	r3, r3, #8
 800621c:	697a      	ldr	r2, [r7, #20]
 800621e:	4313      	orrs	r3, r2
 8006220:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a22      	ldr	r2, [pc, #136]	; (80062b0 <TIM_OC3_SetConfig+0xe4>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d003      	beq.n	8006232 <TIM_OC3_SetConfig+0x66>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a21      	ldr	r2, [pc, #132]	; (80062b4 <TIM_OC3_SetConfig+0xe8>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d10d      	bne.n	800624e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006238:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	021b      	lsls	r3, r3, #8
 8006240:	697a      	ldr	r2, [r7, #20]
 8006242:	4313      	orrs	r3, r2
 8006244:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800624c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a17      	ldr	r2, [pc, #92]	; (80062b0 <TIM_OC3_SetConfig+0xe4>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d003      	beq.n	800625e <TIM_OC3_SetConfig+0x92>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a16      	ldr	r2, [pc, #88]	; (80062b4 <TIM_OC3_SetConfig+0xe8>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d113      	bne.n	8006286 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006264:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800626c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	695b      	ldr	r3, [r3, #20]
 8006272:	011b      	lsls	r3, r3, #4
 8006274:	693a      	ldr	r2, [r7, #16]
 8006276:	4313      	orrs	r3, r2
 8006278:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	699b      	ldr	r3, [r3, #24]
 800627e:	011b      	lsls	r3, r3, #4
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	4313      	orrs	r3, r2
 8006284:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	68fa      	ldr	r2, [r7, #12]
 8006290:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	685a      	ldr	r2, [r3, #4]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	697a      	ldr	r2, [r7, #20]
 800629e:	621a      	str	r2, [r3, #32]
}
 80062a0:	bf00      	nop
 80062a2:	371c      	adds	r7, #28
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr
 80062ac:	fffeff8f 	.word	0xfffeff8f
 80062b0:	40010000 	.word	0x40010000
 80062b4:	40010400 	.word	0x40010400

080062b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b087      	sub	sp, #28
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a1b      	ldr	r3, [r3, #32]
 80062c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6a1b      	ldr	r3, [r3, #32]
 80062d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	69db      	ldr	r3, [r3, #28]
 80062de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80062e0:	68fa      	ldr	r2, [r7, #12]
 80062e2:	4b1e      	ldr	r3, [pc, #120]	; (800635c <TIM_OC4_SetConfig+0xa4>)
 80062e4:	4013      	ands	r3, r2
 80062e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	021b      	lsls	r3, r3, #8
 80062f6:	68fa      	ldr	r2, [r7, #12]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006302:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	031b      	lsls	r3, r3, #12
 800630a:	693a      	ldr	r2, [r7, #16]
 800630c:	4313      	orrs	r3, r2
 800630e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a13      	ldr	r2, [pc, #76]	; (8006360 <TIM_OC4_SetConfig+0xa8>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d003      	beq.n	8006320 <TIM_OC4_SetConfig+0x68>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4a12      	ldr	r2, [pc, #72]	; (8006364 <TIM_OC4_SetConfig+0xac>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d109      	bne.n	8006334 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006326:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	695b      	ldr	r3, [r3, #20]
 800632c:	019b      	lsls	r3, r3, #6
 800632e:	697a      	ldr	r2, [r7, #20]
 8006330:	4313      	orrs	r3, r2
 8006332:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	68fa      	ldr	r2, [r7, #12]
 800633e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	685a      	ldr	r2, [r3, #4]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	693a      	ldr	r2, [r7, #16]
 800634c:	621a      	str	r2, [r3, #32]
}
 800634e:	bf00      	nop
 8006350:	371c      	adds	r7, #28
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	feff8fff 	.word	0xfeff8fff
 8006360:	40010000 	.word	0x40010000
 8006364:	40010400 	.word	0x40010400

08006368 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006368:	b480      	push	{r7}
 800636a:	b087      	sub	sp, #28
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6a1b      	ldr	r3, [r3, #32]
 8006376:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6a1b      	ldr	r3, [r3, #32]
 8006382:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800638e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006390:	68fa      	ldr	r2, [r7, #12]
 8006392:	4b1b      	ldr	r3, [pc, #108]	; (8006400 <TIM_OC5_SetConfig+0x98>)
 8006394:	4013      	ands	r3, r2
 8006396:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68fa      	ldr	r2, [r7, #12]
 800639e:	4313      	orrs	r3, r2
 80063a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80063a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	041b      	lsls	r3, r3, #16
 80063b0:	693a      	ldr	r2, [r7, #16]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a12      	ldr	r2, [pc, #72]	; (8006404 <TIM_OC5_SetConfig+0x9c>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d003      	beq.n	80063c6 <TIM_OC5_SetConfig+0x5e>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a11      	ldr	r2, [pc, #68]	; (8006408 <TIM_OC5_SetConfig+0xa0>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d109      	bne.n	80063da <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	695b      	ldr	r3, [r3, #20]
 80063d2:	021b      	lsls	r3, r3, #8
 80063d4:	697a      	ldr	r2, [r7, #20]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	697a      	ldr	r2, [r7, #20]
 80063de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	68fa      	ldr	r2, [r7, #12]
 80063e4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	693a      	ldr	r2, [r7, #16]
 80063f2:	621a      	str	r2, [r3, #32]
}
 80063f4:	bf00      	nop
 80063f6:	371c      	adds	r7, #28
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr
 8006400:	fffeff8f 	.word	0xfffeff8f
 8006404:	40010000 	.word	0x40010000
 8006408:	40010400 	.word	0x40010400

0800640c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800640c:	b480      	push	{r7}
 800640e:	b087      	sub	sp, #28
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a1b      	ldr	r3, [r3, #32]
 800641a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a1b      	ldr	r3, [r3, #32]
 8006426:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006434:	68fa      	ldr	r2, [r7, #12]
 8006436:	4b1c      	ldr	r3, [pc, #112]	; (80064a8 <TIM_OC6_SetConfig+0x9c>)
 8006438:	4013      	ands	r3, r2
 800643a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	021b      	lsls	r3, r3, #8
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	4313      	orrs	r3, r2
 8006446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800644e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	051b      	lsls	r3, r3, #20
 8006456:	693a      	ldr	r2, [r7, #16]
 8006458:	4313      	orrs	r3, r2
 800645a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	4a13      	ldr	r2, [pc, #76]	; (80064ac <TIM_OC6_SetConfig+0xa0>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d003      	beq.n	800646c <TIM_OC6_SetConfig+0x60>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	4a12      	ldr	r2, [pc, #72]	; (80064b0 <TIM_OC6_SetConfig+0xa4>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d109      	bne.n	8006480 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006472:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	695b      	ldr	r3, [r3, #20]
 8006478:	029b      	lsls	r3, r3, #10
 800647a:	697a      	ldr	r2, [r7, #20]
 800647c:	4313      	orrs	r3, r2
 800647e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	697a      	ldr	r2, [r7, #20]
 8006484:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	68fa      	ldr	r2, [r7, #12]
 800648a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	685a      	ldr	r2, [r3, #4]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	693a      	ldr	r2, [r7, #16]
 8006498:	621a      	str	r2, [r3, #32]
}
 800649a:	bf00      	nop
 800649c:	371c      	adds	r7, #28
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr
 80064a6:	bf00      	nop
 80064a8:	feff8fff 	.word	0xfeff8fff
 80064ac:	40010000 	.word	0x40010000
 80064b0:	40010400 	.word	0x40010400

080064b4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b086      	sub	sp, #24
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064be:	2300      	movs	r3, #0
 80064c0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064d0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	693a      	ldr	r2, [r7, #16]
 80064d8:	4313      	orrs	r3, r2
 80064da:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80064dc:	693a      	ldr	r2, [r7, #16]
 80064de:	4b3e      	ldr	r3, [pc, #248]	; (80065d8 <TIM_SlaveTimer_SetConfig+0x124>)
 80064e0:	4013      	ands	r3, r2
 80064e2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	693a      	ldr	r2, [r7, #16]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	693a      	ldr	r2, [r7, #16]
 80064f4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	2b70      	cmp	r3, #112	; 0x70
 80064fc:	d01a      	beq.n	8006534 <TIM_SlaveTimer_SetConfig+0x80>
 80064fe:	2b70      	cmp	r3, #112	; 0x70
 8006500:	d860      	bhi.n	80065c4 <TIM_SlaveTimer_SetConfig+0x110>
 8006502:	2b60      	cmp	r3, #96	; 0x60
 8006504:	d054      	beq.n	80065b0 <TIM_SlaveTimer_SetConfig+0xfc>
 8006506:	2b60      	cmp	r3, #96	; 0x60
 8006508:	d85c      	bhi.n	80065c4 <TIM_SlaveTimer_SetConfig+0x110>
 800650a:	2b50      	cmp	r3, #80	; 0x50
 800650c:	d046      	beq.n	800659c <TIM_SlaveTimer_SetConfig+0xe8>
 800650e:	2b50      	cmp	r3, #80	; 0x50
 8006510:	d858      	bhi.n	80065c4 <TIM_SlaveTimer_SetConfig+0x110>
 8006512:	2b40      	cmp	r3, #64	; 0x40
 8006514:	d019      	beq.n	800654a <TIM_SlaveTimer_SetConfig+0x96>
 8006516:	2b40      	cmp	r3, #64	; 0x40
 8006518:	d854      	bhi.n	80065c4 <TIM_SlaveTimer_SetConfig+0x110>
 800651a:	2b30      	cmp	r3, #48	; 0x30
 800651c:	d055      	beq.n	80065ca <TIM_SlaveTimer_SetConfig+0x116>
 800651e:	2b30      	cmp	r3, #48	; 0x30
 8006520:	d850      	bhi.n	80065c4 <TIM_SlaveTimer_SetConfig+0x110>
 8006522:	2b20      	cmp	r3, #32
 8006524:	d051      	beq.n	80065ca <TIM_SlaveTimer_SetConfig+0x116>
 8006526:	2b20      	cmp	r3, #32
 8006528:	d84c      	bhi.n	80065c4 <TIM_SlaveTimer_SetConfig+0x110>
 800652a:	2b00      	cmp	r3, #0
 800652c:	d04d      	beq.n	80065ca <TIM_SlaveTimer_SetConfig+0x116>
 800652e:	2b10      	cmp	r3, #16
 8006530:	d04b      	beq.n	80065ca <TIM_SlaveTimer_SetConfig+0x116>
 8006532:	e047      	b.n	80065c4 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6818      	ldr	r0, [r3, #0]
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	68d9      	ldr	r1, [r3, #12]
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	689a      	ldr	r2, [r3, #8]
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	691b      	ldr	r3, [r3, #16]
 8006544:	f000 f9ee 	bl	8006924 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8006548:	e040      	b.n	80065cc <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	2b05      	cmp	r3, #5
 8006550:	d101      	bne.n	8006556 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e03b      	b.n	80065ce <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	6a1b      	ldr	r3, [r3, #32]
 800655c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	6a1a      	ldr	r2, [r3, #32]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f022 0201 	bic.w	r2, r2, #1
 800656c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	699b      	ldr	r3, [r3, #24]
 8006574:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800657c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	011b      	lsls	r3, r3, #4
 8006584:	68ba      	ldr	r2, [r7, #8]
 8006586:	4313      	orrs	r3, r2
 8006588:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68ba      	ldr	r2, [r7, #8]
 8006590:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	621a      	str	r2, [r3, #32]
      break;
 800659a:	e017      	b.n	80065cc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6818      	ldr	r0, [r3, #0]
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	6899      	ldr	r1, [r3, #8]
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	691b      	ldr	r3, [r3, #16]
 80065a8:	461a      	mov	r2, r3
 80065aa:	f000 f88b 	bl	80066c4 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80065ae:	e00d      	b.n	80065cc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6818      	ldr	r0, [r3, #0]
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	6899      	ldr	r1, [r3, #8]
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	691b      	ldr	r3, [r3, #16]
 80065bc:	461a      	mov	r2, r3
 80065be:	f000 f8ed 	bl	800679c <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80065c2:	e003      	b.n	80065cc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	75fb      	strb	r3, [r7, #23]
      break;
 80065c8:	e000      	b.n	80065cc <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80065ca:	bf00      	nop
  }

  return status;
 80065cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3718      	adds	r7, #24
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	bf00      	nop
 80065d8:	fffefff8 	.word	0xfffefff8

080065dc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80065dc:	b480      	push	{r7}
 80065de:	b087      	sub	sp, #28
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	607a      	str	r2, [r7, #4]
 80065e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	f023 0201 	bic.w	r2, r3, #1
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	699b      	ldr	r3, [r3, #24]
 80065fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6a1b      	ldr	r3, [r3, #32]
 8006600:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	4a28      	ldr	r2, [pc, #160]	; (80066a8 <TIM_TI1_SetConfig+0xcc>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d01b      	beq.n	8006642 <TIM_TI1_SetConfig+0x66>
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006610:	d017      	beq.n	8006642 <TIM_TI1_SetConfig+0x66>
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	4a25      	ldr	r2, [pc, #148]	; (80066ac <TIM_TI1_SetConfig+0xd0>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d013      	beq.n	8006642 <TIM_TI1_SetConfig+0x66>
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	4a24      	ldr	r2, [pc, #144]	; (80066b0 <TIM_TI1_SetConfig+0xd4>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d00f      	beq.n	8006642 <TIM_TI1_SetConfig+0x66>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	4a23      	ldr	r2, [pc, #140]	; (80066b4 <TIM_TI1_SetConfig+0xd8>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d00b      	beq.n	8006642 <TIM_TI1_SetConfig+0x66>
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	4a22      	ldr	r2, [pc, #136]	; (80066b8 <TIM_TI1_SetConfig+0xdc>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d007      	beq.n	8006642 <TIM_TI1_SetConfig+0x66>
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	4a21      	ldr	r2, [pc, #132]	; (80066bc <TIM_TI1_SetConfig+0xe0>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d003      	beq.n	8006642 <TIM_TI1_SetConfig+0x66>
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	4a20      	ldr	r2, [pc, #128]	; (80066c0 <TIM_TI1_SetConfig+0xe4>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d101      	bne.n	8006646 <TIM_TI1_SetConfig+0x6a>
 8006642:	2301      	movs	r3, #1
 8006644:	e000      	b.n	8006648 <TIM_TI1_SetConfig+0x6c>
 8006646:	2300      	movs	r3, #0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d008      	beq.n	800665e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	f023 0303 	bic.w	r3, r3, #3
 8006652:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006654:	697a      	ldr	r2, [r7, #20]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	4313      	orrs	r3, r2
 800665a:	617b      	str	r3, [r7, #20]
 800665c:	e003      	b.n	8006666 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	f043 0301 	orr.w	r3, r3, #1
 8006664:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800666c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	011b      	lsls	r3, r3, #4
 8006672:	b2db      	uxtb	r3, r3
 8006674:	697a      	ldr	r2, [r7, #20]
 8006676:	4313      	orrs	r3, r2
 8006678:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	f023 030a 	bic.w	r3, r3, #10
 8006680:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	f003 030a 	and.w	r3, r3, #10
 8006688:	693a      	ldr	r2, [r7, #16]
 800668a:	4313      	orrs	r3, r2
 800668c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	697a      	ldr	r2, [r7, #20]
 8006692:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	693a      	ldr	r2, [r7, #16]
 8006698:	621a      	str	r2, [r3, #32]
}
 800669a:	bf00      	nop
 800669c:	371c      	adds	r7, #28
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr
 80066a6:	bf00      	nop
 80066a8:	40010000 	.word	0x40010000
 80066ac:	40000400 	.word	0x40000400
 80066b0:	40000800 	.word	0x40000800
 80066b4:	40000c00 	.word	0x40000c00
 80066b8:	40010400 	.word	0x40010400
 80066bc:	40014000 	.word	0x40014000
 80066c0:	40001800 	.word	0x40001800

080066c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b087      	sub	sp, #28
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	60f8      	str	r0, [r7, #12]
 80066cc:	60b9      	str	r1, [r7, #8]
 80066ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6a1b      	ldr	r3, [r3, #32]
 80066d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6a1b      	ldr	r3, [r3, #32]
 80066da:	f023 0201 	bic.w	r2, r3, #1
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	699b      	ldr	r3, [r3, #24]
 80066e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80066ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	011b      	lsls	r3, r3, #4
 80066f4:	693a      	ldr	r2, [r7, #16]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	f023 030a 	bic.w	r3, r3, #10
 8006700:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006702:	697a      	ldr	r2, [r7, #20]
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	4313      	orrs	r3, r2
 8006708:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	693a      	ldr	r2, [r7, #16]
 800670e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	697a      	ldr	r2, [r7, #20]
 8006714:	621a      	str	r2, [r3, #32]
}
 8006716:	bf00      	nop
 8006718:	371c      	adds	r7, #28
 800671a:	46bd      	mov	sp, r7
 800671c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006720:	4770      	bx	lr

08006722 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006722:	b480      	push	{r7}
 8006724:	b087      	sub	sp, #28
 8006726:	af00      	add	r7, sp, #0
 8006728:	60f8      	str	r0, [r7, #12]
 800672a:	60b9      	str	r1, [r7, #8]
 800672c:	607a      	str	r2, [r7, #4]
 800672e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	6a1b      	ldr	r3, [r3, #32]
 8006734:	f023 0210 	bic.w	r2, r3, #16
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	699b      	ldr	r3, [r3, #24]
 8006740:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6a1b      	ldr	r3, [r3, #32]
 8006746:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800674e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	021b      	lsls	r3, r3, #8
 8006754:	697a      	ldr	r2, [r7, #20]
 8006756:	4313      	orrs	r3, r2
 8006758:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006760:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	031b      	lsls	r3, r3, #12
 8006766:	b29b      	uxth	r3, r3
 8006768:	697a      	ldr	r2, [r7, #20]
 800676a:	4313      	orrs	r3, r2
 800676c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006774:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	011b      	lsls	r3, r3, #4
 800677a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800677e:	693a      	ldr	r2, [r7, #16]
 8006780:	4313      	orrs	r3, r2
 8006782:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	697a      	ldr	r2, [r7, #20]
 8006788:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	693a      	ldr	r2, [r7, #16]
 800678e:	621a      	str	r2, [r3, #32]
}
 8006790:	bf00      	nop
 8006792:	371c      	adds	r7, #28
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800679c:	b480      	push	{r7}
 800679e:	b087      	sub	sp, #28
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	60f8      	str	r0, [r7, #12]
 80067a4:	60b9      	str	r1, [r7, #8]
 80067a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6a1b      	ldr	r3, [r3, #32]
 80067ac:	f023 0210 	bic.w	r2, r3, #16
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	699b      	ldr	r3, [r3, #24]
 80067b8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	6a1b      	ldr	r3, [r3, #32]
 80067be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80067c6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	031b      	lsls	r3, r3, #12
 80067cc:	697a      	ldr	r2, [r7, #20]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80067d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	011b      	lsls	r3, r3, #4
 80067de:	693a      	ldr	r2, [r7, #16]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	621a      	str	r2, [r3, #32]
}
 80067f0:	bf00      	nop
 80067f2:	371c      	adds	r7, #28
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr

080067fc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b087      	sub	sp, #28
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	607a      	str	r2, [r7, #4]
 8006808:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6a1b      	ldr	r3, [r3, #32]
 800680e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	69db      	ldr	r3, [r3, #28]
 800681a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6a1b      	ldr	r3, [r3, #32]
 8006820:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	f023 0303 	bic.w	r3, r3, #3
 8006828:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800682a:	697a      	ldr	r2, [r7, #20]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4313      	orrs	r3, r2
 8006830:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006838:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	011b      	lsls	r3, r3, #4
 800683e:	b2db      	uxtb	r3, r3
 8006840:	697a      	ldr	r2, [r7, #20]
 8006842:	4313      	orrs	r3, r2
 8006844:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800684c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	021b      	lsls	r3, r3, #8
 8006852:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006856:	693a      	ldr	r2, [r7, #16]
 8006858:	4313      	orrs	r3, r2
 800685a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	697a      	ldr	r2, [r7, #20]
 8006860:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	693a      	ldr	r2, [r7, #16]
 8006866:	621a      	str	r2, [r3, #32]
}
 8006868:	bf00      	nop
 800686a:	371c      	adds	r7, #28
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006874:	b480      	push	{r7}
 8006876:	b087      	sub	sp, #28
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
 8006880:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6a1b      	ldr	r3, [r3, #32]
 8006886:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	69db      	ldr	r3, [r3, #28]
 8006892:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	6a1b      	ldr	r3, [r3, #32]
 8006898:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	021b      	lsls	r3, r3, #8
 80068a6:	697a      	ldr	r2, [r7, #20]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80068b2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	031b      	lsls	r3, r3, #12
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	697a      	ldr	r2, [r7, #20]
 80068bc:	4313      	orrs	r3, r2
 80068be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80068c6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	031b      	lsls	r3, r3, #12
 80068cc:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80068d0:	693a      	ldr	r2, [r7, #16]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	697a      	ldr	r2, [r7, #20]
 80068da:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	621a      	str	r2, [r3, #32]
}
 80068e2:	bf00      	nop
 80068e4:	371c      	adds	r7, #28
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr

080068ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80068ee:	b480      	push	{r7}
 80068f0:	b085      	sub	sp, #20
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
 80068f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006904:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006906:	683a      	ldr	r2, [r7, #0]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	4313      	orrs	r3, r2
 800690c:	f043 0307 	orr.w	r3, r3, #7
 8006910:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	68fa      	ldr	r2, [r7, #12]
 8006916:	609a      	str	r2, [r3, #8]
}
 8006918:	bf00      	nop
 800691a:	3714      	adds	r7, #20
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr

08006924 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006924:	b480      	push	{r7}
 8006926:	b087      	sub	sp, #28
 8006928:	af00      	add	r7, sp, #0
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	60b9      	str	r1, [r7, #8]
 800692e:	607a      	str	r2, [r7, #4]
 8006930:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800693e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	021a      	lsls	r2, r3, #8
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	431a      	orrs	r2, r3
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	4313      	orrs	r3, r2
 800694c:	697a      	ldr	r2, [r7, #20]
 800694e:	4313      	orrs	r3, r2
 8006950:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	697a      	ldr	r2, [r7, #20]
 8006956:	609a      	str	r2, [r3, #8]
}
 8006958:	bf00      	nop
 800695a:	371c      	adds	r7, #28
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr

08006964 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006964:	b480      	push	{r7}
 8006966:	b087      	sub	sp, #28
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	f003 031f 	and.w	r3, r3, #31
 8006976:	2201      	movs	r2, #1
 8006978:	fa02 f303 	lsl.w	r3, r2, r3
 800697c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6a1a      	ldr	r2, [r3, #32]
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	43db      	mvns	r3, r3
 8006986:	401a      	ands	r2, r3
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6a1a      	ldr	r2, [r3, #32]
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	f003 031f 	and.w	r3, r3, #31
 8006996:	6879      	ldr	r1, [r7, #4]
 8006998:	fa01 f303 	lsl.w	r3, r1, r3
 800699c:	431a      	orrs	r2, r3
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	621a      	str	r2, [r3, #32]
}
 80069a2:	bf00      	nop
 80069a4:	371c      	adds	r7, #28
 80069a6:	46bd      	mov	sp, r7
 80069a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ac:	4770      	bx	lr
	...

080069b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b085      	sub	sp, #20
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d101      	bne.n	80069c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069c4:	2302      	movs	r3, #2
 80069c6:	e06d      	b.n	8006aa4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2201      	movs	r2, #1
 80069cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2202      	movs	r2, #2
 80069d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a30      	ldr	r2, [pc, #192]	; (8006ab0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d004      	beq.n	80069fc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a2f      	ldr	r2, [pc, #188]	; (8006ab4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d108      	bne.n	8006a0e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006a02:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	68fa      	ldr	r2, [r7, #12]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a14:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	68fa      	ldr	r2, [r7, #12]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	68fa      	ldr	r2, [r7, #12]
 8006a26:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a20      	ldr	r2, [pc, #128]	; (8006ab0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d022      	beq.n	8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a3a:	d01d      	beq.n	8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a1d      	ldr	r2, [pc, #116]	; (8006ab8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d018      	beq.n	8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a1c      	ldr	r2, [pc, #112]	; (8006abc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d013      	beq.n	8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a1a      	ldr	r2, [pc, #104]	; (8006ac0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d00e      	beq.n	8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a15      	ldr	r2, [pc, #84]	; (8006ab4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d009      	beq.n	8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a16      	ldr	r2, [pc, #88]	; (8006ac4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d004      	beq.n	8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a15      	ldr	r2, [pc, #84]	; (8006ac8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d10c      	bne.n	8006a92 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a7e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	68ba      	ldr	r2, [r7, #8]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	68ba      	ldr	r2, [r7, #8]
 8006a90:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2201      	movs	r2, #1
 8006a96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006aa2:	2300      	movs	r3, #0
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3714      	adds	r7, #20
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr
 8006ab0:	40010000 	.word	0x40010000
 8006ab4:	40010400 	.word	0x40010400
 8006ab8:	40000400 	.word	0x40000400
 8006abc:	40000800 	.word	0x40000800
 8006ac0:	40000c00 	.word	0x40000c00
 8006ac4:	40014000 	.word	0x40014000
 8006ac8:	40001800 	.word	0x40001800

08006acc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ad4:	bf00      	nop
 8006ad6:	370c      	adds	r7, #12
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr

08006ae0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ae8:	bf00      	nop
 8006aea:	370c      	adds	r7, #12
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006afc:	bf00      	nop
 8006afe:	370c      	adds	r7, #12
 8006b00:	46bd      	mov	sp, r7
 8006b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b06:	4770      	bx	lr

08006b08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b082      	sub	sp, #8
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d101      	bne.n	8006b1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b16:	2301      	movs	r3, #1
 8006b18:	e040      	b.n	8006b9c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d106      	bne.n	8006b30 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2200      	movs	r2, #0
 8006b26:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f7fb fe96 	bl	800285c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2224      	movs	r2, #36	; 0x24
 8006b34:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f022 0201 	bic.w	r2, r2, #1
 8006b44:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 f8c0 	bl	8006ccc <UART_SetConfig>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d101      	bne.n	8006b56 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	e022      	b.n	8006b9c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d002      	beq.n	8006b64 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 fb16 	bl	8007190 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	685a      	ldr	r2, [r3, #4]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006b72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	689a      	ldr	r2, [r3, #8]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	681a      	ldr	r2, [r3, #0]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f042 0201 	orr.w	r2, r2, #1
 8006b92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f000 fb9d 	bl	80072d4 <UART_CheckIdleState>
 8006b9a:	4603      	mov	r3, r0
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3708      	adds	r7, #8
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b08a      	sub	sp, #40	; 0x28
 8006ba8:	af02      	add	r7, sp, #8
 8006baa:	60f8      	str	r0, [r7, #12]
 8006bac:	60b9      	str	r1, [r7, #8]
 8006bae:	603b      	str	r3, [r7, #0]
 8006bb0:	4613      	mov	r3, r2
 8006bb2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006bb8:	2b20      	cmp	r3, #32
 8006bba:	f040 8081 	bne.w	8006cc0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d002      	beq.n	8006bca <HAL_UART_Transmit+0x26>
 8006bc4:	88fb      	ldrh	r3, [r7, #6]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d101      	bne.n	8006bce <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e079      	b.n	8006cc2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d101      	bne.n	8006bdc <HAL_UART_Transmit+0x38>
 8006bd8:	2302      	movs	r3, #2
 8006bda:	e072      	b.n	8006cc2 <HAL_UART_Transmit+0x11e>
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2200      	movs	r2, #0
 8006be8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2221      	movs	r2, #33	; 0x21
 8006bf0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006bf2:	f7fb ff0b 	bl	8002a0c <HAL_GetTick>
 8006bf6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	88fa      	ldrh	r2, [r7, #6]
 8006bfc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	88fa      	ldrh	r2, [r7, #6]
 8006c04:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c10:	d108      	bne.n	8006c24 <HAL_UART_Transmit+0x80>
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	691b      	ldr	r3, [r3, #16]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d104      	bne.n	8006c24 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	61bb      	str	r3, [r7, #24]
 8006c22:	e003      	b.n	8006c2c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006c34:	e02c      	b.n	8006c90 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	2180      	movs	r1, #128	; 0x80
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	f000 fb90 	bl	8007366 <UART_WaitOnFlagUntilTimeout>
 8006c46:	4603      	mov	r3, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d001      	beq.n	8006c50 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	e038      	b.n	8006cc2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d10b      	bne.n	8006c6e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c56:	69bb      	ldr	r3, [r7, #24]
 8006c58:	881b      	ldrh	r3, [r3, #0]
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c64:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006c66:	69bb      	ldr	r3, [r7, #24]
 8006c68:	3302      	adds	r3, #2
 8006c6a:	61bb      	str	r3, [r7, #24]
 8006c6c:	e007      	b.n	8006c7e <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c6e:	69fb      	ldr	r3, [r7, #28]
 8006c70:	781a      	ldrb	r2, [r3, #0]
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	3301      	adds	r3, #1
 8006c7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	3b01      	subs	r3, #1
 8006c88:	b29a      	uxth	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1cc      	bne.n	8006c36 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	9300      	str	r3, [sp, #0]
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	2140      	movs	r1, #64	; 0x40
 8006ca6:	68f8      	ldr	r0, [r7, #12]
 8006ca8:	f000 fb5d 	bl	8007366 <UART_WaitOnFlagUntilTimeout>
 8006cac:	4603      	mov	r3, r0
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d001      	beq.n	8006cb6 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8006cb2:	2303      	movs	r3, #3
 8006cb4:	e005      	b.n	8006cc2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2220      	movs	r2, #32
 8006cba:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	e000      	b.n	8006cc2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006cc0:	2302      	movs	r3, #2
  }
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3720      	adds	r7, #32
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
	...

08006ccc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b088      	sub	sp, #32
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	689a      	ldr	r2, [r3, #8]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	691b      	ldr	r3, [r3, #16]
 8006ce0:	431a      	orrs	r2, r3
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	695b      	ldr	r3, [r3, #20]
 8006ce6:	431a      	orrs	r2, r3
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	69db      	ldr	r3, [r3, #28]
 8006cec:	4313      	orrs	r3, r2
 8006cee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681a      	ldr	r2, [r3, #0]
 8006cf6:	4ba7      	ldr	r3, [pc, #668]	; (8006f94 <UART_SetConfig+0x2c8>)
 8006cf8:	4013      	ands	r3, r2
 8006cfa:	687a      	ldr	r2, [r7, #4]
 8006cfc:	6812      	ldr	r2, [r2, #0]
 8006cfe:	6979      	ldr	r1, [r7, #20]
 8006d00:	430b      	orrs	r3, r1
 8006d02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	68da      	ldr	r2, [r3, #12]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	430a      	orrs	r2, r1
 8006d18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	699b      	ldr	r3, [r3, #24]
 8006d1e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6a1b      	ldr	r3, [r3, #32]
 8006d24:	697a      	ldr	r2, [r7, #20]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	697a      	ldr	r2, [r7, #20]
 8006d3a:	430a      	orrs	r2, r1
 8006d3c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a95      	ldr	r2, [pc, #596]	; (8006f98 <UART_SetConfig+0x2cc>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d120      	bne.n	8006d8a <UART_SetConfig+0xbe>
 8006d48:	4b94      	ldr	r3, [pc, #592]	; (8006f9c <UART_SetConfig+0x2d0>)
 8006d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d4e:	f003 0303 	and.w	r3, r3, #3
 8006d52:	2b03      	cmp	r3, #3
 8006d54:	d816      	bhi.n	8006d84 <UART_SetConfig+0xb8>
 8006d56:	a201      	add	r2, pc, #4	; (adr r2, 8006d5c <UART_SetConfig+0x90>)
 8006d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d5c:	08006d6d 	.word	0x08006d6d
 8006d60:	08006d79 	.word	0x08006d79
 8006d64:	08006d73 	.word	0x08006d73
 8006d68:	08006d7f 	.word	0x08006d7f
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	77fb      	strb	r3, [r7, #31]
 8006d70:	e14f      	b.n	8007012 <UART_SetConfig+0x346>
 8006d72:	2302      	movs	r3, #2
 8006d74:	77fb      	strb	r3, [r7, #31]
 8006d76:	e14c      	b.n	8007012 <UART_SetConfig+0x346>
 8006d78:	2304      	movs	r3, #4
 8006d7a:	77fb      	strb	r3, [r7, #31]
 8006d7c:	e149      	b.n	8007012 <UART_SetConfig+0x346>
 8006d7e:	2308      	movs	r3, #8
 8006d80:	77fb      	strb	r3, [r7, #31]
 8006d82:	e146      	b.n	8007012 <UART_SetConfig+0x346>
 8006d84:	2310      	movs	r3, #16
 8006d86:	77fb      	strb	r3, [r7, #31]
 8006d88:	e143      	b.n	8007012 <UART_SetConfig+0x346>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a84      	ldr	r2, [pc, #528]	; (8006fa0 <UART_SetConfig+0x2d4>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d132      	bne.n	8006dfa <UART_SetConfig+0x12e>
 8006d94:	4b81      	ldr	r3, [pc, #516]	; (8006f9c <UART_SetConfig+0x2d0>)
 8006d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d9a:	f003 030c 	and.w	r3, r3, #12
 8006d9e:	2b0c      	cmp	r3, #12
 8006da0:	d828      	bhi.n	8006df4 <UART_SetConfig+0x128>
 8006da2:	a201      	add	r2, pc, #4	; (adr r2, 8006da8 <UART_SetConfig+0xdc>)
 8006da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da8:	08006ddd 	.word	0x08006ddd
 8006dac:	08006df5 	.word	0x08006df5
 8006db0:	08006df5 	.word	0x08006df5
 8006db4:	08006df5 	.word	0x08006df5
 8006db8:	08006de9 	.word	0x08006de9
 8006dbc:	08006df5 	.word	0x08006df5
 8006dc0:	08006df5 	.word	0x08006df5
 8006dc4:	08006df5 	.word	0x08006df5
 8006dc8:	08006de3 	.word	0x08006de3
 8006dcc:	08006df5 	.word	0x08006df5
 8006dd0:	08006df5 	.word	0x08006df5
 8006dd4:	08006df5 	.word	0x08006df5
 8006dd8:	08006def 	.word	0x08006def
 8006ddc:	2300      	movs	r3, #0
 8006dde:	77fb      	strb	r3, [r7, #31]
 8006de0:	e117      	b.n	8007012 <UART_SetConfig+0x346>
 8006de2:	2302      	movs	r3, #2
 8006de4:	77fb      	strb	r3, [r7, #31]
 8006de6:	e114      	b.n	8007012 <UART_SetConfig+0x346>
 8006de8:	2304      	movs	r3, #4
 8006dea:	77fb      	strb	r3, [r7, #31]
 8006dec:	e111      	b.n	8007012 <UART_SetConfig+0x346>
 8006dee:	2308      	movs	r3, #8
 8006df0:	77fb      	strb	r3, [r7, #31]
 8006df2:	e10e      	b.n	8007012 <UART_SetConfig+0x346>
 8006df4:	2310      	movs	r3, #16
 8006df6:	77fb      	strb	r3, [r7, #31]
 8006df8:	e10b      	b.n	8007012 <UART_SetConfig+0x346>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a69      	ldr	r2, [pc, #420]	; (8006fa4 <UART_SetConfig+0x2d8>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d120      	bne.n	8006e46 <UART_SetConfig+0x17a>
 8006e04:	4b65      	ldr	r3, [pc, #404]	; (8006f9c <UART_SetConfig+0x2d0>)
 8006e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e0a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006e0e:	2b30      	cmp	r3, #48	; 0x30
 8006e10:	d013      	beq.n	8006e3a <UART_SetConfig+0x16e>
 8006e12:	2b30      	cmp	r3, #48	; 0x30
 8006e14:	d814      	bhi.n	8006e40 <UART_SetConfig+0x174>
 8006e16:	2b20      	cmp	r3, #32
 8006e18:	d009      	beq.n	8006e2e <UART_SetConfig+0x162>
 8006e1a:	2b20      	cmp	r3, #32
 8006e1c:	d810      	bhi.n	8006e40 <UART_SetConfig+0x174>
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d002      	beq.n	8006e28 <UART_SetConfig+0x15c>
 8006e22:	2b10      	cmp	r3, #16
 8006e24:	d006      	beq.n	8006e34 <UART_SetConfig+0x168>
 8006e26:	e00b      	b.n	8006e40 <UART_SetConfig+0x174>
 8006e28:	2300      	movs	r3, #0
 8006e2a:	77fb      	strb	r3, [r7, #31]
 8006e2c:	e0f1      	b.n	8007012 <UART_SetConfig+0x346>
 8006e2e:	2302      	movs	r3, #2
 8006e30:	77fb      	strb	r3, [r7, #31]
 8006e32:	e0ee      	b.n	8007012 <UART_SetConfig+0x346>
 8006e34:	2304      	movs	r3, #4
 8006e36:	77fb      	strb	r3, [r7, #31]
 8006e38:	e0eb      	b.n	8007012 <UART_SetConfig+0x346>
 8006e3a:	2308      	movs	r3, #8
 8006e3c:	77fb      	strb	r3, [r7, #31]
 8006e3e:	e0e8      	b.n	8007012 <UART_SetConfig+0x346>
 8006e40:	2310      	movs	r3, #16
 8006e42:	77fb      	strb	r3, [r7, #31]
 8006e44:	e0e5      	b.n	8007012 <UART_SetConfig+0x346>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a57      	ldr	r2, [pc, #348]	; (8006fa8 <UART_SetConfig+0x2dc>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d120      	bne.n	8006e92 <UART_SetConfig+0x1c6>
 8006e50:	4b52      	ldr	r3, [pc, #328]	; (8006f9c <UART_SetConfig+0x2d0>)
 8006e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e56:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006e5a:	2bc0      	cmp	r3, #192	; 0xc0
 8006e5c:	d013      	beq.n	8006e86 <UART_SetConfig+0x1ba>
 8006e5e:	2bc0      	cmp	r3, #192	; 0xc0
 8006e60:	d814      	bhi.n	8006e8c <UART_SetConfig+0x1c0>
 8006e62:	2b80      	cmp	r3, #128	; 0x80
 8006e64:	d009      	beq.n	8006e7a <UART_SetConfig+0x1ae>
 8006e66:	2b80      	cmp	r3, #128	; 0x80
 8006e68:	d810      	bhi.n	8006e8c <UART_SetConfig+0x1c0>
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d002      	beq.n	8006e74 <UART_SetConfig+0x1a8>
 8006e6e:	2b40      	cmp	r3, #64	; 0x40
 8006e70:	d006      	beq.n	8006e80 <UART_SetConfig+0x1b4>
 8006e72:	e00b      	b.n	8006e8c <UART_SetConfig+0x1c0>
 8006e74:	2300      	movs	r3, #0
 8006e76:	77fb      	strb	r3, [r7, #31]
 8006e78:	e0cb      	b.n	8007012 <UART_SetConfig+0x346>
 8006e7a:	2302      	movs	r3, #2
 8006e7c:	77fb      	strb	r3, [r7, #31]
 8006e7e:	e0c8      	b.n	8007012 <UART_SetConfig+0x346>
 8006e80:	2304      	movs	r3, #4
 8006e82:	77fb      	strb	r3, [r7, #31]
 8006e84:	e0c5      	b.n	8007012 <UART_SetConfig+0x346>
 8006e86:	2308      	movs	r3, #8
 8006e88:	77fb      	strb	r3, [r7, #31]
 8006e8a:	e0c2      	b.n	8007012 <UART_SetConfig+0x346>
 8006e8c:	2310      	movs	r3, #16
 8006e8e:	77fb      	strb	r3, [r7, #31]
 8006e90:	e0bf      	b.n	8007012 <UART_SetConfig+0x346>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a45      	ldr	r2, [pc, #276]	; (8006fac <UART_SetConfig+0x2e0>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d125      	bne.n	8006ee8 <UART_SetConfig+0x21c>
 8006e9c:	4b3f      	ldr	r3, [pc, #252]	; (8006f9c <UART_SetConfig+0x2d0>)
 8006e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ea2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ea6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006eaa:	d017      	beq.n	8006edc <UART_SetConfig+0x210>
 8006eac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006eb0:	d817      	bhi.n	8006ee2 <UART_SetConfig+0x216>
 8006eb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006eb6:	d00b      	beq.n	8006ed0 <UART_SetConfig+0x204>
 8006eb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ebc:	d811      	bhi.n	8006ee2 <UART_SetConfig+0x216>
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d003      	beq.n	8006eca <UART_SetConfig+0x1fe>
 8006ec2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ec6:	d006      	beq.n	8006ed6 <UART_SetConfig+0x20a>
 8006ec8:	e00b      	b.n	8006ee2 <UART_SetConfig+0x216>
 8006eca:	2300      	movs	r3, #0
 8006ecc:	77fb      	strb	r3, [r7, #31]
 8006ece:	e0a0      	b.n	8007012 <UART_SetConfig+0x346>
 8006ed0:	2302      	movs	r3, #2
 8006ed2:	77fb      	strb	r3, [r7, #31]
 8006ed4:	e09d      	b.n	8007012 <UART_SetConfig+0x346>
 8006ed6:	2304      	movs	r3, #4
 8006ed8:	77fb      	strb	r3, [r7, #31]
 8006eda:	e09a      	b.n	8007012 <UART_SetConfig+0x346>
 8006edc:	2308      	movs	r3, #8
 8006ede:	77fb      	strb	r3, [r7, #31]
 8006ee0:	e097      	b.n	8007012 <UART_SetConfig+0x346>
 8006ee2:	2310      	movs	r3, #16
 8006ee4:	77fb      	strb	r3, [r7, #31]
 8006ee6:	e094      	b.n	8007012 <UART_SetConfig+0x346>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a30      	ldr	r2, [pc, #192]	; (8006fb0 <UART_SetConfig+0x2e4>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d125      	bne.n	8006f3e <UART_SetConfig+0x272>
 8006ef2:	4b2a      	ldr	r3, [pc, #168]	; (8006f9c <UART_SetConfig+0x2d0>)
 8006ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ef8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006efc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006f00:	d017      	beq.n	8006f32 <UART_SetConfig+0x266>
 8006f02:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006f06:	d817      	bhi.n	8006f38 <UART_SetConfig+0x26c>
 8006f08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f0c:	d00b      	beq.n	8006f26 <UART_SetConfig+0x25a>
 8006f0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f12:	d811      	bhi.n	8006f38 <UART_SetConfig+0x26c>
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d003      	beq.n	8006f20 <UART_SetConfig+0x254>
 8006f18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f1c:	d006      	beq.n	8006f2c <UART_SetConfig+0x260>
 8006f1e:	e00b      	b.n	8006f38 <UART_SetConfig+0x26c>
 8006f20:	2301      	movs	r3, #1
 8006f22:	77fb      	strb	r3, [r7, #31]
 8006f24:	e075      	b.n	8007012 <UART_SetConfig+0x346>
 8006f26:	2302      	movs	r3, #2
 8006f28:	77fb      	strb	r3, [r7, #31]
 8006f2a:	e072      	b.n	8007012 <UART_SetConfig+0x346>
 8006f2c:	2304      	movs	r3, #4
 8006f2e:	77fb      	strb	r3, [r7, #31]
 8006f30:	e06f      	b.n	8007012 <UART_SetConfig+0x346>
 8006f32:	2308      	movs	r3, #8
 8006f34:	77fb      	strb	r3, [r7, #31]
 8006f36:	e06c      	b.n	8007012 <UART_SetConfig+0x346>
 8006f38:	2310      	movs	r3, #16
 8006f3a:	77fb      	strb	r3, [r7, #31]
 8006f3c:	e069      	b.n	8007012 <UART_SetConfig+0x346>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a1c      	ldr	r2, [pc, #112]	; (8006fb4 <UART_SetConfig+0x2e8>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d137      	bne.n	8006fb8 <UART_SetConfig+0x2ec>
 8006f48:	4b14      	ldr	r3, [pc, #80]	; (8006f9c <UART_SetConfig+0x2d0>)
 8006f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f4e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006f52:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006f56:	d017      	beq.n	8006f88 <UART_SetConfig+0x2bc>
 8006f58:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006f5c:	d817      	bhi.n	8006f8e <UART_SetConfig+0x2c2>
 8006f5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f62:	d00b      	beq.n	8006f7c <UART_SetConfig+0x2b0>
 8006f64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f68:	d811      	bhi.n	8006f8e <UART_SetConfig+0x2c2>
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d003      	beq.n	8006f76 <UART_SetConfig+0x2aa>
 8006f6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f72:	d006      	beq.n	8006f82 <UART_SetConfig+0x2b6>
 8006f74:	e00b      	b.n	8006f8e <UART_SetConfig+0x2c2>
 8006f76:	2300      	movs	r3, #0
 8006f78:	77fb      	strb	r3, [r7, #31]
 8006f7a:	e04a      	b.n	8007012 <UART_SetConfig+0x346>
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	77fb      	strb	r3, [r7, #31]
 8006f80:	e047      	b.n	8007012 <UART_SetConfig+0x346>
 8006f82:	2304      	movs	r3, #4
 8006f84:	77fb      	strb	r3, [r7, #31]
 8006f86:	e044      	b.n	8007012 <UART_SetConfig+0x346>
 8006f88:	2308      	movs	r3, #8
 8006f8a:	77fb      	strb	r3, [r7, #31]
 8006f8c:	e041      	b.n	8007012 <UART_SetConfig+0x346>
 8006f8e:	2310      	movs	r3, #16
 8006f90:	77fb      	strb	r3, [r7, #31]
 8006f92:	e03e      	b.n	8007012 <UART_SetConfig+0x346>
 8006f94:	efff69f3 	.word	0xefff69f3
 8006f98:	40011000 	.word	0x40011000
 8006f9c:	40023800 	.word	0x40023800
 8006fa0:	40004400 	.word	0x40004400
 8006fa4:	40004800 	.word	0x40004800
 8006fa8:	40004c00 	.word	0x40004c00
 8006fac:	40005000 	.word	0x40005000
 8006fb0:	40011400 	.word	0x40011400
 8006fb4:	40007800 	.word	0x40007800
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a71      	ldr	r2, [pc, #452]	; (8007184 <UART_SetConfig+0x4b8>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d125      	bne.n	800700e <UART_SetConfig+0x342>
 8006fc2:	4b71      	ldr	r3, [pc, #452]	; (8007188 <UART_SetConfig+0x4bc>)
 8006fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fc8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006fcc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006fd0:	d017      	beq.n	8007002 <UART_SetConfig+0x336>
 8006fd2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006fd6:	d817      	bhi.n	8007008 <UART_SetConfig+0x33c>
 8006fd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fdc:	d00b      	beq.n	8006ff6 <UART_SetConfig+0x32a>
 8006fde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fe2:	d811      	bhi.n	8007008 <UART_SetConfig+0x33c>
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d003      	beq.n	8006ff0 <UART_SetConfig+0x324>
 8006fe8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006fec:	d006      	beq.n	8006ffc <UART_SetConfig+0x330>
 8006fee:	e00b      	b.n	8007008 <UART_SetConfig+0x33c>
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	77fb      	strb	r3, [r7, #31]
 8006ff4:	e00d      	b.n	8007012 <UART_SetConfig+0x346>
 8006ff6:	2302      	movs	r3, #2
 8006ff8:	77fb      	strb	r3, [r7, #31]
 8006ffa:	e00a      	b.n	8007012 <UART_SetConfig+0x346>
 8006ffc:	2304      	movs	r3, #4
 8006ffe:	77fb      	strb	r3, [r7, #31]
 8007000:	e007      	b.n	8007012 <UART_SetConfig+0x346>
 8007002:	2308      	movs	r3, #8
 8007004:	77fb      	strb	r3, [r7, #31]
 8007006:	e004      	b.n	8007012 <UART_SetConfig+0x346>
 8007008:	2310      	movs	r3, #16
 800700a:	77fb      	strb	r3, [r7, #31]
 800700c:	e001      	b.n	8007012 <UART_SetConfig+0x346>
 800700e:	2310      	movs	r3, #16
 8007010:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	69db      	ldr	r3, [r3, #28]
 8007016:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800701a:	d15a      	bne.n	80070d2 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 800701c:	7ffb      	ldrb	r3, [r7, #31]
 800701e:	2b08      	cmp	r3, #8
 8007020:	d827      	bhi.n	8007072 <UART_SetConfig+0x3a6>
 8007022:	a201      	add	r2, pc, #4	; (adr r2, 8007028 <UART_SetConfig+0x35c>)
 8007024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007028:	0800704d 	.word	0x0800704d
 800702c:	08007055 	.word	0x08007055
 8007030:	0800705d 	.word	0x0800705d
 8007034:	08007073 	.word	0x08007073
 8007038:	08007063 	.word	0x08007063
 800703c:	08007073 	.word	0x08007073
 8007040:	08007073 	.word	0x08007073
 8007044:	08007073 	.word	0x08007073
 8007048:	0800706b 	.word	0x0800706b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800704c:	f7fd fab4 	bl	80045b8 <HAL_RCC_GetPCLK1Freq>
 8007050:	61b8      	str	r0, [r7, #24]
        break;
 8007052:	e013      	b.n	800707c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007054:	f7fd fac4 	bl	80045e0 <HAL_RCC_GetPCLK2Freq>
 8007058:	61b8      	str	r0, [r7, #24]
        break;
 800705a:	e00f      	b.n	800707c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800705c:	4b4b      	ldr	r3, [pc, #300]	; (800718c <UART_SetConfig+0x4c0>)
 800705e:	61bb      	str	r3, [r7, #24]
        break;
 8007060:	e00c      	b.n	800707c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007062:	f7fd f9e7 	bl	8004434 <HAL_RCC_GetSysClockFreq>
 8007066:	61b8      	str	r0, [r7, #24]
        break;
 8007068:	e008      	b.n	800707c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800706a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800706e:	61bb      	str	r3, [r7, #24]
        break;
 8007070:	e004      	b.n	800707c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8007072:	2300      	movs	r3, #0
 8007074:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	77bb      	strb	r3, [r7, #30]
        break;
 800707a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800707c:	69bb      	ldr	r3, [r7, #24]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d074      	beq.n	800716c <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	005a      	lsls	r2, r3, #1
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	085b      	lsrs	r3, r3, #1
 800708c:	441a      	add	r2, r3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	fbb2 f3f3 	udiv	r3, r2, r3
 8007096:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	2b0f      	cmp	r3, #15
 800709c:	d916      	bls.n	80070cc <UART_SetConfig+0x400>
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070a4:	d212      	bcs.n	80070cc <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	f023 030f 	bic.w	r3, r3, #15
 80070ae:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	085b      	lsrs	r3, r3, #1
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	f003 0307 	and.w	r3, r3, #7
 80070ba:	b29a      	uxth	r2, r3
 80070bc:	89fb      	ldrh	r3, [r7, #14]
 80070be:	4313      	orrs	r3, r2
 80070c0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	89fa      	ldrh	r2, [r7, #14]
 80070c8:	60da      	str	r2, [r3, #12]
 80070ca:	e04f      	b.n	800716c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80070cc:	2301      	movs	r3, #1
 80070ce:	77bb      	strb	r3, [r7, #30]
 80070d0:	e04c      	b.n	800716c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80070d2:	7ffb      	ldrb	r3, [r7, #31]
 80070d4:	2b08      	cmp	r3, #8
 80070d6:	d828      	bhi.n	800712a <UART_SetConfig+0x45e>
 80070d8:	a201      	add	r2, pc, #4	; (adr r2, 80070e0 <UART_SetConfig+0x414>)
 80070da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070de:	bf00      	nop
 80070e0:	08007105 	.word	0x08007105
 80070e4:	0800710d 	.word	0x0800710d
 80070e8:	08007115 	.word	0x08007115
 80070ec:	0800712b 	.word	0x0800712b
 80070f0:	0800711b 	.word	0x0800711b
 80070f4:	0800712b 	.word	0x0800712b
 80070f8:	0800712b 	.word	0x0800712b
 80070fc:	0800712b 	.word	0x0800712b
 8007100:	08007123 	.word	0x08007123
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007104:	f7fd fa58 	bl	80045b8 <HAL_RCC_GetPCLK1Freq>
 8007108:	61b8      	str	r0, [r7, #24]
        break;
 800710a:	e013      	b.n	8007134 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800710c:	f7fd fa68 	bl	80045e0 <HAL_RCC_GetPCLK2Freq>
 8007110:	61b8      	str	r0, [r7, #24]
        break;
 8007112:	e00f      	b.n	8007134 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007114:	4b1d      	ldr	r3, [pc, #116]	; (800718c <UART_SetConfig+0x4c0>)
 8007116:	61bb      	str	r3, [r7, #24]
        break;
 8007118:	e00c      	b.n	8007134 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800711a:	f7fd f98b 	bl	8004434 <HAL_RCC_GetSysClockFreq>
 800711e:	61b8      	str	r0, [r7, #24]
        break;
 8007120:	e008      	b.n	8007134 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007122:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007126:	61bb      	str	r3, [r7, #24]
        break;
 8007128:	e004      	b.n	8007134 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800712a:	2300      	movs	r3, #0
 800712c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	77bb      	strb	r3, [r7, #30]
        break;
 8007132:	bf00      	nop
    }

    if (pclk != 0U)
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d018      	beq.n	800716c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	085a      	lsrs	r2, r3, #1
 8007140:	69bb      	ldr	r3, [r7, #24]
 8007142:	441a      	add	r2, r3
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	fbb2 f3f3 	udiv	r3, r2, r3
 800714c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	2b0f      	cmp	r3, #15
 8007152:	d909      	bls.n	8007168 <UART_SetConfig+0x49c>
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800715a:	d205      	bcs.n	8007168 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	b29a      	uxth	r2, r3
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	60da      	str	r2, [r3, #12]
 8007166:	e001      	b.n	800716c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007168:	2301      	movs	r3, #1
 800716a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2200      	movs	r2, #0
 8007176:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007178:	7fbb      	ldrb	r3, [r7, #30]
}
 800717a:	4618      	mov	r0, r3
 800717c:	3720      	adds	r7, #32
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}
 8007182:	bf00      	nop
 8007184:	40007c00 	.word	0x40007c00
 8007188:	40023800 	.word	0x40023800
 800718c:	00f42400 	.word	0x00f42400

08007190 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007190:	b480      	push	{r7}
 8007192:	b083      	sub	sp, #12
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800719c:	f003 0301 	and.w	r3, r3, #1
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d00a      	beq.n	80071ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	430a      	orrs	r2, r1
 80071b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071be:	f003 0302 	and.w	r3, r3, #2
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d00a      	beq.n	80071dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	430a      	orrs	r2, r1
 80071da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071e0:	f003 0304 	and.w	r3, r3, #4
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d00a      	beq.n	80071fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	430a      	orrs	r2, r1
 80071fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007202:	f003 0308 	and.w	r3, r3, #8
 8007206:	2b00      	cmp	r3, #0
 8007208:	d00a      	beq.n	8007220 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	430a      	orrs	r2, r1
 800721e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007224:	f003 0310 	and.w	r3, r3, #16
 8007228:	2b00      	cmp	r3, #0
 800722a:	d00a      	beq.n	8007242 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	430a      	orrs	r2, r1
 8007240:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007246:	f003 0320 	and.w	r3, r3, #32
 800724a:	2b00      	cmp	r3, #0
 800724c:	d00a      	beq.n	8007264 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	430a      	orrs	r2, r1
 8007262:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800726c:	2b00      	cmp	r3, #0
 800726e:	d01a      	beq.n	80072a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	430a      	orrs	r2, r1
 8007284:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800728a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800728e:	d10a      	bne.n	80072a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	430a      	orrs	r2, r1
 80072a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d00a      	beq.n	80072c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	430a      	orrs	r2, r1
 80072c6:	605a      	str	r2, [r3, #4]
  }
}
 80072c8:	bf00      	nop
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b086      	sub	sp, #24
 80072d8:	af02      	add	r7, sp, #8
 80072da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2200      	movs	r2, #0
 80072e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072e4:	f7fb fb92 	bl	8002a0c <HAL_GetTick>
 80072e8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f003 0308 	and.w	r3, r3, #8
 80072f4:	2b08      	cmp	r3, #8
 80072f6:	d10e      	bne.n	8007316 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80072fc:	9300      	str	r3, [sp, #0]
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2200      	movs	r2, #0
 8007302:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 f82d 	bl	8007366 <UART_WaitOnFlagUntilTimeout>
 800730c:	4603      	mov	r3, r0
 800730e:	2b00      	cmp	r3, #0
 8007310:	d001      	beq.n	8007316 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007312:	2303      	movs	r3, #3
 8007314:	e023      	b.n	800735e <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f003 0304 	and.w	r3, r3, #4
 8007320:	2b04      	cmp	r3, #4
 8007322:	d10e      	bne.n	8007342 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007324:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007328:	9300      	str	r3, [sp, #0]
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2200      	movs	r2, #0
 800732e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 f817 	bl	8007366 <UART_WaitOnFlagUntilTimeout>
 8007338:	4603      	mov	r3, r0
 800733a:	2b00      	cmp	r3, #0
 800733c:	d001      	beq.n	8007342 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800733e:	2303      	movs	r3, #3
 8007340:	e00d      	b.n	800735e <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2220      	movs	r2, #32
 8007346:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2220      	movs	r2, #32
 800734c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2200      	movs	r2, #0
 8007352:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800735c:	2300      	movs	r3, #0
}
 800735e:	4618      	mov	r0, r3
 8007360:	3710      	adds	r7, #16
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}

08007366 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007366:	b580      	push	{r7, lr}
 8007368:	b09c      	sub	sp, #112	; 0x70
 800736a:	af00      	add	r7, sp, #0
 800736c:	60f8      	str	r0, [r7, #12]
 800736e:	60b9      	str	r1, [r7, #8]
 8007370:	603b      	str	r3, [r7, #0]
 8007372:	4613      	mov	r3, r2
 8007374:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007376:	e0a5      	b.n	80074c4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007378:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800737a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800737e:	f000 80a1 	beq.w	80074c4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007382:	f7fb fb43 	bl	8002a0c <HAL_GetTick>
 8007386:	4602      	mov	r2, r0
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	1ad3      	subs	r3, r2, r3
 800738c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800738e:	429a      	cmp	r2, r3
 8007390:	d302      	bcc.n	8007398 <UART_WaitOnFlagUntilTimeout+0x32>
 8007392:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007394:	2b00      	cmp	r3, #0
 8007396:	d13e      	bne.n	8007416 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800739e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073a0:	e853 3f00 	ldrex	r3, [r3]
 80073a4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80073a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073a8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80073ac:	667b      	str	r3, [r7, #100]	; 0x64
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	461a      	mov	r2, r3
 80073b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80073b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80073b8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80073bc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80073be:	e841 2300 	strex	r3, r2, [r1]
 80073c2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80073c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d1e6      	bne.n	8007398 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	3308      	adds	r3, #8
 80073d0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073d4:	e853 3f00 	ldrex	r3, [r3]
 80073d8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80073da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073dc:	f023 0301 	bic.w	r3, r3, #1
 80073e0:	663b      	str	r3, [r7, #96]	; 0x60
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	3308      	adds	r3, #8
 80073e8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80073ea:	64ba      	str	r2, [r7, #72]	; 0x48
 80073ec:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80073f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80073f2:	e841 2300 	strex	r3, r2, [r1]
 80073f6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80073f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d1e5      	bne.n	80073ca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2220      	movs	r2, #32
 8007402:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2220      	movs	r2, #32
 8007408:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2200      	movs	r2, #0
 800740e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007412:	2303      	movs	r3, #3
 8007414:	e067      	b.n	80074e6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f003 0304 	and.w	r3, r3, #4
 8007420:	2b00      	cmp	r3, #0
 8007422:	d04f      	beq.n	80074c4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	69db      	ldr	r3, [r3, #28]
 800742a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800742e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007432:	d147      	bne.n	80074c4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800743c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007446:	e853 3f00 	ldrex	r3, [r3]
 800744a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800744c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800744e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007452:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	461a      	mov	r2, r3
 800745a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800745c:	637b      	str	r3, [r7, #52]	; 0x34
 800745e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007460:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007462:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007464:	e841 2300 	strex	r3, r2, [r1]
 8007468:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800746a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800746c:	2b00      	cmp	r3, #0
 800746e:	d1e6      	bne.n	800743e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	3308      	adds	r3, #8
 8007476:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	e853 3f00 	ldrex	r3, [r3]
 800747e:	613b      	str	r3, [r7, #16]
   return(result);
 8007480:	693b      	ldr	r3, [r7, #16]
 8007482:	f023 0301 	bic.w	r3, r3, #1
 8007486:	66bb      	str	r3, [r7, #104]	; 0x68
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	3308      	adds	r3, #8
 800748e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007490:	623a      	str	r2, [r7, #32]
 8007492:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007494:	69f9      	ldr	r1, [r7, #28]
 8007496:	6a3a      	ldr	r2, [r7, #32]
 8007498:	e841 2300 	strex	r3, r2, [r1]
 800749c:	61bb      	str	r3, [r7, #24]
   return(result);
 800749e:	69bb      	ldr	r3, [r7, #24]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d1e5      	bne.n	8007470 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2220      	movs	r2, #32
 80074a8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2220      	movs	r2, #32
 80074ae:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2220      	movs	r2, #32
 80074b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2200      	movs	r2, #0
 80074bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80074c0:	2303      	movs	r3, #3
 80074c2:	e010      	b.n	80074e6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	69da      	ldr	r2, [r3, #28]
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	4013      	ands	r3, r2
 80074ce:	68ba      	ldr	r2, [r7, #8]
 80074d0:	429a      	cmp	r2, r3
 80074d2:	bf0c      	ite	eq
 80074d4:	2301      	moveq	r3, #1
 80074d6:	2300      	movne	r3, #0
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	461a      	mov	r2, r3
 80074dc:	79fb      	ldrb	r3, [r7, #7]
 80074de:	429a      	cmp	r2, r3
 80074e0:	f43f af4a 	beq.w	8007378 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074e4:	2300      	movs	r3, #0
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3770      	adds	r7, #112	; 0x70
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
	...

080074f0 <__libc_init_array>:
 80074f0:	b570      	push	{r4, r5, r6, lr}
 80074f2:	4d0d      	ldr	r5, [pc, #52]	; (8007528 <__libc_init_array+0x38>)
 80074f4:	4c0d      	ldr	r4, [pc, #52]	; (800752c <__libc_init_array+0x3c>)
 80074f6:	1b64      	subs	r4, r4, r5
 80074f8:	10a4      	asrs	r4, r4, #2
 80074fa:	2600      	movs	r6, #0
 80074fc:	42a6      	cmp	r6, r4
 80074fe:	d109      	bne.n	8007514 <__libc_init_array+0x24>
 8007500:	4d0b      	ldr	r5, [pc, #44]	; (8007530 <__libc_init_array+0x40>)
 8007502:	4c0c      	ldr	r4, [pc, #48]	; (8007534 <__libc_init_array+0x44>)
 8007504:	f000 f8aa 	bl	800765c <_init>
 8007508:	1b64      	subs	r4, r4, r5
 800750a:	10a4      	asrs	r4, r4, #2
 800750c:	2600      	movs	r6, #0
 800750e:	42a6      	cmp	r6, r4
 8007510:	d105      	bne.n	800751e <__libc_init_array+0x2e>
 8007512:	bd70      	pop	{r4, r5, r6, pc}
 8007514:	f855 3b04 	ldr.w	r3, [r5], #4
 8007518:	4798      	blx	r3
 800751a:	3601      	adds	r6, #1
 800751c:	e7ee      	b.n	80074fc <__libc_init_array+0xc>
 800751e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007522:	4798      	blx	r3
 8007524:	3601      	adds	r6, #1
 8007526:	e7f2      	b.n	800750e <__libc_init_array+0x1e>
 8007528:	08007b20 	.word	0x08007b20
 800752c:	08007b20 	.word	0x08007b20
 8007530:	08007b20 	.word	0x08007b20
 8007534:	08007b24 	.word	0x08007b24

08007538 <memset>:
 8007538:	4402      	add	r2, r0
 800753a:	4603      	mov	r3, r0
 800753c:	4293      	cmp	r3, r2
 800753e:	d100      	bne.n	8007542 <memset+0xa>
 8007540:	4770      	bx	lr
 8007542:	f803 1b01 	strb.w	r1, [r3], #1
 8007546:	e7f9      	b.n	800753c <memset+0x4>

08007548 <__utoa>:
 8007548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800754a:	4c1f      	ldr	r4, [pc, #124]	; (80075c8 <__utoa+0x80>)
 800754c:	b08b      	sub	sp, #44	; 0x2c
 800754e:	4605      	mov	r5, r0
 8007550:	460b      	mov	r3, r1
 8007552:	466e      	mov	r6, sp
 8007554:	f104 0c20 	add.w	ip, r4, #32
 8007558:	6820      	ldr	r0, [r4, #0]
 800755a:	6861      	ldr	r1, [r4, #4]
 800755c:	4637      	mov	r7, r6
 800755e:	c703      	stmia	r7!, {r0, r1}
 8007560:	3408      	adds	r4, #8
 8007562:	4564      	cmp	r4, ip
 8007564:	463e      	mov	r6, r7
 8007566:	d1f7      	bne.n	8007558 <__utoa+0x10>
 8007568:	7921      	ldrb	r1, [r4, #4]
 800756a:	7139      	strb	r1, [r7, #4]
 800756c:	1e91      	subs	r1, r2, #2
 800756e:	6820      	ldr	r0, [r4, #0]
 8007570:	6038      	str	r0, [r7, #0]
 8007572:	2922      	cmp	r1, #34	; 0x22
 8007574:	f04f 0100 	mov.w	r1, #0
 8007578:	d904      	bls.n	8007584 <__utoa+0x3c>
 800757a:	7019      	strb	r1, [r3, #0]
 800757c:	460b      	mov	r3, r1
 800757e:	4618      	mov	r0, r3
 8007580:	b00b      	add	sp, #44	; 0x2c
 8007582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007584:	1e58      	subs	r0, r3, #1
 8007586:	4684      	mov	ip, r0
 8007588:	fbb5 f7f2 	udiv	r7, r5, r2
 800758c:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8007590:	fb02 5617 	mls	r6, r2, r7, r5
 8007594:	4476      	add	r6, lr
 8007596:	460c      	mov	r4, r1
 8007598:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800759c:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80075a0:	462e      	mov	r6, r5
 80075a2:	42b2      	cmp	r2, r6
 80075a4:	f101 0101 	add.w	r1, r1, #1
 80075a8:	463d      	mov	r5, r7
 80075aa:	d9ed      	bls.n	8007588 <__utoa+0x40>
 80075ac:	2200      	movs	r2, #0
 80075ae:	545a      	strb	r2, [r3, r1]
 80075b0:	1919      	adds	r1, r3, r4
 80075b2:	1aa5      	subs	r5, r4, r2
 80075b4:	42aa      	cmp	r2, r5
 80075b6:	dae2      	bge.n	800757e <__utoa+0x36>
 80075b8:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80075bc:	780e      	ldrb	r6, [r1, #0]
 80075be:	7006      	strb	r6, [r0, #0]
 80075c0:	3201      	adds	r2, #1
 80075c2:	f801 5901 	strb.w	r5, [r1], #-1
 80075c6:	e7f4      	b.n	80075b2 <__utoa+0x6a>
 80075c8:	08007af0 	.word	0x08007af0

080075cc <utoa>:
 80075cc:	f7ff bfbc 	b.w	8007548 <__utoa>

080075d0 <round>:
 80075d0:	ee10 1a90 	vmov	r1, s1
 80075d4:	f3c1 500a 	ubfx	r0, r1, #20, #11
 80075d8:	f2a0 32ff 	subw	r2, r0, #1023	; 0x3ff
 80075dc:	2a13      	cmp	r2, #19
 80075de:	b510      	push	{r4, lr}
 80075e0:	ee10 3a10 	vmov	r3, s0
 80075e4:	dc19      	bgt.n	800761a <round+0x4a>
 80075e6:	2a00      	cmp	r2, #0
 80075e8:	da09      	bge.n	80075fe <round+0x2e>
 80075ea:	3201      	adds	r2, #1
 80075ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80075f0:	d103      	bne.n	80075fa <round+0x2a>
 80075f2:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 80075f6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80075fa:	2000      	movs	r0, #0
 80075fc:	e027      	b.n	800764e <round+0x7e>
 80075fe:	4816      	ldr	r0, [pc, #88]	; (8007658 <round+0x88>)
 8007600:	4110      	asrs	r0, r2
 8007602:	ea01 0400 	and.w	r4, r1, r0
 8007606:	4323      	orrs	r3, r4
 8007608:	d00e      	beq.n	8007628 <round+0x58>
 800760a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800760e:	fa43 f202 	asr.w	r2, r3, r2
 8007612:	4411      	add	r1, r2
 8007614:	ea21 0100 	bic.w	r1, r1, r0
 8007618:	e7ef      	b.n	80075fa <round+0x2a>
 800761a:	2a33      	cmp	r2, #51	; 0x33
 800761c:	dd05      	ble.n	800762a <round+0x5a>
 800761e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8007622:	d101      	bne.n	8007628 <round+0x58>
 8007624:	ee30 0b00 	vadd.f64	d0, d0, d0
 8007628:	bd10      	pop	{r4, pc}
 800762a:	f2a0 4413 	subw	r4, r0, #1043	; 0x413
 800762e:	f04f 30ff 	mov.w	r0, #4294967295
 8007632:	fa20 f404 	lsr.w	r4, r0, r4
 8007636:	4223      	tst	r3, r4
 8007638:	d0f6      	beq.n	8007628 <round+0x58>
 800763a:	2001      	movs	r0, #1
 800763c:	f1c2 0233 	rsb	r2, r2, #51	; 0x33
 8007640:	fa00 f202 	lsl.w	r2, r0, r2
 8007644:	189b      	adds	r3, r3, r2
 8007646:	bf28      	it	cs
 8007648:	1809      	addcs	r1, r1, r0
 800764a:	ea23 0004 	bic.w	r0, r3, r4
 800764e:	460b      	mov	r3, r1
 8007650:	4602      	mov	r2, r0
 8007652:	ec43 2b10 	vmov	d0, r2, r3
 8007656:	e7e7      	b.n	8007628 <round+0x58>
 8007658:	000fffff 	.word	0x000fffff

0800765c <_init>:
 800765c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800765e:	bf00      	nop
 8007660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007662:	bc08      	pop	{r3}
 8007664:	469e      	mov	lr, r3
 8007666:	4770      	bx	lr

08007668 <_fini>:
 8007668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800766a:	bf00      	nop
 800766c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800766e:	bc08      	pop	{r3}
 8007670:	469e      	mov	lr, r3
 8007672:	4770      	bx	lr
