// Seed: 421669605
module module_0;
  wire id_2;
endmodule
module module_2 (
    id_1,
    module_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_13 :
  assert property (@(posedge id_2) id_7)
  else $display;
  integer id_14;
  wire id_15;
  module_0();
  final begin
    id_10 <= 1;
  end
  nor (id_10, id_13, id_14, id_15, id_2, id_3, id_4, id_5, id_6, id_7, id_8);
endmodule
