Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.189,0.593
"Bus Turnaround Time (Slow 900mV 85C Model)",5.445,--
"Core (Slow 900mV 85C Model)",0.361,-0.019
"Core Recovery/Removal (Slow 900mV 85C Model)",0.78,0.515
"Read Capture (Slow 900mV 85C Model)",0.15,0.102
"Read Resync (Slow 900mV 85C Model)",1.822,5.369
"Write (Slow 900mV 85C Model)",-0.085,-0.085
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.176,0.648
"Bus Turnaround Time (Slow 900mV 0C Model)",5.47,--
"Core (Slow 900mV 0C Model)",0.544,0.042
"Core Recovery/Removal (Slow 900mV 0C Model)",1.021,0.497
"Read Capture (Slow 900mV 0C Model)",0.152,0.104
"Read Resync (Slow 900mV 0C Model)",1.945,5.483
"Write (Slow 900mV 0C Model)",-0.054,-0.054
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.134,0.831
"Bus Turnaround Time (Fast 900mV 0C Model)",5.516,--
"Core (Fast 900mV 0C Model)",0.704,0.09
"Core Recovery/Removal (Fast 900mV 0C Model)",2.571,0.267
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",2.709,5.851
"Write (Fast 900mV 0C Model)",-0.072,-0.072
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
