Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27e658512a654bde913cbf5af296dc9a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sccomp_dataflow_tb_behav xil_defaultlib.sccomp_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 11 for port addr [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/CPU_Single_Cycle_31_Instruction/CPU_Single_Cycle_31_Instruction.srcs/sources_1/new/sccomp_dataflow.v:26]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port in0 [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/CPU_Single_Cycle_31_Instruction/CPU_Single_Cycle_31_Instruction.srcs/sources_1/new/sccomp_dataflow.v:90]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port in1 [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/CPU_Single_Cycle_31_Instruction/CPU_Single_Cycle_31_Instruction.srcs/sources_1/new/sccomp_dataflow.v:91]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port out [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/CPU_Single_Cycle_31_Instruction/CPU_Single_Cycle_31_Instruction.srcs/sources_1/new/sccomp_dataflow.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.ext16_signed
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.sccomp_dataflow_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sccomp_dataflow_tb_behav
