{
   guistr: "# # String gsaved with Nlview 6.5.5  2015-06-26 bk=1.3371 VDI=38 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 40 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 60 -defaultsOSRD
preplace port ext_reset_in -pg 1 -y 640 -defaultsOSRD
preplace portBus V_SYNC_V -pg 1 -y 560 -defaultsOSRD
preplace portBus selftest -pg 1 -y 680 -defaultsOSRD
preplace portBus R_V -pg 1 -y 500 -defaultsOSRD
preplace portBus H_SYNC_V -pg 1 -y 580 -defaultsOSRD
preplace portBus B_V -pg 1 -y 540 -defaultsOSRD
preplace portBus G_V -pg 1 -y 520 -defaultsOSRD
preplace inst reset_23M -pg 1 -lvl 2 -y 460 -defaultsOSRD
preplace inst clk_gen_25M_23M -pg 1 -lvl 1 -y 570 -defaultsOSRD
preplace inst axi_mem_intercon_writer -pg 1 -lvl 6 -y 350 -defaultsOSRD
preplace inst axis_data_fifo_pipeline_to_writer -pg 1 -lvl 4 -y 340 -defaultsOSRD
preplace inst processing_system7 -pg 1 -lvl 7 -y 110 -defaultsOSRD
preplace inst axis_to_ddr_writer -pg 1 -lvl 5 -y 310 -defaultsOSRD
preplace inst axi_stream_to_vga -pg 1 -lvl 7 -y 540 -defaultsOSRD
preplace inst reset_25M -pg 1 -lvl 5 -y 590 -defaultsOSRD
preplace inst axi_mem_intercon_reader -pg 1 -lvl 6 -y 110 -defaultsOSRD
preplace inst reset_100M -pg 1 -lvl 3 -y 460 -defaultsOSRD
preplace inst const_1 -pg 1 -lvl 4 -y 100 -defaultsOSRD
preplace inst ddr_to_axis_reader -pg 1 -lvl 5 -y 120 -defaultsOSRD
preplace inst axis_data_fifo_reader_to_vga -pg 1 -lvl 6 -y 560 -defaultsOSRD
preplace inst pattern_generator_cross -pg 1 -lvl 3 -y 300 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 7 1 NJ
preplace netloc clk_gen_25M_23M_clk_out2 1 1 3 160 350 510 370 NJ
preplace netloc selftest_1 1 0 7 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ
preplace netloc reset_25M_peripheral_aresetn 1 5 2 NJ 650 1940
preplace netloc axi_stream_to_vga_0_G_V 1 7 1 NJ
preplace netloc axi_mem_intercon_1_M00_AXI 1 6 1 1950
preplace netloc axi_stream_to_vga_0_R_V 1 7 1 NJ
preplace netloc pattern_generator_cross_0_outputStream_V 1 3 1 N
preplace netloc ddr_to_axis_reader_m_axi_base_ddr_addr 1 5 1 1580
preplace netloc ap_start_1 1 4 3 1170 220 NJ 470 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 1930
preplace netloc axi_stream_to_vga_0_H_SYNC_V 1 7 1 NJ
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 3 3 850 250 1190 400 1630
preplace netloc axi_stream_to_vga_0_B_V 1 7 1 NJ
preplace netloc reset_25M_interconnect_aresetn 1 5 1 1610
preplace netloc processing_system7_0_FIXED_IO 1 7 1 NJ
preplace netloc axis_data_fifo_pipeline_to_writer_M_AXIS 1 4 1 N
preplace netloc ext_reset_in_1 1 0 5 NJ 440 170 370 500 570 NJ 570 NJ
preplace netloc clk_wiz_0_clk_out1 1 1 6 NJ 560 NJ 560 NJ 560 1180 680 1630 660 1930
preplace netloc axis_to_ddr_writer_m_axi_base_ddr_addr 1 5 1 N
preplace netloc ddr_to_axis_reader_0_outStream_V 1 5 1 1610
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 2 490 230 830
preplace netloc axis_data_fifo_0_M_AXIS 1 6 1 N
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 3 3 N 480 NJ 480 1620
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 0 630 NJ 550 510 550 840 240 1180 30 1590 230 1950 230 2370
preplace netloc axis_to_ddr_writer_frame_index_V 1 4 2 1200 210 1580
preplace netloc axi_stream_to_vga_0_V_SYNC_V 1 7 1 NJ
levelinfo -pg 1 -30 80 330 670 1020 1390 1780 2160 2390 -top 0 -bot 700
",
}
{
   da_axi4_cnt: "2",
   da_ps7_cnt: "1",
}