Fitter report for main
Tue May 27 10:46:22 2008
Quartus II Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Netlist Optimizations
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. Bidir Pins
 10. I/O Bank Usage
 11. All Package Pins
 12. PLL Summary
 13. PLL Usage
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Fitter RAM Summary
 22. Interconnect Usage Summary
 23. LAB Logic Elements
 24. LAB-wide Signals
 25. LAB Signals Sourced
 26. LAB Signals Sourced Out
 27. LAB Distinct Inputs
 28. Fitter Device Options
 29. Advanced Data - General
 30. Advanced Data - Placement Preparation
 31. Advanced Data - Placement
 32. Advanced Data - Routing
 33. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; Fitter Summary                                                       ;
+-----------------------+----------------------------------------------+
; Fitter Status         ; Successful - Tue May 27 10:46:22 2008        ;
; Quartus II Version    ; 7.2 Build 207 03/18/2008 SP 3 SJ Web Edition ;
; Revision Name         ; main                                         ;
; Top-level Entity Name ; main                                         ;
; Family                ; Cyclone                                      ;
; Device                ; EP1C12Q240C8                                 ;
; Timing Models         ; Final                                        ;
; Total logic elements  ; 6,939 / 12,060 ( 58 % )                      ;
; Total pins            ; 84 / 173 ( 49 % )                            ;
; Total virtual pins    ; 0                                            ;
; Total memory bits     ; 154,624 / 239,616 ( 65 % )                   ;
; Total PLLs            ; 1 / 2 ( 50 % )                               ;
+-----------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP1C12Q240C8                   ;                                ;
; Use smart compilation                                              ; On                             ; Off                            ;
; Router Timing Optimization Level                                   ; MAXIMUM                        ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.5                            ; 1.0                            ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVCMOS                   ;                                ;
; Fitter Initial Placement Seed                                      ; 3                              ; 1                              ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                             ; Off                            ;
; Perform Register Duplication for Performance                       ; On                             ; Off                            ;
; Perform Register Retiming for Performance                          ; On                             ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; On                             ; Off                            ;
; Fitter Effort                                                      ; Standard Fit                   ; Auto Fit                       ;
; Maximum processors allowed for parallel compilation                ; 1                              ; 1                              ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Fast-Corner Timing                                        ; Off                            ; Off                            ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                           ; Care                           ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Slow Slew Rate                                                     ; Off                            ; Off                            ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers -- Cyclone                                   ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;
; Auto Register Duplication                                          ; Auto                           ; Auto                           ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------+------------------+--------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                   ; Action           ; Operation          ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                                             ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------+------------------+--------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------------------+------------------+-----------------------+
; sram_ctrl:sram_ctrl|mem_readdata[0]                                    ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[0]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[1]                                    ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[1]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[2]                                    ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[2]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[3]                                    ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[3]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[4]                                    ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[4]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[5]                                    ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[5]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[6]                                    ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[6]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[7]                                    ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[7]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[8]                                    ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[8]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[9]                                    ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[9]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[10]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[10]                                                                   ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[11]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[11]                                                                   ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[12]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[12]                                                                   ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[13]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[13]                                                                   ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[14]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[14]                                                                   ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[15]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[15]                                                                   ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[16]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[0]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[17]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[1]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[18]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[2]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[19]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[3]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[20]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[4]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[21]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[5]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[22]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[6]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[23]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[7]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[24]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[8]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[25]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[9]                                                                    ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[26]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[10]                                                                   ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[27]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[11]                                                                   ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[28]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[12]                                                                   ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[29]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[13]                                                                   ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[30]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[14]                                                                   ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|mem_readdata[31]                                   ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[15]                                                                   ; COMBOUT          ;                       ;
; sram_ctrl:sram_ctrl|sram_a[0]                                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[0]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[0]                                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1                             ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[0]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1                             ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_2                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1SLOAD_MUX                    ; Created          ; Register Packing   ; Timing optimization             ; COMBOUT   ;                ;                                                                              ;                  ;                       ;
; sram_ctrl:sram_ctrl|sram_a[1]                                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[1]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[1]                                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[1]~_Duplicate_1                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[1]~_Duplicate_1                             ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[1]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[1]~_Duplicate_1                             ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[1]~_Duplicate_2                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[1]~_Duplicate_1SLOAD_MUX                    ; Created          ; Register Packing   ; Timing optimization             ; COMBOUT   ;                ;                                                                              ;                  ;                       ;
; sram_ctrl:sram_ctrl|sram_a[2]                                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[2]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[2]                                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[2]~_Duplicate_1                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[2]~_Duplicate_1                             ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[2]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[2]~_Duplicate_1                             ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[2]~_Duplicate_2                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[3]                                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[3]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[3]                                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[3]~_Duplicate_1                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[3]~_Duplicate_1                             ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[3]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[3]~_Duplicate_1                             ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[3]~_Duplicate_2                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[4]                                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[4]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[4]                                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[4]~_Duplicate_1                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[4]~_Duplicate_1                             ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[4]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[4]~_Duplicate_1                             ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[4]~_Duplicate_2                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[5]                                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[5]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[5]                                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[5]~_Duplicate_1                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[5]~_Duplicate_1                             ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[5]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[5]~_Duplicate_1                             ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[5]~_Duplicate_2                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[6]                                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[6]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[6]                                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[6]~_Duplicate_1                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[6]~_Duplicate_1                             ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[6]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[6]~_Duplicate_1                             ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[6]~_Duplicate_2                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[7]                                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[7]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[7]                                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[7]~_Duplicate_1                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[7]~_Duplicate_1                             ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[7]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[7]~_Duplicate_1                             ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[7]~_Duplicate_2                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[8]                                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[8]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[8]                                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[8]~_Duplicate_1                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[8]~_Duplicate_1                             ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[8]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[8]~_Duplicate_1                             ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[8]~_Duplicate_2                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[9]                                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[9]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[9]                                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[9]~_Duplicate_1                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[9]~_Duplicate_1                             ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[9]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[9]~_Duplicate_1                             ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[9]~_Duplicate_2                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[10]                                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[10]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[10]                                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[10]~_Duplicate_1                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[10]~_Duplicate_1                            ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[10]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[10]~_Duplicate_1                            ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[10]~_Duplicate_2                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[11]                                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[11]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[11]                                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[11]~_Duplicate_1                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[11]~_Duplicate_1                            ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[11]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[11]~_Duplicate_1                            ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[11]~_Duplicate_2                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[12]                                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[12]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[12]                                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[12]~_Duplicate_1                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[12]~_Duplicate_1                            ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[12]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[12]~_Duplicate_1                            ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[12]~_Duplicate_2                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[13]                                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[13]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[13]                                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[13]~_Duplicate_1                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[13]~_Duplicate_1                            ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[13]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[13]~_Duplicate_1                            ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[13]~_Duplicate_2                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[14]                                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[14]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[14]                                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[14]~_Duplicate_1                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[14]~_Duplicate_1                            ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[14]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[14]~_Duplicate_1                            ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[14]~_Duplicate_2                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[15]                                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[15]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[15]                                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[15]~_Duplicate_1                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[15]~_Duplicate_1                            ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[15]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[15]~_Duplicate_1                            ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[15]~_Duplicate_2                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[16]                                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[16]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[16]                                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[16]~_Duplicate_1                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[16]~_Duplicate_1                            ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[16]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[16]~_Duplicate_1                            ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[16]~_Duplicate_2                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[17]                                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_a[17]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[17]                                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[17]~_Duplicate_1                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[17]~_Duplicate_1                            ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_a[17]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_a[17]~_Duplicate_1                            ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_a[17]~_Duplicate_2                                  ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_be_n[0]                                       ; Packed Register  ; Register Packing   ; Fast Output Register assignment ; REGOUT    ;                ; ramb_nlb                                                                     ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_be_n[1]                                       ; Packed Register  ; Register Packing   ; Fast Output Register assignment ; REGOUT    ;                ; ramb_nub                                                                     ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_be_n[2]                                       ; Packed Register  ; Register Packing   ; Fast Output Register assignment ; REGOUT    ;                ; rama_nlb                                                                     ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_be_n[3]                                       ; Packed Register  ; Register Packing   ; Fast Output Register assignment ; REGOUT    ;                ; rama_nub                                                                     ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[0]                                       ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[0]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[1]                                       ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[1]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[2]                                       ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[2]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[3]                                       ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[3]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[4]                                       ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[4]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[5]                                       ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[5]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[6]                                       ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[6]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[7]                                       ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[7]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[8]                                       ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[8]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[9]                                       ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[9]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[10]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[10]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[11]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[11]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[12]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[12]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[13]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[13]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[14]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[14]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[15]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[15]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[16]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[0]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[17]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[1]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[18]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[2]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[19]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[3]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[20]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[4]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[21]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[5]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[22]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[6]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[23]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[7]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[24]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[8]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[25]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[9]                                                                    ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[26]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[10]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[27]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[11]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[28]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[12]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[29]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[13]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[30]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[14]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout[31]                                      ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[15]                                                                   ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en                                       ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[15]                                                                   ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en                                       ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_1                                ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_1                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[14]                                                                   ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_1                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_2                                ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_2                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[13]                                                                   ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_2                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_3                                ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_3                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[12]                                                                   ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_3                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_4                                ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_4                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[11]                                                                   ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_4                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_5                                ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_5                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[10]                                                                   ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_5                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_6                                ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_6                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[9]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_6                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_7                                ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_7                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[8]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_7                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_8                                ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_8                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[7]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_8                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_9                                ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_9                          ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[6]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_9                          ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_10                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_10                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[5]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_10                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_11                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_11                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[4]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_11                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_12                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_12                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[3]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_12                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_13                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_13                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[2]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_13                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_14                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_14                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[1]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_14                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_15                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_15                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; rama_d[0]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_15                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_16                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_16                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[15]                                                                   ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_16                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_17                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_17                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[14]                                                                   ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_17                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_18                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_18                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[13]                                                                   ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_18                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_19                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_19                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[12]                                                                   ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_19                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_20                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_20                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[11]                                                                   ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_20                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_21                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_21                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[10]                                                                   ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_21                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_22                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_22                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[9]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_22                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_23                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_23                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[8]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_23                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_24                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_24                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[7]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_24                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_25                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_25                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[6]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_25                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_26                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_26                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[5]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_26                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_27                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_27                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[4]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_27                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_28                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_28                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[3]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_28                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_29                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_29                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[2]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_29                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_30                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_30                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[1]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_30                         ; Duplicated       ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_31                               ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_31                         ; Packed Register  ; Register Packing   ; Timing optimization             ; REGOUT    ;                ; ramb_d[0]                                                                    ; OE               ;                       ;
; sram_ctrl:sram_ctrl|sram_oe_n                                          ; Packed Register  ; Register Packing   ; Fast Output Register assignment ; REGOUT    ;                ; rama_noe                                                                     ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_oe_n                                          ; Duplicated       ; Register Packing   ; Fast Output Register assignment ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_oe_n~_Duplicate_1                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_oe_n~_Duplicate_1                             ; Packed Register  ; Register Packing   ; Fast Output Register assignment ; REGOUT    ;                ; ramb_noe                                                                     ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_oe_n~_Duplicate_1                             ; Duplicated       ; Register Packing   ; Fast Output Register assignment ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_oe_n~_Duplicate_2                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_we_n                                          ; Packed Register  ; Register Packing   ; Fast Output Register assignment ; REGOUT    ;                ; rama_nwe                                                                     ; DATAIN           ;                       ;
; sram_ctrl:sram_ctrl|sram_we_n                                          ; Duplicated       ; Register Packing   ; Fast Output Register assignment ; REGOUT    ;                ; sram_ctrl:sram_ctrl|sram_we_n~_Duplicate_1                                   ; REGOUT           ;                       ;
; sram_ctrl:sram_ctrl|sram_we_n~_Duplicate_1                             ; Packed Register  ; Register Packing   ; Fast Output Register assignment ; REGOUT    ;                ; ramb_nwe                                                                     ; DATAIN           ;                       ;
; rs232in:rs232in_inst|Add0~688                                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; rs232in:rs232in_inst|Add1~101                                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; rs232in:rs232in_inst|count[0]                                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; rs232in:rs232in_inst|ttyclk[0]                                         ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; rs232out:rs232out_inst|Add0~658                                        ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; rs232out:rs232out_inst|Add1~103                                        ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; rs232out:rs232out_inst|count[0]                                        ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; rs232out:rs232out_inst|ttyclk[0]                                       ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; sram_ctrl:sram_ctrl|Add1~411                                           ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1SLOAD_MUXCOMB_OUT            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_2                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; sram_ctrl:sram_ctrl|sram_a[1]~_Duplicate_1SLOAD_MUXCOMB_OUT            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; sram_ctrl:sram_ctrl|sram_be_n[0]~7066                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; sram_ctrl:sram_ctrl|sram_be_n[0]~7068                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|Selector32~128                              ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|WideNor0~26                                 ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|WideNor0~27                                 ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_has_delay_slot                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_has_delay_slot_RESYN389_BDD390            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_has_delay_slot_RESYN391_BDD392            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_has_delay_slot_RESYN393_BDD394            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[0]~10638                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[0]~10638_RESYN461_BDD462          ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[1]~10619                          ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[1]~10620                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[1]~10620_RESYN457_BDD458          ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[1]~10620_RESYN459_BDD460          ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[1]~10621                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[2]~10654                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[2]~10654_RESYN649_BDD650          ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[2]~10654_RESYN651_BDD652          ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[2]~10655                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[2]~10655_RESYN465_BDD466          ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[3]~10649                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[3]~10649_RESYN463_BDD464          ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[23]~10611                         ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[23]~10612                         ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[23]~10612_RESYN453_BDD454         ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[23]~10612_RESYN455_BDD456         ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[25]~10597                         ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[25]~10598                         ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[25]~10598_RESYN643_BDD644         ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[25]~10598_RESYN645_BDD646         ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[27]~10599                         ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[27]~10600                         ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[27]~10600_RESYN445_BDD446         ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[27]~10600_RESYN447_BDD448         ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[29]~10609                         ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[29]~10610                         ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[29]~10610_RESYN449_BDD450         ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[29]~10610_RESYN451_BDD452         ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[31]~10589                         ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[31]~10590                         ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[31]~10590_RESYN441_BDD442         ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[31]~10590_RESYN443_BDD444         ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[5]~1267                           ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[5]~1267_RESYN549_BDD550           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[5]~1267_RESYN551_BDD552           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[6]~1263                           ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[6]~1263_RESYN533_BDD534           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[6]~1263_RESYN535_BDD536           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[7]~1261                           ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[7]~1261_RESYN525_BDD526           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[7]~1261_RESYN527_BDD528           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[16]~1247                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[17]~1250                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[18]~1257                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[19]~1256                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[20]~1251                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[21]~1259                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[22]~1237                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[23]~1253                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[24]~1249                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[25]~1245                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[26]~1243                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[27]~1244                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[28]~1236                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[29]~1254                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[30]~1252                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[0]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[0]_RESYN467_BDD468                     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[0]_RESYN469_BDD470                     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[1]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[1]_RESYN497_BDD498                     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[1]_RESYN499_BDD500                     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[2]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[2]_RESYN479_BDD480                     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[2]_RESYN481_BDD482                     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[3]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[3]_RESYN509_BDD510                     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[3]_RESYN511_BDD512                     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[4]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[4]_RESYN495_BDD496                     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[1]~7634                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[1]~7634_RESYN517_BDD518            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[1]~7634_RESYN519_BDD520            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[2]~7649                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[2]~7649_RESYN541_BDD542            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[2]~7649_RESYN543_BDD544            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[3]~7646                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[3]~7646_RESYN537_BDD538            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[3]~7646_RESYN539_BDD540            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[5]~7653                            ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[5]~7655                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[5]~7655_RESYN545_BDD546            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[5]~7655_RESYN547_BDD548            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[6]~7641                            ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[6]~7643                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[6]~7643_RESYN529_BDD530            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[6]~7643_RESYN531_BDD532            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[7]~7635                            ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[7]~7637                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[7]~7637_RESYN521_BDD522            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[7]~7637_RESYN523_BDD524            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[8]~7573                            ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[9]~7576                            ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[10]~7581                           ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[10]~7581_RESYN483_BDD484           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[10]~7581_RESYN485_BDD486           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[11]~7571                           ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[12]~7598                           ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[13]~7578                           ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[14]~7627                           ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[15]~7592                           ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[15]~7592_RESYN491_BDD492           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[15]~7592_RESYN493_BDD494           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[16]~7596_Duplicate_7683            ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[16]~7596_Duplicate_RESYN701_BDD702 ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[16]~7596_Duplicate_RESYN703_BDD704 ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[17]~7604_Duplicate_7682            ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[17]~7604_Duplicate_RESYN689_BDD690 ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[17]~7604_Duplicate_RESYN691_BDD692 ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[18]~7625_Duplicate_7678            ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[18]~7625_Duplicate_RESYN659_BDD660 ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[18]~7625_Duplicate_RESYN661_BDD662 ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[19]~7621                           ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[19]~7621_RESYN505_BDD506           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[19]~7621_RESYN507_BDD508           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[19]~7622_Duplicate_7679            ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[20]~7607_Duplicate_7681            ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[20]~7607_Duplicate_RESYN683_BDD684 ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[20]~7607_Duplicate_RESYN685_BDD686 ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[21]~7630                           ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[21]~7630_RESYN513_BDD514           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[21]~7630_RESYN515_BDD516           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[21]~7631_Duplicate_7677            ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[22]~7568_Duplicate_7684            ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[22]~7568_Duplicate_RESYN719_BDD720 ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[22]~7568_Duplicate_RESYN721_BDD722 ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[23]~7613_Duplicate_7680            ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[23]~7613_Duplicate_RESYN677_BDD678 ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[23]~7613_Duplicate_RESYN679_BDD680 ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[25]~7589                           ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[25]~7589_RESYN487_BDD488           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[25]~7589_RESYN489_BDD490           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[30]~7609                           ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[30]~7609_RESYN501_BDD502           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[30]~7609_RESYN503_BDD504           ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[2]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[2]_RESYN471_BDD472                     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[2]_RESYN473_BDD474                     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[3]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[3]_RESYN475_BDD476                     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[3]_RESYN477_BDD478                     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector11~50                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector16~54_Duplicate_56                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector17~55_Duplicate_57                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector18~54_Duplicate_56                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector19~54_Duplicate_56                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector20~54_Duplicate_56                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector21~45_Duplicate_47                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector22~45_Duplicate_47                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector23~45_Duplicate_47                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector24~45_Duplicate_47                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector25~45_Duplicate_47                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector26~45_Duplicate_47                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector27~46_Duplicate_48                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector28~45_Duplicate_47                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector29~46_Duplicate_48                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector30~46_Duplicate_48                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector31~51_Duplicate_53                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|Add4~517                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_opcode[0]                                 ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_opcode[0]_RESYN639_BDD640                 ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_res[8]~12568                              ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_res[9]~12567                              ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_res[9]~12567_RESYN647_BDD648              ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_res[16]~12553                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_res[16]~12554                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_res[16]~12554_RESYN641_BDD642             ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_restart_pc[2]                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|x_address[0]                                ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Add4~3626                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Add6~548                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Add7~186                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Add8~6818                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Add8~6819                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Add8~6855                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Add9~6892                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Add9~7000                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Add13~519                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Add14~519                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Add18~871                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Add19~519                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux0~1217                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux0~1218                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux0~1219                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux0~1219_RESYN395_BDD396                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux0~1219_RESYN397_BDD398                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux0~1219_RESYN399_BDD400                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux0~1219_RESYN401_BDD402                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux0~1219_RESYN403_BDD404                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux1~1426                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux1~1427                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux1~1432                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux1~1434                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux1~1435                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux1~1435_RESYN581_BDD582                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux1~1435_RESYN583_BDD584                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux1~1435_RESYN585_BDD586                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux1~1435_RESYN587_BDD588                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux1~1435_RESYN589_BDD590                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux1~1435_RESYN591_BDD592                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux7~1000                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux7~1003                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux7~1005                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux7~1010                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux7~1011                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux7~1013                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux7~1014                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux7~1014_RESYN409_BDD410                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux7~1014_RESYN411_BDD412                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux7~1014_RESYN413_BDD414                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux7~1014_RESYN415_BDD416                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux7~1014_RESYN417_BDD418                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux7~1014_RESYN419_BDD420                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux8~1246                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux8~1247                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux8~1247_RESYN577_BDD578                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux8~1247_RESYN579_BDD580                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux10~1109                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux13~1163                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux13~1164                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux13~1164_RESYN609_BDD610                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux13~1164_RESYN611_BDD612                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux13~1164_RESYN613_BDD614                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux13~1170                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux14~981                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux14~982                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux14~982_RESYN573_BDD574                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux14~982_RESYN575_BDD576                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux16~727                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux16~728                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux16~729                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux16~729_RESYN425_BDD426                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux16~730                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux16~732                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux16~733                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux16~734                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux21~725                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux21~726                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux21~728                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux21~730                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux21~731                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux21~731_RESYN619_BDD620                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux21~731_RESYN621_BDD622                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux21~731_RESYN625_BDD626                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux21~731_RESYN627_BDD628                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux23~967                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux23~968                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux23~968_RESYN423_BDD424                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux24~785                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux24~786                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux24~786_RESYN615_BDD616                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux24~786_RESYN617_BDD618                   ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux28~1002                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux28~1004                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux28~1005                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux28~1007                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux28~1008                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux28~1008_RESYN629_BDD630                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux28~1008_RESYN631_BDD632                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux28~1008_RESYN633_BDD634                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux28~1008_RESYN635_BDD636                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux28~1008_RESYN637_BDD638                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux30~1247                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux30~1248                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux30~1255                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux30~1256                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux30~1261                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux30~1261_RESYN597_BDD598                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux30~1261_RESYN599_BDD600                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux30~1261_RESYN601_BDD602                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux30~1261_RESYN603_BDD604                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux30~1261_RESYN605_BDD606                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux31~1511                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector2~494                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector4~494                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector6~494                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector8~494                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector10~494                              ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector26~487                              ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector26~488                              ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector26~488_RESYN437_BDD438              ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector144~320                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector235~317                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector269~475                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector269~476                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector269~476_RESYN439_BDD440             ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector314~433                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector335~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector336~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector337~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector338~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector339~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector340~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector341~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector342~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector343~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector344~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector345~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector346~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector347~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector348~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector349~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector350~368                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector350~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector351~368                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector351~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector352~368                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector352~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector353~368                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector353~369                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector354~368                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector356~368                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector357~368                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector358~368                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector359~368                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector360~368                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector364~368                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector399~1460                            ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector399~1461                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector399~1461_RESYN405_BDD406            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector409~1534_RESYN427_BDD428            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector409~1534_RESYN429_BDD430            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector409~1534_RESYN431_BDD432            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector409~1534_RESYN433_BDD434            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector409~1534_RESYN435_BDD436            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector422~1535                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector422~1536                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector422~1537                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9917                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9920                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9920_RESYN553_BDD554             ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9925                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9926                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9993                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9994                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9994_RESYN407_BDD408             ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9415                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9415_RESYN555_BDD556            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9416                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9416_RESYN557_BDD558            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9420                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9420_RESYN559_BDD560            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9430                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9430_RESYN561_BDD562            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9431                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9431_RESYN563_BDD564            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9431_RESYN565_BDD566            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9444                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9444_RESYN653_BDD654            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9444_RESYN655_BDD656            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9447                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9447_RESYN567_BDD568            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9456                            ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9458                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9458_RESYN571_BDD572            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9475                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9475_RESYN593_BDD594            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9475_RESYN595_BDD596            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight1~2680                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight1~2680_RESYN569_BDD570            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight1~2683                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight1~2683_RESYN421_BDD422            ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight1~2694                            ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_hi[0]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[16]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[17]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[18]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[19]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[19]_RESYN381_BDD382                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[19]_RESYN383_BDD384                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[20]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[21]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[22]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[23]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[24]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[25]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[26]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[27]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[28]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[29]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[30]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo[31]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_lo~2576                                 ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|div_n[0]                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|divisor[26]_RTM121~_Duplicate               ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|divisor[27]_RTM118~_Duplicate               ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|divisor[28]_RTM115~_Duplicate               ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|divisor[29]_RTM112~_Duplicate               ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|divisor[30]_RTM19~_Duplicate                ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[16]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[17]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[18]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[19]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[19]_RESYN385_BDD386                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[19]_RESYN387_BDD388                  ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[20]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[21]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[22]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[23]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[24]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[25]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[26]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[27]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[28]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[29]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[30]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[31]                                  ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a[31]_RTM0258                          ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_a~7007                                 ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[12]~_Duplicate_2919                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[13]~_Duplicate_2918                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[14]~_Duplicate_2917                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[15]~_Duplicate_2916                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[16]~_Duplicate_2906                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[17]~_Duplicate_2905                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[18]~_Duplicate_2904                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[19]~_Duplicate_2903                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[20]~_Duplicate_2902                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[21]~_Duplicate_2901                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[22]~_Duplicate_2915                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[23]~_Duplicate_2914                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[24]~_Duplicate_2913                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[25]~_Duplicate_2912                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[26]~_Duplicate_2911                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[27]~_Duplicate_2910                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[28]~_Duplicate_2909                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[29]~_Duplicate_2908                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[30]~_Duplicate_2907                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|mult_b[31]_RTM05                            ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|perf_div_hazard[0]                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|perf_mult_hazard[0]                         ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_res[4]_RTM045                             ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_res[4]_RTM146_RTM0229                     ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_res[4]_RTM146_RTM0230                     ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_res[5]~1566_RTM029                        ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_res[8]_RTM175_RTM0256                     ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_res[15]~1579_RTM152_RTM1242               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_res[19]~1560_RTM185_RTM0313               ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_res[19]~1560_RTM185_RTM0314               ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_restart_pc[7]~_Duplicate_15376            ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_restart_pc[9]~_Duplicate_15377            ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_restart_pc[23]~_Duplicate_15378           ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_restart_pc[25]~_Duplicate_15381           ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_restart_pc[27]~_Duplicate_15380           ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_restart_pc[29]~_Duplicate_15379           ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_restart_pc[31]~_Duplicate_15382           ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[24]~_Duplicate_84                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[24]~_Duplicate_RESYN695_BDD696     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[24]~_Duplicate_RESYN697_BDD698     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[25]~_Duplicate_85                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[26]~_Duplicate_87                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[26]~_Duplicate_RESYN713_BDD714     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[26]~_Duplicate_RESYN715_BDD716     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[27]~_Duplicate_86                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[27]~_Duplicate_RESYN707_BDD708     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[27]~_Duplicate_RESYN709_BDD710     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[28]~_Duplicate_88                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[28]~_Duplicate_RESYN725_BDD726     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[28]~_Duplicate_RESYN727_BDD728     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[29]~_Duplicate_82                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[29]~_Duplicate_RESYN671_BDD672     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[29]~_Duplicate_RESYN673_BDD674     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[30]~_Duplicate_83                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[31]~_Duplicate_81                  ; Retimed Register ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[31]~_Duplicate_RESYN665_BDD666     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[31]~_Duplicate_RESYN667_BDD668     ; Created          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[0]                                ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|initialized[8]                                          ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|initialized[8]~_Duplicate_37                                  ; COMBOUT          ;                       ;
; yari:yari_inst|initialized[8]                                          ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_flush_X                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_D:stD|d_flush_X~_Duplicate_14                           ; REGOUT           ;                       ;
; yari:yari_inst|stage_D:stD|d_flush_X                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_flush_X~_Duplicate_16                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_fn[1]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_fn[1]~_Duplicate_2096                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_fn[1]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_fn[2]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_fn[2]~_Duplicate_2098                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_fn[2]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_fn[3]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_fn[3]~_Duplicate_2097                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_fn[3]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_fn[4]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_fn[4]~_Duplicate_2099                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_fn[4]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_fn[5]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_fn[5]~_Duplicate_2100                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_fn[5]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_forward_m_to_s~37                         ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_forward_m_to_s~37_Duplicate_39                  ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_forward_m_to_t~37                         ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_forward_m_to_t~37_Duplicate_39                  ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_forward_x_to_s~46                         ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_forward_x_to_s~46_Duplicate_48                  ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[3]~10646                          ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_op1_val[3]~10646_Duplicate_10693                ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[3]~10647                          ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_op1_val[3]~10647_Duplicate_10692                ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[9]~10684                          ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_op1_val[9]~10684_Duplicate_10697                ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[13]~10685                         ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_op1_val[13]~10685_Duplicate_10694               ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[15]~10690                         ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_op1_val[15]~10690_Duplicate_10695               ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[15]~10690                         ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_op1_val[15]~10690_Duplicate_10699               ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_op1_val[21]~10682                         ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_op1_val[21]~10682_Duplicate_10696               ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[16]~1247                          ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_op2_val[16]~1247_Duplicate_1271                 ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[16]~1247_Duplicate_1271           ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_op2_val[16]~1247_Duplicate_1271_Duplicate       ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_op2_val[16]~1247_Duplicate_1271           ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_opcode[0]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_opcode[0]~_Duplicate_1056                       ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_opcode[1]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_opcode[1]~_Duplicate_1053                       ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_opcode[2]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_opcode[2]~_Duplicate_1055                       ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_opcode[3]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_opcode[3]~_Duplicate_1057                       ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_opcode[3]                                 ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_opcode[4]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_opcode[4]~_Duplicate_1054                       ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_opcode[5]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_opcode[5]~_Duplicate_1058                       ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_opcode[5]                                 ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[0]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rd[0]~_Duplicate_561                            ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[0]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[0]_RESYN469_BDD470                     ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[0]~_Duplicate_561                      ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[1]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rd[1]~_Duplicate_564                            ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[1]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[1]_RESYN499_BDD500                     ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[1]~_Duplicate_564                      ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[2]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rd[2]~_Duplicate_562                            ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[2]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[2]_RESYN481_BDD482                     ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[2]~_Duplicate_562                      ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[3]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rd[3]~_Duplicate_565                            ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[3]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[4]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rd[4]~_Duplicate_563                            ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[4]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[4]_RESYN495_BDD496                     ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rd[4]~_Duplicate_563                      ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[0]                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[0]~_Duplicate_242                    ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[0]                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[1]                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[1]~_Duplicate_241                    ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[1]                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[3]                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[3]~_Duplicate_240                    ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[3]                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[5]                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[5]~_Duplicate_213                    ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[5]                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[6]                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[6]~_Duplicate_214                    ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[6]                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[7]                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[7]~_Duplicate_215                    ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[7]                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[8]                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[8]~_Duplicate_216                    ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[8]                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[9]                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[9]~_Duplicate_217                    ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[9]                             ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[10]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[10]~_Duplicate_218                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[10]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[11]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[11]~_Duplicate_228                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[11]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[12]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[12]~_Duplicate_233                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[12]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[13]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[13]~_Duplicate_225                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[13]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[14]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[14]~_Duplicate_238                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[14]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[15]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[15]~_Duplicate_224                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[15]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[16]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[16]~_Duplicate_229                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[16]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[17]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[17]~_Duplicate_222                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[17]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[18]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[18]~_Duplicate_232                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[18]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[19]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[19]~_Duplicate_226                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[19]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[20]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[20]~_Duplicate_237                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[20]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[21]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[21]~_Duplicate_221                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[21]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[22]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[22]~_Duplicate_227                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[22]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[23]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[23]~_Duplicate_234                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[23]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[24]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[24]~_Duplicate_235                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[24]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[25]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[25]~_Duplicate_219                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[25]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[26]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[26]~_Duplicate_230                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[26]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[27]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[27]~_Duplicate_220                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[27]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[28]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[28]~_Duplicate_231                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[28]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[29]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[29]~_Duplicate_223                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[29]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[30]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[30]~_Duplicate_239                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[30]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[31]                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_restart_pc[31]~_Duplicate_236                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_restart_pc[31]                            ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rs[0]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rs[0]~_Duplicate_39                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rs[0]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rs[1]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_D:stD|d_rs[1]~_Duplicate_34                             ; REGOUT           ;                       ;
; yari:yari_inst|stage_D:stD|d_rs[1]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rs[1]~_Duplicate_37                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rs[1]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rs[2]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rs[2]~_Duplicate_42                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rs[2]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rs[3]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rs[3]~_Duplicate_38                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rs[3]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rs[4]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_D:stD|d_rs[4]~_Duplicate_35                             ; REGOUT           ;                       ;
; yari:yari_inst|stage_D:stD|d_rs[4]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rs[4]~_Duplicate_41                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rs[4]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt[0]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rt[0]~_Duplicate_65                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rt[0]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt[1]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_D:stD|d_rt[1]~_Duplicate_61                             ; REGOUT           ;                       ;
; yari:yari_inst|stage_D:stD|d_rt[1]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rt[1]~_Duplicate_63                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rt[1]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt[2]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rt[2]~_Duplicate_66                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rt[2]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt[3]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rt[3]~_Duplicate_64                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rt[3]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt[4]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rt[4]~_Duplicate_67                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_rt[4]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_rt_val[24]~7600                           ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_rt_val[24]~7600_Duplicate_7685                  ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[0]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_sa[0]~_Duplicate_36                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[0]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[1]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_sa[1]~_Duplicate_35                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[1]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[2]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_sa[2]~_Duplicate_31                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[2]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[3]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_sa[3]~_Duplicate_32                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[3]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[3]_RESYN477_BDD478                     ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[3]~_Duplicate_32                       ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[4]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_sa[4]~_Duplicate_16                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[4]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_sa[4]~_Duplicate_18                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[4]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_sa[4]~_Duplicate_20                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[4]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_sa[4]~_Duplicate_22                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[4]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_sa[4]~_Duplicate_24                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[4]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_sa[4]~_Duplicate_26                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[4]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_sa[4]~_Duplicate_28                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[4]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_sa[4]~_Duplicate_30                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[4]                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_sa[4]~_Duplicate_34                             ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[4]                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|d_sa[4]~_Duplicate_18                       ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_sa[4]~_Duplicate_18_Duplicate                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_simm[0]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|d_simm[0]~_Duplicate_602                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|d_simm[0]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[0]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[0]~_Duplicate_115                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[0]                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[4]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[4]~_Duplicate_116                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[4]                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[8]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[8]~_Duplicate_100                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[8]                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[9]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[9]~_Duplicate_101                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[9]                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[11]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[11]~_Duplicate_99                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[11]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[12]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[12]~_Duplicate_106                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[12]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[13]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[13]~_Duplicate_102                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[13]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[14]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[14]~_Duplicate_114                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[14]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[16]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[16]~_Duplicate_105                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[16]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[17]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[17]~_Duplicate_108                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[17]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[18]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[18]~_Duplicate_113                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[18]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[20]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[20]~_Duplicate_109                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[20]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[22]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[22]~_Duplicate_98                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[22]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[23]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[23]~_Duplicate_110                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[23]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[24]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[24]~_Duplicate_107                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[24]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[26]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[26]~_Duplicate_103                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[26]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[27]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[27]~_Duplicate_104                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[27]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[28]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[28]~_Duplicate_97                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[28]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[29]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[29]~_Duplicate_111                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[29]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_res[31]                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_res[31]~_Duplicate_112                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_res[31]                                   ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_valid                                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_valid~_Duplicate_4                              ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_valid                                     ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_D:stD|w_wbr[4]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_D:stD|w_wbr[4]~_Duplicate_19                            ; REGOUT           ;                       ;
; yari:yari_inst|stage_D:stD|w_wbr[5]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_D:stD|w_wbr[5]~_Duplicate_20                            ; COMBOUT          ;                       ;
; yari:yari_inst|stage_D:stD|w_wbr[5]                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector16~54                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector17~55                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector18~54                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector19~54                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector20~54                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector21~45                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector22~45                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector23~45                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector24~45                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector25~45                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector26~45                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector27~46                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector28~45                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector29~46                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector30~46                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_I:stI|Selector31~51                               ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_address[0]                                ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_M:stM|m_address[0]~_Duplicate_65                        ; REGOUT           ;                       ;
; yari:yari_inst|stage_M:stM|m_address[1]                                ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_M:stM|m_address[1]~_Duplicate_66                        ; REGOUT           ;                       ;
; yari:yari_inst|stage_M:stM|m_address[1]                                ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_M:stM|m_address[1]~_Duplicate_68                        ; REGOUT           ;                       ;
; yari:yari_inst|stage_M:stM|m_load                                      ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_M:stM|m_load~_Duplicate_14                              ; REGOUT           ;                       ;
; yari:yari_inst|stage_M:stM|m_load                                      ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_M:stM|m_load~_Duplicate_16                              ; REGOUT           ;                       ;
; yari:yari_inst|stage_M:stM|m_load                                      ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_M:stM|m_load~_Duplicate_18                              ; REGOUT           ;                       ;
; yari:yari_inst|stage_M:stM|m_opcode[0]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_M:stM|m_opcode[0]~_Duplicate_119                        ; COMBOUT          ;                       ;
; yari:yari_inst|stage_M:stM|m_opcode[0]                                 ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_opcode[1]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_M:stM|m_opcode[1]~_Duplicate_115                        ; COMBOUT          ;                       ;
; yari:yari_inst|stage_M:stM|m_opcode[1]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_M:stM|m_opcode[1]~_Duplicate_121                        ; COMBOUT          ;                       ;
; yari:yari_inst|stage_M:stM|m_opcode[1]                                 ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_opcode[2]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_M:stM|m_opcode[2]~_Duplicate_118                        ; COMBOUT          ;                       ;
; yari:yari_inst|stage_M:stM|m_opcode[2]                                 ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_opcode[3]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_M:stM|m_opcode[3]~_Duplicate_116                        ; COMBOUT          ;                       ;
; yari:yari_inst|stage_M:stM|m_opcode[3]                                 ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_opcode[5]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_M:stM|m_opcode[5]~_Duplicate_117                        ; COMBOUT          ;                       ;
; yari:yari_inst|stage_M:stM|m_opcode[5]                                 ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_res[11]~12581                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_M:stM|m_res[11]~12581_Duplicate_12660                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_M:stM|m_res[11]~12581                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_res[14]~12615                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_M:stM|m_res[14]~12615_Duplicate_12659                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_M:stM|m_res[14]~12615                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_M:stM|m_restart                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_M:stM|m_restart~_Duplicate_284                          ; REGOUT           ;                       ;
; yari:yari_inst|stage_M:stM|m_wbr[1]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_M:stM|m_wbr[1]~_Duplicate_425                           ; REGOUT           ;                       ;
; yari:yari_inst|stage_M:stM|m_wbr[4]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_M:stM|m_wbr[4]~_Duplicate_426                           ; REGOUT           ;                       ;
; yari:yari_inst|stage_M:stM|m_wbr[4]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_M:stM|m_wbr[4]~_Duplicate_428                           ; REGOUT           ;                       ;
; yari:yari_inst|stage_M:stM|m_wbr[5]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_M:stM|m_wbr[5]~_Duplicate_429                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_M:stM|m_wbr[5]                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux2~730                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux2~730_Duplicate_743                            ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux3~1543                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux3~1543_Duplicate_1560                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux3~1556                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux3~1556_Duplicate_1561                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux3~1556                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux8~1247                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux8~1247_Duplicate_1259                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux8~1247                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux8~1248                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux8~1248_Duplicate_1260                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux8~1248                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux10~1107                                  ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux10~1107_Duplicate_1120                         ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux10~1107                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux12~1178                                  ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux12~1178_Duplicate_1188                         ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux12~1178                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux12~1182                                  ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux12~1182_Duplicate_1187                         ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux12~1182                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux17~771                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux17~771_Duplicate_783                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux17~771                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux17~771_Duplicate_785                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux17~771                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux17~771_Duplicate_787                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux18~735                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux18~735_Duplicate_745                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux18~735                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux22~605                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux22~605_Duplicate_616                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux22~605                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux24~783                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux24~783_Duplicate_796                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux24~783                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux25~690                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux25~690_Duplicate_700                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux25~690                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux25~693                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux25~693_Duplicate_699                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux25~693                                   ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux28~996                                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux28~996_Duplicate_1012                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux29~1406                                  ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux29~1406_Duplicate_1416                         ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux29~1406                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Mux29~1407                                  ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Mux29~1407_Duplicate_1415                         ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Mux29~1407                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector396~1469                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Selector396~1469_Duplicate_1472                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Selector396~1469                            ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|Selector403~1457                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Selector403~1457_Duplicate_1467                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Selector406~1502                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|Selector406~1502_Duplicate_1506                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|Selector406~1502                            ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9914                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9914_Duplicate_10031                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9915                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9915_Duplicate_10049                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9920                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9920_Duplicate_10032                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9920                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9920_Duplicate_10066                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9920                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9920_Duplicate_10070                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9920                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9927                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9927_Duplicate_10026                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9927                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9927_Duplicate_10034                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9927                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9927_Duplicate_10048                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9927                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9927_Duplicate_10051                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9927_Duplicate_10051             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9927_Duplicate_10051_Duplicate         ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9927_Duplicate_10051             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9932                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9932_Duplicate_10037                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9939                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9939_Duplicate_10029                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9939                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9939_Duplicate_10055                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9941                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9941_Duplicate_10025                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9941                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9941_Duplicate_10028                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9941                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9941_Duplicate_10068                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9941_Duplicate_10028             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9941_Duplicate_10028_Duplicate         ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9941_Duplicate_10028             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9942                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9942_Duplicate_10030                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9942                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9942_Duplicate_10053                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9942_Duplicate_10030             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9942_Duplicate_10030_Duplicate         ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9942_Duplicate_10030             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9944                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9944_Duplicate_10043                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9944                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9944_Duplicate_10059                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9944                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9944_Duplicate_10064                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9945                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9945_Duplicate_10062                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9948                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9948_Duplicate_10024                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9948                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9948_Duplicate_10036                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9948                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9948_Duplicate_10040                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9948                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9948_Duplicate_10042                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9948                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9948_Duplicate_10045                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9948                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9948_Duplicate_10061                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9948_Duplicate_10040             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9948_Duplicate_10040_Duplicate         ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9948_Duplicate_10040             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9950                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9950_Duplicate_10056                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9950                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9956                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9956_Duplicate_10057                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9956                             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~9978                             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~9978_Duplicate_10038                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftLeft0~10000                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftLeft0~10000_Duplicate_10046                  ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9420                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9420_Duplicate_9536                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9420                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9420_Duplicate_9541                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9420                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9420_Duplicate_9544                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9434                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9434_Duplicate_9546                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9434                            ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9435                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9435_Duplicate_9547                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9435                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9435_Duplicate_9551                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9436                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9436_Duplicate_9548                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9436                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9436_Duplicate_9553                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9446                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9446_Duplicate_9537                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9446                            ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9475                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9475_Duplicate_9539                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9475                            ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9479                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9479_Duplicate_9556                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9480                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9480_Duplicate_9545                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9481                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9481_Duplicate_9555                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9491                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9491_Duplicate_9554                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9491                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9491_Duplicate_9558                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9506                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9506_Duplicate_9542                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9525                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9525_Duplicate_9538                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight0~9532                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight0~9532_Duplicate_9549                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight1~2675                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight1~2675_Duplicate_2703                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight1~2677                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight1~2677_Duplicate_2705                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight1~2680                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight1~2680_Duplicate_2704                   ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight1~2680_Duplicate_2704             ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|ShiftRight1~2680_Duplicate_2704_Duplicate         ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|ShiftRight1~2680_Duplicate_2704             ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|divisor[22]_RTM1217                         ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|divisor[22]_RTM1217~_Duplicate                    ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|divisor[23]_RTM1212                         ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|divisor[23]_RTM1212~_Duplicate                    ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|divisor[24]_RTM1207                         ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|divisor[24]_RTM1207~_Duplicate                    ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|divisor[25]_RTM1202                         ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|divisor[25]_RTM1202~_Duplicate                    ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|op2_val[9]                                  ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|op2_val[9]~_Duplicate_2                           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|op2_val[9]                                  ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|op2_val[26]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|op2_val[26]~_Duplicate_3                          ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|op2_val[26]                                 ; Deleted          ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_opcode[1]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_X:stX|x_opcode[1]~_Duplicate_53                         ; REGOUT           ;                       ;
; yari:yari_inst|stage_X:stX|x_opcode[1]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_X:stX|x_opcode[1]~_Duplicate_57                         ; REGOUT           ;                       ;
; yari:yari_inst|stage_X:stX|x_opcode[1]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_X:stX|x_opcode[1]~_Duplicate_59                         ; REGOUT           ;                       ;
; yari:yari_inst|stage_X:stX|x_opcode[1]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_X:stX|x_opcode[1]~_Duplicate_61                         ; REGOUT           ;                       ;
; yari:yari_inst|stage_X:stX|x_opcode[1]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_X:stX|x_opcode[1]~_Duplicate_63                         ; REGOUT           ;                       ;
; yari:yari_inst|stage_X:stX|x_opcode[1]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_opcode[1]~_Duplicate_69                         ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_opcode[1]                                 ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_opcode[3]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_X:stX|x_opcode[3]~_Duplicate_52                         ; REGOUT           ;                       ;
; yari:yari_inst|stage_X:stX|x_opcode[3]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_X:stX|x_opcode[3]~_Duplicate_55                         ; REGOUT           ;                       ;
; yari:yari_inst|stage_X:stX|x_opcode[3]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_X:stX|x_opcode[3]~_Duplicate_65                         ; REGOUT           ;                       ;
; yari:yari_inst|stage_X:stX|x_opcode[3]                                 ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_opcode[3]~_Duplicate_67                         ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_opcode[3]                                 ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_opcode[3]~_Duplicate_52                   ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_X:stX|x_opcode[3]~_Duplicate_52_Duplicate               ; REGOUT           ;                       ;
; yari:yari_inst|stage_X:stX|x_res[0]_RTM1100_RTM1325                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_res[0]_RTM1100_RTM1325~_Duplicate               ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_res[5]~1566_RTM029                        ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_X:stX|x_res[5]~1566_RTM029_Duplicate_1822               ; REGOUT           ;                       ;
; yari:yari_inst|stage_X:stX|x_res[5]~1566_RTM029                        ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_X:stX|x_res[5]~1566_RTM029_Duplicate_1824               ; REGOUT           ;                       ;
; yari:yari_inst|stage_X:stX|x_res[8]_RTM175_RTM1255                     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_res[8]_RTM175_RTM1255~_Duplicate                ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_res[13]~1570_RTM158                       ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_X:stX|x_res[13]~1570_RTM158_Duplicate                   ; REGOUT           ;                       ;
; yari:yari_inst|stage_X:stX|x_res[18]_RTM287                            ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_res[18]_RTM287~_Duplicate                       ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_res[19]~1559                              ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_X:stX|x_res[19]~1559_Duplicate_1821                     ; REGOUT           ;                       ;
; yari:yari_inst|stage_X:stX|x_res[19]~1559                              ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_res[19]~1559_Duplicate_1826                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_res[19]~1559                              ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_res[21]~1568_RTM177                       ; Duplicated       ; Physical Synthesis ; Timing optimization             ; REGOUT    ;                ; yari:yari_inst|stage_X:stX|x_res[21]~1568_RTM177_Duplicate                   ; REGOUT           ;                       ;
; yari:yari_inst|stage_X:stX|x_res[21]~1568_RTM179_RTM1310               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_res[21]~1568_RTM179_RTM1310_Duplicate           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_res[28]_RTM2112                           ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_res[28]_RTM2112~_Duplicate                      ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_res[30]~1573_RTM1237                      ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_res[30]~1573_RTM1237_Duplicate                  ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_res[30]~1573_RTM1238                      ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_res[30]~1573_RTM1238_Duplicate                  ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[26]~_Duplicate_87                  ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_rt_val[26]~_Duplicate_87_Duplicate              ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[26]~_Duplicate_87                  ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_rt_val[26]~_Duplicate_87_Duplicate_90           ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_rt_val[26]~_Duplicate_RESYN713_BDD714     ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_rt_val[26]~_Duplicate_RESYN713_BDD714_Duplicate ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[9]                                ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[9]~_Duplicate_3057                      ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[9]                                ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[10]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[10]~_Duplicate_3058                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[10]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[14]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[14]~_Duplicate_3075                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[14]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[15]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[15]~_Duplicate_3064                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[15]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[16]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[16]~_Duplicate_3067                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[16]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[17]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[17]~_Duplicate_3062                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[17]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[18]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[18]~_Duplicate_3070                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[18]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[19]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[19]~_Duplicate_3065                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[19]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[20]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[20]~_Duplicate_3074                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[20]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[21]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[21]~_Duplicate_3061                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[21]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[22]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[22]~_Duplicate_3066                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[22]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[23]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[23]~_Duplicate_3071                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[23]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[24]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[24]~_Duplicate_3072                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[24]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[25]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[25]~_Duplicate_3059                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[25]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[26]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[26]~_Duplicate_3068                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[26]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[27]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[27]~_Duplicate_3060                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[27]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[28]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[28]~_Duplicate_3069                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[28]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[29]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[29]~_Duplicate_3063                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[29]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[30]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[30]~_Duplicate_3076                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[30]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[31]                               ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_synci_a[31]~_Duplicate_3073                     ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_synci_a[31]                               ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_wbr[0]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_wbr[0]~_Duplicate_23                            ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_wbr[0]                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_wbr[1]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_wbr[1]~_Duplicate_21                            ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_wbr[1]                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_wbr[2]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_wbr[2]~_Duplicate_20                            ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_wbr[2]                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_wbr[3]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_wbr[3]~_Duplicate_24                            ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_wbr[3]                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_wbr[4]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_wbr[4]~_Duplicate_22                            ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_wbr[4]                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
; yari:yari_inst|stage_X:stX|x_wbr[5]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_wbr[5]~_Duplicate_19                            ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_wbr[5]                                    ; Duplicated       ; Physical Synthesis ; Timing optimization             ; COMBOUT   ;                ; yari:yari_inst|stage_X:stX|x_wbr[5]~_Duplicate_26                            ; COMBOUT          ;                       ;
; yari:yari_inst|stage_X:stX|x_wbr[5]                                    ; Modified         ; Physical Synthesis ; Timing optimization             ;           ;                ;                                                                              ;                  ;                       ;
+------------------------------------------------------------------------+------------------+--------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------------------+------------------+-----------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in Z:/projects/yari/rtl/target/Cycore-ep1c12/main.pin.


+-------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                       ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Total logic elements                        ; 6,939 / 12,060 ( 58 % )               ;
;     -- Combinational with no register       ; 4503                                  ;
;     -- Register only                        ; 553                                   ;
;     -- Combinational with a register        ; 1883                                  ;
;                                             ;                                       ;
; Logic element usage by number of LUT inputs ;                                       ;
;     -- 4 input functions                    ; 3582                                  ;
;     -- 3 input functions                    ; 1663                                  ;
;     -- 2 input functions                    ; 1124                                  ;
;     -- 1 input functions                    ; 277                                   ;
;     -- 0 input functions                    ; 293                                   ;
;                                             ;                                       ;
; Logic elements by mode                      ;                                       ;
;     -- normal mode                          ; 5920                                  ;
;     -- arithmetic mode                      ; 1019                                  ;
;     -- qfbk mode                            ; 357                                   ;
;     -- register cascade mode                ; 0                                     ;
;     -- synchronous clear/load mode          ; 1007                                  ;
;     -- asynchronous clear/load mode         ; 0                                     ;
;                                             ;                                       ;
; Total registers                             ; 2,576 / 12,567 ( 20 % )               ;
; Total LABs                                  ; 807 / 1,206 ( 67 % )                  ;
; Logic elements in carry chains              ; 1055                                  ;
; User inserted logic elements                ; 0                                     ;
; Virtual pins                                ; 0                                     ;
; I/O pins                                    ; 84 / 173 ( 49 % )                     ;
;     -- Clock pins                           ; 2 / 2 ( 100 % )                       ;
; Number of I/O registers                     ; 140                                   ;
; Global signals                              ; 1                                     ;
; M4Ks                                        ; 42 / 52 ( 81 % )                      ;
; Total memory bits                           ; 154,624 / 239,616 ( 65 % )            ;
; Total RAM block bits                        ; 193,536 / 239,616 ( 81 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )                        ;
; Global clocks                               ; 1 / 8 ( 13 % )                        ;
; Average interconnect usage                  ; 29%                                   ;
; Peak interconnect usage                     ; 55%                                   ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 2554                                  ;
; Highest non-global fan-out signal           ; yari:yari_inst|stage_X:stX|mult_busy  ;
; Highest non-global fan-out                  ; 268                                   ;
; Total fan-out                               ; 28517                                 ;
; Average fan-out                             ; 4.03                                  ;
+---------------------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk      ; 152   ; 3        ; 53           ; 15           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; Off         ; User                 ;
; ser_ncts ; 28    ; 1        ; 0            ; 15           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; Off         ; User                 ;
; ser_rxd  ; 153   ; 3        ; 53           ; 15           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; Off         ; User                 ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                   ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; rama_a[0]  ; 64    ; 4        ; 4            ; 0            ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[10] ; 63    ; 4        ; 4            ; 0            ; 2           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[11] ; 116   ; 4        ; 50           ; 0            ; 2           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[12] ; 114   ; 4        ; 48           ; 0            ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[13] ; 108   ; 4        ; 46           ; 0            ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[14] ; 106   ; 4        ; 44           ; 0            ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[15] ; 67    ; 4        ; 6            ; 0            ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[16] ; 119   ; 4        ; 52           ; 0            ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[17] ; 118   ; 4        ; 50           ; 0            ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[1]  ; 66    ; 4        ; 6            ; 0            ; 2           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[2]  ; 68    ; 4        ; 6            ; 0            ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[3]  ; 74    ; 4        ; 8            ; 0            ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[4]  ; 76    ; 4        ; 10           ; 0            ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[5]  ; 107   ; 4        ; 46           ; 0            ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[6]  ; 113   ; 4        ; 48           ; 0            ; 2           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[7]  ; 115   ; 4        ; 48           ; 0            ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[8]  ; 117   ; 4        ; 50           ; 0            ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_a[9]  ; 65    ; 4        ; 4            ; 0            ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_ncs   ; 78    ; 4        ; 12           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_nlb   ; 77    ; 4        ; 10           ; 0            ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_noe   ; 73    ; 4        ; 8            ; 0            ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_nub   ; 75    ; 4        ; 10           ; 0            ; 2           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_nwe   ; 105   ; 4        ; 44           ; 0            ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[0]  ; 237   ; 2        ; 4            ; 27           ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[10] ; 238   ; 2        ; 4            ; 27           ; 2           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[11] ; 185   ; 2        ; 50           ; 27           ; 2           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[12] ; 187   ; 2        ; 48           ; 27           ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[13] ; 193   ; 2        ; 46           ; 27           ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[14] ; 195   ; 2        ; 44           ; 27           ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[15] ; 234   ; 2        ; 6            ; 27           ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[16] ; 182   ; 2        ; 52           ; 27           ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[17] ; 183   ; 2        ; 50           ; 27           ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[1]  ; 235   ; 2        ; 6            ; 27           ; 2           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[2]  ; 233   ; 2        ; 6            ; 27           ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[3]  ; 227   ; 2        ; 8            ; 27           ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[4]  ; 225   ; 2        ; 10           ; 27           ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[5]  ; 194   ; 2        ; 46           ; 27           ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[6]  ; 188   ; 2        ; 48           ; 27           ; 2           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[7]  ; 186   ; 2        ; 48           ; 27           ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[8]  ; 184   ; 2        ; 50           ; 27           ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_a[9]  ; 236   ; 2        ; 4            ; 27           ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_ncs   ; 223   ; 2        ; 12           ; 27           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_nlb   ; 224   ; 2        ; 10           ; 27           ; 0           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_noe   ; 228   ; 2        ; 8            ; 27           ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_nub   ; 226   ; 2        ; 10           ; 27           ; 2           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_nwe   ; 196   ; 2        ; 44           ; 27           ; 1           ; yes             ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ser_nrts   ; 177   ; 3        ; 53           ; 25           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ser_txd    ; 178   ; 3        ; 53           ; 25           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; wd         ; 166   ; 3        ; 53           ; 22           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                           ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; rama_d[0]  ; 82    ; 4        ; 14           ; 0            ; 2           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[10] ; 95    ; 4        ; 28           ; 0            ; 0           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[11] ; 93    ; 4        ; 26           ; 0            ; 2           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[12] ; 87    ; 4        ; 16           ; 0            ; 0           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[13] ; 85    ; 4        ; 16           ; 0            ; 2           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[14] ; 83    ; 4        ; 14           ; 0            ; 1           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[15] ; 79    ; 4        ; 12           ; 0            ; 1           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[1]  ; 84    ; 4        ; 14           ; 0            ; 0           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[2]  ; 86    ; 4        ; 16           ; 0            ; 1           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[3]  ; 88    ; 4        ; 18           ; 0            ; 1           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[4]  ; 94    ; 4        ; 28           ; 0            ; 1           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[5]  ; 98    ; 4        ; 30           ; 0            ; 0           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[6]  ; 100   ; 4        ; 32           ; 0            ; 1           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[7]  ; 104   ; 4        ; 42           ; 0            ; 0           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[8]  ; 101   ; 4        ; 32           ; 0            ; 0           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; rama_d[9]  ; 99    ; 4        ; 32           ; 0            ; 2           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[0]  ; 219   ; 2        ; 14           ; 27           ; 2           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[10] ; 206   ; 2        ; 28           ; 27           ; 0           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[11] ; 208   ; 2        ; 26           ; 27           ; 2           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[12] ; 214   ; 2        ; 16           ; 27           ; 0           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[13] ; 216   ; 2        ; 16           ; 27           ; 2           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[14] ; 218   ; 2        ; 14           ; 27           ; 1           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[15] ; 222   ; 2        ; 12           ; 27           ; 1           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[1]  ; 217   ; 2        ; 14           ; 27           ; 0           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[2]  ; 215   ; 2        ; 16           ; 27           ; 1           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[3]  ; 213   ; 2        ; 18           ; 27           ; 1           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[4]  ; 207   ; 2        ; 28           ; 27           ; 1           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[5]  ; 203   ; 2        ; 30           ; 27           ; 0           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[6]  ; 201   ; 2        ; 32           ; 27           ; 1           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[7]  ; 197   ; 2        ; 42           ; 27           ; 0           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[8]  ; 200   ; 2        ; 32           ; 27           ; 0           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
; ramb_d[9]  ; 202   ; 2        ; 32           ; 27           ; 2           ; 0                     ; 5                  ; no     ; yes            ; yes             ; yes                    ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 12mA             ; Off         ; User                 ; 10 pF ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 3 / 44 ( 7 % )   ; 3.3V          ; --           ;
; 2        ; 39 / 42 ( 93 % ) ; 3.3V          ; --           ;
; 3        ; 5 / 45 ( 11 % )  ; 3.3V          ; --           ;
; 4        ; 39 / 42 ( 93 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 2        ; 1          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 3        ; 2          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ; 4          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 6        ; 5          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 7        ; 6          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 8        ; 7          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 10       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ; 8          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 12       ; 9          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 13       ; 10         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 14       ; 11         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 15       ; 12         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 16       ; 13         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 17       ; 14         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 18       ; 15         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 19       ; 16         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 20       ; 17         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 21       ; 18         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 22       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 23       ; 28         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 24       ; 29         ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 25       ; 30         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 31         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 28       ; 32         ; 1        ; ser_ncts                                 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ; 33         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 30       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ;            ;          ; GNDG_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 32       ; 34         ; 1        ; ^nCEO                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 33       ; 35         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ; 36         ; 1        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ; 37         ; 1        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 36       ; 38         ; 1        ; ^DCLK                                    ; bidir  ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ; 39         ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 38       ; 40         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 39       ; 41         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 40       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 41       ; 52         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 42       ; 53         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 43       ; 54         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 44       ; 55         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 45       ; 56         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 46       ; 57         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 47       ; 58         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 48       ; 59         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 49       ; 60         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 50       ; 61         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 51       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 52       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 53       ; 62         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 54       ; 63         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 55       ; 64         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 56       ; 65         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 57       ; 66         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 58       ; 67         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 59       ; 68         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 60       ; 69         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 61       ; 70         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 62       ; 71         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 63       ; 72         ; 4        ; rama_a[10]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 64       ; 73         ; 4        ; rama_a[0]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 74         ; 4        ; rama_a[9]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 75         ; 4        ; rama_a[1]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 76         ; 4        ; rama_a[15]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 77         ; 4        ; rama_a[2]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 70       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 71       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 72       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 73       ; 78         ; 4        ; rama_noe                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 74       ; 79         ; 4        ; rama_a[3]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 75       ; 80         ; 4        ; rama_nub                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 76       ; 81         ; 4        ; rama_a[4]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 77       ; 82         ; 4        ; rama_nlb                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 78       ; 83         ; 4        ; rama_ncs                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 79       ; 84         ; 4        ; rama_d[15]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 80       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 81       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 82       ; 86         ; 4        ; rama_d[0]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 83       ; 87         ; 4        ; rama_d[14]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 84       ; 88         ; 4        ; rama_d[1]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 85       ; 89         ; 4        ; rama_d[13]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 86       ; 90         ; 4        ; rama_d[2]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 87       ; 91         ; 4        ; rama_d[12]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 88       ; 92         ; 4        ; rama_d[3]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 89       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 90       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 91       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 92       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 93       ; 100        ; 4        ; rama_d[11]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 94       ; 103        ; 4        ; rama_d[4]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 95       ; 104        ; 4        ; rama_d[10]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 96       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 98       ; 106        ; 4        ; rama_d[5]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 99       ; 107        ; 4        ; rama_d[9]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 100      ; 108        ; 4        ; rama_d[6]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 101      ; 109        ; 4        ; rama_d[8]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 102      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 103      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 104      ; 118        ; 4        ; rama_d[7]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 105      ; 119        ; 4        ; rama_nwe                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 106      ; 120        ; 4        ; rama_a[14]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 107      ; 121        ; 4        ; rama_a[5]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 108      ; 122        ; 4        ; rama_a[13]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 109      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 113      ; 123        ; 4        ; rama_a[6]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 124        ; 4        ; rama_a[12]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 125        ; 4        ; rama_a[7]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ; 126        ; 4        ; rama_a[11]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 117      ; 127        ; 4        ; rama_a[8]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 118      ; 128        ; 4        ; rama_a[17]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 119      ; 129        ; 4        ; rama_a[16]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 130        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ; 131        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 122      ; 132        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 123      ; 133        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 124      ; 134        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 125      ; 135        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 126      ; 136        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 127      ; 137        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 128      ; 138        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 129      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 130      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ; 139        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 132      ; 140        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 133      ; 141        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 134      ; 142        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 135      ; 143        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 136      ; 144        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 137      ; 145        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 138      ; 146        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 139      ; 147        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 140      ; 148        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 141      ; 149        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 142      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 143      ; 160        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 144      ; 161        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 145      ; 162        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 146      ; 163        ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 147      ; 164        ; 3        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 148      ; 165        ; 3        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 149      ; 166        ; 3        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 150      ;            ;          ; GNDG_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 151      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 152      ; 167        ; 3        ; clk                                      ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 153      ; 168        ; 3        ; ser_rxd                                  ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 154      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 155      ; 169        ; 3        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 156      ; 170        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 157      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 158      ; 180        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 159      ; 181        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 160      ; 182        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 161      ; 183        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 162      ; 184        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 163      ; 185        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 164      ; 186        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 165      ; 187        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 166      ; 188        ; 3        ; wd                                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 167      ; 189        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 168      ; 190        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 169      ; 191        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 170      ; 192        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 171      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 172      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 173      ; 193        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 174      ; 194        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 175      ; 195        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 176      ; 196        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 177      ; 197        ; 3        ; ser_nrts                                 ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 178      ; 198        ; 3        ; ser_txd                                  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 179      ; 199        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 180      ; 200        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 181      ; 201        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 182      ; 202        ; 2        ; ramb_a[16]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 183      ; 203        ; 2        ; ramb_a[17]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 184      ; 204        ; 2        ; ramb_a[8]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 185      ; 205        ; 2        ; ramb_a[11]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 186      ; 206        ; 2        ; ramb_a[7]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 187      ; 207        ; 2        ; ramb_a[12]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 188      ; 208        ; 2        ; ramb_a[6]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 189      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 190      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 191      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 192      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 193      ; 209        ; 2        ; ramb_a[13]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 194      ; 210        ; 2        ; ramb_a[5]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 195      ; 211        ; 2        ; ramb_a[14]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 196      ; 212        ; 2        ; ramb_nwe                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 197      ; 213        ; 2        ; ramb_d[7]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 198      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 199      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 200      ; 222        ; 2        ; ramb_d[8]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 201      ; 223        ; 2        ; ramb_d[6]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 202      ; 224        ; 2        ; ramb_d[9]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 203      ; 225        ; 2        ; ramb_d[5]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 204      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 205      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 206      ; 227        ; 2        ; ramb_d[10]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 207      ; 228        ; 2        ; ramb_d[4]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 208      ; 231        ; 2        ; ramb_d[11]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 209      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 210      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 211      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 212      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 213      ; 239        ; 2        ; ramb_d[3]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 214      ; 240        ; 2        ; ramb_d[12]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 215      ; 241        ; 2        ; ramb_d[2]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 216      ; 242        ; 2        ; ramb_d[13]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 217      ; 243        ; 2        ; ramb_d[1]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 218      ; 244        ; 2        ; ramb_d[14]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 219      ; 245        ; 2        ; ramb_d[0]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 220      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 221      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 222      ; 247        ; 2        ; ramb_d[15]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 223      ; 248        ; 2        ; ramb_ncs                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 224      ; 249        ; 2        ; ramb_nlb                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 225      ; 250        ; 2        ; ramb_a[4]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 226      ; 251        ; 2        ; ramb_nub                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 227      ; 252        ; 2        ; ramb_a[3]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 228      ; 253        ; 2        ; ramb_noe                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 229      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 230      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 231      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 232      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 233      ; 254        ; 2        ; ramb_a[2]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 234      ; 255        ; 2        ; ramb_a[15]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 235      ; 256        ; 2        ; ramb_a[1]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 236      ; 257        ; 2        ; ramb_a[9]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 237      ; 258        ; 2        ; ramb_a[0]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 238      ; 259        ; 2        ; ramb_a[10]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 239      ; 260        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 240      ; 261        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------+
; PLL Summary                                                       ;
+-----------------------------+-------------------------------------+
; Name                        ; pll:pll|altpll:altpll_component|pll ;
+-----------------------------+-------------------------------------+
; PLL type                    ; -                                   ;
; Scan chain                  ; None                                ;
; PLL mode                    ; Normal                              ;
; Feedback source             ; --                                  ;
; Compensate clock            ; clock0                              ;
; Switchover on loss of clock ; --                                  ;
; Switchover counter          ; --                                  ;
; Primary clock               ; --                                  ;
; Input frequency 0           ; 20.0 MHz                            ;
; Input frequency 1           ; --                                  ;
; Nominal PFD frequency       ; 20.0 MHz                            ;
; Nominal VCO frequency       ; 580.0 MHz                           ;
; Freq min lock               ; 16.93 MHz                           ;
; Freq max lock               ; 34.48 MHz                           ;
; Clock Offset                ; 0 ps                                ;
; M VCO Tap                   ; 0                                   ;
; M Initial                   ; 1                                   ;
; M value                     ; 29                                  ;
; N value                     ; 1                                   ;
; M counter delay             ; --                                  ;
; N counter delay             ; --                                  ;
; M2 value                    ; --                                  ;
; N2 value                    ; --                                  ;
; SS counter                  ; --                                  ;
; Downspread                  ; --                                  ;
; Spread frequency            ; --                                  ;
; enable0 counter             ; --                                  ;
; enable1 counter             ; --                                  ;
; Real time reconfigurable    ; --                                  ;
; Scan chain MIF file         ; --                                  ;
; Preserve counter order      ; Off                                 ;
; PLL location                ; PLL_2                               ;
; Inclk0 signal               ; clk                                 ;
; Inclk1 signal               ; --                                  ;
; Inclk0 signal type          ; Dedicated Pin                       ;
; Inclk1 signal type          ; --                                  ;
+-----------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                          ;
+---------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+
; Name                                  ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Delay ; Duty Cycle ; Counter ; Counter Delay ; Counter Value ; High / Low ; Initial ; VCO Tap ;
+---------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+
; pll:pll|altpll:altpll_component|_clk0 ; clock0       ; 29   ; 10  ; 58.0 MHz         ; 0 (0 ps)    ; 0 ps  ; 50/50      ; G1      ; --            ; 10            ; 5/5 Even   ; 1       ; 0       ;
+---------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+


+------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                         ;
+---------------------+-------+------------------------------------+
; I/O Standard        ; Load  ; Termination Resistance             ;
+---------------------+-------+------------------------------------+
; 3.3-V LVTTL         ; 10 pF ; Not Available                      ;
; 3.3-V LVCMOS        ; 10 pF ; Not Available                      ;
; 2.5 V               ; 10 pF ; Not Available                      ;
; 1.8 V               ; 10 pF ; Not Available                      ;
; 1.5 V               ; 10 pF ; Not Available                      ;
; SSTL-3 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential SSTL-2 ; 10 pF ; (See SSTL-2)                       ;
; 3.3-V PCI           ; 10 pF ; 25 Ohm (Parallel)                  ;
; LVDS                ; 4 pF  ; 100 Ohm (Differential)             ;
; RSDS                ; 10 pF ; 100 Ohm (Differential)             ;
+---------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; LC Registers ; Memory Bits ; M4Ks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                     ; Library Name ;
+-------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; |main                                           ; 6939 (63)   ; 2436         ; 154624      ; 42   ; 84   ; 0            ; 4503 (36)    ; 542 (25)          ; 1894 (2)         ; 1055 (27)       ; 344 (0)    ; |main                                                                                                                   ; work         ;
;    |pll:pll|                                    ; 0 (0)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|pll:pll                                                                                                           ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|pll:pll|altpll:altpll_component                                                                                   ; work         ;
;    |rs232:rs232_inst|                           ; 81 (81)     ; 72           ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 8 (8)             ; 64 (64)          ; 40 (40)         ; 9 (9)      ; |main|rs232:rs232_inst                                                                                                  ; work         ;
;    |rs232in:rs232in_inst|                       ; 67 (67)     ; 40           ; 0           ; 0    ; 0    ; 0            ; 27 (27)      ; 8 (8)             ; 32 (32)          ; 22 (22)         ; 1 (1)      ; |main|rs232in:rs232in_inst                                                                                              ; work         ;
;    |rs232out:rs232out_inst|                     ; 56 (56)     ; 31           ; 0           ; 0    ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 31 (31)          ; 22 (22)         ; 0 (0)      ; |main|rs232out:rs232out_inst                                                                                            ; work         ;
;    |sram_ctrl:sram_ctrl|                        ; 65 (65)     ; 30           ; 0           ; 0    ; 0    ; 0            ; 35 (35)      ; 1 (1)             ; 29 (29)          ; 18 (18)         ; 16 (16)    ; |main|sram_ctrl:sram_ctrl                                                                                               ; work         ;
;    |yari:yari_inst|                             ; 6607 (47)   ; 2236         ; 154624      ; 42   ; 0    ; 0            ; 4371 (37)    ; 500 (8)           ; 1736 (2)         ; 926 (0)         ; 318 (1)    ; |main|yari:yari_inst                                                                                                    ; work         ;
;       |stage_D:stD|                             ; 670 (670)   ; 282          ; 2048        ; 2    ; 0    ; 0            ; 388 (388)    ; 102 (102)         ; 180 (180)        ; 96 (96)         ; 1 (1)      ; |main|yari:yari_inst|stage_D:stD                                                                                        ; work         ;
;          |altsyncram:regs_A_rtl_0|              ; 0 (0)       ; 0            ; 1024        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0                                                                ; work         ;
;             |altsyncram_fhi1:auto_generated|    ; 0 (0)       ; 0            ; 1024        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated                                 ; work         ;
;          |altsyncram:regs_B_rtl_1|              ; 0 (0)       ; 0            ; 1024        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1                                                                ; work         ;
;             |altsyncram_fhi1:auto_generated|    ; 0 (0)       ; 0            ; 1024        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated                                 ; work         ;
;       |stage_I:stI|                             ; 604 (604)   ; 252          ; 76288       ; 20   ; 0    ; 0            ; 352 (352)    ; 31 (31)           ; 221 (221)        ; 61 (61)         ; 45 (45)    ; |main|yari:yari_inst|stage_I:stI                                                                                        ; work         ;
;          |simpledpram:icache_ram0|              ; 0 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:icache_ram0                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:icache_ram0|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_1jp1:auto_generated| ; 0 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:icache_ram0|altsyncram:altsyncram_component|altsyncram_1jp1:auto_generated ; work         ;
;          |simpledpram:icache_ram1|              ; 0 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:icache_ram1                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:icache_ram1|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_ikp1:auto_generated| ; 0 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:icache_ram1|altsyncram:altsyncram_component|altsyncram_ikp1:auto_generated ; work         ;
;          |simpledpram:icache_ram2|              ; 0 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:icache_ram2                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:icache_ram2|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_jkp1:auto_generated| ; 0 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:icache_ram2|altsyncram:altsyncram_component|altsyncram_jkp1:auto_generated ; work         ;
;          |simpledpram:icache_ram3|              ; 0 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:icache_ram3                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:icache_ram3|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_kkp1:auto_generated| ; 0 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:icache_ram3|altsyncram:altsyncram_component|altsyncram_kkp1:auto_generated ; work         ;
;          |simpledpram:tag0_ram|                 ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:tag0_ram                                                                   ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component                                   ; work         ;
;                |altsyncram_2uo1:auto_generated| ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated    ; work         ;
;          |simpledpram:tag1_ram|                 ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:tag1_ram                                                                   ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component                                   ; work         ;
;                |altsyncram_3uo1:auto_generated| ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated    ; work         ;
;          |simpledpram:tag2_ram|                 ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:tag2_ram                                                                   ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component                                   ; work         ;
;                |altsyncram_4uo1:auto_generated| ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated    ; work         ;
;          |simpledpram:tag3_ram|                 ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:tag3_ram                                                                   ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component                                   ; work         ;
;                |altsyncram_5uo1:auto_generated| ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated    ; work         ;
;       |stage_M:stM|                             ; 1335 (1319) ; 893          ; 76288       ; 20   ; 0    ; 0            ; 442 (426)    ; 275 (275)         ; 618 (618)        ; 186 (186)       ; 235 (235)  ; |main|yari:yari_inst|stage_M:stM                                                                                        ; work         ;
;          |dpram:dcache0_ram|                    ; 4 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|dpram:dcache0_ram                                                                      ; work         ;
;             |altsyncram:altsyncram_component|   ; 4 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|dpram:dcache0_ram|altsyncram:altsyncram_component                                      ; work         ;
;                |altsyncram_mbk2:auto_generated| ; 4 (4)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|dpram:dcache0_ram|altsyncram:altsyncram_component|altsyncram_mbk2:auto_generated       ; work         ;
;          |dpram:dcache1_ram|                    ; 4 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|dpram:dcache1_ram                                                                      ; work         ;
;             |altsyncram:altsyncram_component|   ; 4 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|dpram:dcache1_ram|altsyncram:altsyncram_component                                      ; work         ;
;                |altsyncram_nbk2:auto_generated| ; 4 (4)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|dpram:dcache1_ram|altsyncram:altsyncram_component|altsyncram_nbk2:auto_generated       ; work         ;
;          |dpram:dcache2_ram|                    ; 4 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|dpram:dcache2_ram                                                                      ; work         ;
;             |altsyncram:altsyncram_component|   ; 4 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|dpram:dcache2_ram|altsyncram:altsyncram_component                                      ; work         ;
;                |altsyncram_obk2:auto_generated| ; 4 (4)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|dpram:dcache2_ram|altsyncram:altsyncram_component|altsyncram_obk2:auto_generated       ; work         ;
;          |dpram:dcache3_ram|                    ; 4 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|dpram:dcache3_ram                                                                      ; work         ;
;             |altsyncram:altsyncram_component|   ; 4 (0)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|dpram:dcache3_ram|altsyncram:altsyncram_component                                      ; work         ;
;                |altsyncram_pbk2:auto_generated| ; 4 (4)       ; 0            ; 16384       ; 4    ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|dpram:dcache3_ram|altsyncram:altsyncram_component|altsyncram_pbk2:auto_generated       ; work         ;
;          |simpledpram:tag0_ram|                 ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|simpledpram:tag0_ram                                                                   ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|simpledpram:tag0_ram|altsyncram:altsyncram_component                                   ; work         ;
;                |altsyncram_61p1:auto_generated| ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_61p1:auto_generated    ; work         ;
;          |simpledpram:tag1_ram|                 ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|simpledpram:tag1_ram                                                                   ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component                                   ; work         ;
;                |altsyncram_71p1:auto_generated| ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated    ; work         ;
;          |simpledpram:tag2_ram|                 ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|simpledpram:tag2_ram                                                                   ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|simpledpram:tag2_ram|altsyncram:altsyncram_component                                   ; work         ;
;                |altsyncram_81p1:auto_generated| ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_81p1:auto_generated    ; work         ;
;          |simpledpram:tag3_ram|                 ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|simpledpram:tag3_ram                                                                   ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|simpledpram:tag3_ram|altsyncram:altsyncram_component                                   ; work         ;
;                |altsyncram_91p1:auto_generated| ; 0 (0)       ; 0            ; 2688        ; 1    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|yari:yari_inst|stage_M:stM|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_91p1:auto_generated    ; work         ;
;       |stage_X:stX|                             ; 3951 (3951) ; 799          ; 0           ; 0    ; 0    ; 0            ; 3152 (3152)  ; 84 (84)           ; 715 (715)        ; 583 (583)       ; 36 (36)    ; |main|yari:yari_inst|stage_X:stX                                                                                        ; work         ;
+-------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                 ;
+------------+----------+---------------+---------------+-----------------------+-----+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+------------+----------+---------------+---------------+-----------------------+-----+
; rama_d[0]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[1]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[2]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[3]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[4]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[5]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[6]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[7]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[8]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[9]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[10] ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[11] ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[12] ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[13] ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[14] ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; rama_d[15] ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[0]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[1]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[2]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[3]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[4]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[5]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[6]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[7]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[8]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[9]  ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[10] ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[11] ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[12] ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[13] ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[14] ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ramb_d[15] ; Bidir    ; OFF           ; OFF           ; OFF                   ; OFF ;
; ser_txd    ; Output   ; --            ; --            ; --                    ; --  ;
; ser_ncts   ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; ser_nrts   ; Output   ; --            ; --            ; --                    ; --  ;
; wd         ; Output   ; --            ; --            ; --                    ; --  ;
; rama_a[0]  ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[1]  ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[2]  ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[3]  ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[4]  ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[5]  ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[6]  ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[7]  ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[8]  ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[9]  ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[10] ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[11] ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[12] ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[13] ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[14] ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[15] ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[16] ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_a[17] ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_ncs   ; Output   ; --            ; --            ; --                    ; --  ;
; rama_noe   ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_nlb   ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_nub   ; Output   ; --            ; --            ; --                    ; OFF ;
; rama_nwe   ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[0]  ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[1]  ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[2]  ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[3]  ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[4]  ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[5]  ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[6]  ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[7]  ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[8]  ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[9]  ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[10] ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[11] ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[12] ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[13] ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[14] ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[15] ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[16] ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_a[17] ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_ncs   ; Output   ; --            ; --            ; --                    ; --  ;
; ramb_noe   ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_nlb   ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_nub   ; Output   ; --            ; --            ; --                    ; OFF ;
; ramb_nwe   ; Output   ; --            ; --            ; --                    ; OFF ;
; clk        ; Input    ; --            ; --            ; --                    ; --  ;
; ser_rxd    ; Input    ; OFF           ; OFF           ; --                    ; --  ;
+------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; rama_d[0]           ;                   ;         ;
; rama_d[1]           ;                   ;         ;
; rama_d[2]           ;                   ;         ;
; rama_d[3]           ;                   ;         ;
; rama_d[4]           ;                   ;         ;
; rama_d[5]           ;                   ;         ;
; rama_d[6]           ;                   ;         ;
; rama_d[7]           ;                   ;         ;
; rama_d[8]           ;                   ;         ;
; rama_d[9]           ;                   ;         ;
; rama_d[10]          ;                   ;         ;
; rama_d[11]          ;                   ;         ;
; rama_d[12]          ;                   ;         ;
; rama_d[13]          ;                   ;         ;
; rama_d[14]          ;                   ;         ;
; rama_d[15]          ;                   ;         ;
; ramb_d[0]           ;                   ;         ;
; ramb_d[1]           ;                   ;         ;
; ramb_d[2]           ;                   ;         ;
; ramb_d[3]           ;                   ;         ;
; ramb_d[4]           ;                   ;         ;
; ramb_d[5]           ;                   ;         ;
; ramb_d[6]           ;                   ;         ;
; ramb_d[7]           ;                   ;         ;
; ramb_d[8]           ;                   ;         ;
; ramb_d[9]           ;                   ;         ;
; ramb_d[10]          ;                   ;         ;
; ramb_d[11]          ;                   ;         ;
; ramb_d[12]          ;                   ;         ;
; ramb_d[13]          ;                   ;         ;
; ramb_d[14]          ;                   ;         ;
; ramb_d[15]          ;                   ;         ;
; ser_ncts            ;                   ;         ;
; clk                 ;                   ;         ;
; ser_rxd             ;                   ;         ;
+---------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------+---------+---------------------------------------+--------+----------------------+------------------+
; Name                                                                                                                        ; Location      ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------+---------+---------------------------------------+--------+----------------------+------------------+
; clk                                                                                                                         ; PIN_152       ; 1       ; Clock                                 ; no     ; --                   ; --               ;
; pll:pll|altpll:altpll_component|_clk0                                                                                       ; PLL_2         ; 2554    ; Clock                                 ; yes    ; Global Clock         ; GCLK7            ;
; rs232in:rs232in_inst|count[0]~4543                                                                                          ; LC_X15_Y18_N2 ; 7       ; Clock enable                          ; no     ; --                   ; --               ;
; rs232in:rs232in_inst|count[0]~4544                                                                                          ; LC_X52_Y16_N4 ; 16      ; Clock enable                          ; no     ; --                   ; --               ;
; rs232in:rs232in_inst|received_data[0]~1123                                                                                  ; LC_X15_Y18_N7 ; 8       ; Clock enable                          ; no     ; --                   ; --               ;
; rs232in:rs232in_inst|ttyclk[16]                                                                                             ; LC_X50_Y16_N9 ; 27      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ;
; rs232out:rs232out_inst|shift_out[5]~3701                                                                                    ; LC_X11_Y15_N2 ; 13      ; Clock enable                          ; no     ; --                   ; --               ;
; rs232out:rs232out_inst|shift_out[5]~3703                                                                                    ; LC_X11_Y15_N3 ; 17      ; Clock enable                          ; no     ; --                   ; --               ;
; rs232out:rs232out_inst|ttyclk[16]                                                                                           ; LC_X9_Y15_N5  ; 22      ; Sync. load                            ; no     ; --                   ; --               ;
; rst_counter[26]                                                                                                             ; LC_X8_Y16_N2  ; 101     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ;
; rtl~0                                                                                                                       ; LC_X16_Y5_N6  ; 54      ; Clock enable                          ; no     ; --                   ; --               ;
; rtl~1                                                                                                                       ; LC_X16_Y5_N2  ; 54      ; Clock enable                          ; no     ; --                   ; --               ;
; rtl~2                                                                                                                       ; LC_X16_Y5_N1  ; 54      ; Clock enable                          ; no     ; --                   ; --               ;
; rtl~3                                                                                                                       ; LC_X16_Y5_N3  ; 54      ; Clock enable                          ; no     ; --                   ; --               ;
; rtl~4                                                                                                                       ; LC_X16_Y5_N4  ; 54      ; Clock enable                          ; no     ; --                   ; --               ;
; rtl~5                                                                                                                       ; LC_X16_Y5_N8  ; 54      ; Clock enable                          ; no     ; --                   ; --               ;
; rtl~6                                                                                                                       ; LC_X16_Y5_N7  ; 54      ; Clock enable                          ; no     ; --                   ; --               ;
; rtl~7                                                                                                                       ; LC_X16_Y5_N5  ; 54      ; Clock enable                          ; no     ; --                   ; --               ;
; sram_ctrl:sram_ctrl|mem_readdata[1]~1504                                                                                    ; LC_X18_Y4_N2  ; 32      ; Clock enable                          ; no     ; --                   ; --               ;
; sram_ctrl:sram_ctrl|sram_be_n[0]~7067                                                                                       ; LC_X21_Y3_N7  ; 54      ; Clock enable                          ; no     ; --                   ; --               ;
; sram_ctrl:sram_ctrl|sram_be_n[0]~7102                                                                                       ; LC_X11_Y7_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ;
; sram_ctrl:sram_ctrl|sram_dout[16]~1617                                                                                      ; LC_X18_Y4_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ;
; sram_ctrl:sram_ctrl|sram_dout[8]~1616                                                                                       ; LC_X18_Y4_N1  ; 8       ; Clock enable                          ; no     ; --                   ; --               ;
; sram_ctrl:sram_ctrl|sram_dout_en~COMB_OUT                                                                                   ; LC_X18_Y3_N4  ; 32      ; Output enable                         ; no     ; --                   ; --               ;
; sram_ctrl:sram_ctrl|state.S_IDLE                                                                                            ; LC_X18_Y3_N6  ; 14      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ;
; yari:yari_inst|comb~1020                                                                                                    ; LC_X29_Y9_N5  ; 57      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_D:stD|d_flush_X~_Duplicate_16                                                                          ; LC_X29_Y8_N4  ; 64      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_D:stD|d_opcode[5]                                                                                      ; LC_X30_Y9_N9  ; 80      ; Sync. clear                           ; no     ; --                   ; --               ;
; yari:yari_inst|stage_D:stD|d_target~241                                                                                     ; LC_X32_Y9_N7  ; 30      ; Sync. load                            ; no     ; --                   ; --               ;
; yari:yari_inst|stage_D:stD|d_wbr[0]~3049                                                                                    ; LC_X31_Y10_N6 ; 6       ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|Equal5~150                                                                                       ; LC_X26_Y8_N9  ; 4       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|Equal5~151                                                                                       ; LC_X26_Y8_N0  ; 4       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|Equal5~152                                                                                       ; LC_X28_Y8_N2  ; 4       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|Selector103~16                                                                                   ; LC_X24_Y3_N7  ; 2       ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|Selector110~22                                                                                   ; LC_X30_Y1_N6  ; 7       ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|Selector2~64                                                                                     ; LC_X32_Y9_N0  ; 3       ; Sync. load                            ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|Selector70~112                                                                                   ; LC_X27_Y3_N8  ; 32      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|comb~34                                                                                          ; LC_X28_Y8_N7  ; 4       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|fill_set[1]~942                                                                                  ; LC_X28_Y8_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|imem_address[2]~1652                                                                             ; LC_X26_Y10_N3 ; 48      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|state.S_INVALIDATE                                                                               ; LC_X30_Y1_N6  ; 60      ; Sync. clear                           ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|state.S_RUNNING                                                                                  ; LC_X27_Y7_N4  ; 76      ; Sync. clear                           ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|tag_write_ena[0]                                                                                 ; LC_X28_Y8_N6  ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|tag_write_ena[1]                                                                                 ; LC_X28_Y8_N1  ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|tag_write_ena[2]                                                                                 ; LC_X28_Y8_N8  ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_I:stI|tag_write_ena[3]                                                                                 ; LC_X28_Y8_N3  ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|Equal23~87                                                                                       ; LC_X16_Y4_N6  ; 20      ; Sync. load                            ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|always7~0                                                                                        ; LC_X17_Y18_N6 ; 13      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|always7~2                                                                                        ; LC_X23_Y11_N4 ; 37      ; Sync. load                            ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|comb~1640                                                                                        ; LC_X18_Y8_N9  ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|comb~1642                                                                                        ; LC_X18_Y8_N2  ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|comb~1644                                                                                        ; LC_X18_Y8_N0  ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|comb~1645                                                                                        ; LC_X18_Y8_N8  ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dmem_address[16]~2231                                                                            ; LC_X16_Y4_N7  ; 18      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dmem_writedata[21]~1342                                                                          ; LC_X16_Y4_N9  ; 38      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache0_ram|altsyncram:altsyncram_component|altsyncram_mbk2:auto_generated|ram_block1a0~1  ; LC_X18_Y17_N9 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache0_ram|altsyncram:altsyncram_component|altsyncram_mbk2:auto_generated|ram_block1a16~1 ; LC_X18_Y12_N6 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache0_ram|altsyncram:altsyncram_component|altsyncram_mbk2:auto_generated|ram_block1a24~1 ; LC_X18_Y17_N6 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache0_ram|altsyncram:altsyncram_component|altsyncram_mbk2:auto_generated|ram_block1a8~1  ; LC_X18_Y15_N1 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache1_ram|altsyncram:altsyncram_component|altsyncram_nbk2:auto_generated|ram_block1a0~1  ; LC_X18_Y17_N3 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache1_ram|altsyncram:altsyncram_component|altsyncram_nbk2:auto_generated|ram_block1a16~1 ; LC_X18_Y16_N2 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache1_ram|altsyncram:altsyncram_component|altsyncram_nbk2:auto_generated|ram_block1a24~1 ; LC_X18_Y17_N0 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache1_ram|altsyncram:altsyncram_component|altsyncram_nbk2:auto_generated|ram_block1a8~1  ; LC_X18_Y17_N5 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache2_ram|altsyncram:altsyncram_component|altsyncram_obk2:auto_generated|ram_block1a0~1  ; LC_X18_Y16_N7 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache2_ram|altsyncram:altsyncram_component|altsyncram_obk2:auto_generated|ram_block1a16~1 ; LC_X18_Y16_N5 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache2_ram|altsyncram:altsyncram_component|altsyncram_obk2:auto_generated|ram_block1a24~1 ; LC_X18_Y16_N3 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache2_ram|altsyncram:altsyncram_component|altsyncram_obk2:auto_generated|ram_block1a8~1  ; LC_X18_Y16_N6 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache3_ram|altsyncram:altsyncram_component|altsyncram_pbk2:auto_generated|ram_block1a0~1  ; LC_X18_Y15_N4 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache3_ram|altsyncram:altsyncram_component|altsyncram_pbk2:auto_generated|ram_block1a16~1 ; LC_X18_Y16_N1 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache3_ram|altsyncram:altsyncram_component|altsyncram_pbk2:auto_generated|ram_block1a24~1 ; LC_X18_Y15_N0 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|dpram:dcache3_ram|altsyncram:altsyncram_component|altsyncram_pbk2:auto_generated|ram_block1a8~1  ; LC_X18_Y16_N8 ; 1       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|fill_cache~173                                                                                   ; LC_X22_Y10_N8 ; 33      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|m_valid                                                                                          ; LC_X23_Y11_N3 ; 38      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|m_valid~360                                                                                      ; LC_X22_Y10_N1 ; 36      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|m_wbr[5]~_Duplicate_429                                                                          ; LC_X23_Y11_N5 ; 6       ; Write enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|perf_dcache_misses[18]~1605                                                                      ; LC_X17_Y18_N2 ; 31      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|perf_load_hit_store_hazard[0]~1671                                                               ; LC_X17_Y18_N5 ; 31      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|peripherals_readdatavalid                                                                        ; LC_X14_Y16_N9 ; 35      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ;
; yari:yari_inst|stage_M:stM|peripherals_req[37]                                                                              ; LC_X16_Y15_N5 ; 33      ; Sync. load                            ; no     ; --                   ; --               ;
; yari:yari_inst|stage_X:stX|Decoder2~296                                                                                     ; LC_X44_Y11_N3 ; 121     ; Sync. load                            ; no     ; --                   ; --               ;
; yari:yari_inst|stage_X:stX|branch_event_RTM2356                                                                             ; LC_X35_Y9_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_X:stX|div_busy                                                                                         ; LC_X46_Y11_N7 ; 96      ; Sync. load                            ; no     ; --                   ; --               ;
; yari:yari_inst|stage_X:stX|div_n[6]                                                                                         ; LC_X43_Y26_N0 ; 148     ; Sync. load                            ; no     ; --                   ; --               ;
; yari:yari_inst|stage_X:stX|div_n~664                                                                                        ; LC_X40_Y16_N7 ; 41      ; Sync. clear                           ; no     ; --                   ; --               ;
; yari:yari_inst|stage_X:stX|perf_div_hazard[19]~22643                                                                        ; LC_X18_Y22_N3 ; 64      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_X:stX|x_opcode[3]~_Duplicate_67                                                                        ; LC_X23_Y11_N9 ; 38      ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_X:stX|x_restart~249                                                                                    ; LC_X29_Y11_N3 ; 65      ; Clock enable, Sync. load              ; no     ; --                   ; --               ;
; yari:yari_inst|stage_X:stX|x_synci                                                                                          ; LC_X36_Y8_N2  ; 100     ; Clock enable                          ; no     ; --                   ; --               ;
; yari:yari_inst|stage_X:stX|x_synci~40                                                                                       ; LC_X36_Y8_N2  ; 32      ; Clock enable                          ; no     ; --                   ; --               ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------+---------+---------------------------------------+--------+----------------------+------------------+


+------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                          ;
+---------------------------------------+----------+---------+----------------------+------------------+
; Name                                  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+---------------------------------------+----------+---------+----------------------+------------------+
; pll:pll|altpll:altpll_component|_clk0 ; PLL_2    ; 2554    ; Global Clock         ; GCLK7            ;
+---------------------------------------+----------+---------+----------------------+------------------+


+----------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                ;
+------------------------------------------------------+---------+
; Name                                                 ; Fan-Out ;
+------------------------------------------------------+---------+
; yari:yari_inst|stage_X:stX|mult_busy                 ; 268     ;
; yari:yari_inst|stage_D:stD|d_fn[5]                   ; 266     ;
; yari:yari_inst|stage_D:stD|d_simm[0]                 ; 186     ;
; yari:yari_inst|stage_D:stD|d_rd[0]                   ; 176     ;
; yari:yari_inst|stage_D:stD|d_fn[1]                   ; 172     ;
; yari:yari_inst|stage_M:stM|store_buffer_rp[1]        ; 169     ;
; yari:yari_inst|stage_M:stM|store_buffer_rp[0]        ; 167     ;
; ~GND                                                 ; 160     ;
; yari:yari_inst|stage_D:stD|d_rd[1]                   ; 152     ;
; yari:yari_inst|stage_X:stX|div_n[6]                  ; 148     ;
; yari:yari_inst|stage_D:stD|d_sa[0]~_Duplicate_36     ; 140     ;
; yari:yari_inst|stage_D:stD|d_sa[1]~_Duplicate_35     ; 140     ;
; yari:yari_inst|stage_D:stD|d_opcode[0]               ; 136     ;
; yari:yari_inst|stage_X:stX|shift_dist[2]~205         ; 123     ;
; yari:yari_inst|stage_D:stD|d_op2_is_imm              ; 123     ;
; yari:yari_inst|stage_X:stX|Decoder2~296              ; 121     ;
; yari:yari_inst|stage_X:stX|shift_dist[3]~204         ; 119     ;
; yari:yari_inst|stage_M:stM|m_restart                 ; 119     ;
; yari:yari_inst|stage_D:stD|d_fn[2]                   ; 118     ;
; yari:yari_inst|comb~1021                             ; 116     ;
; rst_counter[26]                                      ; 101     ;
; yari:yari_inst|stage_X:stX|x_synci                   ; 100     ;
; yari:yari_inst|stage_X:stX|perf_div_hazard[19]~22640 ; 100     ;
; yari:yari_inst|stage_X:stX|always0~1                 ; 99      ;
; yari:yari_inst|stage_D:stD|d_forward_x_to_s~46       ; 98      ;
; yari:yari_inst|stage_D:stD|d_opcode[2]               ; 97      ;
; yari:yari_inst|stage_X:stX|div_busy                  ; 96      ;
; yari:yari_inst|stage_D:stD|d_opcode[1]               ; 93      ;
; yari:yari_inst|stage_D:stD|d_rd[4]                   ; 93      ;
; yari:yari_inst|stage_D:stD|d_fn[3]                   ; 90      ;
; yari:yari_inst|stage_D:stD|d_fn[4]                   ; 89      ;
; yari:yari_inst|stage_I:stI|state.S_FILLING           ; 87      ;
; yari:yari_inst|stage_X:stX|Add9~6807                 ; 85      ;
; yari:yari_inst|stage_X:stX|Add5~16186                ; 83      ;
; yari:yari_inst|stage_D:stD|d_opcode[5]               ; 80      ;
; yari:yari_inst|stage_I:stI|Equal1~276                ; 77      ;
; yari:yari_inst|stage_I:stI|state.S_RUNNING           ; 76      ;
; yari:yari_inst|stage_X:stX|mult_b[0]                 ; 75      ;
; yari:yari_inst|stage_X:stX|Add5~16182                ; 72      ;
; yari:yari_inst|stage_M:stM|m_res[16]~12554           ; 70      ;
; yari:yari_inst|stage_M:stM|Equal1~276                ; 70      ;
; yari:yari_inst|stage_M:stM|Equal0~276                ; 70      ;
; yari:yari_inst|stage_M:stM|Equal2~276                ; 70      ;
; yari:yari_inst|stage_D:stD|d_rt_val[16]~7564         ; 69      ;
; yari:yari_inst|initialized[8]~_Duplicate_37          ; 67      ;
; yari:yari_inst|stage_D:stD|d_sa[4]~_Duplicate_34     ; 67      ;
; yari:yari_inst|stage_X:stX|x_restart~249             ; 65      ;
; yari:yari_inst|stage_D:stD|d_flush_X~_Duplicate_16   ; 64      ;
; yari:yari_inst|stage_X:stX|perf_div_hazard[19]~22643 ; 64      ;
; yari:yari_inst|stage_X:stX|Selector1~708             ; 64      ;
+------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------+----------------------------------------------------+
; Name                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF               ; Location                                           ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------+----------------------------------------------------+
; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None              ; M4K_X33_Y15                                        ;
; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None              ; M4K_X33_Y16                                        ;
; yari:yari_inst|stage_I:stI|simpledpram:icache_ram0|altsyncram:altsyncram_component|altsyncram_1jp1:auto_generated|ALTSYNCRAM ; M4K  ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 4    ; ../../initmem.mif ; M4K_X33_Y17, M4K_X33_Y10, M4K_X19_Y4, M4K_X19_Y1   ;
; yari:yari_inst|stage_I:stI|simpledpram:icache_ram1|altsyncram:altsyncram_component|altsyncram_ikp1:auto_generated|ALTSYNCRAM ; M4K  ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 4    ; None              ; M4K_X33_Y11, M4K_X33_Y8, M4K_X33_Y6, M4K_X19_Y3    ;
; yari:yari_inst|stage_I:stI|simpledpram:icache_ram2|altsyncram:altsyncram_component|altsyncram_jkp1:auto_generated|ALTSYNCRAM ; M4K  ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 4    ; None              ; M4K_X33_Y18, M4K_X33_Y9, M4K_X19_Y5, M4K_X33_Y19   ;
; yari:yari_inst|stage_I:stI|simpledpram:icache_ram3|altsyncram:altsyncram_component|altsyncram_kkp1:auto_generated|ALTSYNCRAM ; M4K  ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 4    ; None              ; M4K_X33_Y12, M4K_X33_Y7, M4K_X33_Y5, M4K_X19_Y2    ;
; yari:yari_inst|stage_I:stI|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_2uo1:auto_generated|ALTSYNCRAM    ; M4K  ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; tag0.mif          ; M4K_X33_Y1                                         ;
; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ALTSYNCRAM    ; M4K  ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; tag1.mif          ; M4K_X33_Y2                                         ;
; yari:yari_inst|stage_I:stI|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_4uo1:auto_generated|ALTSYNCRAM    ; M4K  ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; tag2.mif          ; M4K_X33_Y3                                         ;
; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ALTSYNCRAM    ; M4K  ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; tag3.mif          ; M4K_X33_Y4                                         ;
; yari:yari_inst|stage_M:stM|dpram:dcache0_ram|altsyncram:altsyncram_component|altsyncram_mbk2:auto_generated|ALTSYNCRAM       ; M4K  ; True Dual Port   ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 4    ; None              ; M4K_X19_Y10, M4K_X19_Y12, M4K_X19_Y18, M4K_X19_Y13 ;
; yari:yari_inst|stage_M:stM|dpram:dcache1_ram|altsyncram:altsyncram_component|altsyncram_nbk2:auto_generated|ALTSYNCRAM       ; M4K  ; True Dual Port   ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 4    ; None              ; M4K_X19_Y20, M4K_X19_Y16, M4K_X19_Y19, M4K_X19_Y11 ;
; yari:yari_inst|stage_M:stM|dpram:dcache2_ram|altsyncram:altsyncram_component|altsyncram_obk2:auto_generated|ALTSYNCRAM       ; M4K  ; True Dual Port   ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 4    ; None              ; M4K_X19_Y17, M4K_X19_Y14, M4K_X33_Y13, M4K_X19_Y22 ;
; yari:yari_inst|stage_M:stM|dpram:dcache3_ram|altsyncram:altsyncram_component|altsyncram_pbk2:auto_generated|ALTSYNCRAM       ; M4K  ; True Dual Port   ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 4    ; None              ; M4K_X19_Y23, M4K_X19_Y15, M4K_X33_Y14, M4K_X19_Y21 ;
; yari:yari_inst|stage_M:stM|simpledpram:tag0_ram|altsyncram:altsyncram_component|altsyncram_61p1:auto_generated|ALTSYNCRAM    ; M4K  ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; dtag0.mif         ; M4K_X19_Y7                                         ;
; yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated|ALTSYNCRAM    ; M4K  ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; dtag1.mif         ; M4K_X19_Y9                                         ;
; yari:yari_inst|stage_M:stM|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_81p1:auto_generated|ALTSYNCRAM    ; M4K  ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; dtag2.mif         ; M4K_X19_Y8                                         ;
; yari:yari_inst|stage_M:stM|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_91p1:auto_generated|ALTSYNCRAM    ; M4K  ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; dtag3.mif         ; M4K_X19_Y6                                         ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------+----------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Interconnect Usage Summary                            ;
+----------------------------+--------------------------+
; Interconnect Resource Type ; Usage                    ;
+----------------------------+--------------------------+
; C4s                        ; 8,795 / 30,600 ( 29 % )  ;
; Direct links               ; 1,013 / 43,552 ( 2 % )   ;
; Global clocks              ; 1 / 8 ( 13 % )           ;
; LAB clocks                 ; 52 / 312 ( 17 % )        ;
; LUT chains                 ; 880 / 10,854 ( 8 % )     ;
; Local interconnects        ; 13,132 / 43,552 ( 30 % ) ;
; M4K buffers                ; 488 / 1,872 ( 26 % )     ;
; R4s                        ; 8,623 / 28,560 ( 30 % )  ;
+----------------------------+--------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+--------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 8.60) ; Number of LABs  (Total = 807) ;
+--------------------------------------------+-------------------------------+
; 1                                          ; 14                            ;
; 2                                          ; 23                            ;
; 3                                          ; 16                            ;
; 4                                          ; 17                            ;
; 5                                          ; 15                            ;
; 6                                          ; 34                            ;
; 7                                          ; 53                            ;
; 8                                          ; 71                            ;
; 9                                          ; 95                            ;
; 10                                         ; 469                           ;
+--------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.20) ; Number of LABs  (Total = 807) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 586                           ;
; 1 Clock enable                     ; 148                           ;
; 1 Sync. clear                      ; 36                            ;
; 1 Sync. load                       ; 127                           ;
; 2 Clock enables                    ; 74                            ;
+------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 8.81) ; Number of LABs  (Total = 807) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 14                            ;
; 2                                           ; 23                            ;
; 3                                           ; 16                            ;
; 4                                           ; 16                            ;
; 5                                           ; 15                            ;
; 6                                           ; 33                            ;
; 7                                           ; 50                            ;
; 8                                           ; 75                            ;
; 9                                           ; 98                            ;
; 10                                          ; 407                           ;
; 11                                          ; 21                            ;
; 12                                          ; 16                            ;
; 13                                          ; 5                             ;
; 14                                          ; 10                            ;
; 15                                          ; 3                             ;
; 16                                          ; 3                             ;
; 17                                          ; 0                             ;
; 18                                          ; 0                             ;
; 19                                          ; 0                             ;
; 20                                          ; 2                             ;
+---------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.67) ; Number of LABs  (Total = 807) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 62                            ;
; 2                                               ; 71                            ;
; 3                                               ; 76                            ;
; 4                                               ; 98                            ;
; 5                                               ; 106                           ;
; 6                                               ; 80                            ;
; 7                                               ; 92                            ;
; 8                                               ; 63                            ;
; 9                                               ; 44                            ;
; 10                                              ; 102                           ;
; 11                                              ; 2                             ;
; 12                                              ; 4                             ;
; 13                                              ; 2                             ;
; 14                                              ; 3                             ;
; 15                                              ; 0                             ;
; 16                                              ; 0                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.72) ; Number of LABs  (Total = 807) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 6                             ;
; 3                                            ; 33                            ;
; 4                                            ; 17                            ;
; 5                                            ; 13                            ;
; 6                                            ; 19                            ;
; 7                                            ; 17                            ;
; 8                                            ; 27                            ;
; 9                                            ; 15                            ;
; 10                                           ; 34                            ;
; 11                                           ; 54                            ;
; 12                                           ; 35                            ;
; 13                                           ; 26                            ;
; 14                                           ; 39                            ;
; 15                                           ; 45                            ;
; 16                                           ; 50                            ;
; 17                                           ; 45                            ;
; 18                                           ; 52                            ;
; 19                                           ; 68                            ;
; 20                                           ; 108                           ;
; 21                                           ; 101                           ;
; 22                                           ; 2                             ;
; 23                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Active Serial       ;
; Error detection CRC                          ; Off                 ;
; ASDO,nCSO                                    ; As input tri-stated ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
+----------------------------------------------+---------------------+


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+--------------------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                                  ;
+--------------------------------------------------------------------------------+-----------------------+
; Name                                                                           ; Value                 ;
+--------------------------------------------------------------------------------+-----------------------+
; Mid Wire Use - Fit Attempt 1                                                   ; 38                    ;
; Mid Slack - Fit Attempt 1                                                      ; -993                  ;
; Internal Atom Count - Fit Attempt 1                                            ; 6720                  ;
; LE/ALM Count - Fit Attempt 1                                                   ; 6720                  ;
; LAB Count - Fit Attempt 1                                                      ; 845                   ;
; Outputs per Lab - Fit Attempt 1                                                ; 4.718                 ;
; Inputs per LAB - Fit Attempt 1                                                 ; 12.037                ;
; Global Inputs per LAB - Fit Attempt 1                                          ; 0.750                 ;
; LAB Constraint 'non-global clock / CE pair + async load' - Fit Attempt 1       ; 0:845                 ;
; LAB Constraint 'ce + sync load' - Fit Attempt 1                                ; 0:426;1:301;2:118     ;
; LAB Constraint 'non-global controls' - Fit Attempt 1                           ; 0:406;1:310;2:124;3:5 ;
; LAB Constraint 'un-route combination' - Fit Attempt 1                          ; 0:406;1:310;2:124;3:5 ;
; LAB Constraint 'non-global with asyn_clear' - Fit Attempt 1                    ; 0:406;1:310;2:124;3:5 ;
; LAB Constraint 'un-route with async_clear' - Fit Attempt 1                     ; 0:406;1:310;2:124;3:5 ;
; LAB Constraint 'non-global async clear + sync clear' - Fit Attempt 1           ; 0:809;1:36            ;
; LAB Constraint 'global non-clock/non-asynch_clear' - Fit Attempt 1             ; 0:845                 ;
; LAB Constraint 'ygr_cl_ngclk_gclkce_sload_aload_constraint' - Fit Attempt 1    ; 0:426;1:400;2:19      ;
; LAB Constraint 'global control signals' - Fit Attempt 1                        ; 0:211;1:634           ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1                    ; 0:211;1:463;2:171     ;
; LAB Constraint 'aload_aclr pair with aload used' - Fit Attempt 1               ; 0:845                 ;
; LAB Constraint 'aload_aclr pair' - Fit Attempt 1                               ; 0:211;1:634           ;
; LAB Constraint 'sload_sclear pair' - Fit Attempt 1                             ; 0:518;1:327           ;
; LAB Constraint 'invert_a constraint' - Fit Attempt 1                           ; 0:111;1:734           ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1                      ; 0:723;1:122           ;
; LAB Constraint 'use of ADATA or SDATA by registers constraint' - Fit Attempt 1 ; 0:845                 ;
; LEs in Chains - Fit Attempt 1                                                  ; 1055                  ;
; LEs in Long Chains - Fit Attempt 1                                             ; 1030                  ;
; LABs with Chains - Fit Attempt 1                                               ; 126                   ;
; LABs with Multiple Chains - Fit Attempt 1                                      ; 0                     ;
; Time - Fit Attempt 1                                                           ; 23                    ;
; Time in tsm_tan.dll - Fit Attempt 1                                            ; 0.750                 ;
+--------------------------------------------------------------------------------+-----------------------+


+-----------------------------------------------+
; Advanced Data - Placement                     ;
+--------------------------------------+--------+
; Name                                 ; Value  ;
+--------------------------------------+--------+
; Early Wire Use - Fit Attempt 1       ; 19     ;
; Early Slack - Fit Attempt 1          ; -5590  ;
; Mid Wire Use - Fit Attempt 1         ; 31     ;
; Mid Slack - Fit Attempt 1            ; -686   ;
; Late Wire Use - Fit Attempt 1        ; 34     ;
; Late Slack - Fit Attempt 1           ; -686   ;
; Peak Regional Wire - Fit Attempt 1   ; 0.000  ;
; Time - Fit Attempt 1                 ; 106    ;
; Time in fit_fsyn.dll - Fit Attempt 1 ; 44.188 ;
; Time in tsm_tan.dll - Fit Attempt 1  ; 23.015 ;
+--------------------------------------+--------+


+---------------------------------------------+
; Advanced Data - Routing                     ;
+-------------------------------------+-------+
; Name                                ; Value ;
+-------------------------------------+-------+
; Early Slack - Fit Attempt 1         ; -326  ;
; Early Wire Use - Fit Attempt 1      ; 32    ;
; Peak Regional Wire - Fit Attempt 1  ; 56    ;
; Mid Slack - Fit Attempt 1           ; -326  ;
; Late Slack - Fit Attempt 1          ; -326  ;
; Late Wire Use - Fit Attempt 1       ; 31    ;
; Time - Fit Attempt 1                ; 40    ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 6.764 ;
+-------------------------------------+-------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition
    Info: Processing started: Tue May 27 10:42:21 2008
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main
Info: Selected device EP1C12Q240C8 for design "main"
Info: Implementing parameter values for PLL "pll:pll|altpll:altpll_component|pll"
    Info: Implementing clock multiplication of 29, clock division of 10, and phase shift of 0 degrees (0 ps) for pll:pll|altpll:altpll_component|_clk0 port
Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning: Feature LogicLock incremental compilation is not available with your current license
Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use
    Info: Previous placement does not exist for 7752 of 7752 atoms in partition Top
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP1C6Q240C8 is compatible
Info: Fitter converted 2 user pins into dedicated programming pins
    Info: Pin ~nCSO~ is reserved at location 24
    Info: Pin ~ASDO~ is reserved at location 37
Info: Fitter is using the Classic Timing Analyzer
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Info: Completed User Assigned Global Signals Promotion Operation
Info: DQS I/O pins require 0 global routing resources
Info: Promoted PLL clock signals
    Info: Promoted signal "pll:pll|altpll:altpll_component|_clk0" to use global clock (user assigned)
Info: Completed PLL Placement Operation
Info: Completed Auto Global Promotion Operation
Info: Starting register packing
Extra Info: Started Fast Input/Output/OE register processing
Info: Ignoring invalid fast I/O register assignments
Extra Info: Finished Fast Input/Output/OE register processing
Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density
Info: Finished moving registers into I/O cells, LUTs, and RAM blocks
Info: Finished register packing: elapsed time is 00:00:01
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info: Automatic asynchronous signal pipelining - Evaluation Phase
    Info: Found 0 asynchronous signals of which 0 will be pipelined
Info: Automatic asynchronous signal pipelining - Evaluation Phase
    Info: Found 0 asynchronous signals of which 0 will be pipelined
Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 1770 ps
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 303 ps
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 10 ps
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:00:54
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "fl_a[0]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[10]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[11]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[12]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[13]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[14]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[15]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[16]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[17]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[18]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[1]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[2]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[3]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[4]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[5]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[6]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[7]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[8]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_a[9]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_d[0]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_d[1]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_d[2]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_d[3]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_d[4]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_d[5]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_d[6]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_d[7]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_ncs" is assigned to location or region, but does not exist in design
    Warning: Node "fl_ncsb" is assigned to location or region, but does not exist in design
    Warning: Node "fl_noe" is assigned to location or region, but does not exist in design
    Warning: Node "fl_nwe" is assigned to location or region, but does not exist in design
    Warning: Node "fl_rdy" is assigned to location or region, but does not exist in design
    Warning: Node "freeio" is assigned to location or region, but does not exist in design
    Warning: Node "io_b[10]" is assigned to location or region, but does not exist in design
    Warning: Node "io_b[1]" is assigned to location or region, but does not exist in design
    Warning: Node "io_b[2]" is assigned to location or region, but does not exist in design
    Warning: Node "io_b[3]" is assigned to location or region, but does not exist in design
    Warning: Node "io_b[4]" is assigned to location or region, but does not exist in design
    Warning: Node "io_b[5]" is assigned to location or region, but does not exist in design
    Warning: Node "io_b[6]" is assigned to location or region, but does not exist in design
    Warning: Node "io_b[7]" is assigned to location or region, but does not exist in design
    Warning: Node "io_b[8]" is assigned to location or region, but does not exist in design
    Warning: Node "io_b[9]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[10]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[11]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[12]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[13]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[14]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[15]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[16]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[17]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[18]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[19]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[1]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[20]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[2]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[3]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[4]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[5]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[6]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[7]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[8]" is assigned to location or region, but does not exist in design
    Warning: Node "io_l[9]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[10]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[11]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[12]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[13]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[14]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[15]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[16]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[17]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[18]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[19]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[1]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[20]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[2]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[3]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[4]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[5]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[6]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[7]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[8]" is assigned to location or region, but does not exist in design
    Warning: Node "io_r[9]" is assigned to location or region, but does not exist in design
    Warning: Node "io_t[1]" is assigned to location or region, but does not exist in design
    Warning: Node "io_t[2]" is assigned to location or region, but does not exist in design
    Warning: Node "io_t[3]" is assigned to location or region, but does not exist in design
    Warning: Node "io_t[4]" is assigned to location or region, but does not exist in design
    Warning: Node "io_t[5]" is assigned to location or region, but does not exist in design
    Warning: Node "io_t[6]" is assigned to location or region, but does not exist in design
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:23
Info: Fitter placement operations beginning
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info: Automatic asynchronous signal pipelining - Execution Phase
Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info: Starting physical synthesis algorithm combinational resynthesis using functional decomposition
Info: Physical synthesis algorithm combinational resynthesis using functional decomposition complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 430 ps
Info: Starting physical synthesis algorithm register unpacking
Info: Physical synthesis algorithm register unpacking complete: estimated slack improvement of 27 ps
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:00:44
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:01:46
Info: Estimated most critical path is memory to register delay of 16.774 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y15; Fanout = 1; MEM Node = 'yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a2~portb_address_reg4'
    Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X33_Y15; Fanout = 2; MEM Node = 'yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|q_b[2]'
    Info: 3: + IC(1.876 ns) + CELL(0.442 ns) = 6.635 ns; Loc. = LAB_X24_Y11; Fanout = 1; COMB Node = 'yari:yari_inst|stage_D:stD|d_op1_val[2]~10653'
    Info: 4: + IC(0.361 ns) + CELL(0.292 ns) = 7.288 ns; Loc. = LAB_X24_Y11; Fanout = 18; COMB Node = 'yari:yari_inst|stage_D:stD|d_op1_val[2]~10655'
    Info: 5: + IC(2.204 ns) + CELL(0.575 ns) = 10.067 ns; Loc. = LAB_X31_Y19; Fanout = 2; COMB Node = 'yari:yari_inst|stage_X:stX|Add0~572COUT1_979'
    Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 10.147 ns; Loc. = LAB_X31_Y19; Fanout = 2; COMB Node = 'yari:yari_inst|stage_X:stX|Add0~568COUT1_981'
    Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 10.227 ns; Loc. = LAB_X31_Y19; Fanout = 2; COMB Node = 'yari:yari_inst|stage_X:stX|Add0~578COUT1_983'
    Info: 8: + IC(0.000 ns) + CELL(0.258 ns) = 10.485 ns; Loc. = LAB_X31_Y19; Fanout = 6; COMB Node = 'yari:yari_inst|stage_X:stX|Add0~580'
    Info: 9: + IC(0.000 ns) + CELL(0.679 ns) = 11.164 ns; Loc. = LAB_X31_Y18; Fanout = 2; COMB Node = 'yari:yari_inst|stage_X:stX|Add0~541'
    Info: 10: + IC(0.830 ns) + CELL(0.442 ns) = 12.436 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'yari:yari_inst|stage_X:stX|Mux23~974'
    Info: 11: + IC(0.211 ns) + CELL(0.442 ns) = 13.089 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'yari:yari_inst|stage_X:stX|Mux23~976'
    Info: 12: + IC(0.633 ns) + CELL(0.292 ns) = 14.014 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'yari:yari_inst|stage_X:stX|Mux23~979'
    Info: 13: + IC(0.361 ns) + CELL(0.292 ns) = 14.667 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'yari:yari_inst|stage_X:stX|Selector416~827'
    Info: 14: + IC(0.211 ns) + CELL(0.442 ns) = 15.320 ns; Loc. = LAB_X26_Y18; Fanout = 2; COMB Node = 'yari:yari_inst|stage_X:stX|Selector416~830'
    Info: 15: + IC(0.539 ns) + CELL(0.114 ns) = 15.973 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'yari:yari_inst|stage_X:stX|x_res[8]_RTM175_RTM1255~_Duplicate'
    Info: 16: + IC(0.063 ns) + CELL(0.738 ns) = 16.774 ns; Loc. = LAB_X26_Y18; Fanout = 1; REG Node = 'yari:yari_inst|stage_X:stX|x_res[8]_RTM175_RTM1257'
    Info: Total cell delay = 9.485 ns ( 56.55 % )
    Info: Total interconnect delay = 7.289 ns ( 43.45 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 29% of the available device resources
    Info: Peak interconnect usage is 55% of the available device resources in the region that extends from location X21_Y14 to location X31_Y27
Info: Fitter routing operations ending: elapsed time is 00:00:40
Info: Completed Fixed Delay Chain Operation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Completed Auto Delay Chain Operation
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin ser_nrts has GND driving its datain port
    Info: Pin rama_ncs has GND driving its datain port
    Info: Pin ramb_ncs has GND driving its datain port
Info: Following groups of pins have the same output enable
    Info: Following pins have the same output enable: sram_ctrl:sram_ctrl|sram_dout_en~COMB_OUT
        Info: Type bidirectional pin rama_d[2] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[6] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[10] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[14] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[2] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[6] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[10] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[14] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[1] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[5] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[9] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[13] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[1] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[5] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[9] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[13] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[0] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[4] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[8] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[12] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[0] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[4] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[8] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[12] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[3] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[7] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[11] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin rama_d[15] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[3] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[7] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[11] uses the 3.3-V LVCMOS I/O standard
        Info: Type bidirectional pin ramb_d[15] uses the 3.3-V LVCMOS I/O standard
Info: Quartus II Fitter was successful. 0 errors, 92 warnings
    Info: Allocated 223 megabytes of memory during processing
    Info: Processing ended: Tue May 27 10:46:24 2008
    Info: Elapsed time: 00:04:03


