

================================================================
== Vivado HLS Report for 'merlin_memcpy_1_0_0'
================================================================
* Date:           Thu Dec 12 01:07:41 2019

* Version:        2019.1.op (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        gcnconv_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.920|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1921232|  1921232|  1921232|  1921232|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+--------+----------+
        |            |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- merlinL1  |  1921230|  1921230|        16|         15|          1|  128082|    yes   |
        +------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     6108|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      161|    -|
|Register             |        -|      -|     1232|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     1232|     6269|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |add_ln55_1_fu_158_p2               |     +    |      0|  0|    17|          15|          17|
    |add_ln55_2_fu_184_p2               |     +    |      0|  0|    18|          18|          18|
    |add_ln55_3_fu_218_p2               |     +    |      0|  0|    59|          59|          59|
    |add_ln55_fu_195_p2                 |     +    |      0|  0|    18|          17|          18|
    |i_fu_142_p2                        |     +    |      0|  0|    17|          17|           1|
    |and_ln55_fu_261_p2                 |    and   |      0|  0|   511|         512|         512|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|     2|           1|           1|
    |ap_block_pp0_stage10_11001         |    and   |      0|  0|     2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|     2|           1|           1|
    |ap_block_pp0_stage8_11001          |    and   |      0|  0|     2|           1|           1|
    |ap_block_pp0_stage9_11001          |    and   |      0|  0|     2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0  |    and   |      0|  0|     2|           1|           1|
    |ap_block_state11_io                |    and   |      0|  0|     2|           1|           1|
    |ap_block_state12_io                |    and   |      0|  0|     2|           1|           1|
    |ap_block_state17_pp0_stage0_iter1  |    and   |      0|  0|     2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|     2|           1|           1|
    |ap_ext_blocking_cur_n              |    and   |      0|  0|     2|           1|           1|
    |ap_ext_blocking_n                  |    and   |      0|  0|     2|           1|           2|
    |ap_int_blocking_n                  |    and   |      0|  0|     2|           2|           2|
    |ap_str_blocking_n                  |    and   |      0|  0|     2|           2|           2|
    |icmp_ln50_fu_136_p2                |   icmp   |      0|  0|    20|          17|          13|
    |icmp_ln55_fu_152_p2                |   icmp   |      0|  0|    20|          17|          16|
    |or_ln55_fu_275_p2                  |    or    |      0|  0|   511|         512|         512|
    |select_ln55_1_fu_176_p3            |  select  |      0|  0|    17|           1|           1|
    |select_ln55_fu_164_p3              |  select  |      0|  0|    17|           1|          17|
    |shl_ln55_1_fu_269_p2               |    shl   |      0|  0|  2171|         512|         512|
    |shl_ln55_fu_249_p2                 |    shl   |      0|  0|  2171|          32|         512|
    |ap_enable_pp0                      |    xor   |      0|  0|     2|           1|           2|
    |xor_ln55_fu_255_p2                 |    xor   |      0|  0|   511|         512|           2|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |Total                              |          |      0|  0|  6108|        2259|        2229|
    +-----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_129_p4  |   9|          2|   17|         34|
    |dst_blk_n_AR                  |   9|          2|    1|          2|
    |dst_blk_n_AW                  |   9|          2|    1|          2|
    |dst_blk_n_B                   |   9|          2|    1|          2|
    |dst_blk_n_R                   |   9|          2|    1|          2|
    |dst_blk_n_W                   |   9|          2|    1|          2|
    |i_0_reg_125                   |   9|          2|   17|         34|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 161|         34|   41|         98|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add_ln55_3_reg_300       |   59|   0|   59|          0|
    |ap_CS_fsm                |   17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |dst_addr_read_reg_322    |  512|   0|  512|          0|
    |dst_addr_reg_315         |   59|   0|   64|          5|
    |empty_reg_305            |    4|   0|    4|          0|
    |i_0_reg_125              |   17|   0|   17|          0|
    |i_reg_290                |   17|   0|   17|          0|
    |icmp_ln50_reg_286        |    1|   0|    1|          0|
    |or_ln55_reg_327          |  512|   0|  512|          0|
    |src_load_reg_310         |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1232|   0| 1237|          5|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------+-----+-----+------------+---------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | merlin_memcpy_1.0.0 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | merlin_memcpy_1.0.0 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | merlin_memcpy_1.0.0 | return value |
|ap_done             | out |    1| ap_ctrl_hs | merlin_memcpy_1.0.0 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | merlin_memcpy_1.0.0 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | merlin_memcpy_1.0.0 | return value |
|ap_ext_blocking_n   | out |    1| ap_ctrl_hs | merlin_memcpy_1.0.0 | return value |
|ap_str_blocking_n   | out |    1| ap_ctrl_hs | merlin_memcpy_1.0.0 | return value |
|ap_int_blocking_n   | out |    1| ap_ctrl_hs | merlin_memcpy_1.0.0 | return value |
|m_axi_dst_AWVALID   | out |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_AWREADY   |  in |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_AWADDR    | out |   64|    m_axi   |         dst         |    pointer   |
|m_axi_dst_AWID      | out |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_AWLEN     | out |   32|    m_axi   |         dst         |    pointer   |
|m_axi_dst_AWSIZE    | out |    3|    m_axi   |         dst         |    pointer   |
|m_axi_dst_AWBURST   | out |    2|    m_axi   |         dst         |    pointer   |
|m_axi_dst_AWLOCK    | out |    2|    m_axi   |         dst         |    pointer   |
|m_axi_dst_AWCACHE   | out |    4|    m_axi   |         dst         |    pointer   |
|m_axi_dst_AWPROT    | out |    3|    m_axi   |         dst         |    pointer   |
|m_axi_dst_AWQOS     | out |    4|    m_axi   |         dst         |    pointer   |
|m_axi_dst_AWREGION  | out |    4|    m_axi   |         dst         |    pointer   |
|m_axi_dst_AWUSER    | out |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_WVALID    | out |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_WREADY    |  in |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_WDATA     | out |  512|    m_axi   |         dst         |    pointer   |
|m_axi_dst_WSTRB     | out |   64|    m_axi   |         dst         |    pointer   |
|m_axi_dst_WLAST     | out |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_WID       | out |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_WUSER     | out |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_ARVALID   | out |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_ARREADY   |  in |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_ARADDR    | out |   64|    m_axi   |         dst         |    pointer   |
|m_axi_dst_ARID      | out |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_ARLEN     | out |   32|    m_axi   |         dst         |    pointer   |
|m_axi_dst_ARSIZE    | out |    3|    m_axi   |         dst         |    pointer   |
|m_axi_dst_ARBURST   | out |    2|    m_axi   |         dst         |    pointer   |
|m_axi_dst_ARLOCK    | out |    2|    m_axi   |         dst         |    pointer   |
|m_axi_dst_ARCACHE   | out |    4|    m_axi   |         dst         |    pointer   |
|m_axi_dst_ARPROT    | out |    3|    m_axi   |         dst         |    pointer   |
|m_axi_dst_ARQOS     | out |    4|    m_axi   |         dst         |    pointer   |
|m_axi_dst_ARREGION  | out |    4|    m_axi   |         dst         |    pointer   |
|m_axi_dst_ARUSER    | out |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_RVALID    |  in |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_RREADY    | out |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_RDATA     |  in |  512|    m_axi   |         dst         |    pointer   |
|m_axi_dst_RLAST     |  in |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_RID       |  in |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_RUSER     |  in |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_RRESP     |  in |    2|    m_axi   |         dst         |    pointer   |
|m_axi_dst_BVALID    |  in |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_BREADY    | out |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_BRESP     |  in |    2|    m_axi   |         dst         |    pointer   |
|m_axi_dst_BID       |  in |    1|    m_axi   |         dst         |    pointer   |
|m_axi_dst_BUSER     |  in |    1|    m_axi   |         dst         |    pointer   |
|dst_offset          |  in |   58|   ap_none  |      dst_offset     |    scalar    |
|src_address0        | out |   18|  ap_memory |         src         |     array    |
|src_ce0             | out |    1|  ap_memory |         src         |     array    |
|src_q0              |  in |   32|  ap_memory |         src         |     array    |
+--------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 15, D = 16, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 18 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dst_offset_read = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %dst_offset)"   --->   Operation 19 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %dst, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 216730, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "br label %1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i17 [ 0, %0 ], [ %i, %merlinL1 ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.68ns)   --->   "%icmp_ln50 = icmp eq i17 %i_0, -2990" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 23 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128082, i64 128082, i64 128082)"   --->   Operation 24 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.59ns)   --->   "%i = add i17 %i_0, 1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %2, label %merlinL1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i17 %i_0 to i18" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 27 'zext' 'zext_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.68ns)   --->   "%icmp_ln55 = icmp ult i17 %i_0, -22707" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 28 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.59ns)   --->   "%add_ln55_1 = add i17 22707, %i_0" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 29 'add' 'add_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_2)   --->   "%select_ln55 = select i1 %icmp_ln55, i17 %i_0, i17 %add_ln55_1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 30 'select' 'select_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_2)   --->   "%zext_ln55 = zext i17 %select_ln55 to i18" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 31 'zext' 'zext_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_2)   --->   "%select_ln55_1 = select i1 %icmp_ln55, i18 0, i18 108365" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 32 'select' 'select_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.58ns) (out node of the LUT)   --->   "%add_ln55_2 = add i18 %select_ln55_1, %zext_ln55" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 33 'add' 'add_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i18 %add_ln55_2 to i64" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 34 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%src_addr = getelementptr [216730 x i32]* %src, i64 0, i64 %zext_ln55_1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 35 'getelementptr' 'src_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.15ns)   --->   "%src_load = load i32* %src_addr, align 4" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 36 'load' 'src_load' <Predicate = (!icmp_ln50)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 62> <RAM>
ST_2 : Operation 37 [1/1] (0.58ns)   --->   "%add_ln55 = add i18 88648, %zext_ln50" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 37 'add' 'add_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_PartSelect.i14.i18.i32.i32(i18 %add_ln55, i32 4, i32 17)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 38 'partselect' 'tmp_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i14 %tmp_7 to i59" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 39 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i58 %dst_offset_read to i59" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 40 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln55_3 = add i59 %zext_ln55_2, %zext_ln55_3" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 41 'add' 'add_ln55_3' <Predicate = (!icmp_ln50)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = trunc i18 %add_ln55 to i4" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 42 'trunc' 'empty' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 43 [1/2] (1.15ns)   --->   "%src_load = load i32* %src_addr, align 4" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 43 'load' 'src_load' <Predicate = (!icmp_ln50)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 62> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i59 %add_ln55_3 to i64" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 44 'zext' 'zext_ln55_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i512* %dst, i64 %zext_ln55_4" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 45 'getelementptr' 'dst_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 46 [7/7] (2.92ns)   --->   "%dst_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 46 'readreq' 'dst_load_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 47 [6/7] (2.92ns)   --->   "%dst_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 47 'readreq' 'dst_load_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 48 [5/7] (2.92ns)   --->   "%dst_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 48 'readreq' 'dst_load_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 49 [4/7] (2.92ns)   --->   "%dst_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 49 'readreq' 'dst_load_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 50 [3/7] (2.92ns)   --->   "%dst_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 50 'readreq' 'dst_load_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 51 [2/7] (2.92ns)   --->   "%dst_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 51 'readreq' 'dst_load_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 52 [1/7] (2.92ns)   --->   "%dst_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 52 'readreq' 'dst_load_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 53 [1/1] (2.92ns)   --->   "%dst_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %dst_addr)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 53 'read' 'dst_addr_read' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %empty, i5 0)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 54 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln55_5 = zext i9 %tmp_8 to i512" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 55 'zext' 'zext_ln55_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%shl_ln55 = shl i512 4294967295, %zext_ln55_5" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 56 'shl' 'shl_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%xor_ln55 = xor i512 %shl_ln55, -1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 57 'xor' 'xor_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%and_ln55 = and i512 %dst_addr_read, %xor_ln55" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 58 'and' 'and_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%zext_ln55_6 = zext i32 %src_load to i512" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 59 'zext' 'zext_ln55_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%shl_ln55_1 = shl i512 %zext_ln55_6, %zext_ln55_5" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 60 'shl' 'shl_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (1.16ns) (out node of the LUT)   --->   "%or_ln55 = or i512 %and_ln55, %shl_ln55_1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 61 'or' 'or_ln55' <Predicate = (!icmp_ln50)> <Delay = 1.16> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (2.92ns)   --->   "%dst_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %dst_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 62 'writereq' 'dst_addr_req' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 63 [1/1] (2.92ns)   --->   "call void @_ssdm_op_Write.m_axi.i512P(i512* %dst_addr, i512 %or_ln55, i64 -1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 63 'write' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 64 [5/5] (2.92ns)   --->   "%dst_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dst_addr)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 64 'writeresp' 'dst_addr_resp' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 65 [4/5] (2.92ns)   --->   "%dst_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dst_addr)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 65 'writeresp' 'dst_addr_resp' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 66 [3/5] (2.92ns)   --->   "%dst_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dst_addr)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 66 'writeresp' 'dst_addr_resp' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 67 [2/5] (2.92ns)   --->   "%dst_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dst_addr)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 67 'writeresp' 'dst_addr_resp' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str32) nounwind" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str32)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 69 'specregionbegin' 'tmp' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:52]   --->   Operation 70 'specpipeline' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 71 [1/5] (2.92ns)   --->   "%dst_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dst_addr)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:55]   --->   Operation 71 'writeresp' 'dst_addr_resp' <Predicate = (!icmp_ln50)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 72 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str32, i32 %tmp)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:56]   --->   Operation 72 'specregionend' 'empty_24' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 73 [1/1] (0.00ns)   --->   "br label %1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:50]   --->   Operation 73 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:57]   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dst_offset_read       (read             ) [ 0011111111111111110]
specinterface_ln0     (specinterface    ) [ 0000000000000000000]
br_ln50               (br               ) [ 0111111111111111110]
i_0                   (phi              ) [ 0010000000000000000]
icmp_ln50             (icmp             ) [ 0011111111111111110]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000]
i                     (add              ) [ 0111111111111111110]
br_ln50               (br               ) [ 0000000000000000000]
zext_ln50             (zext             ) [ 0000000000000000000]
icmp_ln55             (icmp             ) [ 0000000000000000000]
add_ln55_1            (add              ) [ 0000000000000000000]
select_ln55           (select           ) [ 0000000000000000000]
zext_ln55             (zext             ) [ 0000000000000000000]
select_ln55_1         (select           ) [ 0000000000000000000]
add_ln55_2            (add              ) [ 0000000000000000000]
zext_ln55_1           (zext             ) [ 0000000000000000000]
src_addr              (getelementptr    ) [ 0001000000000000000]
add_ln55              (add              ) [ 0000000000000000000]
tmp_7                 (partselect       ) [ 0000000000000000000]
zext_ln55_2           (zext             ) [ 0000000000000000000]
zext_ln55_3           (zext             ) [ 0000000000000000000]
add_ln55_3            (add              ) [ 0001000000000000000]
empty                 (trunc            ) [ 0001111111110000000]
src_load              (load             ) [ 0000111111110000000]
zext_ln55_4           (zext             ) [ 0000000000000000000]
dst_addr              (getelementptr    ) [ 0010111111111111110]
dst_load_req          (readreq          ) [ 0000000000000000000]
dst_addr_read         (read             ) [ 0000000000010000000]
tmp_8                 (bitconcatenate   ) [ 0000000000000000000]
zext_ln55_5           (zext             ) [ 0000000000000000000]
shl_ln55              (shl              ) [ 0000000000000000000]
xor_ln55              (xor              ) [ 0000000000000000000]
and_ln55              (and              ) [ 0000000000000000000]
zext_ln55_6           (zext             ) [ 0000000000000000000]
shl_ln55_1            (shl              ) [ 0000000000000000000]
or_ln55               (or               ) [ 0000000000001000000]
dst_addr_req          (writereq         ) [ 0000000000000000000]
write_ln55            (write            ) [ 0000000000000000000]
specloopname_ln50     (specloopname     ) [ 0000000000000000000]
tmp                   (specregionbegin  ) [ 0000000000000000000]
specpipeline_ln52     (specpipeline     ) [ 0000000000000000000]
dst_addr_resp         (writeresp        ) [ 0000000000000000000]
empty_24              (specregionend    ) [ 0000000000000000000]
br_ln50               (br               ) [ 0111111111111111110]
ret_ln57              (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="dst_offset_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="58" slack="0"/>
<pin id="86" dir="0" index="1" bw="58" slack="0"/>
<pin id="87" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_writeresp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="512" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="dst_load_req/3 dst_addr_req/11 dst_addr_resp/13 "/>
</bind>
</comp>

<comp id="97" class="1004" name="dst_addr_read_read_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="512" slack="0"/>
<pin id="99" dir="0" index="1" bw="512" slack="7"/>
<pin id="100" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_addr_read/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln55_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="512" slack="9"/>
<pin id="106" dir="0" index="2" bw="512" slack="1"/>
<pin id="107" dir="0" index="3" bw="1" slack="0"/>
<pin id="108" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/12 "/>
</bind>
</comp>

<comp id="112" class="1004" name="src_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="18" slack="0"/>
<pin id="116" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="18" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_0_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="17" slack="1"/>
<pin id="127" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_0_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="17" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln50_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="17" slack="0"/>
<pin id="138" dir="0" index="1" bw="17" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln50_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="17" slack="0"/>
<pin id="150" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln55_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="17" slack="0"/>
<pin id="154" dir="0" index="1" bw="17" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln55_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="17" slack="0"/>
<pin id="161" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln55_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="17" slack="0"/>
<pin id="167" dir="0" index="2" bw="17" slack="0"/>
<pin id="168" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln55_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="17" slack="0"/>
<pin id="174" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln55_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="18" slack="0"/>
<pin id="179" dir="0" index="2" bw="18" slack="0"/>
<pin id="180" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln55_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="18" slack="0"/>
<pin id="186" dir="0" index="1" bw="17" slack="0"/>
<pin id="187" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln55_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="18" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln55_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="18" slack="0"/>
<pin id="197" dir="0" index="1" bw="17" slack="0"/>
<pin id="198" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_7_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="14" slack="0"/>
<pin id="203" dir="0" index="1" bw="18" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="0" index="3" bw="6" slack="0"/>
<pin id="206" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln55_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="14" slack="0"/>
<pin id="213" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_2/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln55_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="58" slack="1"/>
<pin id="217" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_3/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln55_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="0"/>
<pin id="220" dir="0" index="1" bw="58" slack="0"/>
<pin id="221" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_3/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="empty_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="18" slack="0"/>
<pin id="226" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln55_4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="59" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_4/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="dst_addr_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_8_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="9"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln55_5_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_5/11 "/>
</bind>
</comp>

<comp id="249" class="1004" name="shl_ln55_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="33" slack="0"/>
<pin id="251" dir="0" index="1" bw="9" slack="0"/>
<pin id="252" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln55/11 "/>
</bind>
</comp>

<comp id="255" class="1004" name="xor_ln55_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="512" slack="0"/>
<pin id="257" dir="0" index="1" bw="512" slack="0"/>
<pin id="258" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln55/11 "/>
</bind>
</comp>

<comp id="261" class="1004" name="and_ln55_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="512" slack="1"/>
<pin id="263" dir="0" index="1" bw="512" slack="0"/>
<pin id="264" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55/11 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln55_6_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="8"/>
<pin id="268" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_6/11 "/>
</bind>
</comp>

<comp id="269" class="1004" name="shl_ln55_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="9" slack="0"/>
<pin id="272" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln55_1/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="or_ln55_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="512" slack="0"/>
<pin id="277" dir="0" index="1" bw="512" slack="0"/>
<pin id="278" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/11 "/>
</bind>
</comp>

<comp id="281" class="1005" name="dst_offset_read_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="58" slack="1"/>
<pin id="283" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="dst_offset_read "/>
</bind>
</comp>

<comp id="286" class="1005" name="icmp_ln50_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="17" slack="0"/>
<pin id="292" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="295" class="1005" name="src_addr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="18" slack="1"/>
<pin id="297" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="add_ln55_3_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="59" slack="1"/>
<pin id="302" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_3 "/>
</bind>
</comp>

<comp id="305" class="1005" name="empty_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="9"/>
<pin id="307" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="310" class="1005" name="src_load_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="8"/>
<pin id="312" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="src_load "/>
</bind>
</comp>

<comp id="315" class="1005" name="dst_addr_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="512" slack="1"/>
<pin id="317" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="dst_addr "/>
</bind>
</comp>

<comp id="322" class="1005" name="dst_addr_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="512" slack="1"/>
<pin id="324" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="dst_addr_read "/>
</bind>
</comp>

<comp id="327" class="1005" name="or_ln55_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="512" slack="1"/>
<pin id="329" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="or_ln55 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="52" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="101"><net_src comp="56" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="109"><net_src comp="68" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="70" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="111"><net_src comp="72" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="129" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="129" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="129" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="129" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="129" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="152" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="129" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="158" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="152" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="172" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="148" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="195" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="214"><net_src comp="201" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="211" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="195" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="231" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="60" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="62" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="255" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="245" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="261" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="84" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="289"><net_src comp="136" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="142" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="298"><net_src comp="112" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="303"><net_src comp="218" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="308"><net_src comp="224" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="313"><net_src comp="119" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="318"><net_src comp="231" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="325"><net_src comp="97" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="330"><net_src comp="275" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="103" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {11 12 13 14 15 16 17 }
 - Input state : 
	Port: merlin_memcpy_1.0.0 : dst | {3 4 5 6 7 8 9 10 }
	Port: merlin_memcpy_1.0.0 : dst_offset | {1 }
	Port: merlin_memcpy_1.0.0 : src | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln50 : 1
		i : 1
		br_ln50 : 2
		zext_ln50 : 1
		icmp_ln55 : 1
		add_ln55_1 : 1
		select_ln55 : 2
		zext_ln55 : 3
		select_ln55_1 : 2
		add_ln55_2 : 4
		zext_ln55_1 : 5
		src_addr : 6
		src_load : 7
		add_ln55 : 2
		tmp_7 : 3
		zext_ln55_2 : 4
		add_ln55_3 : 5
		empty : 3
	State 3
		dst_addr : 1
		dst_load_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		zext_ln55_5 : 1
		shl_ln55 : 2
		xor_ln55 : 3
		and_ln55 : 3
		shl_ln55_1 : 2
		or_ln55 : 3
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		empty_24 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    xor   |       xor_ln55_fu_255      |    0    |   511   |
|----------|----------------------------|---------|---------|
|    and   |       and_ln55_fu_261      |    0    |   511   |
|----------|----------------------------|---------|---------|
|    or    |       or_ln55_fu_275       |    0    |   511   |
|----------|----------------------------|---------|---------|
|    shl   |       shl_ln55_fu_249      |    0    |   106   |
|          |      shl_ln55_1_fu_269     |    0    |    92   |
|----------|----------------------------|---------|---------|
|          |          i_fu_142          |    0    |    17   |
|          |      add_ln55_1_fu_158     |    0    |    17   |
|    add   |      add_ln55_2_fu_184     |    0    |    18   |
|          |       add_ln55_fu_195      |    0    |    18   |
|          |      add_ln55_3_fu_218     |    0    |    58   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln50_fu_136      |    0    |    20   |
|          |      icmp_ln55_fu_152      |    0    |    20   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln55_fu_164     |    0    |    17   |
|          |    select_ln55_1_fu_176    |    0    |    18   |
|----------|----------------------------|---------|---------|
|   read   | dst_offset_read_read_fu_84 |    0    |    0    |
|          |  dst_addr_read_read_fu_97  |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_90    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln55_write_fu_103  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln50_fu_148      |    0    |    0    |
|          |      zext_ln55_fu_172      |    0    |    0    |
|          |     zext_ln55_1_fu_190     |    0    |    0    |
|   zext   |     zext_ln55_2_fu_211     |    0    |    0    |
|          |     zext_ln55_3_fu_215     |    0    |    0    |
|          |     zext_ln55_4_fu_228     |    0    |    0    |
|          |     zext_ln55_5_fu_245     |    0    |    0    |
|          |     zext_ln55_6_fu_266     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_7_fu_201        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        empty_fu_224        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_8_fu_238        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1934  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln55_3_reg_300  |   59   |
| dst_addr_read_reg_322 |   512  |
|    dst_addr_reg_315   |   512  |
|dst_offset_read_reg_281|   58   |
|     empty_reg_305     |    4   |
|      i_0_reg_125      |   17   |
|       i_reg_290       |   17   |
|   icmp_ln50_reg_286   |    1   |
|    or_ln55_reg_327    |   512  |
|    src_addr_reg_295   |   18   |
|    src_load_reg_310   |   32   |
+-----------------------+--------+
|         Total         |  1742  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_90 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_90 |  p1  |   2  |  512 |  1024  ||    9    |
|  grp_access_fu_119  |  p0  |   2  |  18  |   36   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  1063  || 1.82325 ||    18   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1934  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |  1742  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1742  |  1952  |
+-----------+--------+--------+--------+
