

================================================================
== Vitis HLS Report for 'bfs'
================================================================
* Date:           Wed Sep  7 15:18:14 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        bulk_HLS
* Solution:       bulk_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.059 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_horizons      |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + loop_nodes        |        ?|        ?|         ?|          -|          -|   256|        no|
        |  ++ loop_neighbors  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 9 
5 --> 9 6 
6 --> 7 
7 --> 9 8 
8 --> 6 
9 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %nodes, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i128 %nodes, i32 666, i32 17, i32 1"   --->   Operation 12 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %nodes, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %nodes"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edges, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_17 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %edges, i32 666, i32 17, i32 1"   --->   Operation 16 'specmemcore' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edges, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %edges"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %starting_node"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %starting_node, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %starting_node, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %level, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_18 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %level, i32 666, i32 17, i32 1"   --->   Operation 23 'specmemcore' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %level, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %level"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %level_counts, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_19 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %level_counts, i32 666, i32 17, i32 1"   --->   Operation 27 'specmemcore' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %level_counts, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %level_counts"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%starting_node_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %starting_node" [../CCOde_bulk/bfs.c:10]   --->   Operation 31 'read' 'starting_node_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%level_addr = getelementptr i8 %level, i64 0, i64 %starting_node_read" [../CCOde_bulk/bfs.c:24]   --->   Operation 32 'getelementptr' 'level_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%store_ln24 = store i8 0, i8 %level_addr" [../CCOde_bulk/bfs.c:24]   --->   Operation 33 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%level_counts_addr = getelementptr i64 %level_counts, i64 0, i64 0" [../CCOde_bulk/bfs.c:25]   --->   Operation 34 'getelementptr' 'level_counts_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%store_ln25 = store i64 1, i4 %level_counts_addr" [../CCOde_bulk/bfs.c:25]   --->   Operation 35 'store' 'store_ln25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%br_ln27 = br void" [../CCOde_bulk/bfs.c:27]   --->   Operation 36 'br' 'br_ln27' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%horizon = phi i64 0, void, i64 %add_ln27, void" [../CCOde_bulk/bfs.c:27]   --->   Operation 37 'phi' 'horizon' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.52ns)   --->   "%add_ln27 = add i64 %horizon, i64 1" [../CCOde_bulk/bfs.c:27]   --->   Operation 38 'add' 'add_ln27' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../CCOde_bulk/bfs.c:22]   --->   Operation 39 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i64 %horizon" [../CCOde_bulk/bfs.c:27]   --->   Operation 40 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.91ns)   --->   "%empty_20 = add i8 %trunc_ln27, i8 1" [../CCOde_bulk/bfs.c:27]   --->   Operation 41 'add' 'empty_20' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%br_ln30 = br void" [../CCOde_bulk/bfs.c:30]   --->   Operation 42 'br' 'br_ln30' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.98>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%cnt = phi i64 0, void, i64 %cnt_3, void %._crit_edge"   --->   Operation 43 'phi' 'cnt' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%n = phi i9 0, void, i9 %n_1, void %._crit_edge"   --->   Operation 44 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.82ns)   --->   "%n_1 = add i9 %n, i9 1" [../CCOde_bulk/bfs.c:30]   --->   Operation 45 'add' 'n_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.66ns)   --->   "%icmp_ln30 = icmp_eq  i9 %n, i9 256" [../CCOde_bulk/bfs.c:30]   --->   Operation 46 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 47 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split2, void" [../CCOde_bulk/bfs.c:30]   --->   Operation 48 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i9 %n" [../CCOde_bulk/bfs.c:30]   --->   Operation 49 'zext' 'zext_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%level_addr_1 = getelementptr i8 %level, i64 0, i64 %zext_ln30" [../CCOde_bulk/bfs.c:31]   --->   Operation 50 'getelementptr' 'level_addr_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%level_load = load i8 %level_addr_1" [../CCOde_bulk/bfs.c:31]   --->   Operation 51 'load' 'level_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%level_counts_addr_1 = getelementptr i64 %level_counts, i64 0, i64 %add_ln27" [../CCOde_bulk/bfs.c:45]   --->   Operation 52 'getelementptr' 'level_counts_addr_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln45 = store i64 %cnt, i4 %level_counts_addr_1" [../CCOde_bulk/bfs.c:45]   --->   Operation 53 'store' 'store_ln45' <Predicate = (icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 10> <RAM>
ST_3 : Operation 54 [1/1] (2.77ns)   --->   "%icmp_ln45 = icmp_eq  i64 %cnt, i64 0" [../CCOde_bulk/bfs.c:45]   --->   Operation 54 'icmp' 'icmp_ln45' <Predicate = (icmp_ln30)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void, void %.loopexit" [../CCOde_bulk/bfs.c:45]   --->   Operation 55 'br' 'br_ln45' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../CCOde_bulk/bfs.c:48]   --->   Operation 56 'ret' 'ret_ln48' <Predicate = (icmp_ln30 & icmp_ln45)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.61>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../CCOde_bulk/bfs.c:19]   --->   Operation 57 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (3.25ns)   --->   "%level_load = load i8 %level_addr_1" [../CCOde_bulk/bfs.c:31]   --->   Operation 58 'load' 'level_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i8 %level_load" [../CCOde_bulk/bfs.c:31]   --->   Operation 59 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i32 %sext_ln31" [../CCOde_bulk/bfs.c:31]   --->   Operation 60 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.77ns)   --->   "%icmp_ln31 = icmp_eq  i64 %zext_ln31, i64 %horizon" [../CCOde_bulk/bfs.c:31]   --->   Operation 61 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %._crit_edge, void" [../CCOde_bulk/bfs.c:31]   --->   Operation 62 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%nodes_addr = getelementptr i128 %nodes, i64 0, i64 %zext_ln30" [../CCOde_bulk/bfs.c:32]   --->   Operation 63 'getelementptr' 'nodes_addr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%nodes_load = load i8 %nodes_addr" [../CCOde_bulk/bfs.c:32]   --->   Operation 64 'load' 'nodes_load' <Predicate = (icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 7.61>
ST_5 : Operation 65 [1/2] (3.25ns)   --->   "%nodes_load = load i8 %nodes_addr" [../CCOde_bulk/bfs.c:32]   --->   Operation 65 'load' 'nodes_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_begin = trunc i128 %nodes_load" [../CCOde_bulk/bfs.c:32]   --->   Operation 66 'trunc' 'tmp_begin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_end = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %nodes_load, i32 64, i32 127" [../CCOde_bulk/bfs.c:33]   --->   Operation 67 'partselect' 'tmp_end' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.77ns)   --->   "%icmp_ln34 = icmp_ult  i64 %tmp_begin, i64 %tmp_end" [../CCOde_bulk/bfs.c:34]   --->   Operation 68 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.58ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %._crit_edge, void %.lr.ph.preheader" [../CCOde_bulk/bfs.c:34]   --->   Operation 69 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 70 'br' 'br_ln0' <Predicate = (icmp_ln34)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%e_1 = phi i64 %e_2, void %.split._crit_edge, i64 %tmp_begin, void %.lr.ph.preheader"   --->   Operation 71 'phi' 'e_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.77ns)   --->   "%icmp_ln34_1 = icmp_eq  i64 %e_1, i64 %tmp_end" [../CCOde_bulk/bfs.c:34]   --->   Operation 72 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34_1, void %.split, void %._crit_edge.loopexit" [../CCOde_bulk/bfs.c:34]   --->   Operation 73 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%edges_addr = getelementptr i64 %edges, i64 0, i64 %e_1" [../CCOde_bulk/bfs.c:35]   --->   Operation 74 'getelementptr' 'edges_addr' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (3.25ns)   --->   "%tmp_dst = load i12 %edges_addr" [../CCOde_bulk/bfs.c:35]   --->   Operation 75 'load' 'tmp_dst' <Predicate = (!icmp_ln34_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%cnt_1 = phi i64 %cnt_2, void %.split._crit_edge, i64 %cnt, void %.lr.ph.preheader"   --->   Operation 76 'phi' 'cnt_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/2] (3.25ns)   --->   "%tmp_dst = load i12 %edges_addr" [../CCOde_bulk/bfs.c:35]   --->   Operation 78 'load' 'tmp_dst' <Predicate = (!icmp_ln34_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%level_addr_2 = getelementptr i8 %level, i64 0, i64 %tmp_dst" [../CCOde_bulk/bfs.c:36]   --->   Operation 79 'getelementptr' 'level_addr_2' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (3.25ns)   --->   "%tmp_level = load i8 %level_addr_2" [../CCOde_bulk/bfs.c:36]   --->   Operation 80 'load' 'tmp_level' <Predicate = (!icmp_ln34_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 81 [1/1] (3.52ns)   --->   "%e_2 = add i64 %e_1, i64 1" [../CCOde_bulk/bfs.c:34]   --->   Operation 81 'add' 'e_2' <Predicate = (!icmp_ln34_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.05>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../CCOde_bulk/bfs.c:20]   --->   Operation 82 'specloopname' 'specloopname_ln20' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_8 : Operation 83 [1/2] (3.25ns)   --->   "%tmp_level = load i8 %level_addr_2" [../CCOde_bulk/bfs.c:36]   --->   Operation 83 'load' 'tmp_level' <Predicate = (!icmp_ln34_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 84 [1/1] (1.55ns)   --->   "%icmp_ln38 = icmp_eq  i8 %tmp_level, i8 127" [../CCOde_bulk/bfs.c:38]   --->   Operation 84 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln34_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split._crit_edge, void" [../CCOde_bulk/bfs.c:38]   --->   Operation 85 'br' 'br_ln38' <Predicate = (!icmp_ln34_1)> <Delay = 1.58>
ST_8 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln39 = store i8 %empty_20, i8 %level_addr_2" [../CCOde_bulk/bfs.c:39]   --->   Operation 86 'store' 'store_ln39' <Predicate = (!icmp_ln34_1 & icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 87 [1/1] (3.52ns)   --->   "%cnt_4 = add i64 %cnt_1, i64 1" [../CCOde_bulk/bfs.c:40]   --->   Operation 87 'add' 'cnt_4' <Predicate = (!icmp_ln34_1 & icmp_ln38)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (1.58ns)   --->   "%br_ln41 = br void %.split._crit_edge" [../CCOde_bulk/bfs.c:41]   --->   Operation 88 'br' 'br_ln41' <Predicate = (!icmp_ln34_1 & icmp_ln38)> <Delay = 1.58>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%cnt_2 = phi i64 %cnt_4, void, i64 %cnt_1, void %.split"   --->   Operation 89 'phi' 'cnt_2' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln34_1)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 1.58>
ST_9 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 91 'br' 'br_ln0' <Predicate = (icmp_ln31 & icmp_ln34)> <Delay = 1.58>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%cnt_3 = phi i64 %cnt, void %.split2, i64 %cnt, void, i64 %cnt_1, void %._crit_edge.loopexit"   --->   Operation 92 'phi' 'cnt_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 93 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nodes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ edges]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ starting_node]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ level]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ level_counts]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0   (spectopmodule    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
empty               (specmemcore      ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
empty_17            (specmemcore      ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
empty_18            (specmemcore      ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
empty_19            (specmemcore      ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
starting_node_read  (read             ) [ 0000000000]
level_addr          (getelementptr    ) [ 0000000000]
store_ln24          (store            ) [ 0000000000]
level_counts_addr   (getelementptr    ) [ 0000000000]
store_ln25          (store            ) [ 0000000000]
br_ln27             (br               ) [ 0111111111]
horizon             (phi              ) [ 0010100000]
add_ln27            (add              ) [ 0111111111]
specloopname_ln22   (specloopname     ) [ 0000000000]
trunc_ln27          (trunc            ) [ 0000000000]
empty_20            (add              ) [ 0001111111]
br_ln30             (br               ) [ 0011111111]
cnt                 (phi              ) [ 0001111111]
n                   (phi              ) [ 0001000000]
n_1                 (add              ) [ 0011111111]
icmp_ln30           (icmp             ) [ 0011111111]
empty_21            (speclooptripcount) [ 0000000000]
br_ln30             (br               ) [ 0000000000]
zext_ln30           (zext             ) [ 0000100000]
level_addr_1        (getelementptr    ) [ 0000100000]
level_counts_addr_1 (getelementptr    ) [ 0000000000]
store_ln45          (store            ) [ 0000000000]
icmp_ln45           (icmp             ) [ 0011111111]
br_ln45             (br               ) [ 0111111111]
ret_ln48            (ret              ) [ 0000000000]
specloopname_ln19   (specloopname     ) [ 0000000000]
level_load          (load             ) [ 0000000000]
sext_ln31           (sext             ) [ 0000000000]
zext_ln31           (zext             ) [ 0000000000]
icmp_ln31           (icmp             ) [ 0011111111]
br_ln31             (br               ) [ 0011111111]
nodes_addr          (getelementptr    ) [ 0000010000]
nodes_load          (load             ) [ 0000000000]
tmp_begin           (trunc            ) [ 0011111111]
tmp_end             (partselect       ) [ 0000001110]
icmp_ln34           (icmp             ) [ 0011111111]
br_ln34             (br               ) [ 0011111111]
br_ln0              (br               ) [ 0011111111]
e_1                 (phi              ) [ 0000001100]
icmp_ln34_1         (icmp             ) [ 0011111111]
br_ln34             (br               ) [ 0000000000]
edges_addr          (getelementptr    ) [ 0000000100]
cnt_1               (phi              ) [ 0000111111]
specpipeline_ln0    (specpipeline     ) [ 0000000000]
tmp_dst             (load             ) [ 0000000000]
level_addr_2        (getelementptr    ) [ 0000001010]
e_2                 (add              ) [ 0011111011]
specloopname_ln20   (specloopname     ) [ 0000000000]
tmp_level           (load             ) [ 0000000000]
icmp_ln38           (icmp             ) [ 0011111111]
br_ln38             (br               ) [ 0000000000]
store_ln39          (store            ) [ 0000000000]
cnt_4               (add              ) [ 0000000000]
br_ln41             (br               ) [ 0000000000]
cnt_2               (phi              ) [ 0011111111]
br_ln0              (br               ) [ 0011111111]
br_ln0              (br               ) [ 0000000000]
cnt_3               (phi              ) [ 0011001111]
br_ln0              (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nodes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="edges">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edges"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="starting_node">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="starting_node"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="level">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="level"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="level_counts">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="level_counts"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="starting_node_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="starting_node_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="level_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="64" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln24/1 level_load/3 tmp_level/7 store_ln39/8 "/>
</bind>
</comp>

<comp id="111" class="1004" name="level_counts_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_counts_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 store_ln45/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="level_addr_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="9" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_addr_1/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="level_counts_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="64" slack="1"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_counts_addr_1/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="nodes_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="128" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="9" slack="1"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nodes_addr/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nodes_load/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="edges_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="64" slack="0"/>
<pin id="159" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edges_addr/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_dst/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="level_addr_2_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="64" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_addr_2/7 "/>
</bind>
</comp>

<comp id="177" class="1005" name="horizon_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="horizon (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="horizon_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="64" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="horizon/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="cnt_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cnt (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="cnt_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="64" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cnt/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="n_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="1"/>
<pin id="204" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="n_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="9" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="e_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="e_1 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="e_1_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="64" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e_1/6 "/>
</bind>
</comp>

<comp id="224" class="1005" name="cnt_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cnt_1 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="cnt_1_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="64" slack="4"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cnt_1/7 "/>
</bind>
</comp>

<comp id="235" class="1005" name="cnt_2_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cnt_2 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="cnt_2_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="64" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cnt_2/8 "/>
</bind>
</comp>

<comp id="247" class="1005" name="cnt_3_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cnt_3 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="cnt_3_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="5"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="64" slack="5"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="4" bw="64" slack="1"/>
<pin id="257" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="6" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cnt_3/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln27_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln27_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="empty_20_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_20/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="n_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln30_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="0" index="1" bw="9" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln30_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln45_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln31_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln31_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln31_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="2"/>
<pin id="313" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_begin_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="128" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_begin/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_end_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="128" slack="0"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="0" index="3" bw="8" slack="0"/>
<pin id="325" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_end/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln34_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln34_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="1"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="e_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e_2/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln38_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="cnt_4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="1"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cnt_4/8 "/>
</bind>
</comp>

<comp id="360" class="1005" name="add_ln27_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="366" class="1005" name="empty_20_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="6"/>
<pin id="368" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="371" class="1005" name="n_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="zext_ln30_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30 "/>
</bind>
</comp>

<comp id="384" class="1005" name="level_addr_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="level_addr_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="icmp_ln31_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="4"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="396" class="1005" name="nodes_addr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="nodes_addr "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_begin_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_begin "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_end_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_end "/>
</bind>
</comp>

<comp id="411" class="1005" name="icmp_ln34_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="415" class="1005" name="icmp_ln34_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="edges_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="1"/>
<pin id="421" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="edges_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="level_addr_2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="1"/>
<pin id="426" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="level_addr_2 "/>
</bind>
</comp>

<comp id="429" class="1005" name="e_2_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="e_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="50" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="54" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="96" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="52" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="111" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="162" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="180"><net_src comp="52" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="119" pin=1"/></net>

<net id="201"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="205"><net_src comp="64" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="222"><net_src comp="216" pin="4"/><net_sink comp="155" pin=2"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="233"><net_src comp="189" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="245"><net_src comp="224" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="259"><net_src comp="189" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="189" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="261"><net_src comp="224" pin="1"/><net_sink comp="251" pin=4"/></net>

<net id="262"><net_src comp="251" pin="6"/><net_sink comp="247" pin=0"/></net>

<net id="267"><net_src comp="181" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="56" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="181" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="206" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="66" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="206" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="68" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="206" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="300"><net_src comp="193" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="104" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="177" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="149" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="76" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="149" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="78" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="80" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="334"><net_src comp="316" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="320" pin="4"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="216" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="213" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="56" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="104" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="88" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="224" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="56" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="353" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="363"><net_src comp="263" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="369"><net_src comp="273" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="374"><net_src comp="279" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="382"><net_src comp="291" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="387"><net_src comp="126" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="395"><net_src comp="310" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="142" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="404"><net_src comp="316" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="409"><net_src comp="320" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="414"><net_src comp="330" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="336" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="155" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="427"><net_src comp="168" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="432"><net_src comp="341" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="216" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: level | {1 8 }
	Port: level_counts | {1 3 }
 - Input state : 
	Port: bfs : nodes | {4 5 }
	Port: bfs : edges | {6 7 }
	Port: bfs : starting_node | {1 }
	Port: bfs : level | {3 4 7 8 }
  - Chain level:
	State 1
		store_ln24 : 1
		store_ln25 : 1
	State 2
		add_ln27 : 1
		trunc_ln27 : 1
		empty_20 : 2
	State 3
		n_1 : 1
		icmp_ln30 : 1
		br_ln30 : 2
		zext_ln30 : 1
		level_addr_1 : 2
		level_load : 3
		store_ln45 : 1
		icmp_ln45 : 1
		br_ln45 : 2
	State 4
		sext_ln31 : 1
		zext_ln31 : 2
		icmp_ln31 : 3
		br_ln31 : 4
		nodes_load : 1
	State 5
		tmp_begin : 1
		tmp_end : 1
		icmp_ln34 : 2
		br_ln34 : 3
	State 6
		icmp_ln34_1 : 1
		br_ln34 : 2
		edges_addr : 1
		tmp_dst : 2
	State 7
		level_addr_2 : 1
		tmp_level : 2
	State 8
		icmp_ln38 : 1
		br_ln38 : 2
		cnt_2 : 3
	State 9
		cnt_3 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln27_fu_263        |    0    |    71   |
|          |        empty_20_fu_273        |    0    |    15   |
|    add   |           n_1_fu_279          |    0    |    14   |
|          |           e_2_fu_341          |    0    |    71   |
|          |          cnt_4_fu_353         |    0    |    71   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln30_fu_285       |    0    |    11   |
|          |        icmp_ln45_fu_296       |    0    |    29   |
|   icmp   |        icmp_ln31_fu_310       |    0    |    29   |
|          |        icmp_ln34_fu_330       |    0    |    29   |
|          |       icmp_ln34_1_fu_336      |    0    |    29   |
|          |        icmp_ln38_fu_347       |    0    |    11   |
|----------|-------------------------------|---------|---------|
|   read   | starting_node_read_read_fu_90 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln27_fu_269       |    0    |    0    |
|          |        tmp_begin_fu_316       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |        zext_ln30_fu_291       |    0    |    0    |
|          |        zext_ln31_fu_306       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |        sext_ln31_fu_302       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|         tmp_end_fu_320        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   380   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln27_reg_360  |   64   |
|    cnt_1_reg_224   |   64   |
|    cnt_2_reg_235   |   64   |
|    cnt_3_reg_247   |   64   |
|     cnt_reg_189    |   64   |
|     e_1_reg_213    |   64   |
|     e_2_reg_429    |   64   |
| edges_addr_reg_419 |   12   |
|  empty_20_reg_366  |    8   |
|   horizon_reg_177  |   64   |
|  icmp_ln31_reg_392 |    1   |
| icmp_ln34_1_reg_415|    1   |
|  icmp_ln34_reg_411 |    1   |
|level_addr_1_reg_384|    8   |
|level_addr_2_reg_424|    8   |
|     n_1_reg_371    |    9   |
|      n_reg_202     |    9   |
| nodes_addr_reg_396 |    8   |
|  tmp_begin_reg_401 |   64   |
|   tmp_end_reg_406  |   64   |
|  zext_ln30_reg_379 |   64   |
+--------------------+--------+
|        Total       |   769  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   5  |   8  |   40   ||    25   |
| grp_access_fu_104 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_119 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_119 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_149 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_162 |  p0  |   2  |  12  |   24   ||    9    |
|  horizon_reg_177  |  p0  |   2  |  64  |   128  ||    9    |
|    cnt_reg_189    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   488  || 13.0619 ||    88   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   380  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   13   |    -   |   88   |
|  Register |    -   |   769  |    -   |
+-----------+--------+--------+--------+
|   Total   |   13   |   769  |   468  |
+-----------+--------+--------+--------+
