git clone --depth 1 --no-tags https://github.com/glkclass/csi_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596980608
git clone --depth 1 --no-tags https://github.com/joaquimelerebel/riscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576227394
git clone --depth 1 --no-tags https://github.com/fabio-pecora/four-bit-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576410351
git clone --depth 1 --no-tags https://github.com/coderjaspal/git_demo_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578959990
git clone --depth 1 --no-tags https://github.com/MisbahNaeem/32bit-Single-Cycle-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577185303
git clone --depth 1 --no-tags https://github.com/dyoung223/rasterizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573644586
git clone --depth 1 --no-tags https://github.com/mauriya0202/COO_Matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584262622
git clone --depth 1 --no-tags https://github.com/aldendsouza18/PongGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585509320
git clone --depth 1 --no-tags https://github.com/etf-tk-sdn/DPPSN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585215337
git clone --depth 1 --no-tags https://github.com/kapetan-nemo/verification_studies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585078983
git clone --depth 1 --no-tags https://github.com/cameronyap01/Digital-Systems-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581402635
git clone --depth 1 --no-tags https://github.com/trotwuu/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593879441
git clone --depth 1 --no-tags https://github.com/satvick16/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593392574
git clone --depth 1 --no-tags https://github.com/ali-tunahan/Calculator_8-Bit_Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589660289
git clone --depth 1 --no-tags https://github.com/yishaim/RTL100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590180059
git clone --depth 1 --no-tags https://github.com/Rn86222/sanmoku-narabe-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592386734
git clone --depth 1 --no-tags https://github.com/pawanv1997/pawan_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595557427
git clone --depth 1 --no-tags https://github.com/Btremaine/Basys_3_LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595250854
git clone --depth 1 --no-tags https://github.com/DaveMcEwan/student-asvi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596515452
git clone --depth 1 --no-tags https://github.com/Arseniy16/Yadro_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573237115
git clone --depth 1 --no-tags https://github.com/shrawankumar584/Checking-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598666541
git clone --depth 1 --no-tags https://github.com/iampragyagupta/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598724965
git clone --depth 1 --no-tags https://github.com/yms020615/COSE222.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582645914
git clone --depth 1 --no-tags https://github.com/rahul7rajdn/ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585029084
git clone --depth 1 --no-tags https://github.com/DNSalaf/SE204_DE10-Nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594242701
git clone --depth 1 --no-tags https://github.com/chipsalliance/caliptra-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601754932
git clone --depth 1 --no-tags https://github.com/zero-day-labs/riscv-iommu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624849334
git clone --depth 1 --no-tags https://github.com/openhwgroup/cv-hpdcache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604651903
git clone --depth 1 --no-tags https://github.com/hughbyrne10/100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619541330
git clone --depth 1 --no-tags https://github.com/pulp-platform/snitch_cluster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617527938
git clone --depth 1 --no-tags https://github.com/zero-day-labs/riscv-aia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624872557
git clone --depth 1 --no-tags https://github.com/alibaba-damo-academy/damo_ctl_cham.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626347791
git clone --depth 1 --no-tags https://github.com/Aperture-Electronic/Realtime-Bicubic-16X-SuperResolution-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611961393
git clone --depth 1 --no-tags https://github.com/tastynoob/aura-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611750265
git clone --depth 1 --no-tags https://github.com/ep2k/epGB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612527471
git clone --depth 1 --no-tags https://github.com/CASR-HKU/MSD-FCCM23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608022520
git clone --depth 1 --no-tags https://github.com/c7w/cod22-grp64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612556253
git clone --depth 1 --no-tags https://github.com/svenka3/asfigo_sva_verilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621149017
git clone --depth 1 --no-tags https://github.com/CASR-HKU/AGNA-FCCM2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607459463
git clone --depth 1 --no-tags https://github.com/ghz-ws/fpga_dsp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605526532
git clone --depth 1 --no-tags https://github.com/serge0699/synth_school_verif_tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615547779
git clone --depth 1 --no-tags https://github.com/PeterMonsson/sv_waveterm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610237016
git clone --depth 1 --no-tags https://github.com/SuperLiaoXH/LeNet-Verilog-Simulate-FP16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602965847
git clone --depth 1 --no-tags https://github.com/shin-yamashita/6th-AI-Edge-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603436762
git clone --depth 1 --no-tags https://github.com/KULeuven-MICAS/tinyvers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616926525
git clone --depth 1 --no-tags https://github.com/zhang-stephen/ethernet_w5300.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622159232
git clone --depth 1 --no-tags https://github.com/parsa-epfl/xsofs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618676166
git clone --depth 1 --no-tags https://github.com/kalai-rajan/100DaysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612674105
git clone --depth 1 --no-tags https://github.com/samarth-py/AXI4-UVM-Verification-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600537117
git clone --depth 1 --no-tags https://github.com/squared-studio/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605395757
git clone --depth 1 --no-tags https://github.com/MiSTeX-devel/Menu_MiSTeX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601507184
git clone --depth 1 --no-tags https://github.com/SuperLiaoXH/SystolicArray-1D-FP16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604972683
git clone --depth 1 --no-tags https://github.com/StaRR-NIC/starrnic-public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607844820
git clone --depth 1 --no-tags https://github.com/HaosenYu/ELEC6234_Coursework_picoMIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600478801
git clone --depth 1 --no-tags https://github.com/Kenta11/simple_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613372808
git clone --depth 1 --no-tags https://github.com/DOUDIU/Vehicle-License-Plate-Recognition-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613200367
git clone --depth 1 --no-tags https://github.com/seabeam/yuu_uvm_tb_gen_lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622978701
git clone --depth 1 --no-tags https://github.com/muzhiyun/Tang_9K_HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612584014
git clone --depth 1 --no-tags https://github.com/opengateware-modules/video-framebuffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607907146
git clone --depth 1 --no-tags https://github.com/SuperLiaoXH/SystolicArray-2D-FP16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605446040
git clone --depth 1 --no-tags https://github.com/tonyalfred/ALU-Verification-using-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609214770
git clone --depth 1 --no-tags https://github.com/MasterPu2020/CycleComputerSoCSofteware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611198160
git clone --depth 1 --no-tags https://github.com/tom-urkin/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600667527
git clone --depth 1 --no-tags https://github.com/Rohan-s18/CSDS-281.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606243396
git clone --depth 1 --no-tags https://github.com/ssayin/riscv32-cosim-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606561962
git clone --depth 1 --no-tags https://github.com/helghast098/Sobel-Filter-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615879244
git clone --depth 1 --no-tags https://github.com/pulp-platform/mailbox_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627454017
git clone --depth 1 --no-tags https://github.com/mohamedtareq24/My_Verification_work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624641253
git clone --depth 1 --no-tags https://github.com/prithvi-narayan-bhat/Custom_RISC_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599355418
git clone --depth 1 --no-tags https://github.com/feipenghhq/Verilog-Design-Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608472241
git clone --depth 1 --no-tags https://github.com/anthonyarusso/systolic-array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614088001
git clone --depth 1 --no-tags https://github.com/Vo1tis/comp_arch_t9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613057058
git clone --depth 1 --no-tags https://github.com/YukunXue/Simple_RISC-V_5Stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622972105
git clone --depth 1 --no-tags https://github.com/ssfaruqu/cse-225-final_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615874696
git clone --depth 1 --no-tags https://github.com/kitune-san/LDST_Sequencer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620897923
git clone --depth 1 --no-tags https://github.com/va7deo/NextSpace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613446279
git clone --depth 1 --no-tags https://github.com/Chris-Du/EE552_NOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622315423
git clone --depth 1 --no-tags https://github.com/OFS/oneapi-asp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602755661
git clone --depth 1 --no-tags https://github.com/RoaLogic/apb4_uart16550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607906101
git clone --depth 1 --no-tags https://github.com/ghz-ws/fpga_awg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605530919
git clone --depth 1 --no-tags https://github.com/Shashvat300/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627056527
git clone --depth 1 --no-tags https://github.com/Francis-Nguyen/MEM_MMU_LIB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603953781
git clone --depth 1 --no-tags https://github.com/federicorossifr/ppu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621667843
git clone --depth 1 --no-tags https://github.com/tom-urkin/FIR-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607142622
git clone --depth 1 --no-tags https://github.com/robotman2412/Axolotl-Risc-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617193709
git clone --depth 1 --no-tags https://github.com/t-ngtn/cpuex22-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606280363
git clone --depth 1 --no-tags https://github.com/AlonsoChate/EECS470_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616641748
git clone --depth 1 --no-tags https://github.com/nmasten/CPE-333-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612782750
git clone --depth 1 --no-tags https://github.com/gcasa/NeXT_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621030923
git clone --depth 1 --no-tags https://github.com/Youssefmdany/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619914293
git clone --depth 1 --no-tags https://github.com/abdullah8a0/one-chan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599691868
git clone --depth 1 --no-tags https://github.com/ryuz/jellyvl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609500629
git clone --depth 1 --no-tags https://github.com/vani2620/Custom-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626224951
git clone --depth 1 --no-tags https://github.com/kaizerbrian7/Verilog_testbench_memory_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625140636
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/UVM_Environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604202386
git clone --depth 1 --no-tags https://github.com/kiiisy/MatrixLed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618726348
git clone --depth 1 --no-tags https://github.com/ZhaochenZhu/CSE-141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606525473
git clone --depth 1 --no-tags https://github.com/amkamir82/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628106114
git clone --depth 1 --no-tags https://github.com/zhaoguangzai/remote_update.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613777243
git clone --depth 1 --no-tags https://github.com/brsf11/AHB_Lite_Matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621105930
