#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13cf043c0 .scope module, "TestBench" "TestBench" 2 7;
 .timescale -9 -12;
P_0x13d808800 .param/l "FUNC_ADD" 0 2 33, C4<010011>;
P_0x13d808840 .param/l "FUNC_AND" 0 2 35, C4<010100>;
P_0x13d808880 .param/l "FUNC_NOR" 0 2 42, C4<010101>;
P_0x13d8088c0 .param/l "FUNC_OR" 0 2 36, C4<010110>;
P_0x13d808900 .param/l "FUNC_SLL" 0 2 39, C4<000000>;
P_0x13d808940 .param/l "FUNC_SLLV" 0 2 38, C4<000110>;
P_0x13d808980 .param/l "FUNC_SLT" 0 2 37, C4<110000>;
P_0x13d8089c0 .param/l "FUNC_SRL" 0 2 41, C4<000010>;
P_0x13d808a00 .param/l "FUNC_SRLV" 0 2 40, C4<000100>;
P_0x13d808a40 .param/l "FUNC_SUB" 0 2 34, C4<010001>;
P_0x13d808a80 .param/l "OP_ADDI" 0 2 26, C4<001000>;
P_0x13d808ac0 .param/l "OP_BEQ" 0 2 27, C4<000100>;
P_0x13d808b00 .param/l "OP_LUI" 0 2 29, C4<001111>;
P_0x13d808b40 .param/l "OP_ORI" 0 2 28, C4<001101>;
P_0x13d808b80 .param/l "OP_RTYPE" 0 2 25, C4<000000>;
P_0x13d808bc0 .param/l "TOTAL_FUNC" 0 2 31, +C4<00000000000000000000000000001010>;
P_0x13d808c00 .param/l "TOTAL_INS" 0 2 23, +C4<00000000000000000000000000000101>;
v0x13cf1b430_0 .var "CLK", 0 0;
v0x13cf1b4c0 .array "FUNCTION", 0 9, 5 0;
v0x13cf1b550 .array "INSTRUCION", 0 4, 5 0;
v0x13cf1b5e0_0 .var "RST", 0 0;
v0x13cf1b670_0 .var/i "count", 31 0;
v0x13cf1b740_0 .var/i "end_count", 31 0;
v0x13cf1b7d0_0 .var/i "handle", 31 0;
v0x13cf1b860_0 .var/i "i", 31 0;
v0x13cf1b8f0_0 .var "instruction", 31 0;
v0x13cf1ba00_0 .var "pc", 31 0;
v0x13cf1ba90_0 .var "rd", 4 0;
v0x13cf1bb20 .array/s "register_file", 0 31, 31 0;
v0x13cf1bbb0_0 .var "rs", 4 0;
v0x13cf1bc60_0 .var "rt", 4 0;
E_0x13cf049a0 .event negedge, v0x13cf17950_0;
S_0x13cf04a90 .scope module, "cpu" "Simple_Single_CPU" 2 16, 3 15 0, S_0x13cf043c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
v0x13cf1a1e0_0 .net "ALUOP", 2 0, v0x13cf167e0_0;  1 drivers
v0x13cf1a2d0_0 .net "ALUSrc", 0 0, v0x13cf16890_0;  1 drivers
v0x13cf1a3a0_0 .net "ALUSrc_2", 31 0, L_0x13cf1cc90;  1 drivers
v0x13cf1a430_0 .net "ALU_operation", 3 0, v0x13cf15000_0;  1 drivers
v0x13cf1a500_0 .net "FURslt", 1 0, v0x13cf150b0_0;  1 drivers
v0x13cf1a610_0 .net "Read_Data_1", 31 0, L_0x13cf1c320;  1 drivers
v0x13cf1a6e0_0 .net "Read_Data_2", 31 0, L_0x13cf1c5f0;  1 drivers
v0x13cf1a7b0_0 .net "RegDst", 0 0, v0x13cf16940_0;  1 drivers
v0x13cf1a880_0 .net "RegWrite", 0 0, v0x13cf169f0_0;  1 drivers
v0x13cf1a990_0 .net "Result", 31 0, v0x13cf15810_0;  1 drivers
v0x13cf1aa60_0 .net "Shifter_Result", 31 0, L_0x13cf1cf70;  1 drivers
v0x13cf1ab30_0 .net "Sign_extend_32", 31 0, v0x13cf19630_0;  1 drivers
v0x13cf1ac00_0 .net "Write_Back", 31 0, v0x13cf18240_0;  1 drivers
v0x13cf1acd0_0 .net "Write_Register", 4 0, L_0x13cf1bee0;  1 drivers
v0x13cf1ada0_0 .net "Zero", 0 0, v0x13cf15900_0;  1 drivers
v0x13cf1ae30_0 .net "Zero_Filled_32", 31 0, v0x13cf19a10_0;  1 drivers
v0x13cf1af00_0 .net "clk_i", 0 0, v0x13cf1b430_0;  1 drivers
v0x13cf1b0d0_0 .net "instruction", 31 0, v0x13cf16f40_0;  1 drivers
v0x13cf1b160_0 .var "leftRight", 0 0;
v0x13cf1b1f0_0 .net "overflow", 0 0, v0x13cf15770_0;  1 drivers
v0x13cf1b280_0 .net "pc", 31 0, v0x13cf17ac0_0;  1 drivers
v0x13cf1b310_0 .net "pc_4", 31 0, L_0x13cf1bd60;  1 drivers
v0x13cf1b3a0_0 .net "rst_n", 0 0, v0x13cf1b5e0_0;  1 drivers
E_0x13cf04c80 .event edge, v0x13cf15000_0;
L_0x13cf1bf80 .part v0x13cf16f40_0, 16, 5;
L_0x13cf1c060 .part v0x13cf16f40_0, 11, 5;
L_0x13cf1c6a0 .part v0x13cf16f40_0, 21, 5;
L_0x13cf1c800 .part v0x13cf16f40_0, 16, 5;
L_0x13cf1c8a0 .part v0x13cf16f40_0, 26, 6;
L_0x13cf1c970 .part v0x13cf16f40_0, 0, 6;
L_0x13cf1ca10 .part v0x13cf16f40_0, 0, 16;
L_0x13cf1cbf0 .part v0x13cf16f40_0, 0, 16;
L_0x13cf1d090 .part v0x13cf16f40_0, 6, 5;
S_0x13cf04cc0 .scope module, "AC" "ALU_Ctrl" 3 98, 4 1 0, S_0x13cf04a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 3 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALU_operation_o";
    .port_info 3 /OUTPUT 2 "FURslt_o";
v0x13cf04f40_0 .net "ALUOp_i", 2 0, v0x13cf167e0_0;  alias, 1 drivers
v0x13cf15000_0 .var "ALU_operation_o", 3 0;
v0x13cf150b0_0 .var "FURslt_o", 1 0;
v0x13cf15170_0 .net "funct_i", 5 0, L_0x13cf1c970;  1 drivers
E_0x13cf04ef0 .event edge, v0x13cf04f40_0, v0x13cf15170_0;
S_0x13cf15280 .scope module, "ALU" "ALU" 3 122, 5 1 0, S_0x13cf04a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "aluSrc1";
    .port_info 1 /INPUT 32 "aluSrc2";
    .port_info 2 /INPUT 4 "ALU_operation_i";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "overflow";
v0x13cf15540_0 .net "ALU_operation_i", 3 0, v0x13cf15000_0;  alias, 1 drivers
v0x13cf15610_0 .net "aluSrc1", 31 0, L_0x13cf1c320;  alias, 1 drivers
v0x13cf156b0_0 .net "aluSrc2", 31 0, L_0x13cf1cc90;  alias, 1 drivers
v0x13cf15770_0 .var "overflow", 0 0;
v0x13cf15810_0 .var "result", 31 0;
v0x13cf15900_0 .var "zero", 0 0;
E_0x13cf15510 .event edge, v0x13cf156b0_0, v0x13cf15610_0, v0x13cf15000_0;
S_0x13cf15a30 .scope module, "ALU_src2Src" "Mux2to1" 3 115, 6 1 0, S_0x13cf04a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x13cf15bf0 .param/l "size" 0 6 3, +C4<00000000000000000000000000100000>;
v0x13cf15d70_0 .net "data0_i", 31 0, L_0x13cf1c5f0;  alias, 1 drivers
v0x13cf15e10_0 .net "data1_i", 31 0, v0x13cf19630_0;  alias, 1 drivers
v0x13cf15eb0_0 .net "data_o", 31 0, L_0x13cf1cc90;  alias, 1 drivers
v0x13cf15f40_0 .net "select_i", 0 0, v0x13cf16890_0;  alias, 1 drivers
L_0x13cf1cc90 .functor MUXZ 32, L_0x13cf1c5f0, v0x13cf19630_0, v0x13cf16890_0, C4<>;
S_0x13cf16000 .scope module, "Adder1" "Adder" 3 61, 7 1 0, S_0x13cf04a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /OUTPUT 32 "sum_o";
L_0x120040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13cf16200_0 .net/2u *"_ivl_0", 31 0, L_0x120040010;  1 drivers
v0x13cf162c0_0 .net "src1_i", 31 0, v0x13cf17ac0_0;  alias, 1 drivers
o0x120008550 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13cf16360_0 .net "src2_i", 31 0, o0x120008550;  0 drivers
v0x13cf16410_0 .net "sum_o", 31 0, L_0x13cf1bd60;  alias, 1 drivers
L_0x13cf1bd60 .arith/sum 32, v0x13cf17ac0_0, L_0x120040010;
S_0x13cf164f0 .scope module, "Decoder" "Decoder" 3 90, 8 1 0, S_0x13cf04a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 3 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegDst_o";
v0x13cf167e0_0 .var "ALUOp_o", 2 0;
v0x13cf16890_0 .var "ALUSrc_o", 0 0;
v0x13cf16940_0 .var "RegDst_o", 0 0;
v0x13cf169f0_0 .var "RegWrite_o", 0 0;
v0x13cf16a80_0 .net "instr_op_i", 5 0, L_0x13cf1c8a0;  1 drivers
E_0x13cf167a0 .event edge, v0x13cf16a80_0;
S_0x13cf16be0 .scope module, "IM" "Instr_Memory" 3 66, 9 1 0, S_0x13cf04a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v0x13cf16de0 .array "Instr_Mem", 31 0, 31 0;
v0x13cf16e90_0 .var/i "i", 31 0;
v0x13cf16f40_0 .var "instr_o", 31 0;
v0x13cf17000_0 .net "pc_addr_i", 31 0, v0x13cf17ac0_0;  alias, 1 drivers
E_0x13cf16da0 .event edge, v0x13cf162c0_0;
S_0x13cf170e0 .scope module, "Mux_Write_Reg" "Mux2to1" 3 71, 6 1 0, S_0x13cf04a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x13cf172a0 .param/l "size" 0 6 3, +C4<00000000000000000000000000000101>;
v0x13cf17440_0 .net "data0_i", 4 0, L_0x13cf1bf80;  1 drivers
v0x13cf174f0_0 .net "data1_i", 4 0, L_0x13cf1c060;  1 drivers
v0x13cf17590_0 .net "data_o", 4 0, L_0x13cf1bee0;  alias, 1 drivers
v0x13cf17620_0 .net "select_i", 0 0, v0x13cf16940_0;  alias, 1 drivers
L_0x13cf1bee0 .functor MUXZ 5, L_0x13cf1bf80, L_0x13cf1c060, v0x13cf16940_0, C4<>;
S_0x13cf176e0 .scope module, "PC" "Program_Counter" 3 54, 10 1 0, S_0x13cf04a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v0x13cf17950_0 .net "clk_i", 0 0, v0x13cf1b430_0;  alias, 1 drivers
v0x13cf17a00_0 .net "pc_in_i", 31 0, L_0x13cf1bd60;  alias, 1 drivers
v0x13cf17ac0_0 .var "pc_out_o", 31 0;
v0x13cf17bb0_0 .net "rst_n", 0 0, v0x13cf1b5e0_0;  alias, 1 drivers
E_0x13cf17900 .event posedge, v0x13cf17950_0;
S_0x13cf17c80 .scope module, "RDdata_Source" "Mux3to1" 3 138, 11 1 0, S_0x13cf04a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
P_0x13cf166b0 .param/l "size" 0 11 3, +C4<00000000000000000000000000100000>;
v0x13cf18010_0 .net "data0_i", 31 0, v0x13cf15810_0;  alias, 1 drivers
v0x13cf180e0_0 .net "data1_i", 31 0, L_0x13cf1cf70;  alias, 1 drivers
v0x13cf18180_0 .net "data2_i", 31 0, v0x13cf19a10_0;  alias, 1 drivers
v0x13cf18240_0 .var "data_o", 31 0;
v0x13cf182f0_0 .net "select_i", 1 0, v0x13cf150b0_0;  alias, 1 drivers
E_0x13cf17fb0 .event edge, v0x13cf150b0_0, v0x13cf18180_0, v0x13cf180e0_0, v0x13cf15810_0;
S_0x13cf18440 .scope module, "RF" "Reg_File" 3 78, 12 1 0, S_0x13cf04a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0x13cf1c320 .functor BUFZ 32, L_0x13cf1c140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13cf1c5f0 .functor BUFZ 32, L_0x13cf1c3d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13cf18750_0 .net "RDaddr_i", 4 0, L_0x13cf1bee0;  alias, 1 drivers
v0x13cf18820_0 .net "RDdata_i", 31 0, v0x13cf18240_0;  alias, 1 drivers
v0x13cf188d0_0 .net "RSaddr_i", 4 0, L_0x13cf1c6a0;  1 drivers
v0x13cf18980_0 .net "RSdata_o", 31 0, L_0x13cf1c320;  alias, 1 drivers
v0x13cf18a40_0 .net "RTaddr_i", 4 0, L_0x13cf1c800;  1 drivers
v0x13cf18b20_0 .net "RTdata_o", 31 0, L_0x13cf1c5f0;  alias, 1 drivers
v0x13cf18bc0_0 .net "RegWrite_i", 0 0, v0x13cf169f0_0;  alias, 1 drivers
v0x13cf18c70 .array/s "Reg_File", 31 0, 31 0;
v0x13cf18d00_0 .net *"_ivl_0", 31 0, L_0x13cf1c140;  1 drivers
v0x13cf18e20_0 .net *"_ivl_10", 6 0, L_0x13cf1c490;  1 drivers
L_0x1200400a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13cf18ed0_0 .net *"_ivl_13", 1 0, L_0x1200400a0;  1 drivers
v0x13cf18f80_0 .net *"_ivl_2", 6 0, L_0x13cf1c1e0;  1 drivers
L_0x120040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13cf19030_0 .net *"_ivl_5", 1 0, L_0x120040058;  1 drivers
v0x13cf190e0_0 .net *"_ivl_8", 31 0, L_0x13cf1c3d0;  1 drivers
v0x13cf19190_0 .net "clk_i", 0 0, v0x13cf1b430_0;  alias, 1 drivers
v0x13cf19240_0 .net "rst_n", 0 0, v0x13cf1b5e0_0;  alias, 1 drivers
E_0x13cf17f80/0 .event negedge, v0x13cf17bb0_0;
E_0x13cf17f80/1 .event posedge, v0x13cf17950_0;
E_0x13cf17f80 .event/or E_0x13cf17f80/0, E_0x13cf17f80/1;
L_0x13cf1c140 .array/port v0x13cf18c70, L_0x13cf1c1e0;
L_0x13cf1c1e0 .concat [ 5 2 0 0], L_0x13cf1c6a0, L_0x120040058;
L_0x13cf1c3d0 .array/port v0x13cf18c70, L_0x13cf1c490;
L_0x13cf1c490 .concat [ 5 2 0 0], L_0x13cf1c800, L_0x1200400a0;
S_0x13cf19370 .scope module, "SE" "Sign_Extend" 3 105, 13 1 0, S_0x13cf04a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x13cf19570_0 .net "data_i", 15 0, L_0x13cf1ca10;  1 drivers
v0x13cf19630_0 .var "data_o", 31 0;
E_0x13cf19520 .event edge, v0x13cf19570_0;
S_0x13cf19710 .scope module, "ZF" "Zero_Filled" 3 110, 14 1 0, S_0x13cf04a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x13cf19950_0 .net "data_i", 15 0, L_0x13cf1cbf0;  1 drivers
v0x13cf19a10_0 .var "data_o", 31 0;
E_0x13cf19900 .event edge, v0x13cf19950_0;
S_0x13cf19af0 .scope module, "shifter" "Shifter" 3 131, 15 1 0, S_0x13cf04a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result";
    .port_info 1 /INPUT 1 "leftRight";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 32 "sftSrc";
v0x13cf19d30_0 .net *"_ivl_0", 31 0, L_0x13cf1ce30;  1 drivers
v0x13cf19de0_0 .net *"_ivl_2", 31 0, L_0x13cf1ced0;  1 drivers
v0x13cf19e90_0 .net "leftRight", 0 0, v0x13cf1b160_0;  1 drivers
v0x13cf19f40_0 .net "result", 31 0, L_0x13cf1cf70;  alias, 1 drivers
v0x13cf1a000_0 .net "sftSrc", 31 0, L_0x13cf1cc90;  alias, 1 drivers
v0x13cf1a110_0 .net "shamt", 4 0, L_0x13cf1d090;  1 drivers
L_0x13cf1ce30 .shift/l 32, L_0x13cf1cc90, L_0x13cf1d090;
L_0x13cf1ced0 .shift/r 32, L_0x13cf1cc90, L_0x13cf1d090;
L_0x13cf1cf70 .functor MUXZ 32, L_0x13cf1ced0, L_0x13cf1ce30, v0x13cf1b160_0, C4<>;
    .scope S_0x13cf176e0;
T_0 ;
    %wait E_0x13cf17900;
    %load/vec4 v0x13cf17bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13cf17ac0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13cf17a00_0;
    %assign/vec4 v0x13cf17ac0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13cf16be0;
T_1 ;
    %wait E_0x13cf16da0;
    %load/vec4 v0x13cf17000_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x13cf16de0, 4;
    %store/vec4 v0x13cf16f40_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13cf16be0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13cf16e90_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x13cf16e90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x13cf16e90_0;
    %store/vec4a v0x13cf16de0, 4, 0;
    %load/vec4 v0x13cf16e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13cf16e90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x13cf18440;
T_3 ;
    %wait E_0x13cf17f80;
    %load/vec4 v0x13cf19240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13cf18bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x13cf18820_0;
    %load/vec4 v0x13cf18750_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x13cf18750_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf18c70, 4;
    %load/vec4 v0x13cf18750_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cf18c70, 0, 4;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13cf164f0;
T_4 ;
    %wait E_0x13cf167a0;
    %load/vec4 v0x13cf16a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cf169f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x13cf167e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cf16890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cf16940_0, 0, 1;
    %jmp T_4.2;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cf169f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13cf167e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cf16890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cf16940_0, 0, 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13cf04cc0;
T_5 ;
    %wait E_0x13cf04ef0;
    %load/vec4 v0x13cf04f40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x13cf15170_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13cf150b0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13cf15000_0, 0, 4;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13cf150b0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13cf15000_0, 0, 4;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13cf150b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13cf15000_0, 0, 4;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13cf150b0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13cf15000_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13cf150b0_0, 0, 2;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x13cf15000_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13cf150b0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13cf15000_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13cf150b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13cf15000_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13cf150b0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13cf15000_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13cf150b0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13cf15000_0, 0, 4;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13cf19370;
T_6 ;
    %wait E_0x13cf19520;
    %load/vec4 v0x13cf19570_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cf19630_0, 4, 16;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cf19630_0, 4, 16;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13cf19710;
T_7 ;
    %wait E_0x13cf19900;
    %load/vec4 v0x13cf19950_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13cf19a10_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13cf19a10_0, 4, 5;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13cf15280;
T_8 ;
    %wait E_0x13cf15510;
    %load/vec4 v0x13cf15540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13cf15810_0, 0;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x13cf15610_0;
    %load/vec4 v0x13cf156b0_0;
    %and;
    %assign/vec4 v0x13cf15810_0, 0;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x13cf15610_0;
    %load/vec4 v0x13cf156b0_0;
    %or;
    %assign/vec4 v0x13cf15810_0, 0;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x13cf15610_0;
    %load/vec4 v0x13cf156b0_0;
    %add;
    %assign/vec4 v0x13cf15810_0, 0;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x13cf15610_0;
    %load/vec4 v0x13cf156b0_0;
    %sub;
    %assign/vec4 v0x13cf15810_0, 0;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x13cf15610_0;
    %load/vec4 v0x13cf156b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %assign/vec4 v0x13cf15810_0, 0;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x13cf15610_0;
    %load/vec4 v0x13cf156b0_0;
    %or;
    %inv;
    %assign/vec4 v0x13cf15810_0, 0;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x13cf15810_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cf15900_0, 0, 1;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cf15900_0, 0, 1;
T_8.11 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13cf17c80;
T_9 ;
    %wait E_0x13cf17fb0;
    %load/vec4 v0x13cf182f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x13cf18010_0;
    %store/vec4 v0x13cf18240_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x13cf180e0_0;
    %store/vec4 v0x13cf18240_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x13cf18180_0;
    %store/vec4 v0x13cf18240_0, 0, 32;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x13cf18180_0;
    %store/vec4 v0x13cf18240_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13cf04a90;
T_10 ;
    %wait E_0x13cf04c80;
    %load/vec4 v0x13cf1a430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cf1b160_0, 0, 1;
    %jmp T_10.2;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cf1b160_0, 0, 1;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x13cf043c0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x13cf1b430_0;
    %inv;
    %store/vec4 v0x13cf1b430_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13cf043c0;
T_12 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cf1b550, 4, 0;
    %pushi/vec4 8, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cf1b550, 4, 0;
    %pushi/vec4 15, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cf1b550, 4, 0;
    %pushi/vec4 4, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cf1b550, 4, 0;
    %pushi/vec4 13, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cf1b550, 4, 0;
    %pushi/vec4 19, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cf1b4c0, 4, 0;
    %pushi/vec4 17, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cf1b4c0, 4, 0;
    %pushi/vec4 20, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cf1b4c0, 4, 0;
    %pushi/vec4 22, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cf1b4c0, 4, 0;
    %pushi/vec4 48, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cf1b4c0, 4, 0;
    %pushi/vec4 21, 0, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cf1b4c0, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cf1b4c0, 4, 0;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cf1b4c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13cf1b860_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x13cf1b860_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x13cf1b860_0;
    %store/vec4a v0x13cf1bb20, 4, 0;
    %load/vec4 v0x13cf1b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13cf1b860_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x13cf043c0;
T_13 ;
    %vpi_call 2 77 "$readmemb", "CO_P3_test_data1.txt", v0x13cf16de0 {0 0 0};
    %vpi_func 2 78 "$fopen" 32, "CO_P3_result.txt" {0 0 0};
    %store/vec4 v0x13cf1b7d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cf1b430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cf1b5e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13cf1b670_0, 0, 32;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x13cf1b740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13cf1b8f0_0, 0, 32;
    %wait E_0x13cf049a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cf1b5e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13cf1ba00_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x13cf1b670_0;
    %cmpi/ne 25, 0, 32;
    %jmp/0xz T_13.1, 4;
    %load/vec4 v0x13cf1ba00_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x13cf16de0, 4;
    %store/vec4 v0x13cf1b8f0_0, 0, 32;
    %load/vec4 v0x13cf1ba00_0;
    %addi 4, 0, 32;
    %store/vec4 v0x13cf1ba00_0, 0, 32;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %vpi_call 2 161 "$display", "ERROR: invalid op code!!\012Stop simulation" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 163 "$stop" {0 0 0};
    %jmp T_13.8;
T_13.2 ;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x13cf1bbb0_0, 0, 5;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x13cf1bc60_0, 0, 5;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x13cf1ba90_0, 0, 5;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %vpi_call 2 132 "$display", "ERROR: invalid function code!!\012Stop simulation" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 134 "$stop" {0 0 0};
    %jmp T_13.20;
T_13.9 ;
    %load/vec4 v0x13cf1bbb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %load/vec4 v0x13cf1bc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %add;
    %load/vec4 v0x13cf1ba90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x13cf1bb20, 4, 0;
    %jmp T_13.20;
T_13.10 ;
    %load/vec4 v0x13cf1bbb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %load/vec4 v0x13cf1bc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %sub;
    %load/vec4 v0x13cf1ba90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x13cf1bb20, 4, 0;
    %jmp T_13.20;
T_13.11 ;
    %load/vec4 v0x13cf1bbb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %load/vec4 v0x13cf1bc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %and;
    %load/vec4 v0x13cf1ba90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x13cf1bb20, 4, 0;
    %jmp T_13.20;
T_13.12 ;
    %load/vec4 v0x13cf1bbb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %load/vec4 v0x13cf1bc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %or;
    %load/vec4 v0x13cf1ba90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x13cf1bb20, 4, 0;
    %jmp T_13.20;
T_13.13 ;
    %load/vec4 v0x13cf1bbb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %load/vec4 v0x13cf1bc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_13.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.22, 8;
T_13.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.22, 8;
 ; End of false expr.
    %blend;
T_13.22;
    %load/vec4 v0x13cf1ba90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x13cf1bb20, 4, 0;
    %jmp T_13.20;
T_13.14 ;
    %load/vec4 v0x13cf1bc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %load/vec4 v0x13cf1bbb0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0x13cf1bb20, 5;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x13cf1ba90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x13cf1bb20, 4, 0;
    %jmp T_13.20;
T_13.15 ;
    %load/vec4 v0x13cf1bc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x13cf1ba90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x13cf1bb20, 4, 0;
    %jmp T_13.20;
T_13.16 ;
    %load/vec4 v0x13cf1bc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %load/vec4 v0x13cf1bbb0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0x13cf1bb20, 5;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x13cf1ba90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x13cf1bb20, 4, 0;
    %jmp T_13.20;
T_13.17 ;
    %load/vec4 v0x13cf1bc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x13cf1ba90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x13cf1bb20, 4, 0;
    %jmp T_13.20;
T_13.18 ;
    %load/vec4 v0x13cf1bbb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %inv;
    %load/vec4 v0x13cf1bc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %inv;
    %and;
    %load/vec4 v0x13cf1ba90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x13cf1bb20, 4, 0;
    %jmp T_13.20;
T_13.20 ;
    %pop/vec4 1;
    %jmp T_13.8;
T_13.3 ;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x13cf1bbb0_0, 0, 5;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x13cf1bc60_0, 0, 5;
    %load/vec4 v0x13cf1bbb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13cf1bc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x13cf1bb20, 4, 0;
    %jmp T_13.8;
T_13.4 ;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x13cf1bbb0_0, 0, 5;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x13cf1bc60_0, 0, 5;
    %load/vec4 v0x13cf1bc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %load/vec4 v0x13cf1bbb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %cmp/e;
    %jmp/0xz  T_13.23, 4;
    %load/vec4 v0x13cf1ba00_0;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0x13cf1ba00_0, 0, 32;
T_13.23 ;
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x13cf1bbb0_0, 0, 5;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x13cf1bc60_0, 0, 5;
    %load/vec4 v0x13cf1bbb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %load/vec4 v0x13cf1bc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x13cf1bb20, 4, 0;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x13cf1bbb0_0, 0, 5;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x13cf1bc60_0, 0, 5;
    %load/vec4 v0x13cf1bbb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13cf1bb20, 4;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %add;
    %load/vec4 v0x13cf1bc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x13cf1bb20, 4, 0;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
    %wait E_0x13cf049a0;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_13.25, 4;
    %load/vec4 v0x13cf17ac0_0;
    %load/vec4 v0x13cf1ba00_0;
    %cmp/ne;
    %jmp/0xz  T_13.27, 6;
    %vpi_call 2 174 "$display", "ERROR: BEQ instruction fail" {0 0 0};
    %vpi_call 2 175 "$display", "The correct pc address is %d", v0x13cf1ba00_0 {0 0 0};
    %vpi_call 2 176 "$display", "Your pc address is %d", v0x13cf17ac0_0 {0 0 0};
    %vpi_call 2 177 "$stop" {0 0 0};
T_13.27 ;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0x13cf17ac0_0;
    %load/vec4 v0x13cf1ba00_0;
    %cmp/ne;
    %jmp/0xz  T_13.29, 6;
    %vpi_call 2 182 "$display", "ERROR: Your next PC points to wrong address" {0 0 0};
    %vpi_call 2 183 "$display", "The correct pc address is %d", v0x13cf1ba00_0 {0 0 0};
    %vpi_call 2 184 "$display", "Your pc address is %d", v0x13cf17ac0_0 {0 0 0};
    %vpi_call 2 185 "$stop" {0 0 0};
T_13.29 ;
T_13.26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13cf1b860_0, 0, 32;
T_13.31 ;
    %load/vec4 v0x13cf1b860_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_13.32, 5;
    %ix/getv/s 4, v0x13cf1b860_0;
    %load/vec4a v0x13cf18c70, 4;
    %ix/getv/s 4, v0x13cf1b860_0;
    %load/vec4a v0x13cf1bb20, 4;
    %cmp/ne;
    %jmp/0xz  T_13.33, 6;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.35, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_13.36, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.37, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_13.38, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_13.39, 6;
    %jmp T_13.40;
T_13.35 ;
    %load/vec4 v0x13cf1b8f0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_13.41, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_13.42, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_13.43, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_13.44, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_13.45, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_13.46, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.47, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.49, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_13.50, 6;
    %jmp T_13.51;
T_13.41 ;
    %vpi_call 2 197 "$display", "ERROR: ADD instruction fail" {0 0 0};
    %jmp T_13.51;
T_13.42 ;
    %vpi_call 2 200 "$display", "ERROR: SUB instruction fail" {0 0 0};
    %jmp T_13.51;
T_13.43 ;
    %vpi_call 2 203 "$display", "ERROR: AND instruction fail" {0 0 0};
    %jmp T_13.51;
T_13.44 ;
    %vpi_call 2 206 "$display", "ERROR: OR  instruction fail" {0 0 0};
    %jmp T_13.51;
T_13.45 ;
    %vpi_call 2 209 "$display", "ERROR: SLT instruction fail" {0 0 0};
    %jmp T_13.51;
T_13.46 ;
    %vpi_call 2 212 "$display", "ERROR: SLLV instruction fail" {0 0 0};
    %jmp T_13.51;
T_13.47 ;
    %vpi_call 2 215 "$display", "ERROR: SLL  instruction fail" {0 0 0};
    %jmp T_13.51;
T_13.48 ;
    %vpi_call 2 218 "$display", "ERROR: SRLV instruction fail" {0 0 0};
    %jmp T_13.51;
T_13.49 ;
    %vpi_call 2 221 "$display", "ERROR: SRL  instruction fail" {0 0 0};
    %jmp T_13.51;
T_13.50 ;
    %vpi_call 2 224 "$display", "ERROR: NOR  instruction fail" {0 0 0};
    %jmp T_13.51;
T_13.51 ;
    %pop/vec4 1;
    %jmp T_13.40;
T_13.36 ;
    %vpi_call 2 229 "$display", "ERROR: ADDI instruction fail" {0 0 0};
    %jmp T_13.40;
T_13.37 ;
    %vpi_call 2 232 "$display", "ERROR: BEQ  instruction fail" {0 0 0};
    %jmp T_13.40;
T_13.38 ;
    %vpi_call 2 235 "$display", "ERROR: ORI  instruction fail" {0 0 0};
    %jmp T_13.40;
T_13.39 ;
    %vpi_call 2 238 "$display", "ERROR: LUI  instruction fail" {0 0 0};
    %jmp T_13.40;
T_13.40 ;
    %pop/vec4 1;
    %vpi_call 2 241 "$display", "Register %d contains wrong answer", v0x13cf1b860_0 {0 0 0};
    %vpi_call 2 242 "$display", "The correct value is %d ", &A<v0x13cf1bb20, v0x13cf1b860_0 > {0 0 0};
    %vpi_call 2 243 "$display", "Your wrong value is %d ", &A<v0x13cf18c70, v0x13cf1b860_0 > {0 0 0};
    %vpi_call 2 244 "$stop" {0 0 0};
T_13.33 ;
    %load/vec4 v0x13cf1b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13cf1b860_0, 0, 32;
    %jmp T_13.31;
T_13.32 ;
    %load/vec4 v0x13cf1ba00_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x13cf16de0, 4;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.52, 4;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x13cf1b670_0, 0, 32;
    %delay 20000, 0;
    %jmp T_13.53;
T_13.52 ;
    %load/vec4 v0x13cf1b670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13cf1b670_0, 0, 32;
T_13.53 ;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 2 256 "$display", "============================================" {0 0 0};
    %vpi_call 2 257 "$display", "   Congratulation. You pass  TA's pattern   " {0 0 0};
    %vpi_call 2 258 "$display", "============================================" {0 0 0};
    %vpi_call 2 260 "$fdisplay", v0x13cf1b7d0_0, "r0=%d, r1=%d, r2=%d, r3=%d, r4=%d, r5=%d, r6=%d, r7=%d, r8=%d, r9=%d, r10=%d, r11=%d, r12=%d, r13=%d, r14=%d ", &A<v0x13cf18c70, 0>, &A<v0x13cf18c70, 1>, &A<v0x13cf18c70, 2>, &A<v0x13cf18c70, 3>, &A<v0x13cf18c70, 4>, &A<v0x13cf18c70, 5>, &A<v0x13cf18c70, 6>, &A<v0x13cf18c70, 7>, &A<v0x13cf18c70, 8>, &A<v0x13cf18c70, 9>, &A<v0x13cf18c70, 10>, &A<v0x13cf18c70, 11>, &A<v0x13cf18c70, 12>, &A<v0x13cf18c70, 13>, &A<v0x13cf18c70, 14> {0 0 0};
    %vpi_call 2 265 "$fclose", v0x13cf1b7d0_0 {0 0 0};
    %vpi_call 2 265 "$stop" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x13cf043c0;
T_14 ;
    %vpi_call 2 269 "$dumpfile", "a.vcd" {0 0 0};
    %vpi_call 2 270 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "./Simple_Single_CPU.v";
    "./ALU_Ctrl.v";
    "./ALU.v";
    "./Mux2to1.v";
    "./Adder.v";
    "./Decoder.v";
    "./Instr_Memory.v";
    "./Program_Counter.v";
    "./Mux3to1.v";
    "./Reg_File.v";
    "./Sign_Extend.v";
    "./Zero_Filled.v";
    "./Shifter.v";
