Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/15/2012 22:25:34

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

ram3      EPM9320LC84-15   13       7        0      14      0           4  %
ram31     EPM9320LC84-15   27       1        0      248     3           77 %

TOTAL:                     40       8        0      262     3           40 %

User Pins:                 20       1        0  



Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt

** PROJECT COMPILATION MESSAGES **

Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'DC42'
Connect: {ram31@4,      ram3@33}

For node name 'WR'
Connect: {ram31@84,     ram3@11}

For node name 'DC3'
Connect: {ram31@31,     ram3@72}

For node name 'DC2'
Connect: {ram31@12,     ram3@84}

For node name 'DC1'
Connect: {ram31@11,     ram3@1}

For node name 'DC41'
Connect: {ram31@40,     ram3@31}

For node name 'DC51'
Connect: {ram31@10,     ram3@12}

For node name 'DC62'
Connect: {ram3@32,      ram31@3}

For node name 'DC60'
Connect: {ram3@23,      ram31@8}

For node name 'RD'
Connect: {ram31@1,      ram3@22}

For node name 'Clock'
Connect: {ram31@32,     ram3@63}

For node name 'A12'
Connect: {ram31@13,     ram3@13}

For node name 'DI'
Connect: {ram31@72,     ram3@62}

For node name '|ram2:118|ram1:33|ram01:23|eti:29|~56~1' (Same as node '~PIN001')
Connect: {ram3@10,      ram31@62}

For node name '|ram2:118|ram1:33|ram01:23|eti:28|~56~2' (Same as node '~PIN002')
Connect: {ram3@9,       ram31@23}

For node name '|ram2:118|ram1:33|ram01:22|eti:29|~56~1' (Same as node '~PIN003')
Connect: {ram3@26,      ram31@22}

For node name '|ram2:118|ram1:33|ram01:22|eti:28|~56~2' (Same as node '~PIN004')
Connect: {ram3@17,      ram31@63}

For node name '|ram2:120|ram1:33|ram01:23|eti:28|~56~2' (Same as node '~PIN005')
Connect: {ram3@20,      ram31@69}

For node name '|ram2:120|ram1:33|ram01:22|eti:29|~56~1' (Same as node '~PIN006')
Connect: {ram3@27,      ram31@16}

For node name '|ram2:120|ram1:33|ram01:22|eti:28|~56~2' (Same as node '~PIN007')
Connect: {ram3@34,      ram31@68}


Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt

** FILE HIERARCHY **



|ram2:120|
|ram2:120|ram1:34|
|ram2:120|ram1:34|ram01:22|
|ram2:120|ram1:34|ram01:22|eti:28|
|ram2:120|ram1:34|ram01:22|eti:29|
|ram2:120|ram1:34|ram01:22|inverter:30|
|ram2:120|ram1:34|ram01:25|
|ram2:120|ram1:34|ram01:25|eti:28|
|ram2:120|ram1:34|ram01:25|eti:29|
|ram2:120|ram1:34|ram01:25|inverter:30|
|ram2:120|ram1:34|ram01:24|
|ram2:120|ram1:34|ram01:24|eti:28|
|ram2:120|ram1:34|ram01:24|eti:29|
|ram2:120|ram1:34|ram01:24|inverter:30|
|ram2:120|ram1:34|ram01:23|
|ram2:120|ram1:34|ram01:23|eti:28|
|ram2:120|ram1:34|ram01:23|eti:29|
|ram2:120|ram1:34|ram01:23|inverter:30|
|ram2:120|ram1:35|
|ram2:120|ram1:35|ram01:22|
|ram2:120|ram1:35|ram01:22|eti:28|
|ram2:120|ram1:35|ram01:22|eti:29|
|ram2:120|ram1:35|ram01:22|inverter:30|
|ram2:120|ram1:35|ram01:25|
|ram2:120|ram1:35|ram01:25|eti:28|
|ram2:120|ram1:35|ram01:25|eti:29|
|ram2:120|ram1:35|ram01:25|inverter:30|
|ram2:120|ram1:35|ram01:24|
|ram2:120|ram1:35|ram01:24|eti:28|
|ram2:120|ram1:35|ram01:24|eti:29|
|ram2:120|ram1:35|ram01:24|inverter:30|
|ram2:120|ram1:35|ram01:23|
|ram2:120|ram1:35|ram01:23|eti:28|
|ram2:120|ram1:35|ram01:23|eti:29|
|ram2:120|ram1:35|ram01:23|inverter:30|
|ram2:120|ram1:32|
|ram2:120|ram1:32|ram01:22|
|ram2:120|ram1:32|ram01:22|eti:28|
|ram2:120|ram1:32|ram01:22|eti:29|
|ram2:120|ram1:32|ram01:22|inverter:30|
|ram2:120|ram1:32|ram01:25|
|ram2:120|ram1:32|ram01:25|eti:28|
|ram2:120|ram1:32|ram01:25|eti:29|
|ram2:120|ram1:32|ram01:25|inverter:30|
|ram2:120|ram1:32|ram01:24|
|ram2:120|ram1:32|ram01:24|eti:28|
|ram2:120|ram1:32|ram01:24|eti:29|
|ram2:120|ram1:32|ram01:24|inverter:30|
|ram2:120|ram1:32|ram01:23|
|ram2:120|ram1:32|ram01:23|eti:28|
|ram2:120|ram1:32|ram01:23|eti:29|
|ram2:120|ram1:32|ram01:23|inverter:30|
|ram2:120|ram1:33|
|ram2:120|ram1:33|ram01:22|
|ram2:120|ram1:33|ram01:22|eti:28|
|ram2:120|ram1:33|ram01:22|eti:29|
|ram2:120|ram1:33|ram01:22|inverter:30|
|ram2:120|ram1:33|ram01:25|
|ram2:120|ram1:33|ram01:25|eti:28|
|ram2:120|ram1:33|ram01:25|eti:29|
|ram2:120|ram1:33|ram01:25|inverter:30|
|ram2:120|ram1:33|ram01:24|
|ram2:120|ram1:33|ram01:24|eti:28|
|ram2:120|ram1:33|ram01:24|eti:29|
|ram2:120|ram1:33|ram01:24|inverter:30|
|ram2:120|ram1:33|ram01:23|
|ram2:120|ram1:33|ram01:23|eti:28|
|ram2:120|ram1:33|ram01:23|eti:29|
|ram2:120|ram1:33|ram01:23|inverter:30|
|ram2:119|
|ram2:119|ram1:34|
|ram2:119|ram1:34|ram01:22|
|ram2:119|ram1:34|ram01:22|eti:28|
|ram2:119|ram1:34|ram01:22|eti:29|
|ram2:119|ram1:34|ram01:22|inverter:30|
|ram2:119|ram1:34|ram01:25|
|ram2:119|ram1:34|ram01:25|eti:28|
|ram2:119|ram1:34|ram01:25|eti:29|
|ram2:119|ram1:34|ram01:25|inverter:30|
|ram2:119|ram1:34|ram01:24|
|ram2:119|ram1:34|ram01:24|eti:28|
|ram2:119|ram1:34|ram01:24|eti:29|
|ram2:119|ram1:34|ram01:24|inverter:30|
|ram2:119|ram1:34|ram01:23|
|ram2:119|ram1:34|ram01:23|eti:28|
|ram2:119|ram1:34|ram01:23|eti:29|
|ram2:119|ram1:34|ram01:23|inverter:30|
|ram2:119|ram1:35|
|ram2:119|ram1:35|ram01:22|
|ram2:119|ram1:35|ram01:22|eti:28|
|ram2:119|ram1:35|ram01:22|eti:29|
|ram2:119|ram1:35|ram01:22|inverter:30|
|ram2:119|ram1:35|ram01:25|
|ram2:119|ram1:35|ram01:25|eti:28|
|ram2:119|ram1:35|ram01:25|eti:29|
|ram2:119|ram1:35|ram01:25|inverter:30|
|ram2:119|ram1:35|ram01:24|
|ram2:119|ram1:35|ram01:24|eti:28|
|ram2:119|ram1:35|ram01:24|eti:29|
|ram2:119|ram1:35|ram01:24|inverter:30|
|ram2:119|ram1:35|ram01:23|
|ram2:119|ram1:35|ram01:23|eti:28|
|ram2:119|ram1:35|ram01:23|eti:29|
|ram2:119|ram1:35|ram01:23|inverter:30|
|ram2:119|ram1:32|
|ram2:119|ram1:32|ram01:22|
|ram2:119|ram1:32|ram01:22|eti:28|
|ram2:119|ram1:32|ram01:22|eti:29|
|ram2:119|ram1:32|ram01:22|inverter:30|
|ram2:119|ram1:32|ram01:25|
|ram2:119|ram1:32|ram01:25|eti:28|
|ram2:119|ram1:32|ram01:25|eti:29|
|ram2:119|ram1:32|ram01:25|inverter:30|
|ram2:119|ram1:32|ram01:24|
|ram2:119|ram1:32|ram01:24|eti:28|
|ram2:119|ram1:32|ram01:24|eti:29|
|ram2:119|ram1:32|ram01:24|inverter:30|
|ram2:119|ram1:32|ram01:23|
|ram2:119|ram1:32|ram01:23|eti:28|
|ram2:119|ram1:32|ram01:23|eti:29|
|ram2:119|ram1:32|ram01:23|inverter:30|
|ram2:119|ram1:33|
|ram2:119|ram1:33|ram01:22|
|ram2:119|ram1:33|ram01:22|eti:28|
|ram2:119|ram1:33|ram01:22|eti:29|
|ram2:119|ram1:33|ram01:22|inverter:30|
|ram2:119|ram1:33|ram01:25|
|ram2:119|ram1:33|ram01:25|eti:28|
|ram2:119|ram1:33|ram01:25|eti:29|
|ram2:119|ram1:33|ram01:25|inverter:30|
|ram2:119|ram1:33|ram01:24|
|ram2:119|ram1:33|ram01:24|eti:28|
|ram2:119|ram1:33|ram01:24|eti:29|
|ram2:119|ram1:33|ram01:24|inverter:30|
|ram2:119|ram1:33|ram01:23|
|ram2:119|ram1:33|ram01:23|eti:28|
|ram2:119|ram1:33|ram01:23|eti:29|
|ram2:119|ram1:33|ram01:23|inverter:30|
|ram2:117|
|ram2:117|ram1:34|
|ram2:117|ram1:34|ram01:22|
|ram2:117|ram1:34|ram01:22|eti:28|
|ram2:117|ram1:34|ram01:22|eti:29|
|ram2:117|ram1:34|ram01:22|inverter:30|
|ram2:117|ram1:34|ram01:25|
|ram2:117|ram1:34|ram01:25|eti:28|
|ram2:117|ram1:34|ram01:25|eti:29|
|ram2:117|ram1:34|ram01:25|inverter:30|
|ram2:117|ram1:34|ram01:24|
|ram2:117|ram1:34|ram01:24|eti:28|
|ram2:117|ram1:34|ram01:24|eti:29|
|ram2:117|ram1:34|ram01:24|inverter:30|
|ram2:117|ram1:34|ram01:23|
|ram2:117|ram1:34|ram01:23|eti:28|
|ram2:117|ram1:34|ram01:23|eti:29|
|ram2:117|ram1:34|ram01:23|inverter:30|
|ram2:117|ram1:35|
|ram2:117|ram1:35|ram01:22|
|ram2:117|ram1:35|ram01:22|eti:28|
|ram2:117|ram1:35|ram01:22|eti:29|
|ram2:117|ram1:35|ram01:22|inverter:30|
|ram2:117|ram1:35|ram01:25|
|ram2:117|ram1:35|ram01:25|eti:28|
|ram2:117|ram1:35|ram01:25|eti:29|
|ram2:117|ram1:35|ram01:25|inverter:30|
|ram2:117|ram1:35|ram01:24|
|ram2:117|ram1:35|ram01:24|eti:28|
|ram2:117|ram1:35|ram01:24|eti:29|
|ram2:117|ram1:35|ram01:24|inverter:30|
|ram2:117|ram1:35|ram01:23|
|ram2:117|ram1:35|ram01:23|eti:28|
|ram2:117|ram1:35|ram01:23|eti:29|
|ram2:117|ram1:35|ram01:23|inverter:30|
|ram2:117|ram1:32|
|ram2:117|ram1:32|ram01:22|
|ram2:117|ram1:32|ram01:22|eti:28|
|ram2:117|ram1:32|ram01:22|eti:29|
|ram2:117|ram1:32|ram01:22|inverter:30|
|ram2:117|ram1:32|ram01:25|
|ram2:117|ram1:32|ram01:25|eti:28|
|ram2:117|ram1:32|ram01:25|eti:29|
|ram2:117|ram1:32|ram01:25|inverter:30|
|ram2:117|ram1:32|ram01:24|
|ram2:117|ram1:32|ram01:24|eti:28|
|ram2:117|ram1:32|ram01:24|eti:29|
|ram2:117|ram1:32|ram01:24|inverter:30|
|ram2:117|ram1:32|ram01:23|
|ram2:117|ram1:32|ram01:23|eti:28|
|ram2:117|ram1:32|ram01:23|eti:29|
|ram2:117|ram1:32|ram01:23|inverter:30|
|ram2:117|ram1:33|
|ram2:117|ram1:33|ram01:22|
|ram2:117|ram1:33|ram01:22|eti:28|
|ram2:117|ram1:33|ram01:22|eti:29|
|ram2:117|ram1:33|ram01:22|inverter:30|
|ram2:117|ram1:33|ram01:25|
|ram2:117|ram1:33|ram01:25|eti:28|
|ram2:117|ram1:33|ram01:25|eti:29|
|ram2:117|ram1:33|ram01:25|inverter:30|
|ram2:117|ram1:33|ram01:24|
|ram2:117|ram1:33|ram01:24|eti:28|
|ram2:117|ram1:33|ram01:24|eti:29|
|ram2:117|ram1:33|ram01:24|inverter:30|
|ram2:117|ram1:33|ram01:23|
|ram2:117|ram1:33|ram01:23|eti:28|
|ram2:117|ram1:33|ram01:23|eti:29|
|ram2:117|ram1:33|ram01:23|inverter:30|
|ram2:118|
|ram2:118|ram1:34|
|ram2:118|ram1:34|ram01:22|
|ram2:118|ram1:34|ram01:22|eti:28|
|ram2:118|ram1:34|ram01:22|eti:29|
|ram2:118|ram1:34|ram01:22|inverter:30|
|ram2:118|ram1:34|ram01:25|
|ram2:118|ram1:34|ram01:25|eti:28|
|ram2:118|ram1:34|ram01:25|eti:29|
|ram2:118|ram1:34|ram01:25|inverter:30|
|ram2:118|ram1:34|ram01:24|
|ram2:118|ram1:34|ram01:24|eti:28|
|ram2:118|ram1:34|ram01:24|eti:29|
|ram2:118|ram1:34|ram01:24|inverter:30|
|ram2:118|ram1:34|ram01:23|
|ram2:118|ram1:34|ram01:23|eti:28|
|ram2:118|ram1:34|ram01:23|eti:29|
|ram2:118|ram1:34|ram01:23|inverter:30|
|ram2:118|ram1:35|
|ram2:118|ram1:35|ram01:22|
|ram2:118|ram1:35|ram01:22|eti:28|
|ram2:118|ram1:35|ram01:22|eti:29|
|ram2:118|ram1:35|ram01:22|inverter:30|
|ram2:118|ram1:35|ram01:25|
|ram2:118|ram1:35|ram01:25|eti:28|
|ram2:118|ram1:35|ram01:25|eti:29|
|ram2:118|ram1:35|ram01:25|inverter:30|
|ram2:118|ram1:35|ram01:24|
|ram2:118|ram1:35|ram01:24|eti:28|
|ram2:118|ram1:35|ram01:24|eti:29|
|ram2:118|ram1:35|ram01:24|inverter:30|
|ram2:118|ram1:35|ram01:23|
|ram2:118|ram1:35|ram01:23|eti:28|
|ram2:118|ram1:35|ram01:23|eti:29|
|ram2:118|ram1:35|ram01:23|inverter:30|
|ram2:118|ram1:32|
|ram2:118|ram1:32|ram01:22|
|ram2:118|ram1:32|ram01:22|eti:28|
|ram2:118|ram1:32|ram01:22|eti:29|
|ram2:118|ram1:32|ram01:22|inverter:30|
|ram2:118|ram1:32|ram01:25|
|ram2:118|ram1:32|ram01:25|eti:28|
|ram2:118|ram1:32|ram01:25|eti:29|
|ram2:118|ram1:32|ram01:25|inverter:30|
|ram2:118|ram1:32|ram01:24|
|ram2:118|ram1:32|ram01:24|eti:28|
|ram2:118|ram1:32|ram01:24|eti:29|
|ram2:118|ram1:32|ram01:24|inverter:30|
|ram2:118|ram1:32|ram01:23|
|ram2:118|ram1:32|ram01:23|eti:28|
|ram2:118|ram1:32|ram01:23|eti:29|
|ram2:118|ram1:32|ram01:23|inverter:30|
|ram2:118|ram1:33|
|ram2:118|ram1:33|ram01:22|
|ram2:118|ram1:33|ram01:22|eti:28|
|ram2:118|ram1:33|ram01:22|eti:29|
|ram2:118|ram1:33|ram01:22|inverter:30|
|ram2:118|ram1:33|ram01:25|
|ram2:118|ram1:33|ram01:25|eti:28|
|ram2:118|ram1:33|ram01:25|eti:29|
|ram2:118|ram1:33|ram01:25|inverter:30|
|ram2:118|ram1:33|ram01:24|
|ram2:118|ram1:33|ram01:24|eti:28|
|ram2:118|ram1:33|ram01:24|eti:29|
|ram2:118|ram1:33|ram01:24|inverter:30|
|ram2:118|ram1:33|ram01:23|
|ram2:118|ram1:33|ram01:23|eti:28|
|ram2:118|ram1:33|ram01:23|eti:29|
|ram2:118|ram1:33|ram01:23|inverter:30|


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt
ram3

***** Logic for device 'ram3' compiled without errors.




Device: EPM9320LC84-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = 0
    MultiVolt I/O                              = OFF

                       R  R     R  R  R  R        R  R  R  R     R  R  R  R  
                 ~  ~  E  E     E  E  E  E        E  E  E  E     E  E  E  E  
                 P  P  S  S     S  S  S  S        S  S  S  S     S  S  S  S  
                 I  I  E  E     E  E  E  E        E  E  E  E  V  E  E  E  E  
                 N  N  R  R     R  R  R  R        R  R  R  R  C  R  R  R  R  
                 0  0  V  V  G  V  V  V  V  D  D  V  V  V  V  C  V  V  V  V  
              W  0  0  E  E  N  E  E  E  E  C  C  E  E  E  E  I  E  E  E  E  
              R  1  2  D  D  D  D  D  D  D  1  2  D  D  D  D  O  D  D  D  D  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
    DC51 | 12                                                              74 | RESERVED 
     A12 | 13                                                              73 | RESERVED 
  VCCINT | 14                                                              72 | DC3 
   VCCIO | 15                                                              71 | VCCINT 
RESERVED | 16                                                              70 | GND 
 ~PIN004 | 17                                                              69 | RESERVED 
     GND | 18                                                              68 | RESERVED 
RESERVED | 19                                                              67 | GND 
 ~PIN005 | 20                                                              66 | RESERVED 
  VCCINT | 21                                                              65 | RESERVED 
      RD | 22                        EPM9320LC84-15                        64 | VCCINT 
    DC60 | 23                                                              63 | Clock 
     GND | 24                                                              62 | DI 
     GND | 25                                                              61 | GND 
 ~PIN003 | 26                                                              60 | VCCIO 
 ~PIN006 | 27                                                              59 | RESERVED 
  VCCINT | 28                                                              58 | RESERVED 
    N.C. | 29                                                              57 | VCCINT 
RESERVED | 30                                                              56 | ^VPP 
    DC41 | 31                                                              55 | GND 
    DC62 | 32                                                              54 | RESERVED 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              D  ~  R  R  V  R  R  R  R  G  G  R  R  R  R  G  R  R  R  R  R  
              C  P  E  E  C  E  E  E  E  N  N  E  E  E  E  N  E  E  E  E  E  
              4  I  S  S  C  S  S  S  S  D  D  S  S  S  S  D  S  S  S  S  S  
              2  N  E  E  I  E  E  E  E        E  E  E  E     E  E  E  E  E  
                 0  R  R  O  R  R  R  R        R  R  R  R     R  R  R  R  R  
                 0  V  V     V  V  V  V        V  V  V  V     V  V  V  V  V  
                 7  E  E     E  E  E  E        E  E  E  E     E  E  E  E  E  
                    D  D     D  D  D  D        D  D  D  D     D  D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt
ram3

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
B1      12/16( 75%)   6/16( 37%)   0/16(  0%)    0/2    0/2      13/33( 39%)    0/16(  0%)  
B2       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2      10/33( 30%)    0/16(  0%)  
C3       1/16(  6%)   0/16(  0%)   1/16(  6%)    0/2    0/2       9/33( 27%)    0/16(  0%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            16/56     ( 28%)
Total logic cells used:                         14/320    (  4%)
Total shareable expanders used:                  0/320    (  0%)
Total Turbo logic cells used:                   14/320    (  4%)
Total shareable expanders not available (n/a):   0/320    (  0%)
Average fan-in:                                  9.50
Total fan-in:                                   133

Total input pins required:                      13
Total input I/O cell registers required:         0
Total output pins required:                      7
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                     14
Total flipflops required:                        7
Total product terms required:                   21
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0
Total packed registers required:                 0

Synthesized logic cells:                         0/ 320   (  0%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:      0   0   0   0   0      0
 B:     12   1   0   0   0     13
 C:      0   0   1   0   0      1
 D:      0   0   0   0   0      0

Total:  12   1   1   0   0     14



Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt
ram3

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  13      -    -    --      INPUT               0      0   0    0    0    0   14  A12
  63      -    B    --      INPUT               0      0   0    0    0    0    7  Clock
   1      -    -    --      INPUT               0      0   0    0    0    0   14  DC1
  84      -    -    --      INPUT               0      0   0    0    0    0   14  DC2
  72      -    -    --      INPUT               0      0   0    0    0    0   14  DC3
  31      -    -    01      INPUT               0      0   0    0    0    0    6  DC41
  33      -    -    01      INPUT               0      0   0    0    0    0    8  DC42
  12      -    -    01      INPUT               0      0   0    0    0    0   14  DC51
  23      -    B    --      INPUT               0      0   0    0    0    0    8  DC60
  32      -    -    01      INPUT               0      0   0    0    0    0    6  DC62
  62      -    B    --      INPUT               0      0   0    0    0    0    7  DI
  22      -    B    --      INPUT               0      0   0    0    0    0    7  RD
  11      -    -    01      INPUT               0      0   0    0    0    0    7  WR


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt
ram3

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  10      -    -    01     OUTPUT               0      0   0    0    1    0    0  ~PIN001
   9      -    -    01     OUTPUT               0      0   0    0    1    0    0  ~PIN002
  26      -    A    --     OUTPUT               0      0   0    0    1    0    0  ~PIN003
  17      -    D    --     OUTPUT               0      0   0    0    1    0    0  ~PIN004
  20      -    C    --     OUTPUT               0      0   0    0    1    0    0  ~PIN005
  27      -    A    --     OUTPUT               0      0   0    0    1    0    0  ~PIN006
  34      -    -    01     OUTPUT               0      0   0    0    1    0    0  ~PIN007


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt
ram3

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -      8    B    01       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:33|ram01:22|eti:28|q (|ram2:118|ram1:33|ram01:22|eti:28|:34)
   -     13    B    01        OR2      t !      0      0   0    8    1    1    0  ~PIN004
   -      1    B    01       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:33|ram01:22|eti:29|q (|ram2:118|ram1:33|ram01:22|eti:29|:34)
   -     11    B    01        OR2      t !      0      0   0    8    1    1    0  ~PIN003
   -     10    B    01       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:33|ram01:23|eti:28|q (|ram2:118|ram1:33|ram01:23|eti:28|:34)
   -      2    B    01        OR2      t !      0      0   0    8    1    1    0  ~PIN002
   -      7    B    01       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:33|ram01:23|eti:29|q (|ram2:118|ram1:33|ram01:23|eti:29|:34)
   -      3    B    01        OR2      t !      0      0   0    8    1    1    0  ~PIN001
   -      6    B    01       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:33|ram01:22|eti:28|q (|ram2:120|ram1:33|ram01:22|eti:28|:34)
   -      4    B    01        OR2      t !      0      0   0    8    1    1    0  ~PIN007
   -      5    B    01       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:33|ram01:22|eti:29|q (|ram2:120|ram1:33|ram01:22|eti:29|:34)
   -      9    B    01        OR2      t !      0      0   0    8    1    1    0  ~PIN006
   -      1    B    02       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:33|ram01:23|eti:28|q (|ram2:120|ram1:33|ram01:23|eti:28|:34)
   -      9    C    03        OR2      t !      0      0   0    8    1    1    0  ~PIN005


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt
ram3

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:       2/ 96(  2%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
B:      13/ 96( 13%)    4/16( 25%)      0/16(  0%)     0/16(  0%)
C:      10/ 96( 10%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
D:       1/ 96(  1%)    0/16(  0%)      1/16(  6%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:     11/48( 22%)     5/20( 25%)      3/20( 15%)       0/20(  0%)
02:      1/48(  2%)     0/20(  0%)      0/20(  0%)       0/20(  0%)
03:      0/48(  0%)     0/20(  0%)      0/20(  0%)       0/20(  0%)
04:      0/48(  0%)     0/20(  0%)      0/20(  0%)       0/20(  0%)
05:      0/48(  0%)     0/20(  0%)      0/20(  0%)       0/20(  0%)


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt
ram3

** EQUATIONS **

A12      : INPUT;
Clock    : INPUT;
DC1      : INPUT;
DC2      : INPUT;
DC3      : INPUT;
DC41     : INPUT;
DC42     : INPUT;
DC51     : INPUT;
DC60     : INPUT;
DC62     : INPUT;
DI       : INPUT;
RD       : INPUT;
WR       : INPUT;

-- Node name is '|ram2:118|ram1:33|ram01:22|eti:28|:34' = '|ram2:118|ram1:33|ram01:22|eti:28|q' 
-- Equation name is '_LC8_B1', type is buried 
_LC8_B1  = DFFE( DI $  GND,  _EQ001,  VCC,  VCC,  VCC);
  _EQ001 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC60 &  RD;

-- Node name is '|ram2:118|ram1:33|ram01:22|eti:29|:34' = '|ram2:118|ram1:33|ram01:22|eti:29|q' 
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = DFFE( DI $  GND,  _EQ002,  VCC,  VCC,  VCC);
  _EQ002 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC60 &  RD;

-- Node name is '|ram2:118|ram1:33|ram01:23|eti:28|:34' = '|ram2:118|ram1:33|ram01:23|eti:28|q' 
-- Equation name is '_LC10_B1', type is buried 
_LC10_B1 = DFFE( DI $  GND,  _EQ003,  VCC,  VCC,  VCC);
  _EQ003 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC62 &  RD;

-- Node name is '|ram2:118|ram1:33|ram01:23|eti:29|:34' = '|ram2:118|ram1:33|ram01:23|eti:29|q' 
-- Equation name is '_LC7_B1', type is buried 
_LC7_B1  = DFFE( DI $  GND,  _EQ004,  VCC,  VCC,  VCC);
  _EQ004 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC62 &  RD;

-- Node name is '|ram2:120|ram1:33|ram01:22|eti:28|:34' = '|ram2:120|ram1:33|ram01:22|eti:28|q' 
-- Equation name is '_LC6_B1', type is buried 
_LC6_B1  = DFFE( DI $  GND,  _EQ005,  VCC,  VCC,  VCC);
  _EQ005 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC60 &  RD;

-- Node name is '|ram2:120|ram1:33|ram01:22|eti:29|:34' = '|ram2:120|ram1:33|ram01:22|eti:29|q' 
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = DFFE( DI $  GND,  _EQ006,  VCC,  VCC,  VCC);
  _EQ006 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC60 &  RD;

-- Node name is '|ram2:120|ram1:33|ram01:23|eti:28|:34' = '|ram2:120|ram1:33|ram01:23|eti:28|q' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = DFFE( DI $  GND,  _EQ007,  VCC,  VCC,  VCC);
  _EQ007 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC62 &  RD;

-- Node name is '|ram2:118|ram1:33|ram01:23|eti:29|~56~1' = '~PIN001' 
-- Equation name is '~PIN001', location is LC3_B1, type is buried.
!~PIN001 = ~PIN001~NOT;
~PIN001~NOT = LCELL( _EQ008 $  GND);
  _EQ008 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC62 & !_LC7_B1 &  WR;

-- Node name is '|ram2:118|ram1:33|ram01:23|eti:29|~56~1' 
-- Equation name is '|ram2:118|ram1:33|ram01:23|eti:29|~56~1', type is output 
~PIN001  = !~PIN001;

-- Node name is '|ram2:118|ram1:33|ram01:23|eti:28|~56~2' = '~PIN002' 
-- Equation name is '~PIN002', location is LC2_B1, type is buried.
!~PIN002 = ~PIN002~NOT;
~PIN002~NOT = LCELL( _EQ009 $  GND);
  _EQ009 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC62 & !_LC10_B1 & 
              WR;

-- Node name is '|ram2:118|ram1:33|ram01:23|eti:28|~56~2' 
-- Equation name is '|ram2:118|ram1:33|ram01:23|eti:28|~56~2', type is output 
~PIN002  = !~PIN002;

-- Node name is '|ram2:118|ram1:33|ram01:22|eti:29|~56~1' = '~PIN003' 
-- Equation name is '~PIN003', location is LC11_B1, type is buried.
!~PIN003 = ~PIN003~NOT;
~PIN003~NOT = LCELL( _EQ010 $  GND);
  _EQ010 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC60 & !_LC1_B1 &  WR;

-- Node name is '|ram2:118|ram1:33|ram01:22|eti:29|~56~1' 
-- Equation name is '|ram2:118|ram1:33|ram01:22|eti:29|~56~1', type is output 
~PIN003  = !~PIN003;

-- Node name is '|ram2:118|ram1:33|ram01:22|eti:28|~56~2' 
-- Equation name is '|ram2:118|ram1:33|ram01:22|eti:28|~56~2', type is output 
~PIN004  = !~PIN004;

-- Node name is '|ram2:118|ram1:33|ram01:22|eti:28|~56~2' = '~PIN004' 
-- Equation name is '~PIN004', location is LC13_B1, type is buried.
!~PIN004 = ~PIN004~NOT;
~PIN004~NOT = LCELL( _EQ011 $  GND);
  _EQ011 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC60 & !_LC8_B1 &  WR;

-- Node name is '|ram2:120|ram1:33|ram01:23|eti:28|~56~2' = '~PIN005' 
-- Equation name is '~PIN005', location is LC9_C3, type is buried.
!~PIN005 = ~PIN005~NOT;
~PIN005~NOT = LCELL( _EQ012 $  GND);
  _EQ012 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC62 & !_LC1_B2 &  WR;

-- Node name is '|ram2:120|ram1:33|ram01:23|eti:28|~56~2' 
-- Equation name is '|ram2:120|ram1:33|ram01:23|eti:28|~56~2', type is output 
~PIN005  = !~PIN005;

-- Node name is '|ram2:120|ram1:33|ram01:22|eti:29|~56~1' 
-- Equation name is '|ram2:120|ram1:33|ram01:22|eti:29|~56~1', type is output 
~PIN006  = !~PIN006;

-- Node name is '|ram2:120|ram1:33|ram01:22|eti:29|~56~1' = '~PIN006' 
-- Equation name is '~PIN006', location is LC9_B1, type is buried.
!~PIN006 = ~PIN006~NOT;
~PIN006~NOT = LCELL( _EQ013 $  GND);
  _EQ013 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC60 & !_LC5_B1 &  WR;

-- Node name is '|ram2:120|ram1:33|ram01:22|eti:28|~56~2' 
-- Equation name is '|ram2:120|ram1:33|ram01:22|eti:28|~56~2', type is output 
~PIN007  = !~PIN007;

-- Node name is '|ram2:120|ram1:33|ram01:22|eti:28|~56~2' = '~PIN007' 
-- Equation name is '~PIN007', location is LC4_B1, type is buried.
!~PIN007 = ~PIN007~NOT;
~PIN007~NOT = LCELL( _EQ014 $  GND);
  _EQ014 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC60 & !_LC6_B1 &  WR;



Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt
ram31

***** Logic for device 'ram31' compiled without errors.




Device: EPM9320LC84-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = 0
    MultiVolt I/O                              = OFF

                          R              R        R  R  R  R     R  R  R  R  
                          E              E        E  E  E  E     E  E  E  E  
                          S              S        S  S  S  S     S  S  S  S  
                          E              E        E  E  E  E  V  E  E  E  E  
                 D  D  D  R     D  D  D  R        R  R  R  R  C  R  R  R  R  
              D  C  C  C  V  G  C  C  C  V        V  V  V  V  C  V  V  V  V  
              C  5  6  6  E  N  4  4  6  E  R  W  E  E  E  E  I  E  E  E  E  
              1  1  3  0  D  D  3  2  2  D  D  R  D  D  D  D  O  D  D  D  D  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
     DC2 | 12                                                              74 | RESERVED 
     A12 | 13                                                              73 | RESERVED 
  VCCINT | 14                                                              72 | DI 
   VCCIO | 15                                                              71 | VCCINT 
 ~PIN006 | 16                                                              70 | GND 
RESERVED | 17                                                              69 | ~PIN005 
     GND | 18                                                              68 | ~PIN007 
RESERVED | 19                                                              67 | GND 
RESERVED | 20                                                              66 | RESERVED 
  VCCINT | 21                                                              65 | RESERVED 
 ~PIN003 | 22                        EPM9320LC84-15                        64 | VCCINT 
 ~PIN002 | 23                                                              63 | ~PIN004 
     GND | 24                                                              62 | ~PIN001 
     GND | 25                                                              61 | GND 
RESERVED | 26                                                              60 | VCCIO 
RESERVED | 27                                                              59 | RESERVED 
  VCCINT | 28                                                              58 | RESERVED 
    N.C. | 29                                                              57 | VCCINT 
RESERVED | 30                                                              56 | ^VPP 
     DC3 | 31                                                              55 | GND 
   Clock | 32                                                              54 | RESERVED 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              D  D  R  D  V  D  D  D  R  G  G  R  R  R  R  G  R  R  B  R  R  
              C  C  E  C  C  C  C  C  E  N  N  E  E  E  E  N  E  E  I  E  E  
              6  5  S  5  C  5  4  4  S  D  D  S  S  S  S  D  S  S     S  S  
              1  2  E  3  I  0  0  1  E        E  E  E  E     E  E     E  E  
                    R     O           R        R  R  R  R     R  R     R  R  
                    V                 V        V  V  V  V     V  V     V  V  
                    E                 E        E  E  E  E     E  E     E  E  
                    D                 D        D  D  D  D     D  D     D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt
ram31

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
A1      16/16(100%)   1/16(  6%)   7/16( 43%)    0/2    0/2      14/33( 42%)    0/16(  0%)  
A2      14/16( 87%)   0/16(  0%)   7/16( 43%)    0/2    0/2      13/33( 39%)    0/16(  0%)  
A3      16/16(100%)   0/16(  0%)   8/16( 50%)    0/2    0/2      14/33( 42%)    0/16(  0%)  
A4      16/16(100%)   0/16(  0%)   8/16( 50%)    0/2    0/2      14/33( 42%)    0/16(  0%)  
A5       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2      33/33(100%)    1/16(  6%)  
B1      12/16( 75%)   0/16(  0%)   6/16( 37%)    0/2    0/2      13/33( 39%)    0/16(  0%)  
B2      16/16(100%)   0/16(  0%)   8/16( 50%)    0/2    0/2      14/33( 42%)    0/16(  0%)  
B3      14/16( 87%)   0/16(  0%)   7/16( 43%)    0/2    0/2      13/33( 39%)    0/16(  0%)  
B4      16/16(100%)   3/16( 18%)   5/16( 31%)    0/2    0/2      20/33( 60%)    0/16(  0%)  
B5       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2      32/33( 96%)    0/16(  0%)  
C1      16/16(100%)   0/16(  0%)   8/16( 50%)    0/2    0/2      14/33( 42%)    0/16(  0%)  
C2      16/16(100%)   1/16(  6%)   7/16( 43%)    0/2    0/2      13/33( 39%)    0/16(  0%)  
C3       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2      33/33(100%)    1/16(  6%)  
C4      14/16( 87%)   0/16(  0%)   7/16( 43%)    0/2    0/2      13/33( 39%)    0/16(  0%)  
C5      16/16(100%)   0/16(  0%)   8/16( 50%)    0/2    0/2      14/33( 42%)    0/16(  0%)  
D1       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2      33/33(100%)    1/16(  6%)  
D2      14/16( 87%)   2/16( 12%)   5/16( 31%)    0/2    0/2      15/33( 45%)    0/16(  0%)  
D3      16/16(100%)   0/16(  0%)   8/16( 50%)    0/2    0/2      14/33( 42%)    0/16(  0%)  
D4      16/16(100%)   0/16(  0%)   8/16( 50%)    0/2    0/2      14/33( 42%)    0/16(  0%)  
D5      16/16(100%)   0/16(  0%)   8/16( 50%)    0/2    0/2      14/33( 42%)    0/16(  0%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            24/56     ( 42%)
Total logic cells used:                        248/320    ( 77%)
Total shareable expanders used:                  3/320    (  1%)
Total Turbo logic cells used:                  248/320    ( 77%)
Total shareable expanders not available (n/a):   0/320    (  0%)
Average fan-in:                                  9.86
Total fan-in:                                  2447

Total input pins required:                      27
Total input I/O cell registers required:         0
Total output pins required:                      1
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                    248
Total flipflops required:                      121
Total product terms required:                  375
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           3
Total packed registers required:                 0

Synthesized logic cells:                         4/ 320   (  1%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:     16  14  16  16   1     63
 B:     12  16  14  16   1     59
 C:     16  16   1  14  16     63
 D:      1  14  16  16  16     63

Total:  45  60  47  62  34    248



Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt
ram31

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  13      -    -    --      INPUT               0      0   0    0    0    0  242  A12
  32      -    -    01      INPUT               0      0   0    0    0    0  121  Clock
  11      -    -    01      INPUT               0      0   0    0    0    0  243  DC1
  12      -    -    01      INPUT               0      0   0    0    0    0  243  DC2
  31      -    -    01      INPUT               0      0   0    0    0    0  243  DC3
  39      -    -    02      INPUT               0      0   0    0    0    0   65  DC40
  40      -    -    03      INPUT               0      0   0    0    0    0   59  DC41
   4      -    -    02      INPUT               0      0   0    0    0    0   57  DC42
   5      -    -    02      INPUT               0      0   0    0    0    0   65  DC43
  38      -    -    02      INPUT               0      0   0    0    0    0   65  DC50
  10      -    -    01      INPUT               0      0   0    0    0    0   51  DC51
  34      -    -    01      INPUT               0      0   0    0    0    0   65  DC52
  36      -    -    02      INPUT               0      0   0    0    0    0   65  DC53
   8      -    -    02      INPUT               0      0   0    0    0    0   57  DC60
  33      -    -    01      INPUT               0      0   0    0    0    0   65  DC61
   3      -    -    03      INPUT               0      0   0    0    0    0   59  DC62
   9      -    -    01      INPUT               0      0   0    0    0    0   65  DC63
  72      -    -    --      INPUT               0      0   0    0    0    0  121  DI
  62      -    B    --      INPUT    s          0      0   0    0    0    0    1  ~PIN001
  23      -    B    --      INPUT    s          0      0   0    0    0    0    1  ~PIN002
  22      -    B    --      INPUT    s          0      0   0    0    0    0    1  ~PIN003
  63      -    B    --      INPUT    s          0      0   0    0    0    0    1  ~PIN004
  69      -    D    --      INPUT    s          0      0   0    0    0    0    1  ~PIN005
  16      -    D    --      INPUT    s          0      0   0    0    0    0    1  ~PIN006
  68      -    D    --      INPUT    s          0      0   0    0    0    0    1  ~PIN007
   1      -    -    --      INPUT               0      0   0    0    0    0  121  RD
  84      -    -    --      INPUT               0      0   0    0    0    0  122  WR


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt
ram31

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  51      -    -    05        TRI               0      0   0    0    1    0    0  BI


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt
ram31

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -     16    B    04       SOFT    s t        0      0   0    0    1    0    0  BI~1
   -     12    C    05       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:32|ram01:22|eti:28|q (|ram2:117|ram1:32|ram01:22|eti:28|:34)
   -      7    C    05        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:32|ram01:22|eti:28|~56~2
   -      4    B    04       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:32|ram01:22|eti:29|q (|ram2:117|ram1:32|ram01:22|eti:29|:34)
   -     14    B    04        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:32|ram01:22|eti:29|~56~1
   -      1    C    02       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:32|ram01:23|eti:28|q (|ram2:117|ram1:32|ram01:23|eti:28|:34)
   -     15    C    02        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:32|ram01:23|eti:28|~56~2
   -      7    C    02       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:32|ram01:23|eti:29|q (|ram2:117|ram1:32|ram01:23|eti:29|:34)
   -     12    C    02        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:32|ram01:23|eti:29|~56~1
   -      2    C    02       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:32|ram01:24|eti:28|q (|ram2:117|ram1:32|ram01:24|eti:28|:34)
   -      4    C    02        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:32|ram01:24|eti:28|~56~2
   -      3    C    02       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:32|ram01:24|eti:29|q (|ram2:117|ram1:32|ram01:24|eti:29|:34)
   -     10    C    02        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:32|ram01:24|eti:29|~56~1
   -     13    C    05       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:32|ram01:25|eti:28|q (|ram2:117|ram1:32|ram01:25|eti:28|:34)
   -      4    C    05        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:32|ram01:25|eti:28|~56~2
   -      9    C    05       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:32|ram01:25|eti:29|q (|ram2:117|ram1:32|ram01:25|eti:29|:34)
   -      1    C    05        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:32|ram01:25|eti:29|~56~1
   -      8    C    05       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:33|ram01:22|eti:28|q (|ram2:117|ram1:33|ram01:22|eti:28|:34)
   -      2    C    05        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:33|ram01:22|eti:28|~56~2
   -      3    C    01       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:33|ram01:22|eti:29|q (|ram2:117|ram1:33|ram01:22|eti:29|:34)
   -     13    C    01        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:33|ram01:22|eti:29|~56~1
   -      8    C    04       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:33|ram01:23|eti:28|q (|ram2:117|ram1:33|ram01:23|eti:28|:34)
   -      2    C    04        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:33|ram01:23|eti:28|~56~2
   -      9    C    04       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:33|ram01:23|eti:29|q (|ram2:117|ram1:33|ram01:23|eti:29|:34)
   -      7    C    04        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:33|ram01:23|eti:29|~56~1
   -      2    C    01       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:33|ram01:24|eti:28|q (|ram2:117|ram1:33|ram01:24|eti:28|:34)
   -     16    C    01        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:33|ram01:24|eti:28|~56~2
   -      1    C    01       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:33|ram01:24|eti:29|q (|ram2:117|ram1:33|ram01:24|eti:29|:34)
   -     14    C    01        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:33|ram01:24|eti:29|~56~1
   -     10    C    05       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:33|ram01:25|eti:28|q (|ram2:117|ram1:33|ram01:25|eti:28|:34)
   -     11    C    05        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:33|ram01:25|eti:28|~56~2
   -      1    C    04       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:33|ram01:25|eti:29|q (|ram2:117|ram1:33|ram01:25|eti:29|:34)
   -      3    C    04        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:33|ram01:25|eti:29|~56~1
   -      4    A    01       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:34|ram01:22|eti:28|q (|ram2:117|ram1:34|ram01:22|eti:28|:34)
   -      1    A    01        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:34|ram01:22|eti:28|~56~2
   -      7    A    01       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:34|ram01:22|eti:29|q (|ram2:117|ram1:34|ram01:22|eti:29|:34)
   -      3    A    01        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:34|ram01:22|eti:29|~56~1
   -     12    C    04       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:34|ram01:23|eti:28|q (|ram2:117|ram1:34|ram01:23|eti:28|:34)
   -      5    C    04        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:34|ram01:23|eti:28|~56~2
   -     10    C    04       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:34|ram01:23|eti:29|q (|ram2:117|ram1:34|ram01:23|eti:29|:34)
   -     11    C    04        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:34|ram01:23|eti:29|~56~1
   -     10    C    01       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:34|ram01:24|eti:28|q (|ram2:117|ram1:34|ram01:24|eti:28|:34)
   -     12    C    01        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:34|ram01:24|eti:28|~56~2
   -      9    C    01       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:34|ram01:24|eti:29|q (|ram2:117|ram1:34|ram01:24|eti:29|:34)
   -     15    C    01        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:34|ram01:24|eti:29|~56~1
   -     13    C    04       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:34|ram01:25|eti:28|q (|ram2:117|ram1:34|ram01:25|eti:28|:34)
   -      4    C    04        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:34|ram01:25|eti:28|~56~2
   -     14    C    04       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:34|ram01:25|eti:29|q (|ram2:117|ram1:34|ram01:25|eti:29|:34)
   -      6    C    04        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:34|ram01:25|eti:29|~56~1
   -     16    C    05       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:35|ram01:22|eti:28|q (|ram2:117|ram1:35|ram01:22|eti:28|:34)
   -      6    C    05        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:35|ram01:22|eti:28|~56~2
   -     15    C    05       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:35|ram01:22|eti:29|q (|ram2:117|ram1:35|ram01:22|eti:29|:34)
   -      5    C    05        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:35|ram01:22|eti:29|~56~1
   -     16    C    02       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:35|ram01:23|eti:28|q (|ram2:117|ram1:35|ram01:23|eti:28|:34)
   -      5    C    02        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:35|ram01:23|eti:28|~56~2
   -     13    C    02       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:35|ram01:23|eti:29|q (|ram2:117|ram1:35|ram01:23|eti:29|:34)
   -     14    C    02        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:35|ram01:23|eti:29|~56~1
   -      9    C    02       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:35|ram01:24|eti:28|q (|ram2:117|ram1:35|ram01:24|eti:28|:34)
   -      6    C    02        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:35|ram01:24|eti:28|~56~2
   -      8    C    02       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:35|ram01:24|eti:29|q (|ram2:117|ram1:35|ram01:24|eti:29|:34)
   -     11    C    02        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:35|ram01:24|eti:29|~56~1
   -     14    C    05       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:35|ram01:25|eti:28|q (|ram2:117|ram1:35|ram01:25|eti:28|:34)
   -      3    C    05        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:35|ram01:25|eti:28|~56~2
   -     10    B    04       DFFE      t        0      0   0   10    0    0    1  |ram2:117|ram1:35|ram01:25|eti:29|q (|ram2:117|ram1:35|ram01:25|eti:29|:34)
   -      1    B    04        OR2      t !      0      0   0    8    1    0    1  |ram2:117|ram1:35|ram01:25|eti:29|~56~1
   -      9    B    04       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:32|ram01:22|eti:28|q (|ram2:118|ram1:32|ram01:22|eti:28|:34)
   -      3    B    04        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:32|ram01:22|eti:28|~56~2
   -      8    B    02       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:32|ram01:22|eti:29|q (|ram2:118|ram1:32|ram01:22|eti:29|:34)
   -      1    B    02        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:32|ram01:22|eti:29|~56~1
   -     15    B    04       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:32|ram01:23|eti:28|q (|ram2:118|ram1:32|ram01:23|eti:28|:34)
   -     11    B    04        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:32|ram01:23|eti:28|~56~2
   -     15    B    02       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:32|ram01:23|eti:29|q (|ram2:118|ram1:32|ram01:23|eti:29|:34)
   -     13    B    02        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:32|ram01:23|eti:29|~56~1
   -     13    B    04       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:32|ram01:24|eti:28|q (|ram2:118|ram1:32|ram01:24|eti:28|:34)
   -      2    B    04        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:32|ram01:24|eti:28|~56~2
   -      8    B    01       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:32|ram01:24|eti:29|q (|ram2:118|ram1:32|ram01:24|eti:29|:34)
   -     14    B    01        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:32|ram01:24|eti:29|~56~1
   -      7    B    01       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:32|ram01:25|eti:28|q (|ram2:118|ram1:32|ram01:25|eti:28|:34)
   -     11    B    01        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:32|ram01:25|eti:28|~56~2
   -      4    B    01       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:32|ram01:25|eti:29|q (|ram2:118|ram1:32|ram01:25|eti:29|:34)
   -     12    B    01        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:32|ram01:25|eti:29|~56~1
   -     14    B    03       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:33|ram01:24|eti:28|q (|ram2:118|ram1:33|ram01:24|eti:28|:34)
   -      4    B    03        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:33|ram01:24|eti:28|~56~2
   -     13    B    03       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:33|ram01:24|eti:29|q (|ram2:118|ram1:33|ram01:24|eti:29|:34)
   -     12    B    03        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:33|ram01:24|eti:29|~56~1
   -     11    B    03       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:33|ram01:25|eti:28|q (|ram2:118|ram1:33|ram01:25|eti:28|:34)
   -      3    B    03        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:33|ram01:25|eti:28|~56~2
   -      9    B    03       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:33|ram01:25|eti:29|q (|ram2:118|ram1:33|ram01:25|eti:29|:34)
   -      1    B    03        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:33|ram01:25|eti:29|~56~1
   -      8    C    01       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:34|ram01:22|eti:28|q (|ram2:118|ram1:34|ram01:22|eti:28|:34)
   -      5    C    01        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:34|ram01:22|eti:28|~56~2
   -      7    C    01       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:34|ram01:22|eti:29|q (|ram2:118|ram1:34|ram01:22|eti:29|:34)
   -      6    C    01        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:34|ram01:22|eti:29|~56~1
   -     10    B    02       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:34|ram01:23|eti:28|q (|ram2:118|ram1:34|ram01:23|eti:28|:34)
   -      4    B    02        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:34|ram01:23|eti:28|~56~2
   -      9    B    02       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:34|ram01:23|eti:29|q (|ram2:118|ram1:34|ram01:23|eti:29|:34)
   -      5    B    02        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:34|ram01:23|eti:29|~56~1
   -      4    C    01       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:34|ram01:24|eti:28|q (|ram2:118|ram1:34|ram01:24|eti:28|:34)
   -     11    C    01        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:34|ram01:24|eti:28|~56~2
   -      8    B    03       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:34|ram01:24|eti:29|q (|ram2:118|ram1:34|ram01:24|eti:29|:34)
   -     10    B    03        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:34|ram01:24|eti:29|~56~1
   -      7    B    03       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:34|ram01:25|eti:28|q (|ram2:118|ram1:34|ram01:25|eti:28|:34)
   -      6    B    03        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:34|ram01:25|eti:28|~56~2
   -      2    B    03       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:34|ram01:25|eti:29|q (|ram2:118|ram1:34|ram01:25|eti:29|:34)
   -      5    B    03        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:34|ram01:25|eti:29|~56~1
   -      2    B    02       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:35|ram01:22|eti:28|q (|ram2:118|ram1:35|ram01:22|eti:28|:34)
   -     12    B    02        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:35|ram01:22|eti:28|~56~2
   -      7    B    02       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:35|ram01:22|eti:29|q (|ram2:118|ram1:35|ram01:22|eti:29|:34)
   -     11    B    02        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:35|ram01:22|eti:29|~56~1
   -      3    B    02       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:35|ram01:23|eti:28|q (|ram2:118|ram1:35|ram01:23|eti:28|:34)
   -      6    B    02        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:35|ram01:23|eti:28|~56~2
   -     16    B    02       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:35|ram01:23|eti:29|q (|ram2:118|ram1:35|ram01:23|eti:29|:34)
   -     14    B    02        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:35|ram01:23|eti:29|~56~1
   -      1    B    01       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:35|ram01:24|eti:28|q (|ram2:118|ram1:35|ram01:24|eti:28|:34)
   -      6    B    01        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:35|ram01:24|eti:28|~56~2
   -     12    B    04       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:35|ram01:24|eti:29|q (|ram2:118|ram1:35|ram01:24|eti:29|:34)
   -      5    B    04        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:35|ram01:24|eti:29|~56~1
   -      3    B    01       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:35|ram01:25|eti:28|q (|ram2:118|ram1:35|ram01:25|eti:28|:34)
   -     13    B    01        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:35|ram01:25|eti:28|~56~2
   -      2    B    01       DFFE      t        0      0   0   10    0    0    1  |ram2:118|ram1:35|ram01:25|eti:29|q (|ram2:118|ram1:35|ram01:25|eti:29|:34)
   -      5    B    01        OR2      t !      0      0   0    8    1    0    1  |ram2:118|ram1:35|ram01:25|eti:29|~56~1
   -      3    A    04       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:32|ram01:22|eti:28|q (|ram2:119|ram1:32|ram01:22|eti:28|:34)
   -      2    A    04        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:32|ram01:22|eti:28|~56~2
   -      8    A    04       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:32|ram01:22|eti:29|q (|ram2:119|ram1:32|ram01:22|eti:29|:34)
   -      5    A    04        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:32|ram01:22|eti:29|~56~1
   -     11    A    04       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:32|ram01:23|eti:28|q (|ram2:119|ram1:32|ram01:23|eti:28|:34)
   -     10    A    04        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:32|ram01:23|eti:28|~56~2
   -      9    D    02       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:32|ram01:23|eti:29|q (|ram2:119|ram1:32|ram01:23|eti:29|:34)
   -      5    D    02        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:32|ram01:23|eti:29|~56~1
   -      1    A    02       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:32|ram01:24|eti:28|q (|ram2:119|ram1:32|ram01:24|eti:28|:34)
   -      8    A    02        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:32|ram01:24|eti:28|~56~2
   -      2    A    02       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:32|ram01:24|eti:29|q (|ram2:119|ram1:32|ram01:24|eti:29|:34)
   -     14    A    02        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:32|ram01:24|eti:29|~56~1
   -      3    A    02       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:32|ram01:25|eti:28|q (|ram2:119|ram1:32|ram01:25|eti:28|:34)
   -     16    A    02        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:32|ram01:25|eti:28|~56~2
   -      5    A    02       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:32|ram01:25|eti:29|q (|ram2:119|ram1:32|ram01:25|eti:29|:34)
   -      4    A    02        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:32|ram01:25|eti:29|~56~1
   -      2    A    03       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:33|ram01:22|eti:28|q (|ram2:119|ram1:33|ram01:22|eti:28|:34)
   -      1    A    03        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:33|ram01:22|eti:28|~56~2
   -     10    D    02       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:33|ram01:22|eti:29|q (|ram2:119|ram1:33|ram01:22|eti:29|:34)
   -      7    D    02        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:33|ram01:22|eti:29|~56~1
   -     13    A    03       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:33|ram01:23|eti:28|q (|ram2:119|ram1:33|ram01:23|eti:28|:34)
   -      5    A    03        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:33|ram01:23|eti:28|~56~2
   -     14    A    03       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:33|ram01:23|eti:29|q (|ram2:119|ram1:33|ram01:23|eti:29|:34)
   -      4    A    03        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:33|ram01:23|eti:29|~56~1
   -     15    A    03       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:33|ram01:24|eti:28|q (|ram2:119|ram1:33|ram01:24|eti:28|:34)
   -     12    A    03        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:33|ram01:24|eti:28|~56~2
   -      7    A    02       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:33|ram01:24|eti:29|q (|ram2:119|ram1:33|ram01:24|eti:29|:34)
   -     12    A    02        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:33|ram01:24|eti:29|~56~1
   -      9    A    02       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:33|ram01:25|eti:28|q (|ram2:119|ram1:33|ram01:25|eti:28|:34)
   -     11    A    02        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:33|ram01:25|eti:28|~56~2
   -     10    A    02       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:33|ram01:25|eti:29|q (|ram2:119|ram1:33|ram01:25|eti:29|:34)
   -      6    A    02        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:33|ram01:25|eti:29|~56~1
   -     13    D    02       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:34|ram01:22|eti:28|q (|ram2:119|ram1:34|ram01:22|eti:28|:34)
   -     11    D    02        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:34|ram01:22|eti:28|~56~2
   -     15    A    04       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:34|ram01:22|eti:29|q (|ram2:119|ram1:34|ram01:22|eti:29|:34)
   -      1    A    04        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:34|ram01:22|eti:29|~56~1
   -     16    A    04       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:34|ram01:23|eti:28|q (|ram2:119|ram1:34|ram01:23|eti:28|:34)
   -      9    A    04        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:34|ram01:23|eti:28|~56~2
   -     14    A    04       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:34|ram01:23|eti:29|q (|ram2:119|ram1:34|ram01:23|eti:29|:34)
   -      4    A    04        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:34|ram01:23|eti:29|~56~1
   -     13    A    04       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:34|ram01:24|eti:28|q (|ram2:119|ram1:34|ram01:24|eti:28|:34)
   -      6    A    04        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:34|ram01:24|eti:28|~56~2
   -     12    A    04       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:34|ram01:24|eti:29|q (|ram2:119|ram1:34|ram01:24|eti:29|:34)
   -      7    A    04        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:34|ram01:24|eti:29|~56~1
   -      8    A    01       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:34|ram01:25|eti:28|q (|ram2:119|ram1:34|ram01:25|eti:28|:34)
   -     16    A    01        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:34|ram01:25|eti:28|~56~2
   -      9    A    01       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:34|ram01:25|eti:29|q (|ram2:119|ram1:34|ram01:25|eti:29|:34)
   -     12    A    01        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:34|ram01:25|eti:29|~56~1
   -     10    A    01       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:35|ram01:22|eti:28|q (|ram2:119|ram1:35|ram01:22|eti:28|:34)
   -     11    A    01        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:35|ram01:22|eti:28|~56~2
   -     13    A    01       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:35|ram01:22|eti:29|q (|ram2:119|ram1:35|ram01:22|eti:29|:34)
   -     14    A    01        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:35|ram01:22|eti:29|~56~1
   -      3    A    03       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:35|ram01:23|eti:28|q (|ram2:119|ram1:35|ram01:23|eti:28|:34)
   -      7    A    03        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:35|ram01:23|eti:28|~56~2
   -      8    A    03       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:35|ram01:23|eti:29|q (|ram2:119|ram1:35|ram01:23|eti:29|:34)
   -      6    A    03        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:35|ram01:23|eti:29|~56~1
   -      9    A    03       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:35|ram01:24|eti:28|q (|ram2:119|ram1:35|ram01:24|eti:28|:34)
   -     16    A    03        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:35|ram01:24|eti:28|~56~2
   -     11    A    03       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:35|ram01:24|eti:29|q (|ram2:119|ram1:35|ram01:24|eti:29|:34)
   -     10    A    03        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:35|ram01:24|eti:29|~56~1
   -     15    A    01       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:35|ram01:25|eti:28|q (|ram2:119|ram1:35|ram01:25|eti:28|:34)
   -      5    A    01        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:35|ram01:25|eti:28|~56~2
   -      6    A    01       DFFE      t        0      0   0   10    0    0    1  |ram2:119|ram1:35|ram01:25|eti:29|q (|ram2:119|ram1:35|ram01:25|eti:29|:34)
   -      2    A    01        OR2      t !      0      0   0    8    1    0    1  |ram2:119|ram1:35|ram01:25|eti:29|~56~1
   -      2    D    02       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:32|ram01:22|eti:28|q (|ram2:120|ram1:32|ram01:22|eti:28|:34)
   -     12    D    02        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:32|ram01:22|eti:28|~56~2
   -      3    D    02       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:32|ram01:22|eti:29|q (|ram2:120|ram1:32|ram01:22|eti:29|:34)
   -      8    D    02        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:32|ram01:22|eti:29|~56~1
   -     11    D    04       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:32|ram01:23|eti:28|q (|ram2:120|ram1:32|ram01:23|eti:28|:34)
   -     15    D    04        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:32|ram01:23|eti:28|~56~2
   -     13    D    04       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:32|ram01:23|eti:29|q (|ram2:120|ram1:32|ram01:23|eti:29|:34)
   -     12    D    04        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:32|ram01:23|eti:29|~56~1
   -      9    D    04       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:32|ram01:24|eti:28|q (|ram2:120|ram1:32|ram01:24|eti:28|:34)
   -     10    D    04        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:32|ram01:24|eti:28|~56~2
   -      6    B    04       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:32|ram01:24|eti:29|q (|ram2:120|ram1:32|ram01:24|eti:29|:34)
   -      7    B    04        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:32|ram01:24|eti:29|~56~1
   -      7    D    04       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:32|ram01:25|eti:28|q (|ram2:120|ram1:32|ram01:25|eti:28|:34)
   -      4    D    04        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:32|ram01:25|eti:28|~56~2
   -      8    D    04       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:32|ram01:25|eti:29|q (|ram2:120|ram1:32|ram01:25|eti:29|:34)
   -      3    D    04        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:32|ram01:25|eti:29|~56~1
   -      9    D    05       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:33|ram01:23|eti:29|q (|ram2:120|ram1:33|ram01:23|eti:29|:34)
   -     10    D    05        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:33|ram01:23|eti:29|~56~1
   -     12    D    05       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:33|ram01:24|eti:28|q (|ram2:120|ram1:33|ram01:24|eti:28|:34)
   -      8    D    05        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:33|ram01:24|eti:28|~56~2
   -     14    D    05       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:33|ram01:24|eti:29|q (|ram2:120|ram1:33|ram01:24|eti:29|:34)
   -      5    D    05        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:33|ram01:24|eti:29|~56~1
   -     15    D    03       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:33|ram01:25|eti:28|q (|ram2:120|ram1:33|ram01:25|eti:28|:34)
   -     13    D    03        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:33|ram01:25|eti:28|~56~2
   -     16    D    03       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:33|ram01:25|eti:29|q (|ram2:120|ram1:33|ram01:25|eti:29|:34)
   -      1    D    03        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:33|ram01:25|eti:29|~56~1
   -      6    D    02       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:34|ram01:22|eti:28|q (|ram2:120|ram1:34|ram01:22|eti:28|:34)
   -      8    B    04        XOR      t        0      0   0   16    0    0    1  |ram2:120|ram1:34|ram01:22|eti:28|~56~1~2~2~2~2
   -      4    D    01        OR2    s t        1      0   0    3   30    0    1  |ram2:120|ram1:34|ram01:22|eti:28|~56~1~2~2~2~3~3
   -      4    A    05        OR2    s t        1      0   0    0   33    0    1  |ram2:120|ram1:34|ram01:22|eti:28|~56~1~2~2~2~3~4
   -      2    C    03        OR2    s t        1      0   0    0   33    0    1  |ram2:120|ram1:34|ram01:22|eti:28|~56~1~2~2~2~3~5
   -      1    B    05        OR2      t        0      0   0    4   28    1    0  |ram2:120|ram1:34|ram01:22|eti:28|~56~1~2~2~2~3
   -      4    D    02        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:34|ram01:22|eti:28|~56~2
   -      1    D    02       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:34|ram01:22|eti:29|q (|ram2:120|ram1:34|ram01:22|eti:29|:34)
   -     14    D    02        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:34|ram01:22|eti:29|~56~1
   -      6    D    04       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:34|ram01:23|eti:28|q (|ram2:120|ram1:34|ram01:23|eti:28|:34)
   -      5    D    04        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:34|ram01:23|eti:28|~56~2
   -     14    D    04       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:34|ram01:23|eti:29|q (|ram2:120|ram1:34|ram01:23|eti:29|:34)
   -      2    D    04        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:34|ram01:23|eti:29|~56~1
   -     16    D    04       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:34|ram01:24|eti:28|q (|ram2:120|ram1:34|ram01:24|eti:28|:34)
   -      1    D    04        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:34|ram01:24|eti:28|~56~2
   -     14    D    03       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:34|ram01:24|eti:29|q (|ram2:120|ram1:34|ram01:24|eti:29|:34)
   -      3    D    03        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:34|ram01:24|eti:29|~56~1
   -     12    D    03       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:34|ram01:25|eti:28|q (|ram2:120|ram1:34|ram01:25|eti:28|:34)
   -      4    D    03        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:34|ram01:25|eti:28|~56~2
   -     11    D    03       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:34|ram01:25|eti:29|q (|ram2:120|ram1:34|ram01:25|eti:29|:34)
   -      9    D    03        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:34|ram01:25|eti:29|~56~1
   -     11    D    05       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:35|ram01:22|eti:28|q (|ram2:120|ram1:35|ram01:22|eti:28|:34)
   -      7    D    05        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:35|ram01:22|eti:28|~56~2
   -     16    D    05       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:35|ram01:22|eti:29|q (|ram2:120|ram1:35|ram01:22|eti:29|:34)
   -      6    D    05        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:35|ram01:22|eti:29|~56~1
   -     15    D    05       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:35|ram01:23|eti:28|q (|ram2:120|ram1:35|ram01:23|eti:28|:34)
   -      4    D    05        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:35|ram01:23|eti:28|~56~2
   -     13    D    05       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:35|ram01:23|eti:29|q (|ram2:120|ram1:35|ram01:23|eti:29|:34)
   -      2    D    05        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:35|ram01:23|eti:29|~56~1
   -      2    D    03       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:35|ram01:24|eti:28|q (|ram2:120|ram1:35|ram01:24|eti:28|:34)
   -      8    D    03        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:35|ram01:24|eti:28|~56~2
   -      3    D    05       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:35|ram01:24|eti:29|q (|ram2:120|ram1:35|ram01:24|eti:29|:34)
   -      1    D    05        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:35|ram01:24|eti:29|~56~1
   -      7    D    03       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:35|ram01:25|eti:28|q (|ram2:120|ram1:35|ram01:25|eti:28|:34)
   -      6    D    03        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:35|ram01:25|eti:28|~56~2
   -     10    D    03       DFFE      t        0      0   0   10    0    0    1  |ram2:120|ram1:35|ram01:25|eti:29|q (|ram2:120|ram1:35|ram01:25|eti:29|:34)
   -      5    D    03        OR2      t !      0      0   0    8    1    0    1  |ram2:120|ram1:35|ram01:25|eti:29|~56~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt
ram31

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:      51/ 96( 53%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
B:      53/ 96( 55%)    4/16( 25%)      0/16(  0%)     0/16(  0%)
C:      51/ 96( 53%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
D:      51/ 96( 53%)    3/16( 18%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:     10/48( 20%)     8/20( 40%)      0/20(  0%)       0/20(  0%)
02:      9/48( 18%)     6/20( 30%)      0/20(  0%)       0/20(  0%)
03:      4/48(  8%)     2/20( 10%)      0/20(  0%)       0/20(  0%)
04:      3/48(  6%)     0/20(  0%)      0/20(  0%)       0/20(  0%)
05:      2/48(  4%)     0/20(  0%)      1/20(  5%)       0/20(  0%)


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt
ram31

** EQUATIONS **

A12      : INPUT;
Clock    : INPUT;
DC1      : INPUT;
DC2      : INPUT;
DC3      : INPUT;
DC40     : INPUT;
DC41     : INPUT;
DC42     : INPUT;
DC43     : INPUT;
DC50     : INPUT;
DC51     : INPUT;
DC52     : INPUT;
DC53     : INPUT;
DC60     : INPUT;
DC61     : INPUT;
DC62     : INPUT;
DC63     : INPUT;
DI       : INPUT;
RD       : INPUT;
WR       : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;

-- Node name is 'BI' 
-- Equation name is 'BI', type is output 
BI       = TRI(_LC1_B5, !_LC16_B4);

-- Node name is 'BI~1' 
-- Equation name is 'BI~1', location is LC16_B4, type is buried.
-- synthesized logic cell 
_LC16_B4 = LCELL(!_LC8_B4 $  GND);

-- Node name is '|ram2:117|ram1:32|ram01:22|eti:28|:34' = '|ram2:117|ram1:32|ram01:22|eti:28|q' 
-- Equation name is '_LC12_C5', type is buried 
_LC12_C5 = DFFE( DI $  GND,  _EQ001,  VCC,  VCC,  VCC);
  _EQ001 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC60 &  RD;

-- Node name is '|ram2:117|ram1:32|ram01:22|eti:28|~56~2' 
-- Equation name is '_LC7_C5', type is buried 
!_LC7_C5 = _LC7_C5~NOT;
_LC7_C5~NOT = LCELL( _EQ002 $  GND);
  _EQ002 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC60 & !_LC12_C5 & 
              WR;

-- Node name is '|ram2:117|ram1:32|ram01:22|eti:29|:34' = '|ram2:117|ram1:32|ram01:22|eti:29|q' 
-- Equation name is '_LC4_B4', type is buried 
_LC4_B4  = DFFE( DI $  GND,  _EQ003,  VCC,  VCC,  VCC);
  _EQ003 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC60 &  RD;

-- Node name is '|ram2:117|ram1:32|ram01:22|eti:29|~56~1' 
-- Equation name is '_LC14_B4', type is buried 
!_LC14_B4 = _LC14_B4~NOT;
_LC14_B4~NOT = LCELL( _EQ004 $  GND);
  _EQ004 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC60 & !_LC4_B4 &  WR;

-- Node name is '|ram2:117|ram1:32|ram01:23|eti:28|:34' = '|ram2:117|ram1:32|ram01:23|eti:28|q' 
-- Equation name is '_LC1_C2', type is buried 
_LC1_C2  = DFFE( DI $  GND,  _EQ005,  VCC,  VCC,  VCC);
  _EQ005 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC62 &  RD;

-- Node name is '|ram2:117|ram1:32|ram01:23|eti:28|~56~2' 
-- Equation name is '_LC15_C2', type is buried 
!_LC15_C2 = _LC15_C2~NOT;
_LC15_C2~NOT = LCELL( _EQ006 $  GND);
  _EQ006 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC62 & !_LC1_C2 &  WR;

-- Node name is '|ram2:117|ram1:32|ram01:23|eti:29|:34' = '|ram2:117|ram1:32|ram01:23|eti:29|q' 
-- Equation name is '_LC7_C2', type is buried 
_LC7_C2  = DFFE( DI $  GND,  _EQ007,  VCC,  VCC,  VCC);
  _EQ007 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC62 &  RD;

-- Node name is '|ram2:117|ram1:32|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC12_C2', type is buried 
!_LC12_C2 = _LC12_C2~NOT;
_LC12_C2~NOT = LCELL( _EQ008 $  GND);
  _EQ008 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC62 & !_LC7_C2 &  WR;

-- Node name is '|ram2:117|ram1:32|ram01:24|eti:28|:34' = '|ram2:117|ram1:32|ram01:24|eti:28|q' 
-- Equation name is '_LC2_C2', type is buried 
_LC2_C2  = DFFE( DI $  GND,  _EQ009,  VCC,  VCC,  VCC);
  _EQ009 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC61 &  RD;

-- Node name is '|ram2:117|ram1:32|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC4_C2', type is buried 
!_LC4_C2 = _LC4_C2~NOT;
_LC4_C2~NOT = LCELL( _EQ010 $  GND);
  _EQ010 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC61 & !_LC2_C2 &  WR;

-- Node name is '|ram2:117|ram1:32|ram01:24|eti:29|:34' = '|ram2:117|ram1:32|ram01:24|eti:29|q' 
-- Equation name is '_LC3_C2', type is buried 
_LC3_C2  = DFFE( DI $  GND,  _EQ011,  VCC,  VCC,  VCC);
  _EQ011 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC61 &  RD;

-- Node name is '|ram2:117|ram1:32|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC10_C2', type is buried 
!_LC10_C2 = _LC10_C2~NOT;
_LC10_C2~NOT = LCELL( _EQ012 $  GND);
  _EQ012 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC61 & !_LC3_C2 &  WR;

-- Node name is '|ram2:117|ram1:32|ram01:25|eti:28|:34' = '|ram2:117|ram1:32|ram01:25|eti:28|q' 
-- Equation name is '_LC13_C5', type is buried 
_LC13_C5 = DFFE( DI $  GND,  _EQ013,  VCC,  VCC,  VCC);
  _EQ013 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC63 &  RD;

-- Node name is '|ram2:117|ram1:32|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC4_C5', type is buried 
!_LC4_C5 = _LC4_C5~NOT;
_LC4_C5~NOT = LCELL( _EQ014 $  GND);
  _EQ014 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC63 & !_LC13_C5 & 
              WR;

-- Node name is '|ram2:117|ram1:32|ram01:25|eti:29|:34' = '|ram2:117|ram1:32|ram01:25|eti:29|q' 
-- Equation name is '_LC9_C5', type is buried 
_LC9_C5  = DFFE( DI $  GND,  _EQ015,  VCC,  VCC,  VCC);
  _EQ015 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC63 &  RD;

-- Node name is '|ram2:117|ram1:32|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC1_C5', type is buried 
!_LC1_C5 = _LC1_C5~NOT;
_LC1_C5~NOT = LCELL( _EQ016 $  GND);
  _EQ016 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DC63 & !_LC9_C5 &  WR;

-- Node name is '|ram2:117|ram1:33|ram01:22|eti:28|:34' = '|ram2:117|ram1:33|ram01:22|eti:28|q' 
-- Equation name is '_LC8_C5', type is buried 
_LC8_C5  = DFFE( DI $  GND,  _EQ017,  VCC,  VCC,  VCC);
  _EQ017 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC60 &  RD;

-- Node name is '|ram2:117|ram1:33|ram01:22|eti:28|~56~2' 
-- Equation name is '_LC2_C5', type is buried 
!_LC2_C5 = _LC2_C5~NOT;
_LC2_C5~NOT = LCELL( _EQ018 $  GND);
  _EQ018 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC60 & !_LC8_C5 &  WR;

-- Node name is '|ram2:117|ram1:33|ram01:22|eti:29|:34' = '|ram2:117|ram1:33|ram01:22|eti:29|q' 
-- Equation name is '_LC3_C1', type is buried 
_LC3_C1  = DFFE( DI $  GND,  _EQ019,  VCC,  VCC,  VCC);
  _EQ019 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC60 &  RD;

-- Node name is '|ram2:117|ram1:33|ram01:22|eti:29|~56~1' 
-- Equation name is '_LC13_C1', type is buried 
!_LC13_C1 = _LC13_C1~NOT;
_LC13_C1~NOT = LCELL( _EQ020 $  GND);
  _EQ020 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC60 & !_LC3_C1 &  WR;

-- Node name is '|ram2:117|ram1:33|ram01:23|eti:28|:34' = '|ram2:117|ram1:33|ram01:23|eti:28|q' 
-- Equation name is '_LC8_C4', type is buried 
_LC8_C4  = DFFE( DI $  GND,  _EQ021,  VCC,  VCC,  VCC);
  _EQ021 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC62 &  RD;

-- Node name is '|ram2:117|ram1:33|ram01:23|eti:28|~56~2' 
-- Equation name is '_LC2_C4', type is buried 
!_LC2_C4 = _LC2_C4~NOT;
_LC2_C4~NOT = LCELL( _EQ022 $  GND);
  _EQ022 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC62 & !_LC8_C4 &  WR;

-- Node name is '|ram2:117|ram1:33|ram01:23|eti:29|:34' = '|ram2:117|ram1:33|ram01:23|eti:29|q' 
-- Equation name is '_LC9_C4', type is buried 
_LC9_C4  = DFFE( DI $  GND,  _EQ023,  VCC,  VCC,  VCC);
  _EQ023 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC62 &  RD;

-- Node name is '|ram2:117|ram1:33|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC7_C4', type is buried 
!_LC7_C4 = _LC7_C4~NOT;
_LC7_C4~NOT = LCELL( _EQ024 $  GND);
  _EQ024 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC62 & !_LC9_C4 &  WR;

-- Node name is '|ram2:117|ram1:33|ram01:24|eti:28|:34' = '|ram2:117|ram1:33|ram01:24|eti:28|q' 
-- Equation name is '_LC2_C1', type is buried 
_LC2_C1  = DFFE( DI $  GND,  _EQ025,  VCC,  VCC,  VCC);
  _EQ025 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC61 &  RD;

-- Node name is '|ram2:117|ram1:33|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC16_C1', type is buried 
!_LC16_C1 = _LC16_C1~NOT;
_LC16_C1~NOT = LCELL( _EQ026 $  GND);
  _EQ026 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC61 & !_LC2_C1 &  WR;

-- Node name is '|ram2:117|ram1:33|ram01:24|eti:29|:34' = '|ram2:117|ram1:33|ram01:24|eti:29|q' 
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = DFFE( DI $  GND,  _EQ027,  VCC,  VCC,  VCC);
  _EQ027 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC61 &  RD;

-- Node name is '|ram2:117|ram1:33|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC14_C1', type is buried 
!_LC14_C1 = _LC14_C1~NOT;
_LC14_C1~NOT = LCELL( _EQ028 $  GND);
  _EQ028 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC61 & !_LC1_C1 &  WR;

-- Node name is '|ram2:117|ram1:33|ram01:25|eti:28|:34' = '|ram2:117|ram1:33|ram01:25|eti:28|q' 
-- Equation name is '_LC10_C5', type is buried 
_LC10_C5 = DFFE( DI $  GND,  _EQ029,  VCC,  VCC,  VCC);
  _EQ029 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC63 &  RD;

-- Node name is '|ram2:117|ram1:33|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC11_C5', type is buried 
!_LC11_C5 = _LC11_C5~NOT;
_LC11_C5~NOT = LCELL( _EQ030 $  GND);
  _EQ030 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC63 & !_LC10_C5 & 
              WR;

-- Node name is '|ram2:117|ram1:33|ram01:25|eti:29|:34' = '|ram2:117|ram1:33|ram01:25|eti:29|q' 
-- Equation name is '_LC1_C4', type is buried 
_LC1_C4  = DFFE( DI $  GND,  _EQ031,  VCC,  VCC,  VCC);
  _EQ031 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC63 &  RD;

-- Node name is '|ram2:117|ram1:33|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC3_C4', type is buried 
!_LC3_C4 = _LC3_C4~NOT;
_LC3_C4~NOT = LCELL( _EQ032 $  GND);
  _EQ032 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DC63 & !_LC1_C4 &  WR;

-- Node name is '|ram2:117|ram1:34|ram01:22|eti:28|:34' = '|ram2:117|ram1:34|ram01:22|eti:28|q' 
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = DFFE( DI $  GND,  _EQ033,  VCC,  VCC,  VCC);
  _EQ033 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC60 &  RD;

-- Node name is '|ram2:117|ram1:34|ram01:22|eti:28|~56~2' 
-- Equation name is '_LC1_A1', type is buried 
!_LC1_A1 = _LC1_A1~NOT;
_LC1_A1~NOT = LCELL( _EQ034 $  GND);
  _EQ034 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC60 & !_LC4_A1 &  WR;

-- Node name is '|ram2:117|ram1:34|ram01:22|eti:29|:34' = '|ram2:117|ram1:34|ram01:22|eti:29|q' 
-- Equation name is '_LC7_A1', type is buried 
_LC7_A1  = DFFE( DI $  GND,  _EQ035,  VCC,  VCC,  VCC);
  _EQ035 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC60 &  RD;

-- Node name is '|ram2:117|ram1:34|ram01:22|eti:29|~56~1' 
-- Equation name is '_LC3_A1', type is buried 
!_LC3_A1 = _LC3_A1~NOT;
_LC3_A1~NOT = LCELL( _EQ036 $  GND);
  _EQ036 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC60 & !_LC7_A1 &  WR;

-- Node name is '|ram2:117|ram1:34|ram01:23|eti:28|:34' = '|ram2:117|ram1:34|ram01:23|eti:28|q' 
-- Equation name is '_LC12_C4', type is buried 
_LC12_C4 = DFFE( DI $  GND,  _EQ037,  VCC,  VCC,  VCC);
  _EQ037 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC62 &  RD;

-- Node name is '|ram2:117|ram1:34|ram01:23|eti:28|~56~2' 
-- Equation name is '_LC5_C4', type is buried 
!_LC5_C4 = _LC5_C4~NOT;
_LC5_C4~NOT = LCELL( _EQ038 $  GND);
  _EQ038 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC62 & !_LC12_C4 & 
              WR;

-- Node name is '|ram2:117|ram1:34|ram01:23|eti:29|:34' = '|ram2:117|ram1:34|ram01:23|eti:29|q' 
-- Equation name is '_LC10_C4', type is buried 
_LC10_C4 = DFFE( DI $  GND,  _EQ039,  VCC,  VCC,  VCC);
  _EQ039 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC62 &  RD;

-- Node name is '|ram2:117|ram1:34|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC11_C4', type is buried 
!_LC11_C4 = _LC11_C4~NOT;
_LC11_C4~NOT = LCELL( _EQ040 $  GND);
  _EQ040 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC62 & !_LC10_C4 & 
              WR;

-- Node name is '|ram2:117|ram1:34|ram01:24|eti:28|:34' = '|ram2:117|ram1:34|ram01:24|eti:28|q' 
-- Equation name is '_LC10_C1', type is buried 
_LC10_C1 = DFFE( DI $  GND,  _EQ041,  VCC,  VCC,  VCC);
  _EQ041 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC61 &  RD;

-- Node name is '|ram2:117|ram1:34|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC12_C1', type is buried 
!_LC12_C1 = _LC12_C1~NOT;
_LC12_C1~NOT = LCELL( _EQ042 $  GND);
  _EQ042 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC61 & !_LC10_C1 & 
              WR;

-- Node name is '|ram2:117|ram1:34|ram01:24|eti:29|:34' = '|ram2:117|ram1:34|ram01:24|eti:29|q' 
-- Equation name is '_LC9_C1', type is buried 
_LC9_C1  = DFFE( DI $  GND,  _EQ043,  VCC,  VCC,  VCC);
  _EQ043 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC61 &  RD;

-- Node name is '|ram2:117|ram1:34|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC15_C1', type is buried 
!_LC15_C1 = _LC15_C1~NOT;
_LC15_C1~NOT = LCELL( _EQ044 $  GND);
  _EQ044 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC61 & !_LC9_C1 &  WR;

-- Node name is '|ram2:117|ram1:34|ram01:25|eti:28|:34' = '|ram2:117|ram1:34|ram01:25|eti:28|q' 
-- Equation name is '_LC13_C4', type is buried 
_LC13_C4 = DFFE( DI $  GND,  _EQ045,  VCC,  VCC,  VCC);
  _EQ045 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC63 &  RD;

-- Node name is '|ram2:117|ram1:34|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC4_C4', type is buried 
!_LC4_C4 = _LC4_C4~NOT;
_LC4_C4~NOT = LCELL( _EQ046 $  GND);
  _EQ046 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC63 & !_LC13_C4 & 
              WR;

-- Node name is '|ram2:117|ram1:34|ram01:25|eti:29|:34' = '|ram2:117|ram1:34|ram01:25|eti:29|q' 
-- Equation name is '_LC14_C4', type is buried 
_LC14_C4 = DFFE( DI $  GND,  _EQ047,  VCC,  VCC,  VCC);
  _EQ047 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC63 &  RD;

-- Node name is '|ram2:117|ram1:34|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC6_C4', type is buried 
!_LC6_C4 = _LC6_C4~NOT;
_LC6_C4~NOT = LCELL( _EQ048 $  GND);
  _EQ048 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DC63 & !_LC14_C4 & 
              WR;

-- Node name is '|ram2:117|ram1:35|ram01:22|eti:28|:34' = '|ram2:117|ram1:35|ram01:22|eti:28|q' 
-- Equation name is '_LC16_C5', type is buried 
_LC16_C5 = DFFE( DI $  GND,  _EQ049,  VCC,  VCC,  VCC);
  _EQ049 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC60 &  RD;

-- Node name is '|ram2:117|ram1:35|ram01:22|eti:28|~56~2' 
-- Equation name is '_LC6_C5', type is buried 
!_LC6_C5 = _LC6_C5~NOT;
_LC6_C5~NOT = LCELL( _EQ050 $  GND);
  _EQ050 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC60 & !_LC16_C5 & 
              WR;

-- Node name is '|ram2:117|ram1:35|ram01:22|eti:29|:34' = '|ram2:117|ram1:35|ram01:22|eti:29|q' 
-- Equation name is '_LC15_C5', type is buried 
_LC15_C5 = DFFE( DI $  GND,  _EQ051,  VCC,  VCC,  VCC);
  _EQ051 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC60 &  RD;

-- Node name is '|ram2:117|ram1:35|ram01:22|eti:29|~56~1' 
-- Equation name is '_LC5_C5', type is buried 
!_LC5_C5 = _LC5_C5~NOT;
_LC5_C5~NOT = LCELL( _EQ052 $  GND);
  _EQ052 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC60 & !_LC15_C5 & 
              WR;

-- Node name is '|ram2:117|ram1:35|ram01:23|eti:28|:34' = '|ram2:117|ram1:35|ram01:23|eti:28|q' 
-- Equation name is '_LC16_C2', type is buried 
_LC16_C2 = DFFE( DI $  GND,  _EQ053,  VCC,  VCC,  VCC);
  _EQ053 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC62 &  RD;

-- Node name is '|ram2:117|ram1:35|ram01:23|eti:28|~56~2' 
-- Equation name is '_LC5_C2', type is buried 
!_LC5_C2 = _LC5_C2~NOT;
_LC5_C2~NOT = LCELL( _EQ054 $  GND);
  _EQ054 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC62 & !_LC16_C2 & 
              WR;

-- Node name is '|ram2:117|ram1:35|ram01:23|eti:29|:34' = '|ram2:117|ram1:35|ram01:23|eti:29|q' 
-- Equation name is '_LC13_C2', type is buried 
_LC13_C2 = DFFE( DI $  GND,  _EQ055,  VCC,  VCC,  VCC);
  _EQ055 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC62 &  RD;

-- Node name is '|ram2:117|ram1:35|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC14_C2', type is buried 
!_LC14_C2 = _LC14_C2~NOT;
_LC14_C2~NOT = LCELL( _EQ056 $  GND);
  _EQ056 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC62 & !_LC13_C2 & 
              WR;

-- Node name is '|ram2:117|ram1:35|ram01:24|eti:28|:34' = '|ram2:117|ram1:35|ram01:24|eti:28|q' 
-- Equation name is '_LC9_C2', type is buried 
_LC9_C2  = DFFE( DI $  GND,  _EQ057,  VCC,  VCC,  VCC);
  _EQ057 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC61 &  RD;

-- Node name is '|ram2:117|ram1:35|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC6_C2', type is buried 
!_LC6_C2 = _LC6_C2~NOT;
_LC6_C2~NOT = LCELL( _EQ058 $  GND);
  _EQ058 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC61 & !_LC9_C2 &  WR;

-- Node name is '|ram2:117|ram1:35|ram01:24|eti:29|:34' = '|ram2:117|ram1:35|ram01:24|eti:29|q' 
-- Equation name is '_LC8_C2', type is buried 
_LC8_C2  = DFFE( DI $  GND,  _EQ059,  VCC,  VCC,  VCC);
  _EQ059 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC61 &  RD;

-- Node name is '|ram2:117|ram1:35|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC11_C2', type is buried 
!_LC11_C2 = _LC11_C2~NOT;
_LC11_C2~NOT = LCELL( _EQ060 $  GND);
  _EQ060 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC61 & !_LC8_C2 &  WR;

-- Node name is '|ram2:117|ram1:35|ram01:25|eti:28|:34' = '|ram2:117|ram1:35|ram01:25|eti:28|q' 
-- Equation name is '_LC14_C5', type is buried 
_LC14_C5 = DFFE( DI $  GND,  _EQ061,  VCC,  VCC,  VCC);
  _EQ061 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC63 &  RD;

-- Node name is '|ram2:117|ram1:35|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC3_C5', type is buried 
!_LC3_C5 = _LC3_C5~NOT;
_LC3_C5~NOT = LCELL( _EQ062 $  GND);
  _EQ062 =  A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC63 & !_LC14_C5 & 
              WR;

-- Node name is '|ram2:117|ram1:35|ram01:25|eti:29|:34' = '|ram2:117|ram1:35|ram01:25|eti:29|q' 
-- Equation name is '_LC10_B4', type is buried 
_LC10_B4 = DFFE( DI $  GND,  _EQ063,  VCC,  VCC,  VCC);
  _EQ063 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC63 &  RD;

-- Node name is '|ram2:117|ram1:35|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC1_B4', type is buried 
!_LC1_B4 = _LC1_B4~NOT;
_LC1_B4~NOT = LCELL( _EQ064 $  GND);
  _EQ064 = !A12 &  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DC63 & !_LC10_B4 & 
              WR;

-- Node name is '|ram2:118|ram1:32|ram01:22|eti:28|:34' = '|ram2:118|ram1:32|ram01:22|eti:28|q' 
-- Equation name is '_LC9_B4', type is buried 
_LC9_B4  = DFFE( DI $  GND,  _EQ065,  VCC,  VCC,  VCC);
  _EQ065 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC60 &  RD;

-- Node name is '|ram2:118|ram1:32|ram01:22|eti:28|~56~2' 
-- Equation name is '_LC3_B4', type is buried 
!_LC3_B4 = _LC3_B4~NOT;
_LC3_B4~NOT = LCELL( _EQ066 $  GND);
  _EQ066 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC60 & !_LC9_B4 &  WR;

-- Node name is '|ram2:118|ram1:32|ram01:22|eti:29|:34' = '|ram2:118|ram1:32|ram01:22|eti:29|q' 
-- Equation name is '_LC8_B2', type is buried 
_LC8_B2  = DFFE( DI $  GND,  _EQ067,  VCC,  VCC,  VCC);
  _EQ067 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC60 &  RD;

-- Node name is '|ram2:118|ram1:32|ram01:22|eti:29|~56~1' 
-- Equation name is '_LC1_B2', type is buried 
!_LC1_B2 = _LC1_B2~NOT;
_LC1_B2~NOT = LCELL( _EQ068 $  GND);
  _EQ068 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC60 & !_LC8_B2 &  WR;

-- Node name is '|ram2:118|ram1:32|ram01:23|eti:28|:34' = '|ram2:118|ram1:32|ram01:23|eti:28|q' 
-- Equation name is '_LC15_B4', type is buried 
_LC15_B4 = DFFE( DI $  GND,  _EQ069,  VCC,  VCC,  VCC);
  _EQ069 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC62 &  RD;

-- Node name is '|ram2:118|ram1:32|ram01:23|eti:28|~56~2' 
-- Equation name is '_LC11_B4', type is buried 
!_LC11_B4 = _LC11_B4~NOT;
_LC11_B4~NOT = LCELL( _EQ070 $  GND);
  _EQ070 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC62 & !_LC15_B4 & 
              WR;

-- Node name is '|ram2:118|ram1:32|ram01:23|eti:29|:34' = '|ram2:118|ram1:32|ram01:23|eti:29|q' 
-- Equation name is '_LC15_B2', type is buried 
_LC15_B2 = DFFE( DI $  GND,  _EQ071,  VCC,  VCC,  VCC);
  _EQ071 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC62 &  RD;

-- Node name is '|ram2:118|ram1:32|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC13_B2', type is buried 
!_LC13_B2 = _LC13_B2~NOT;
_LC13_B2~NOT = LCELL( _EQ072 $  GND);
  _EQ072 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC62 & !_LC15_B2 & 
              WR;

-- Node name is '|ram2:118|ram1:32|ram01:24|eti:28|:34' = '|ram2:118|ram1:32|ram01:24|eti:28|q' 
-- Equation name is '_LC13_B4', type is buried 
_LC13_B4 = DFFE( DI $  GND,  _EQ073,  VCC,  VCC,  VCC);
  _EQ073 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC61 &  RD;

-- Node name is '|ram2:118|ram1:32|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC2_B4', type is buried 
!_LC2_B4 = _LC2_B4~NOT;
_LC2_B4~NOT = LCELL( _EQ074 $  GND);
  _EQ074 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC61 & !_LC13_B4 & 
              WR;

-- Node name is '|ram2:118|ram1:32|ram01:24|eti:29|:34' = '|ram2:118|ram1:32|ram01:24|eti:29|q' 
-- Equation name is '_LC8_B1', type is buried 
_LC8_B1  = DFFE( DI $  GND,  _EQ075,  VCC,  VCC,  VCC);
  _EQ075 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC61 &  RD;

-- Node name is '|ram2:118|ram1:32|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC14_B1', type is buried 
!_LC14_B1 = _LC14_B1~NOT;
_LC14_B1~NOT = LCELL( _EQ076 $  GND);
  _EQ076 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC61 & !_LC8_B1 &  WR;

-- Node name is '|ram2:118|ram1:32|ram01:25|eti:28|:34' = '|ram2:118|ram1:32|ram01:25|eti:28|q' 
-- Equation name is '_LC7_B1', type is buried 
_LC7_B1  = DFFE( DI $  GND,  _EQ077,  VCC,  VCC,  VCC);
  _EQ077 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC63 &  RD;

-- Node name is '|ram2:118|ram1:32|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC11_B1', type is buried 
!_LC11_B1 = _LC11_B1~NOT;
_LC11_B1~NOT = LCELL( _EQ078 $  GND);
  _EQ078 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC63 & !_LC7_B1 &  WR;

-- Node name is '|ram2:118|ram1:32|ram01:25|eti:29|:34' = '|ram2:118|ram1:32|ram01:25|eti:29|q' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = DFFE( DI $  GND,  _EQ079,  VCC,  VCC,  VCC);
  _EQ079 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC63 &  RD;

-- Node name is '|ram2:118|ram1:32|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC12_B1', type is buried 
!_LC12_B1 = _LC12_B1~NOT;
_LC12_B1~NOT = LCELL( _EQ080 $  GND);
  _EQ080 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DC63 & !_LC4_B1 &  WR;

-- Node name is '|ram2:118|ram1:33|ram01:24|eti:28|:34' = '|ram2:118|ram1:33|ram01:24|eti:28|q' 
-- Equation name is '_LC14_B3', type is buried 
_LC14_B3 = DFFE( DI $  GND,  _EQ081,  VCC,  VCC,  VCC);
  _EQ081 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC61 &  RD;

-- Node name is '|ram2:118|ram1:33|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC4_B3', type is buried 
!_LC4_B3 = _LC4_B3~NOT;
_LC4_B3~NOT = LCELL( _EQ082 $  GND);
  _EQ082 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC61 & !_LC14_B3 & 
              WR;

-- Node name is '|ram2:118|ram1:33|ram01:24|eti:29|:34' = '|ram2:118|ram1:33|ram01:24|eti:29|q' 
-- Equation name is '_LC13_B3', type is buried 
_LC13_B3 = DFFE( DI $  GND,  _EQ083,  VCC,  VCC,  VCC);
  _EQ083 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC61 &  RD;

-- Node name is '|ram2:118|ram1:33|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC12_B3', type is buried 
!_LC12_B3 = _LC12_B3~NOT;
_LC12_B3~NOT = LCELL( _EQ084 $  GND);
  _EQ084 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC61 & !_LC13_B3 & 
              WR;

-- Node name is '|ram2:118|ram1:33|ram01:25|eti:28|:34' = '|ram2:118|ram1:33|ram01:25|eti:28|q' 
-- Equation name is '_LC11_B3', type is buried 
_LC11_B3 = DFFE( DI $  GND,  _EQ085,  VCC,  VCC,  VCC);
  _EQ085 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC63 &  RD;

-- Node name is '|ram2:118|ram1:33|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC3_B3', type is buried 
!_LC3_B3 = _LC3_B3~NOT;
_LC3_B3~NOT = LCELL( _EQ086 $  GND);
  _EQ086 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC63 & !_LC11_B3 & 
              WR;

-- Node name is '|ram2:118|ram1:33|ram01:25|eti:29|:34' = '|ram2:118|ram1:33|ram01:25|eti:29|q' 
-- Equation name is '_LC9_B3', type is buried 
_LC9_B3  = DFFE( DI $  GND,  _EQ087,  VCC,  VCC,  VCC);
  _EQ087 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC63 &  RD;

-- Node name is '|ram2:118|ram1:33|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC1_B3', type is buried 
!_LC1_B3 = _LC1_B3~NOT;
_LC1_B3~NOT = LCELL( _EQ088 $  GND);
  _EQ088 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DC63 & !_LC9_B3 &  WR;

-- Node name is '|ram2:118|ram1:34|ram01:22|eti:28|:34' = '|ram2:118|ram1:34|ram01:22|eti:28|q' 
-- Equation name is '_LC8_C1', type is buried 
_LC8_C1  = DFFE( DI $  GND,  _EQ089,  VCC,  VCC,  VCC);
  _EQ089 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC60 &  RD;

-- Node name is '|ram2:118|ram1:34|ram01:22|eti:28|~56~2' 
-- Equation name is '_LC5_C1', type is buried 
!_LC5_C1 = _LC5_C1~NOT;
_LC5_C1~NOT = LCELL( _EQ090 $  GND);
  _EQ090 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC60 & !_LC8_C1 &  WR;

-- Node name is '|ram2:118|ram1:34|ram01:22|eti:29|:34' = '|ram2:118|ram1:34|ram01:22|eti:29|q' 
-- Equation name is '_LC7_C1', type is buried 
_LC7_C1  = DFFE( DI $  GND,  _EQ091,  VCC,  VCC,  VCC);
  _EQ091 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC60 &  RD;

-- Node name is '|ram2:118|ram1:34|ram01:22|eti:29|~56~1' 
-- Equation name is '_LC6_C1', type is buried 
!_LC6_C1 = _LC6_C1~NOT;
_LC6_C1~NOT = LCELL( _EQ092 $  GND);
  _EQ092 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC60 & !_LC7_C1 &  WR;

-- Node name is '|ram2:118|ram1:34|ram01:23|eti:28|:34' = '|ram2:118|ram1:34|ram01:23|eti:28|q' 
-- Equation name is '_LC10_B2', type is buried 
_LC10_B2 = DFFE( DI $  GND,  _EQ093,  VCC,  VCC,  VCC);
  _EQ093 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC62 &  RD;

-- Node name is '|ram2:118|ram1:34|ram01:23|eti:28|~56~2' 
-- Equation name is '_LC4_B2', type is buried 
!_LC4_B2 = _LC4_B2~NOT;
_LC4_B2~NOT = LCELL( _EQ094 $  GND);
  _EQ094 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC62 & !_LC10_B2 & 
              WR;

-- Node name is '|ram2:118|ram1:34|ram01:23|eti:29|:34' = '|ram2:118|ram1:34|ram01:23|eti:29|q' 
-- Equation name is '_LC9_B2', type is buried 
_LC9_B2  = DFFE( DI $  GND,  _EQ095,  VCC,  VCC,  VCC);
  _EQ095 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC62 &  RD;

-- Node name is '|ram2:118|ram1:34|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC5_B2', type is buried 
!_LC5_B2 = _LC5_B2~NOT;
_LC5_B2~NOT = LCELL( _EQ096 $  GND);
  _EQ096 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC62 & !_LC9_B2 &  WR;

-- Node name is '|ram2:118|ram1:34|ram01:24|eti:28|:34' = '|ram2:118|ram1:34|ram01:24|eti:28|q' 
-- Equation name is '_LC4_C1', type is buried 
_LC4_C1  = DFFE( DI $  GND,  _EQ097,  VCC,  VCC,  VCC);
  _EQ097 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC61 &  RD;

-- Node name is '|ram2:118|ram1:34|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC11_C1', type is buried 
!_LC11_C1 = _LC11_C1~NOT;
_LC11_C1~NOT = LCELL( _EQ098 $  GND);
  _EQ098 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC61 & !_LC4_C1 &  WR;

-- Node name is '|ram2:118|ram1:34|ram01:24|eti:29|:34' = '|ram2:118|ram1:34|ram01:24|eti:29|q' 
-- Equation name is '_LC8_B3', type is buried 
_LC8_B3  = DFFE( DI $  GND,  _EQ099,  VCC,  VCC,  VCC);
  _EQ099 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC61 &  RD;

-- Node name is '|ram2:118|ram1:34|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC10_B3', type is buried 
!_LC10_B3 = _LC10_B3~NOT;
_LC10_B3~NOT = LCELL( _EQ100 $  GND);
  _EQ100 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC61 & !_LC8_B3 &  WR;

-- Node name is '|ram2:118|ram1:34|ram01:25|eti:28|:34' = '|ram2:118|ram1:34|ram01:25|eti:28|q' 
-- Equation name is '_LC7_B3', type is buried 
_LC7_B3  = DFFE( DI $  GND,  _EQ101,  VCC,  VCC,  VCC);
  _EQ101 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC63 &  RD;

-- Node name is '|ram2:118|ram1:34|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC6_B3', type is buried 
!_LC6_B3 = _LC6_B3~NOT;
_LC6_B3~NOT = LCELL( _EQ102 $  GND);
  _EQ102 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC63 & !_LC7_B3 &  WR;

-- Node name is '|ram2:118|ram1:34|ram01:25|eti:29|:34' = '|ram2:118|ram1:34|ram01:25|eti:29|q' 
-- Equation name is '_LC2_B3', type is buried 
_LC2_B3  = DFFE( DI $  GND,  _EQ103,  VCC,  VCC,  VCC);
  _EQ103 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC63 &  RD;

-- Node name is '|ram2:118|ram1:34|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC5_B3', type is buried 
!_LC5_B3 = _LC5_B3~NOT;
_LC5_B3~NOT = LCELL( _EQ104 $  GND);
  _EQ104 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DC63 & !_LC2_B3 &  WR;

-- Node name is '|ram2:118|ram1:35|ram01:22|eti:28|:34' = '|ram2:118|ram1:35|ram01:22|eti:28|q' 
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = DFFE( DI $  GND,  _EQ105,  VCC,  VCC,  VCC);
  _EQ105 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC60 &  RD;

-- Node name is '|ram2:118|ram1:35|ram01:22|eti:28|~56~2' 
-- Equation name is '_LC12_B2', type is buried 
!_LC12_B2 = _LC12_B2~NOT;
_LC12_B2~NOT = LCELL( _EQ106 $  GND);
  _EQ106 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC60 & !_LC2_B2 &  WR;

-- Node name is '|ram2:118|ram1:35|ram01:22|eti:29|:34' = '|ram2:118|ram1:35|ram01:22|eti:29|q' 
-- Equation name is '_LC7_B2', type is buried 
_LC7_B2  = DFFE( DI $  GND,  _EQ107,  VCC,  VCC,  VCC);
  _EQ107 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC60 &  RD;

-- Node name is '|ram2:118|ram1:35|ram01:22|eti:29|~56~1' 
-- Equation name is '_LC11_B2', type is buried 
!_LC11_B2 = _LC11_B2~NOT;
_LC11_B2~NOT = LCELL( _EQ108 $  GND);
  _EQ108 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC60 & !_LC7_B2 &  WR;

-- Node name is '|ram2:118|ram1:35|ram01:23|eti:28|:34' = '|ram2:118|ram1:35|ram01:23|eti:28|q' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = DFFE( DI $  GND,  _EQ109,  VCC,  VCC,  VCC);
  _EQ109 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC62 &  RD;

-- Node name is '|ram2:118|ram1:35|ram01:23|eti:28|~56~2' 
-- Equation name is '_LC6_B2', type is buried 
!_LC6_B2 = _LC6_B2~NOT;
_LC6_B2~NOT = LCELL( _EQ110 $  GND);
  _EQ110 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC62 & !_LC3_B2 &  WR;

-- Node name is '|ram2:118|ram1:35|ram01:23|eti:29|:34' = '|ram2:118|ram1:35|ram01:23|eti:29|q' 
-- Equation name is '_LC16_B2', type is buried 
_LC16_B2 = DFFE( DI $  GND,  _EQ111,  VCC,  VCC,  VCC);
  _EQ111 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC62 &  RD;

-- Node name is '|ram2:118|ram1:35|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC14_B2', type is buried 
!_LC14_B2 = _LC14_B2~NOT;
_LC14_B2~NOT = LCELL( _EQ112 $  GND);
  _EQ112 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC62 & !_LC16_B2 & 
              WR;

-- Node name is '|ram2:118|ram1:35|ram01:24|eti:28|:34' = '|ram2:118|ram1:35|ram01:24|eti:28|q' 
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = DFFE( DI $  GND,  _EQ113,  VCC,  VCC,  VCC);
  _EQ113 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC61 &  RD;

-- Node name is '|ram2:118|ram1:35|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC6_B1', type is buried 
!_LC6_B1 = _LC6_B1~NOT;
_LC6_B1~NOT = LCELL( _EQ114 $  GND);
  _EQ114 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC61 & !_LC1_B1 &  WR;

-- Node name is '|ram2:118|ram1:35|ram01:24|eti:29|:34' = '|ram2:118|ram1:35|ram01:24|eti:29|q' 
-- Equation name is '_LC12_B4', type is buried 
_LC12_B4 = DFFE( DI $  GND,  _EQ115,  VCC,  VCC,  VCC);
  _EQ115 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC61 &  RD;

-- Node name is '|ram2:118|ram1:35|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC5_B4', type is buried 
!_LC5_B4 = _LC5_B4~NOT;
_LC5_B4~NOT = LCELL( _EQ116 $  GND);
  _EQ116 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC61 & !_LC12_B4 & 
              WR;

-- Node name is '|ram2:118|ram1:35|ram01:25|eti:28|:34' = '|ram2:118|ram1:35|ram01:25|eti:28|q' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = DFFE( DI $  GND,  _EQ117,  VCC,  VCC,  VCC);
  _EQ117 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC63 &  RD;

-- Node name is '|ram2:118|ram1:35|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC13_B1', type is buried 
!_LC13_B1 = _LC13_B1~NOT;
_LC13_B1~NOT = LCELL( _EQ118 $  GND);
  _EQ118 =  A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC63 & !_LC3_B1 &  WR;

-- Node name is '|ram2:118|ram1:35|ram01:25|eti:29|:34' = '|ram2:118|ram1:35|ram01:25|eti:29|q' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = DFFE( DI $  GND,  _EQ119,  VCC,  VCC,  VCC);
  _EQ119 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC63 &  RD;

-- Node name is '|ram2:118|ram1:35|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC5_B1', type is buried 
!_LC5_B1 = _LC5_B1~NOT;
_LC5_B1~NOT = LCELL( _EQ120 $  GND);
  _EQ120 = !A12 &  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DC63 & !_LC2_B1 &  WR;

-- Node name is '|ram2:119|ram1:32|ram01:22|eti:28|:34' = '|ram2:119|ram1:32|ram01:22|eti:28|q' 
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = DFFE( DI $  GND,  _EQ121,  VCC,  VCC,  VCC);
  _EQ121 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC60 &  RD;

-- Node name is '|ram2:119|ram1:32|ram01:22|eti:28|~56~2' 
-- Equation name is '_LC2_A4', type is buried 
!_LC2_A4 = _LC2_A4~NOT;
_LC2_A4~NOT = LCELL( _EQ122 $  GND);
  _EQ122 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC60 & !_LC3_A4 &  WR;

-- Node name is '|ram2:119|ram1:32|ram01:22|eti:29|:34' = '|ram2:119|ram1:32|ram01:22|eti:29|q' 
-- Equation name is '_LC8_A4', type is buried 
_LC8_A4  = DFFE( DI $  GND,  _EQ123,  VCC,  VCC,  VCC);
  _EQ123 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC60 &  RD;

-- Node name is '|ram2:119|ram1:32|ram01:22|eti:29|~56~1' 
-- Equation name is '_LC5_A4', type is buried 
!_LC5_A4 = _LC5_A4~NOT;
_LC5_A4~NOT = LCELL( _EQ124 $  GND);
  _EQ124 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC60 & !_LC8_A4 &  WR;

-- Node name is '|ram2:119|ram1:32|ram01:23|eti:28|:34' = '|ram2:119|ram1:32|ram01:23|eti:28|q' 
-- Equation name is '_LC11_A4', type is buried 
_LC11_A4 = DFFE( DI $  GND,  _EQ125,  VCC,  VCC,  VCC);
  _EQ125 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC62 &  RD;

-- Node name is '|ram2:119|ram1:32|ram01:23|eti:28|~56~2' 
-- Equation name is '_LC10_A4', type is buried 
!_LC10_A4 = _LC10_A4~NOT;
_LC10_A4~NOT = LCELL( _EQ126 $  GND);
  _EQ126 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC62 & !_LC11_A4 & 
              WR;

-- Node name is '|ram2:119|ram1:32|ram01:23|eti:29|:34' = '|ram2:119|ram1:32|ram01:23|eti:29|q' 
-- Equation name is '_LC9_D2', type is buried 
_LC9_D2  = DFFE( DI $  GND,  _EQ127,  VCC,  VCC,  VCC);
  _EQ127 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC62 &  RD;

-- Node name is '|ram2:119|ram1:32|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC5_D2', type is buried 
!_LC5_D2 = _LC5_D2~NOT;
_LC5_D2~NOT = LCELL( _EQ128 $  GND);
  _EQ128 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC62 & !_LC9_D2 &  WR;

-- Node name is '|ram2:119|ram1:32|ram01:24|eti:28|:34' = '|ram2:119|ram1:32|ram01:24|eti:28|q' 
-- Equation name is '_LC1_A2', type is buried 
_LC1_A2  = DFFE( DI $  GND,  _EQ129,  VCC,  VCC,  VCC);
  _EQ129 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC61 &  RD;

-- Node name is '|ram2:119|ram1:32|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC8_A2', type is buried 
!_LC8_A2 = _LC8_A2~NOT;
_LC8_A2~NOT = LCELL( _EQ130 $  GND);
  _EQ130 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC61 & !_LC1_A2 &  WR;

-- Node name is '|ram2:119|ram1:32|ram01:24|eti:29|:34' = '|ram2:119|ram1:32|ram01:24|eti:29|q' 
-- Equation name is '_LC2_A2', type is buried 
_LC2_A2  = DFFE( DI $  GND,  _EQ131,  VCC,  VCC,  VCC);
  _EQ131 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC61 &  RD;

-- Node name is '|ram2:119|ram1:32|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC14_A2', type is buried 
!_LC14_A2 = _LC14_A2~NOT;
_LC14_A2~NOT = LCELL( _EQ132 $  GND);
  _EQ132 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC61 & !_LC2_A2 &  WR;

-- Node name is '|ram2:119|ram1:32|ram01:25|eti:28|:34' = '|ram2:119|ram1:32|ram01:25|eti:28|q' 
-- Equation name is '_LC3_A2', type is buried 
_LC3_A2  = DFFE( DI $  GND,  _EQ133,  VCC,  VCC,  VCC);
  _EQ133 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC63 &  RD;

-- Node name is '|ram2:119|ram1:32|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC16_A2', type is buried 
!_LC16_A2 = _LC16_A2~NOT;
_LC16_A2~NOT = LCELL( _EQ134 $  GND);
  _EQ134 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC63 & !_LC3_A2 &  WR;

-- Node name is '|ram2:119|ram1:32|ram01:25|eti:29|:34' = '|ram2:119|ram1:32|ram01:25|eti:29|q' 
-- Equation name is '_LC5_A2', type is buried 
_LC5_A2  = DFFE( DI $  GND,  _EQ135,  VCC,  VCC,  VCC);
  _EQ135 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC63 &  RD;

-- Node name is '|ram2:119|ram1:32|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC4_A2', type is buried 
!_LC4_A2 = _LC4_A2~NOT;
_LC4_A2~NOT = LCELL( _EQ136 $  GND);
  _EQ136 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DC63 & !_LC5_A2 &  WR;

-- Node name is '|ram2:119|ram1:33|ram01:22|eti:28|:34' = '|ram2:119|ram1:33|ram01:22|eti:28|q' 
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = DFFE( DI $  GND,  _EQ137,  VCC,  VCC,  VCC);
  _EQ137 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC60 &  RD;

-- Node name is '|ram2:119|ram1:33|ram01:22|eti:28|~56~2' 
-- Equation name is '_LC1_A3', type is buried 
!_LC1_A3 = _LC1_A3~NOT;
_LC1_A3~NOT = LCELL( _EQ138 $  GND);
  _EQ138 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC60 & !_LC2_A3 &  WR;

-- Node name is '|ram2:119|ram1:33|ram01:22|eti:29|:34' = '|ram2:119|ram1:33|ram01:22|eti:29|q' 
-- Equation name is '_LC10_D2', type is buried 
_LC10_D2 = DFFE( DI $  GND,  _EQ139,  VCC,  VCC,  VCC);
  _EQ139 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC60 &  RD;

-- Node name is '|ram2:119|ram1:33|ram01:22|eti:29|~56~1' 
-- Equation name is '_LC7_D2', type is buried 
!_LC7_D2 = _LC7_D2~NOT;
_LC7_D2~NOT = LCELL( _EQ140 $  GND);
  _EQ140 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC60 & !_LC10_D2 & 
              WR;

-- Node name is '|ram2:119|ram1:33|ram01:23|eti:28|:34' = '|ram2:119|ram1:33|ram01:23|eti:28|q' 
-- Equation name is '_LC13_A3', type is buried 
_LC13_A3 = DFFE( DI $  GND,  _EQ141,  VCC,  VCC,  VCC);
  _EQ141 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC62 &  RD;

-- Node name is '|ram2:119|ram1:33|ram01:23|eti:28|~56~2' 
-- Equation name is '_LC5_A3', type is buried 
!_LC5_A3 = _LC5_A3~NOT;
_LC5_A3~NOT = LCELL( _EQ142 $  GND);
  _EQ142 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC62 & !_LC13_A3 & 
              WR;

-- Node name is '|ram2:119|ram1:33|ram01:23|eti:29|:34' = '|ram2:119|ram1:33|ram01:23|eti:29|q' 
-- Equation name is '_LC14_A3', type is buried 
_LC14_A3 = DFFE( DI $  GND,  _EQ143,  VCC,  VCC,  VCC);
  _EQ143 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC62 &  RD;

-- Node name is '|ram2:119|ram1:33|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC4_A3', type is buried 
!_LC4_A3 = _LC4_A3~NOT;
_LC4_A3~NOT = LCELL( _EQ144 $  GND);
  _EQ144 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC62 & !_LC14_A3 & 
              WR;

-- Node name is '|ram2:119|ram1:33|ram01:24|eti:28|:34' = '|ram2:119|ram1:33|ram01:24|eti:28|q' 
-- Equation name is '_LC15_A3', type is buried 
_LC15_A3 = DFFE( DI $  GND,  _EQ145,  VCC,  VCC,  VCC);
  _EQ145 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC61 &  RD;

-- Node name is '|ram2:119|ram1:33|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC12_A3', type is buried 
!_LC12_A3 = _LC12_A3~NOT;
_LC12_A3~NOT = LCELL( _EQ146 $  GND);
  _EQ146 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC61 & !_LC15_A3 & 
              WR;

-- Node name is '|ram2:119|ram1:33|ram01:24|eti:29|:34' = '|ram2:119|ram1:33|ram01:24|eti:29|q' 
-- Equation name is '_LC7_A2', type is buried 
_LC7_A2  = DFFE( DI $  GND,  _EQ147,  VCC,  VCC,  VCC);
  _EQ147 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC61 &  RD;

-- Node name is '|ram2:119|ram1:33|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC12_A2', type is buried 
!_LC12_A2 = _LC12_A2~NOT;
_LC12_A2~NOT = LCELL( _EQ148 $  GND);
  _EQ148 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC61 & !_LC7_A2 &  WR;

-- Node name is '|ram2:119|ram1:33|ram01:25|eti:28|:34' = '|ram2:119|ram1:33|ram01:25|eti:28|q' 
-- Equation name is '_LC9_A2', type is buried 
_LC9_A2  = DFFE( DI $  GND,  _EQ149,  VCC,  VCC,  VCC);
  _EQ149 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC63 &  RD;

-- Node name is '|ram2:119|ram1:33|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC11_A2', type is buried 
!_LC11_A2 = _LC11_A2~NOT;
_LC11_A2~NOT = LCELL( _EQ150 $  GND);
  _EQ150 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC63 & !_LC9_A2 &  WR;

-- Node name is '|ram2:119|ram1:33|ram01:25|eti:29|:34' = '|ram2:119|ram1:33|ram01:25|eti:29|q' 
-- Equation name is '_LC10_A2', type is buried 
_LC10_A2 = DFFE( DI $  GND,  _EQ151,  VCC,  VCC,  VCC);
  _EQ151 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC63 &  RD;

-- Node name is '|ram2:119|ram1:33|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC6_A2', type is buried 
!_LC6_A2 = _LC6_A2~NOT;
_LC6_A2~NOT = LCELL( _EQ152 $  GND);
  _EQ152 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DC63 & !_LC10_A2 & 
              WR;

-- Node name is '|ram2:119|ram1:34|ram01:22|eti:28|:34' = '|ram2:119|ram1:34|ram01:22|eti:28|q' 
-- Equation name is '_LC13_D2', type is buried 
_LC13_D2 = DFFE( DI $  GND,  _EQ153,  VCC,  VCC,  VCC);
  _EQ153 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC60 &  RD;

-- Node name is '|ram2:119|ram1:34|ram01:22|eti:28|~56~2' 
-- Equation name is '_LC11_D2', type is buried 
!_LC11_D2 = _LC11_D2~NOT;
_LC11_D2~NOT = LCELL( _EQ154 $  GND);
  _EQ154 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC60 & !_LC13_D2 & 
              WR;

-- Node name is '|ram2:119|ram1:34|ram01:22|eti:29|:34' = '|ram2:119|ram1:34|ram01:22|eti:29|q' 
-- Equation name is '_LC15_A4', type is buried 
_LC15_A4 = DFFE( DI $  GND,  _EQ155,  VCC,  VCC,  VCC);
  _EQ155 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC60 &  RD;

-- Node name is '|ram2:119|ram1:34|ram01:22|eti:29|~56~1' 
-- Equation name is '_LC1_A4', type is buried 
!_LC1_A4 = _LC1_A4~NOT;
_LC1_A4~NOT = LCELL( _EQ156 $  GND);
  _EQ156 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC60 & !_LC15_A4 & 
              WR;

-- Node name is '|ram2:119|ram1:34|ram01:23|eti:28|:34' = '|ram2:119|ram1:34|ram01:23|eti:28|q' 
-- Equation name is '_LC16_A4', type is buried 
_LC16_A4 = DFFE( DI $  GND,  _EQ157,  VCC,  VCC,  VCC);
  _EQ157 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC62 &  RD;

-- Node name is '|ram2:119|ram1:34|ram01:23|eti:28|~56~2' 
-- Equation name is '_LC9_A4', type is buried 
!_LC9_A4 = _LC9_A4~NOT;
_LC9_A4~NOT = LCELL( _EQ158 $  GND);
  _EQ158 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC62 & !_LC16_A4 & 
              WR;

-- Node name is '|ram2:119|ram1:34|ram01:23|eti:29|:34' = '|ram2:119|ram1:34|ram01:23|eti:29|q' 
-- Equation name is '_LC14_A4', type is buried 
_LC14_A4 = DFFE( DI $  GND,  _EQ159,  VCC,  VCC,  VCC);
  _EQ159 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC62 &  RD;

-- Node name is '|ram2:119|ram1:34|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC4_A4', type is buried 
!_LC4_A4 = _LC4_A4~NOT;
_LC4_A4~NOT = LCELL( _EQ160 $  GND);
  _EQ160 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC62 & !_LC14_A4 & 
              WR;

-- Node name is '|ram2:119|ram1:34|ram01:24|eti:28|:34' = '|ram2:119|ram1:34|ram01:24|eti:28|q' 
-- Equation name is '_LC13_A4', type is buried 
_LC13_A4 = DFFE( DI $  GND,  _EQ161,  VCC,  VCC,  VCC);
  _EQ161 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC61 &  RD;

-- Node name is '|ram2:119|ram1:34|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC6_A4', type is buried 
!_LC6_A4 = _LC6_A4~NOT;
_LC6_A4~NOT = LCELL( _EQ162 $  GND);
  _EQ162 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC61 & !_LC13_A4 & 
              WR;

-- Node name is '|ram2:119|ram1:34|ram01:24|eti:29|:34' = '|ram2:119|ram1:34|ram01:24|eti:29|q' 
-- Equation name is '_LC12_A4', type is buried 
_LC12_A4 = DFFE( DI $  GND,  _EQ163,  VCC,  VCC,  VCC);
  _EQ163 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC61 &  RD;

-- Node name is '|ram2:119|ram1:34|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC7_A4', type is buried 
!_LC7_A4 = _LC7_A4~NOT;
_LC7_A4~NOT = LCELL( _EQ164 $  GND);
  _EQ164 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC61 & !_LC12_A4 & 
              WR;

-- Node name is '|ram2:119|ram1:34|ram01:25|eti:28|:34' = '|ram2:119|ram1:34|ram01:25|eti:28|q' 
-- Equation name is '_LC8_A1', type is buried 
_LC8_A1  = DFFE( DI $  GND,  _EQ165,  VCC,  VCC,  VCC);
  _EQ165 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC63 &  RD;

-- Node name is '|ram2:119|ram1:34|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC16_A1', type is buried 
!_LC16_A1 = _LC16_A1~NOT;
_LC16_A1~NOT = LCELL( _EQ166 $  GND);
  _EQ166 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC63 & !_LC8_A1 &  WR;

-- Node name is '|ram2:119|ram1:34|ram01:25|eti:29|:34' = '|ram2:119|ram1:34|ram01:25|eti:29|q' 
-- Equation name is '_LC9_A1', type is buried 
_LC9_A1  = DFFE( DI $  GND,  _EQ167,  VCC,  VCC,  VCC);
  _EQ167 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC63 &  RD;

-- Node name is '|ram2:119|ram1:34|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC12_A1', type is buried 
!_LC12_A1 = _LC12_A1~NOT;
_LC12_A1~NOT = LCELL( _EQ168 $  GND);
  _EQ168 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DC63 & !_LC9_A1 &  WR;

-- Node name is '|ram2:119|ram1:35|ram01:22|eti:28|:34' = '|ram2:119|ram1:35|ram01:22|eti:28|q' 
-- Equation name is '_LC10_A1', type is buried 
_LC10_A1 = DFFE( DI $  GND,  _EQ169,  VCC,  VCC,  VCC);
  _EQ169 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC60 &  RD;

-- Node name is '|ram2:119|ram1:35|ram01:22|eti:28|~56~2' 
-- Equation name is '_LC11_A1', type is buried 
!_LC11_A1 = _LC11_A1~NOT;
_LC11_A1~NOT = LCELL( _EQ170 $  GND);
  _EQ170 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC60 & !_LC10_A1 & 
              WR;

-- Node name is '|ram2:119|ram1:35|ram01:22|eti:29|:34' = '|ram2:119|ram1:35|ram01:22|eti:29|q' 
-- Equation name is '_LC13_A1', type is buried 
_LC13_A1 = DFFE( DI $  GND,  _EQ171,  VCC,  VCC,  VCC);
  _EQ171 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC60 &  RD;

-- Node name is '|ram2:119|ram1:35|ram01:22|eti:29|~56~1' 
-- Equation name is '_LC14_A1', type is buried 
!_LC14_A1 = _LC14_A1~NOT;
_LC14_A1~NOT = LCELL( _EQ172 $  GND);
  _EQ172 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC60 & !_LC13_A1 & 
              WR;

-- Node name is '|ram2:119|ram1:35|ram01:23|eti:28|:34' = '|ram2:119|ram1:35|ram01:23|eti:28|q' 
-- Equation name is '_LC3_A3', type is buried 
_LC3_A3  = DFFE( DI $  GND,  _EQ173,  VCC,  VCC,  VCC);
  _EQ173 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC62 &  RD;

-- Node name is '|ram2:119|ram1:35|ram01:23|eti:28|~56~2' 
-- Equation name is '_LC7_A3', type is buried 
!_LC7_A3 = _LC7_A3~NOT;
_LC7_A3~NOT = LCELL( _EQ174 $  GND);
  _EQ174 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC62 & !_LC3_A3 &  WR;

-- Node name is '|ram2:119|ram1:35|ram01:23|eti:29|:34' = '|ram2:119|ram1:35|ram01:23|eti:29|q' 
-- Equation name is '_LC8_A3', type is buried 
_LC8_A3  = DFFE( DI $  GND,  _EQ175,  VCC,  VCC,  VCC);
  _EQ175 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC62 &  RD;

-- Node name is '|ram2:119|ram1:35|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC6_A3', type is buried 
!_LC6_A3 = _LC6_A3~NOT;
_LC6_A3~NOT = LCELL( _EQ176 $  GND);
  _EQ176 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC62 & !_LC8_A3 &  WR;

-- Node name is '|ram2:119|ram1:35|ram01:24|eti:28|:34' = '|ram2:119|ram1:35|ram01:24|eti:28|q' 
-- Equation name is '_LC9_A3', type is buried 
_LC9_A3  = DFFE( DI $  GND,  _EQ177,  VCC,  VCC,  VCC);
  _EQ177 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC61 &  RD;

-- Node name is '|ram2:119|ram1:35|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC16_A3', type is buried 
!_LC16_A3 = _LC16_A3~NOT;
_LC16_A3~NOT = LCELL( _EQ178 $  GND);
  _EQ178 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC61 & !_LC9_A3 &  WR;

-- Node name is '|ram2:119|ram1:35|ram01:24|eti:29|:34' = '|ram2:119|ram1:35|ram01:24|eti:29|q' 
-- Equation name is '_LC11_A3', type is buried 
_LC11_A3 = DFFE( DI $  GND,  _EQ179,  VCC,  VCC,  VCC);
  _EQ179 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC61 &  RD;

-- Node name is '|ram2:119|ram1:35|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC10_A3', type is buried 
!_LC10_A3 = _LC10_A3~NOT;
_LC10_A3~NOT = LCELL( _EQ180 $  GND);
  _EQ180 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC61 & !_LC11_A3 & 
              WR;

-- Node name is '|ram2:119|ram1:35|ram01:25|eti:28|:34' = '|ram2:119|ram1:35|ram01:25|eti:28|q' 
-- Equation name is '_LC15_A1', type is buried 
_LC15_A1 = DFFE( DI $  GND,  _EQ181,  VCC,  VCC,  VCC);
  _EQ181 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC63 &  RD;

-- Node name is '|ram2:119|ram1:35|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC5_A1', type is buried 
!_LC5_A1 = _LC5_A1~NOT;
_LC5_A1~NOT = LCELL( _EQ182 $  GND);
  _EQ182 =  A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC63 & !_LC15_A1 & 
              WR;

-- Node name is '|ram2:119|ram1:35|ram01:25|eti:29|:34' = '|ram2:119|ram1:35|ram01:25|eti:29|q' 
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = DFFE( DI $  GND,  _EQ183,  VCC,  VCC,  VCC);
  _EQ183 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC63 &  RD;

-- Node name is '|ram2:119|ram1:35|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC2_A1', type is buried 
!_LC2_A1 = _LC2_A1~NOT;
_LC2_A1~NOT = LCELL( _EQ184 $  GND);
  _EQ184 = !A12 &  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DC63 & !_LC6_A1 &  WR;

-- Node name is '|ram2:120|ram1:32|ram01:22|eti:28|:34' = '|ram2:120|ram1:32|ram01:22|eti:28|q' 
-- Equation name is '_LC2_D2', type is buried 
_LC2_D2  = DFFE( DI $  GND,  _EQ185,  VCC,  VCC,  VCC);
  _EQ185 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC60 &  RD;

-- Node name is '|ram2:120|ram1:32|ram01:22|eti:28|~56~2' 
-- Equation name is '_LC12_D2', type is buried 
!_LC12_D2 = _LC12_D2~NOT;
_LC12_D2~NOT = LCELL( _EQ186 $  GND);
  _EQ186 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC60 & !_LC2_D2 &  WR;

-- Node name is '|ram2:120|ram1:32|ram01:22|eti:29|:34' = '|ram2:120|ram1:32|ram01:22|eti:29|q' 
-- Equation name is '_LC3_D2', type is buried 
_LC3_D2  = DFFE( DI $  GND,  _EQ187,  VCC,  VCC,  VCC);
  _EQ187 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC60 &  RD;

-- Node name is '|ram2:120|ram1:32|ram01:22|eti:29|~56~1' 
-- Equation name is '_LC8_D2', type is buried 
!_LC8_D2 = _LC8_D2~NOT;
_LC8_D2~NOT = LCELL( _EQ188 $  GND);
  _EQ188 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC60 & !_LC3_D2 &  WR;

-- Node name is '|ram2:120|ram1:32|ram01:23|eti:28|:34' = '|ram2:120|ram1:32|ram01:23|eti:28|q' 
-- Equation name is '_LC11_D4', type is buried 
_LC11_D4 = DFFE( DI $  GND,  _EQ189,  VCC,  VCC,  VCC);
  _EQ189 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC62 &  RD;

-- Node name is '|ram2:120|ram1:32|ram01:23|eti:28|~56~2' 
-- Equation name is '_LC15_D4', type is buried 
!_LC15_D4 = _LC15_D4~NOT;
_LC15_D4~NOT = LCELL( _EQ190 $  GND);
  _EQ190 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC62 & !_LC11_D4 & 
              WR;

-- Node name is '|ram2:120|ram1:32|ram01:23|eti:29|:34' = '|ram2:120|ram1:32|ram01:23|eti:29|q' 
-- Equation name is '_LC13_D4', type is buried 
_LC13_D4 = DFFE( DI $  GND,  _EQ191,  VCC,  VCC,  VCC);
  _EQ191 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC62 &  RD;

-- Node name is '|ram2:120|ram1:32|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC12_D4', type is buried 
!_LC12_D4 = _LC12_D4~NOT;
_LC12_D4~NOT = LCELL( _EQ192 $  GND);
  _EQ192 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC62 & !_LC13_D4 & 
              WR;

-- Node name is '|ram2:120|ram1:32|ram01:24|eti:28|:34' = '|ram2:120|ram1:32|ram01:24|eti:28|q' 
-- Equation name is '_LC9_D4', type is buried 
_LC9_D4  = DFFE( DI $  GND,  _EQ193,  VCC,  VCC,  VCC);
  _EQ193 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC61 &  RD;

-- Node name is '|ram2:120|ram1:32|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC10_D4', type is buried 
!_LC10_D4 = _LC10_D4~NOT;
_LC10_D4~NOT = LCELL( _EQ194 $  GND);
  _EQ194 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC61 & !_LC9_D4 &  WR;

-- Node name is '|ram2:120|ram1:32|ram01:24|eti:29|:34' = '|ram2:120|ram1:32|ram01:24|eti:29|q' 
-- Equation name is '_LC6_B4', type is buried 
_LC6_B4  = DFFE( DI $  GND,  _EQ195,  VCC,  VCC,  VCC);
  _EQ195 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC61 &  RD;

-- Node name is '|ram2:120|ram1:32|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC7_B4', type is buried 
!_LC7_B4 = _LC7_B4~NOT;
_LC7_B4~NOT = LCELL( _EQ196 $  GND);
  _EQ196 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC61 & !_LC6_B4 &  WR;

-- Node name is '|ram2:120|ram1:32|ram01:25|eti:28|:34' = '|ram2:120|ram1:32|ram01:25|eti:28|q' 
-- Equation name is '_LC7_D4', type is buried 
_LC7_D4  = DFFE( DI $  GND,  _EQ197,  VCC,  VCC,  VCC);
  _EQ197 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC63 &  RD;

-- Node name is '|ram2:120|ram1:32|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC4_D4', type is buried 
!_LC4_D4 = _LC4_D4~NOT;
_LC4_D4~NOT = LCELL( _EQ198 $  GND);
  _EQ198 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC63 & !_LC7_D4 &  WR;

-- Node name is '|ram2:120|ram1:32|ram01:25|eti:29|:34' = '|ram2:120|ram1:32|ram01:25|eti:29|q' 
-- Equation name is '_LC8_D4', type is buried 
_LC8_D4  = DFFE( DI $  GND,  _EQ199,  VCC,  VCC,  VCC);
  _EQ199 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC63 &  RD;

-- Node name is '|ram2:120|ram1:32|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC3_D4', type is buried 
!_LC3_D4 = _LC3_D4~NOT;
_LC3_D4~NOT = LCELL( _EQ200 $  GND);
  _EQ200 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DC63 & !_LC8_D4 &  WR;

-- Node name is '|ram2:120|ram1:33|ram01:23|eti:29|:34' = '|ram2:120|ram1:33|ram01:23|eti:29|q' 
-- Equation name is '_LC9_D5', type is buried 
_LC9_D5  = DFFE( DI $  GND,  _EQ201,  VCC,  VCC,  VCC);
  _EQ201 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC62 &  RD;

-- Node name is '|ram2:120|ram1:33|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC10_D5', type is buried 
!_LC10_D5 = _LC10_D5~NOT;
_LC10_D5~NOT = LCELL( _EQ202 $  GND);
  _EQ202 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC62 & !_LC9_D5 &  WR;

-- Node name is '|ram2:120|ram1:33|ram01:24|eti:28|:34' = '|ram2:120|ram1:33|ram01:24|eti:28|q' 
-- Equation name is '_LC12_D5', type is buried 
_LC12_D5 = DFFE( DI $  GND,  _EQ203,  VCC,  VCC,  VCC);
  _EQ203 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC61 &  RD;

-- Node name is '|ram2:120|ram1:33|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC8_D5', type is buried 
!_LC8_D5 = _LC8_D5~NOT;
_LC8_D5~NOT = LCELL( _EQ204 $  GND);
  _EQ204 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC61 & !_LC12_D5 & 
              WR;

-- Node name is '|ram2:120|ram1:33|ram01:24|eti:29|:34' = '|ram2:120|ram1:33|ram01:24|eti:29|q' 
-- Equation name is '_LC14_D5', type is buried 
_LC14_D5 = DFFE( DI $  GND,  _EQ205,  VCC,  VCC,  VCC);
  _EQ205 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC61 &  RD;

-- Node name is '|ram2:120|ram1:33|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC5_D5', type is buried 
!_LC5_D5 = _LC5_D5~NOT;
_LC5_D5~NOT = LCELL( _EQ206 $  GND);
  _EQ206 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC61 & !_LC14_D5 & 
              WR;

-- Node name is '|ram2:120|ram1:33|ram01:25|eti:28|:34' = '|ram2:120|ram1:33|ram01:25|eti:28|q' 
-- Equation name is '_LC15_D3', type is buried 
_LC15_D3 = DFFE( DI $  GND,  _EQ207,  VCC,  VCC,  VCC);
  _EQ207 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC63 &  RD;

-- Node name is '|ram2:120|ram1:33|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC13_D3', type is buried 
!_LC13_D3 = _LC13_D3~NOT;
_LC13_D3~NOT = LCELL( _EQ208 $  GND);
  _EQ208 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC63 & !_LC15_D3 & 
              WR;

-- Node name is '|ram2:120|ram1:33|ram01:25|eti:29|:34' = '|ram2:120|ram1:33|ram01:25|eti:29|q' 
-- Equation name is '_LC16_D3', type is buried 
_LC16_D3 = DFFE( DI $  GND,  _EQ209,  VCC,  VCC,  VCC);
  _EQ209 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC63 &  RD;

-- Node name is '|ram2:120|ram1:33|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC1_D3', type is buried 
!_LC1_D3 = _LC1_D3~NOT;
_LC1_D3~NOT = LCELL( _EQ210 $  GND);
  _EQ210 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DC63 & !_LC16_D3 & 
              WR;

-- Node name is '|ram2:120|ram1:34|ram01:22|eti:28|:34' = '|ram2:120|ram1:34|ram01:22|eti:28|q' 
-- Equation name is '_LC6_D2', type is buried 
_LC6_D2  = DFFE( DI $  GND,  _EQ211,  VCC,  VCC,  VCC);
  _EQ211 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC60 &  RD;

-- Node name is '|ram2:120|ram1:34|ram01:22|eti:28|~56~1~2~2~2~2' 
-- Equation name is '_LC8_B4', type is buried 
_LC8_B4  = LCELL( _EQ212 $  _EQ213);
  _EQ212 =  DC1 &  DC2 &  DC3 & !DC40 & !DC41 & !DC42 & !DC43 &  WR
         #  DC1 &  DC2 &  DC3 & !DC50 & !DC51 & !DC52 & !DC53 &  WR
         #  DC1 &  DC2 &  DC3 & !DC60 & !DC61 & !DC62 & !DC63 &  WR;
  _EQ213 =  DC1 &  DC2 &  DC3 &  WR;

-- Node name is '|ram2:120|ram1:34|ram01:22|eti:28|~56~1~2~2~2~3~3' 
-- Equation name is '_LC4_D1', type is buried 
-- synthesized logic cell 
_LC4_D1  = LCELL( _EQ214 $  GND);
  _EQ214 =  _X001;
  _X001  = EXP( _LC1_D3 &  _LC1_D4 &  _LC1_D5 &  _LC2_D4 &  _LC2_D5 &  _LC3_D3 & 
              _LC3_D4 &  _LC4_D2 &  _LC4_D3 &  _LC4_D4 &  _LC4_D5 &  _LC5_D3 & 
              _LC5_D4 &  _LC5_D5 &  _LC6_D3 &  _LC6_D5 &  _LC7_B4 &  _LC7_D5 & 
              _LC8_D2 &  _LC8_D3 &  _LC8_D5 &  _LC9_D3 &  _LC10_D4 & 
              _LC10_D5 &  _LC11_D2 &  _LC12_D2 &  _LC12_D4 &  _LC13_D3 & 
              _LC14_D2 &  _LC15_D4 & !~PIN005 & !~PIN006 & !~PIN007);

-- Node name is '|ram2:120|ram1:34|ram01:22|eti:28|~56~1~2~2~2~3~4' 
-- Equation name is '_LC4_A5', type is buried 
-- synthesized logic cell 
_LC4_A5  = LCELL( _EQ215 $  GND);
  _EQ215 =  _X002;
  _X002  = EXP( _LC1_A1 &  _LC1_A3 &  _LC1_A4 &  _LC2_A1 &  _LC2_A4 &  _LC3_A1 & 
              _LC4_A2 &  _LC4_A3 &  _LC4_A4 &  _LC5_A1 &  _LC5_A3 &  _LC5_A4 & 
              _LC5_D2 &  _LC6_A2 &  _LC6_A3 &  _LC6_A4 &  _LC7_A3 &  _LC7_A4 & 
              _LC7_D2 &  _LC8_A2 &  _LC9_A4 &  _LC10_A3 &  _LC10_A4 & 
              _LC11_A1 &  _LC11_A2 &  _LC12_A1 &  _LC12_A2 &  _LC12_A3 & 
              _LC14_A1 &  _LC14_A2 &  _LC16_A1 &  _LC16_A2 &  _LC16_A3);

-- Node name is '|ram2:120|ram1:34|ram01:22|eti:28|~56~1~2~2~2~3~5' 
-- Equation name is '_LC2_C3', type is buried 
-- synthesized logic cell 
_LC2_C3  = LCELL( _EQ216 $  GND);
  _EQ216 =  _X003;
  _X003  = EXP( _LC1_B4 &  _LC1_C5 &  _LC2_C4 &  _LC2_C5 &  _LC3_C4 &  _LC3_C5 & 
              _LC4_C2 &  _LC4_C4 &  _LC4_C5 &  _LC5_C1 &  _LC5_C2 &  _LC5_C4 & 
              _LC5_C5 &  _LC6_C1 &  _LC6_C2 &  _LC6_C4 &  _LC6_C5 &  _LC7_C4 & 
              _LC7_C5 &  _LC10_C2 &  _LC11_C1 &  _LC11_C2 &  _LC11_C4 & 
              _LC11_C5 &  _LC12_C1 &  _LC12_C2 &  _LC13_C1 &  _LC14_B4 & 
              _LC14_C1 &  _LC14_C2 &  _LC15_C1 &  _LC15_C2 &  _LC16_C1);

-- Node name is '|ram2:120|ram1:34|ram01:22|eti:28|~56~1~2~2~2~3' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ217 $  GND);
  _EQ217 =  _LC1_B2 &  _LC1_B3 &  _LC2_B4 & !_LC2_C3 &  _LC3_B3 &  _LC3_B4 & 
             !_LC4_A5 &  _LC4_B2 &  _LC4_B3 & !_LC4_D1 &  _LC5_B1 &  _LC5_B2 & 
              _LC5_B3 &  _LC5_B4 &  _LC6_B1 &  _LC6_B2 &  _LC6_B3 &  _LC10_B3 & 
              _LC11_B1 &  _LC11_B2 &  _LC11_B4 &  _LC12_B1 &  _LC12_B2 & 
              _LC12_B3 &  _LC13_B1 &  _LC13_B2 &  _LC14_B1 &  _LC14_B2 & 
             !~PIN001 & !~PIN002 & !~PIN003 & !~PIN004;

-- Node name is '|ram2:120|ram1:34|ram01:22|eti:28|~56~2' 
-- Equation name is '_LC4_D2', type is buried 
!_LC4_D2 = _LC4_D2~NOT;
_LC4_D2~NOT = LCELL( _EQ218 $  GND);
  _EQ218 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC60 & !_LC6_D2 &  WR;

-- Node name is '|ram2:120|ram1:34|ram01:22|eti:29|:34' = '|ram2:120|ram1:34|ram01:22|eti:29|q' 
-- Equation name is '_LC1_D2', type is buried 
_LC1_D2  = DFFE( DI $  GND,  _EQ219,  VCC,  VCC,  VCC);
  _EQ219 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC60 &  RD;

-- Node name is '|ram2:120|ram1:34|ram01:22|eti:29|~56~1' 
-- Equation name is '_LC14_D2', type is buried 
!_LC14_D2 = _LC14_D2~NOT;
_LC14_D2~NOT = LCELL( _EQ220 $  GND);
  _EQ220 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC60 & !_LC1_D2 &  WR;

-- Node name is '|ram2:120|ram1:34|ram01:23|eti:28|:34' = '|ram2:120|ram1:34|ram01:23|eti:28|q' 
-- Equation name is '_LC6_D4', type is buried 
_LC6_D4  = DFFE( DI $  GND,  _EQ221,  VCC,  VCC,  VCC);
  _EQ221 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC62 &  RD;

-- Node name is '|ram2:120|ram1:34|ram01:23|eti:28|~56~2' 
-- Equation name is '_LC5_D4', type is buried 
!_LC5_D4 = _LC5_D4~NOT;
_LC5_D4~NOT = LCELL( _EQ222 $  GND);
  _EQ222 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC62 & !_LC6_D4 &  WR;

-- Node name is '|ram2:120|ram1:34|ram01:23|eti:29|:34' = '|ram2:120|ram1:34|ram01:23|eti:29|q' 
-- Equation name is '_LC14_D4', type is buried 
_LC14_D4 = DFFE( DI $  GND,  _EQ223,  VCC,  VCC,  VCC);
  _EQ223 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC62 &  RD;

-- Node name is '|ram2:120|ram1:34|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC2_D4', type is buried 
!_LC2_D4 = _LC2_D4~NOT;
_LC2_D4~NOT = LCELL( _EQ224 $  GND);
  _EQ224 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC62 & !_LC14_D4 & 
              WR;

-- Node name is '|ram2:120|ram1:34|ram01:24|eti:28|:34' = '|ram2:120|ram1:34|ram01:24|eti:28|q' 
-- Equation name is '_LC16_D4', type is buried 
_LC16_D4 = DFFE( DI $  GND,  _EQ225,  VCC,  VCC,  VCC);
  _EQ225 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC61 &  RD;

-- Node name is '|ram2:120|ram1:34|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC1_D4', type is buried 
!_LC1_D4 = _LC1_D4~NOT;
_LC1_D4~NOT = LCELL( _EQ226 $  GND);
  _EQ226 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC61 & !_LC16_D4 & 
              WR;

-- Node name is '|ram2:120|ram1:34|ram01:24|eti:29|:34' = '|ram2:120|ram1:34|ram01:24|eti:29|q' 
-- Equation name is '_LC14_D3', type is buried 
_LC14_D3 = DFFE( DI $  GND,  _EQ227,  VCC,  VCC,  VCC);
  _EQ227 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC61 &  RD;

-- Node name is '|ram2:120|ram1:34|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC3_D3', type is buried 
!_LC3_D3 = _LC3_D3~NOT;
_LC3_D3~NOT = LCELL( _EQ228 $  GND);
  _EQ228 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC61 & !_LC14_D3 & 
              WR;

-- Node name is '|ram2:120|ram1:34|ram01:25|eti:28|:34' = '|ram2:120|ram1:34|ram01:25|eti:28|q' 
-- Equation name is '_LC12_D3', type is buried 
_LC12_D3 = DFFE( DI $  GND,  _EQ229,  VCC,  VCC,  VCC);
  _EQ229 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC63 &  RD;

-- Node name is '|ram2:120|ram1:34|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC4_D3', type is buried 
!_LC4_D3 = _LC4_D3~NOT;
_LC4_D3~NOT = LCELL( _EQ230 $  GND);
  _EQ230 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC63 & !_LC12_D3 & 
              WR;

-- Node name is '|ram2:120|ram1:34|ram01:25|eti:29|:34' = '|ram2:120|ram1:34|ram01:25|eti:29|q' 
-- Equation name is '_LC11_D3', type is buried 
_LC11_D3 = DFFE( DI $  GND,  _EQ231,  VCC,  VCC,  VCC);
  _EQ231 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC63 &  RD;

-- Node name is '|ram2:120|ram1:34|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC9_D3', type is buried 
!_LC9_D3 = _LC9_D3~NOT;
_LC9_D3~NOT = LCELL( _EQ232 $  GND);
  _EQ232 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DC63 & !_LC11_D3 & 
              WR;

-- Node name is '|ram2:120|ram1:35|ram01:22|eti:28|:34' = '|ram2:120|ram1:35|ram01:22|eti:28|q' 
-- Equation name is '_LC11_D5', type is buried 
_LC11_D5 = DFFE( DI $  GND,  _EQ233,  VCC,  VCC,  VCC);
  _EQ233 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC60 &  RD;

-- Node name is '|ram2:120|ram1:35|ram01:22|eti:28|~56~2' 
-- Equation name is '_LC7_D5', type is buried 
!_LC7_D5 = _LC7_D5~NOT;
_LC7_D5~NOT = LCELL( _EQ234 $  GND);
  _EQ234 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC60 & !_LC11_D5 & 
              WR;

-- Node name is '|ram2:120|ram1:35|ram01:22|eti:29|:34' = '|ram2:120|ram1:35|ram01:22|eti:29|q' 
-- Equation name is '_LC16_D5', type is buried 
_LC16_D5 = DFFE( DI $  GND,  _EQ235,  VCC,  VCC,  VCC);
  _EQ235 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC60 &  RD;

-- Node name is '|ram2:120|ram1:35|ram01:22|eti:29|~56~1' 
-- Equation name is '_LC6_D5', type is buried 
!_LC6_D5 = _LC6_D5~NOT;
_LC6_D5~NOT = LCELL( _EQ236 $  GND);
  _EQ236 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC60 & !_LC16_D5 & 
              WR;

-- Node name is '|ram2:120|ram1:35|ram01:23|eti:28|:34' = '|ram2:120|ram1:35|ram01:23|eti:28|q' 
-- Equation name is '_LC15_D5', type is buried 
_LC15_D5 = DFFE( DI $  GND,  _EQ237,  VCC,  VCC,  VCC);
  _EQ237 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC62 &  RD;

-- Node name is '|ram2:120|ram1:35|ram01:23|eti:28|~56~2' 
-- Equation name is '_LC4_D5', type is buried 
!_LC4_D5 = _LC4_D5~NOT;
_LC4_D5~NOT = LCELL( _EQ238 $  GND);
  _EQ238 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC62 & !_LC15_D5 & 
              WR;

-- Node name is '|ram2:120|ram1:35|ram01:23|eti:29|:34' = '|ram2:120|ram1:35|ram01:23|eti:29|q' 
-- Equation name is '_LC13_D5', type is buried 
_LC13_D5 = DFFE( DI $  GND,  _EQ239,  VCC,  VCC,  VCC);
  _EQ239 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC62 &  RD;

-- Node name is '|ram2:120|ram1:35|ram01:23|eti:29|~56~1' 
-- Equation name is '_LC2_D5', type is buried 
!_LC2_D5 = _LC2_D5~NOT;
_LC2_D5~NOT = LCELL( _EQ240 $  GND);
  _EQ240 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC62 & !_LC13_D5 & 
              WR;

-- Node name is '|ram2:120|ram1:35|ram01:24|eti:28|:34' = '|ram2:120|ram1:35|ram01:24|eti:28|q' 
-- Equation name is '_LC2_D3', type is buried 
_LC2_D3  = DFFE( DI $  GND,  _EQ241,  VCC,  VCC,  VCC);
  _EQ241 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC61 &  RD;

-- Node name is '|ram2:120|ram1:35|ram01:24|eti:28|~56~2' 
-- Equation name is '_LC8_D3', type is buried 
!_LC8_D3 = _LC8_D3~NOT;
_LC8_D3~NOT = LCELL( _EQ242 $  GND);
  _EQ242 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC61 & !_LC2_D3 &  WR;

-- Node name is '|ram2:120|ram1:35|ram01:24|eti:29|:34' = '|ram2:120|ram1:35|ram01:24|eti:29|q' 
-- Equation name is '_LC3_D5', type is buried 
_LC3_D5  = DFFE( DI $  GND,  _EQ243,  VCC,  VCC,  VCC);
  _EQ243 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC61 &  RD;

-- Node name is '|ram2:120|ram1:35|ram01:24|eti:29|~56~1' 
-- Equation name is '_LC1_D5', type is buried 
!_LC1_D5 = _LC1_D5~NOT;
_LC1_D5~NOT = LCELL( _EQ244 $  GND);
  _EQ244 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC61 & !_LC3_D5 &  WR;

-- Node name is '|ram2:120|ram1:35|ram01:25|eti:28|:34' = '|ram2:120|ram1:35|ram01:25|eti:28|q' 
-- Equation name is '_LC7_D3', type is buried 
_LC7_D3  = DFFE( DI $  GND,  _EQ245,  VCC,  VCC,  VCC);
  _EQ245 =  A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC63 &  RD;

-- Node name is '|ram2:120|ram1:35|ram01:25|eti:28|~56~2' 
-- Equation name is '_LC6_D3', type is buried 
!_LC6_D3 = _LC6_D3~NOT;
_LC6_D3~NOT = LCELL( _EQ246 $  GND);
  _EQ246 =  A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC63 & !_LC7_D3 &  WR;

-- Node name is '|ram2:120|ram1:35|ram01:25|eti:29|:34' = '|ram2:120|ram1:35|ram01:25|eti:29|q' 
-- Equation name is '_LC10_D3', type is buried 
_LC10_D3 = DFFE( DI $  GND,  _EQ247,  VCC,  VCC,  VCC);
  _EQ247 = !A12 &  Clock &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC63 &  RD;

-- Node name is '|ram2:120|ram1:35|ram01:25|eti:29|~56~1' 
-- Equation name is '_LC5_D3', type is buried 
!_LC5_D3 = _LC5_D3~NOT;
_LC5_D3~NOT = LCELL( _EQ248 $  GND);
  _EQ248 = !A12 &  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DC63 & !_LC10_D3 & 
              WR;



Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab3\ram\ram3.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:35
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:38


Memory Allocated
-----------------

Peak memory allocated during compilation  = 8,179K
