<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="author" content="Liste - https://24x7fpga.com/">
    <title>Assign and If-Else Statement | &gt; home</title>
    <meta name="description" content="A minimal hugo theme focus on content">
    <meta property="og:title" content="Assign and If-Else Statement" />
<meta property="og:description" content="Design &ndash; Testbench &ndash; RTL Design Directory
Assign Statement The &lsquo;assign&rsquo; statement is used to model combinational logic by creating continuous assignments. It is typically implemented where the output continuously reflects the changes in the input without any delay. The assign statement is used with signals declared as wire, tri, or other net types, but not with reg types. However, in SystemVerilog, logic type can be used in continuous assignments, similar to wire." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://24x7fpga.com/rtl_directory/2024_07_26_17_07_08_assign_and_if_else_statement/" /><meta property="article:section" content="rtl_directory" />
<meta property="article:published_time" content="2024-07-26T17:07:00-04:00" />
<meta property="article:modified_time" content="2024-07-26T17:07:00-04:00" />


    <meta itemprop="name" content="Assign and If-Else Statement">
<meta itemprop="description" content="Design &ndash; Testbench &ndash; RTL Design Directory
Assign Statement The &lsquo;assign&rsquo; statement is used to model combinational logic by creating continuous assignments. It is typically implemented where the output continuously reflects the changes in the input without any delay. The assign statement is used with signals declared as wire, tri, or other net types, but not with reg types. However, in SystemVerilog, logic type can be used in continuous assignments, similar to wire."><meta itemprop="datePublished" content="2024-07-26T17:07:00-04:00" />
<meta itemprop="dateModified" content="2024-07-26T17:07:00-04:00" />
<meta itemprop="wordCount" content="358">
<meta itemprop="keywords" content="rtl," />
    
    <link rel="canonical" href="https://24x7fpga.com/rtl_directory/2024_07_26_17_07_08_assign_and_if_else_statement/">
    <link rel="icon" href="https://24x7fpga.com//assets/favicon.ico">
    <link rel="dns-prefetch" href="https://www.google-analytics.com">
    <link href="https://www.google-analytics.com" rel="preconnect" crossorigin>
    <link rel="alternate" type="application/atom+xml" title="&gt; home" href="https://24x7fpga.com//atom.xml" />
    <link rel="alternate" type="application/json" title="&gt; home" href="https://24x7fpga.com//feed.json" />
    <link rel="shortcut icon" type="image/png" href="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAQAAAC1HAwCAAAAC0lEQVR42mNk+A8AAQUBAScY42YAAAAASUVORK5CYII=">
    
    
    <style>*,:after,:before{box-sizing:border-box;padding:0}body{font:1rem/1.5 '-apple-system',BlinkMacSystemFont,avenir next,avenir,helvetica,helvetica neue,ubuntu,roboto,noto,segoe ui,arial,sans-serif;text-rendering:optimizeLegibility;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale;padding:2rem;background:#f5f5f5;color:#000}.skip-link{position:absolute;top:-40px;left:0;background:#eee;z-index:100}.skip-link:focus{top:0}header{line-height:2;padding-bottom:1.5rem}.link{overflow:hidden;text-overflow:ellipsis;white-space:nowrap;overflow:hidden;text-overflow:ellipsis;text-decoration:none}.time{font-variant-numeric:tabular-nums;white-space:nowrap}blockquote{border-left:5px solid #eee;padding-left:1rem;margin:0}a,a:visited{color:inherit}a:hover,a.heading-link{text-decoration:none}pre{padding:.5rem;overflow:auto;overflow-x:scroll;overflow-wrap:normal}ul{list-style-type:square}ul,ol{padding-left:1.2rem}.list{line-height:2;list-style-type:none;padding-left:0}.list li{padding-bottom:.1rem}.meta{color:#777}.content{max-width:70ch;margin:0 auto}header{line-height:2;display:flex;justify-content:space-between;padding-bottom:1rem}header a{text-decoration:none}header ul{list-style-type:none;padding:0}header li,header a{display:inline}h2.post{padding-top:.5rem}header ul a:first-child{padding-left:1rem}.nav{height:1px;background:#000;content:'';max-width:10%}.list li{display:flex;align-items:baseline}.list li time{flex:initial}.hr-list{margin-top:0;margin-bottom:0;margin-right:.5rem;margin-left:.5rem;height:1px;border:0;border-bottom:1px dotted #ccc;flex:1 0 1rem}.m,hr{border:0;margin:3rem 0}img{max-width:100%;height:auto;display:block;margin-left:auto;margin-right:auto}.post-date{margin:5% 0}.index-date{color:#9a9a9a}.animate-blink{animation:opacity 1.4s infinite;opacity:1;color:#96e9ae}@keyframes opacity{0%{opacity:1}50%{opacity:.5}100%{opacity:0}}.tags{display:flex;justify-content:space-between}.tags ul{padding:0;margin:0}.tags li{display:inline}.avatar{height:250px;width:250px;position:relative;margin:-10px 0 0 15px;float:right;border-radius:50%}table{width:100%;border-collapse:collapse}th,td{border:1px solid #ddd;text-align:left;padding:8px}th{background-color:#f2f2f2}code,pre{font-family:San Francisco Mono,Monaco,consolas,lucida console,dejavu sans mono,bitstream vera sans mono,monospace;font-size:normal;font-size:small;background-color:#e9e9e9;border-radius:3px}code{border:none}.highlight pre{background-color:#e9e9e9!important;border-radius:5px} </style>
  
    
  
  
  <script type="application/ld+json">
  {
      "@context": "http://schema.org",
      "@type": "BlogPosting",
      "articleSection": "rtl_directory",
      "name": "Assign and If-Else Statement",
      "headline": "Assign and If-Else Statement",
      "alternativeHeadline": "",
      "description": "Design \u0026ndash; Testbench \u0026ndash; RTL Design Directory\nAssign Statement The \u0026lsquo;assign\u0026rsquo; statement is used to model combinational logic by creating continuous assignments. It is typically implemented where the output continuously reflects the changes in the input without any delay. The assign statement is used with signals declared as wire, tri, or other net types, but not with reg types. However, in SystemVerilog, logic type can be used in continuous assignments, similar to wire.",
      "inLanguage": "en-us",
      "isFamilyFriendly": "true",
      "mainEntityOfPage": {
          "@type": "WebPage",
          "@id": "https:\/\/24x7fpga.com\/rtl_directory\/2024_07_26_17_07_08_assign_and_if_else_statement\/"
      },
      "author" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "creator" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "accountablePerson" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "copyrightHolder" : "\u003e home",
      "copyrightYear" : "2024",
      "dateCreated": "2024-07-26T17:07:00.00Z",
      "datePublished": "2024-07-26T17:07:00.00Z",
      "dateModified": "2024-07-26T17:07:00.00Z",
      "publisher":{
          "@type":"Organization",
          "name": "\u003e home",
          "url": "https://24x7fpga.com/",
          "logo": {
              "@type": "ImageObject",
              "url": "https:\/\/24x7fpga.com\/assets\/favicon.ico",
              "width":"32",
              "height":"32"
          }
      },
      "image": "https://24x7fpga.com/assets/favicon.ico",
      "url" : "https:\/\/24x7fpga.com\/rtl_directory\/2024_07_26_17_07_08_assign_and_if_else_statement\/",
      "wordCount" : "358",
      "genre" : [ "rtl" ],
      "keywords" : [ "rtl" ]
  }
  </script>
  
  
  </head>

<body>
  <a class="skip-link" href="#main">Skip to main</a>
  <main id="main">
  <div class="content">
    <header>
<p style="padding: 0;margin: 0;">
  <a href="/">
    <b>&gt; home</b>
    <span class="text-stone-500 animate-blink">â–®</span>
  </a>
</p>
<ul style="padding: 0;margin: 0;">
  
  
  <li class="">
    <a href="rtl_directory/2024_06_05_00_21_53_rtl_design_directory"><span>rtl</span></a>    
    
  <li class="">
    <a href="sv_directory/2024_06_27_16_53_00_sv_verification_directory"><span>sv</span></a>    
    
  <li class="">
    <a href="uvm_directory/2024_08_28_12_39_50_uvm_framework_directory"><span>uvm</span></a>    
    
  </li>
</ul>

</header>
<hr class="hr-list" style="padding: 0;margin: 0;">


    <section>
      <h2 class="post">Assign and If-Else Statement</h2>
      <p><a href="https://github.com/24x7fpga/iVerilog/blob/master/design/assign_vs_if/assign_vs_if.sv">Design</a> &ndash; <a href="https://github.com/24x7fpga/iVerilog/blob/master/tb_design/tb_assign_vs_if/tb_assign_vs_if.sv">Testbench</a> &ndash; <a href="/rtl_directory/2024_06_05_00_21_53_rtl_design_directory/">RTL Design Directory</a></p>
<h2 id="assign-statement">Assign Statement</h2>
<p>The &lsquo;assign&rsquo; statement is used to model combinational logic by creating continuous assignments. It is typically implemented where the output continuously reflects the changes in the input without any delay. The assign statement is used with signals declared as wire, tri, or other net types, but not with reg types. However, in SystemVerilog, logic type can be used in continuous assignments, similar to wire.</p>
<h3 id="syntax">Syntax</h3>
<div class="highlight"><pre tabindex="0" style="color:#272822;background-color:#fafafa;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#00a8c8">assign</span> <span style="color:#f92672">&lt;</span><span style="color:#00a8c8">wire</span> <span style="color:#111">name</span><span style="color:#f92672">&gt;</span> <span style="color:#f92672">=</span> <span style="color:#111">expression</span><span style="color:#111">;</span>
</span></span></code></pre></div><h3 id="example-code">Example Code</h3>
<p>The assign statement shown in the example code will implement a simple 2-to-1 MUX. The output c is continuously assigned the value of &lsquo;a&rsquo; if sel is high or &lsquo;b&rsquo; if sel is low.</p>
<div class="highlight"><pre tabindex="0" style="color:#272822;background-color:#fafafa;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#00a8c8">module</span> <span style="color:#111">assign_vs_if</span><span style="color:#111">(</span><span style="color:#75715e">/*AUTOARG*/</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Outputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#111">c</span><span style="color:#111">,</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Inputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#111">a</span><span style="color:#111">,</span> <span style="color:#111">b</span><span style="color:#111">,</span> <span style="color:#111">sel</span>
</span></span><span style="display:flex;"><span>   <span style="color:#111">);</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// outputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">output</span>       <span style="color:#111">[</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span><span style="color:#111">]</span> <span style="color:#111">c</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// inputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">input</span>        <span style="color:#111">[</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span><span style="color:#111">]</span> <span style="color:#111">a</span><span style="color:#111">,</span> <span style="color:#111">b</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">input</span>	          <span style="color:#111">sel</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// assign statement
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">assign</span> <span style="color:#111">c</span> <span style="color:#f92672">=</span> <span style="color:#111">sel</span> <span style="color:#f92672">?</span> <span style="color:#111">a</span> <span style="color:#f92672">:</span> <span style="color:#111">b</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#00a8c8">endmodule</span>
</span></span></code></pre></div><h2 id="if-else-statement">If-Else Statement</h2>
<p>The if-else statement is a basic building block of any programming language. It is used to make decisions based on the condition. In hardware design, if-else statements lead to priority encoding, where the first condition takes the priority over other. The variable being assigned must be of type <strong>reg</strong> when using if-else statement.</p>
<h3 id="syntax">Syntax</h3>
<div class="highlight"><pre tabindex="0" style="color:#272822;background-color:#fafafa;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#00a8c8">if</span><span style="color:#111">(</span><span style="color:#111">condition</span><span style="color:#111">)</span><span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>  <span style="color:#75715e">// execute the block of code if the condition is true
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#00a8c8">else</span>
</span></span><span style="display:flex;"><span>  <span style="color:#75715e">// execute the block of code if the condition is false
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#00a8c8">end</span>
</span></span></code></pre></div><h3 id="example-code">Example Code</h3>
<p>The if statement checks whether sel is high, if sel is high, the output is set to &lsquo;a&rsquo; else to &lsquo;b&rsquo;. The if-else statement implements a simple 2-to-1 MUX.</p>
<div class="highlight"><pre tabindex="0" style="color:#272822;background-color:#fafafa;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#00a8c8">module</span> <span style="color:#111">assign_vs_if</span><span style="color:#111">(</span><span style="color:#75715e">/*AUTOARG*/</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Outputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#111">d</span><span style="color:#111">,</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Inputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#111">a</span><span style="color:#111">,</span> <span style="color:#111">b</span><span style="color:#111">,</span> <span style="color:#111">sel</span>
</span></span><span style="display:flex;"><span>   <span style="color:#111">);</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// outputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">output</span> <span style="color:#00a8c8">logic</span> <span style="color:#111">[</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span><span style="color:#111">]</span> <span style="color:#111">d</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// inputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">input</span>        <span style="color:#111">[</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span><span style="color:#111">]</span> <span style="color:#111">a</span><span style="color:#111">,</span> <span style="color:#111">b</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">input</span>	          <span style="color:#111">sel</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// if-else statement
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">always_comb</span>
</span></span><span style="display:flex;"><span>     <span style="color:#00a8c8">if</span><span style="color:#111">(</span><span style="color:#111">sel</span><span style="color:#111">)</span>
</span></span><span style="display:flex;"><span>       <span style="color:#111">d</span> <span style="color:#f92672">=</span> <span style="color:#111">a</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>     <span style="color:#00a8c8">else</span>
</span></span><span style="display:flex;"><span>       <span style="color:#111">d</span> <span style="color:#f92672">=</span> <span style="color:#111">b</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#00a8c8">endmodule</span>
</span></span></code></pre></div><h2 id="difference">Difference</h2>
<p>While both the assign statement and the if-else statement implements a MUX during implementing,it&rsquo;s crucial to understand their behavior during simulation. When &lsquo;sel&rsquo; is x or z, the <strong>assign</strong> statement merges a and b to evaluate the output where as in an <strong>if-else</strong> statement, the condition is evaluated to be false, leading to different simulation results.</p>
<figure><img src="/ox-hugo/assign_vs_if_wave.png"/>
</figure>


      
      <div class="post-date">
        <span class="g time">July 26, 2024 </span> &#8729;
         
         <a href="https://24x7fpga.com/tags/rtl/">rtl</a>
      </div>
      
    </section>
    
  </div>
</main>
</body>
</html>
