
*** Running vivado
    with args -log top_vga_basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_vga_basys3.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2708.789 ; gain = 2.020 ; free physical = 1074 ; free virtual = 7968
Command: link_design -top top_vga_basys3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2708.910 ; gain = 0.000 ; free physical = 750 ; free virtual = 7670
INFO: [Netlist 29-17] Analyzing 1412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/top_vga_basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/top_vga_basys3.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/top_vga_basys3.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/top_vga_basys3.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/top_vga_basys3.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/top_vga_basys3.xdc]
Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2866.660 ; gain = 101.844 ; free physical = 218 ; free virtual = 7154
Finished Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0.xdc]
Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0_late.xdc]
Finished Parsing XDC File [/home/student/zschab/Desktop/Projekt_UEC2/fpga/constraints/clk_wiz_0_late.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2866.664 ; gain = 0.000 ; free physical = 245 ; free virtual = 7180
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

9 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2866.664 ; gain = 157.871 ; free physical = 247 ; free virtual = 7183
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2930.691 ; gain = 64.027 ; free physical = 235 ; free virtual = 7171

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 259e11ade

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2930.691 ; gain = 0.000 ; free physical = 212 ; free virtual = 7148

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4510 into driver instance u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2424, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4539 into driver instance u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4535, which resulted in an inversion of 77 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4793 into driver instance u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2578, which resulted in an inversion of 123 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4879 into driver instance u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2855, which resulted in an inversion of 125 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4890 into driver instance u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4679, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_h_inv_i_1 into driver instance u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_h_inv_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_data_h_inv_i_1 into driver instance u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_data_h_inv_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18ea6223f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3143.629 ; gain = 0.004 ; free physical = 209 ; free virtual = 6943
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 119 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d2b1e45c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3143.629 ; gain = 0.004 ; free physical = 206 ; free virtual = 6939
INFO: [Opt 31-389] Phase Constant propagation created 429 cells and removed 1024 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d95e2812

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.629 ; gain = 0.004 ; free physical = 199 ; free virtual = 6933
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b94aa34f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.629 ; gain = 0.004 ; free physical = 198 ; free virtual = 6933
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b94aa34f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.629 ; gain = 0.004 ; free physical = 195 ; free virtual = 6931
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d95e2812

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.629 ; gain = 0.004 ; free physical = 206 ; free virtual = 6942
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             119  |                                              1  |
|  Constant propagation         |             429  |            1024  |                                              0  |
|  Sweep                        |               0  |               2  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.629 ; gain = 0.000 ; free physical = 203 ; free virtual = 6944
Ending Logic Optimization Task | Checksum: 196a9f038

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.629 ; gain = 0.004 ; free physical = 203 ; free virtual = 6944

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 196a9f038

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3412.625 ; gain = 0.000 ; free physical = 307 ; free virtual = 6938
Ending Power Optimization Task | Checksum: 196a9f038

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3412.625 ; gain = 268.996 ; free physical = 312 ; free virtual = 6944

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 196a9f038

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.625 ; gain = 0.000 ; free physical = 312 ; free virtual = 6944

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.625 ; gain = 0.000 ; free physical = 312 ; free virtual = 6944
Ending Netlist Obfuscation Task | Checksum: 196a9f038

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.625 ; gain = 0.000 ; free physical = 312 ; free virtual = 6944
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3412.625 ; gain = 545.961 ; free physical = 312 ; free virtual = 6944
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3412.625 ; gain = 0.000 ; free physical = 284 ; free virtual = 6923
INFO: [Common 17-1381] The checkpoint '/home/student/zschab/Desktop/Projekt_UEC2/fpga/build/vga_project.runs/impl_1/top_vga_basys3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
Command: report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home_local/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/zschab/Desktop/Projekt_UEC2/fpga/build/vga_project.runs/impl_1/top_vga_basys3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.625 ; gain = 0.000 ; free physical = 216 ; free virtual = 6864
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f0efaead

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3412.625 ; gain = 0.000 ; free physical = 216 ; free virtual = 6864
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.625 ; gain = 0.000 ; free physical = 216 ; free virtual = 6864

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced IO Ports (1) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 0 sites available on device, but needs 1 sites.
	Term: JA2


Resolution: Consider using Xilinx part with greater number of IO pins
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced IO Ports (1) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 0 sites available on device, but needs 1 sites.
	Term: JA2


Resolution: Consider using Xilinx part with greater number of IO pins
ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 14 |    50 |    15 | LVCMOS33(15)                                                           |                                          |        |  +3.30 |    YES |     |
| 16 |    12 |     2 | LVCMOS33(2)                                                            |                                          |        |  +3.30 |    YES |     |
| 34 |    24 |     1 | LVCMOS33(1)                                                            |                                          |        |  +3.30 |    YES |     |
| 35 |    20 |     1 | LVCMOS33(1)                                                            |                                          |        |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   106 |    19 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 14     | Hsync                | LVCMOS33        | IOB_X0Y30            | P19                  |                      |
|        | Vsync                | LVCMOS33        | IOB_X0Y29            | R19                  |                      |
|        | btnC                 | LVCMOS33        | IOB_X0Y13            | U18                  |                      |
|        | vgaBlue[0]           | LVCMOS33        | IOB_X0Y32            | N18                  |                      |
|        | vgaBlue[1]           | LVCMOS33        | IOB_X0Y34            | L18                  |                      |
|        | vgaBlue[2]           | LVCMOS33        | IOB_X0Y33            | K18                  |                      |
|        | vgaBlue[3]           | LVCMOS33        | IOB_X0Y35            | J18                  |                      |
|        | vgaGreen[0]          | LVCMOS33        | IOB_X0Y36            | J17                  |                      |
|        | vgaGreen[1]          | LVCMOS33        | IOB_X0Y40            | H17                  |                      |
|        | vgaGreen[2]          | LVCMOS33        | IOB_X0Y39            | G17                  |                      |
|        | vgaGreen[3]          | LVCMOS33        | IOB_X0Y49            | D17                  |                      |
|        | vgaRed[0]            | LVCMOS33        | IOB_X0Y41            | G19                  |                      |
|        | vgaRed[1]            | LVCMOS33        | IOB_X0Y42            | H19                  |                      |
|        | vgaRed[2]            | LVCMOS33        | IOB_X0Y37            | J19                  | *                    |
|        | vgaRed[3]            | LVCMOS33        | IOB_X0Y31            | N19                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 16     | PS2Clk               | LVCMOS33        | IOB_X0Y122           | C17                  |                      |
|        | PS2Data              | LVCMOS33        | IOB_X0Y121           | B17                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | clk                  | LVCMOS33        | IOB_X1Y26            | W5                   |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | JA1                  | LVCMOS33        | IOB_X1Y93            | J1                   |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15c761f21

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3412.625 ; gain = 0.000 ; free physical = 236 ; free virtual = 6888
Phase 1 Placer Initialization | Checksum: 15c761f21

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3412.625 ; gain = 0.000 ; free physical = 236 ; free virtual = 6888
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 15c761f21

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3412.625 ; gain = 0.000 ; free physical = 235 ; free virtual = 6888
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 2 Warnings, 2 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Fri Aug 30 21:39:47 2024...
