{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 14:55:15 2013 " "Info: Processing started: Thu Dec 19 14:55:15 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multicicloMIPSFPGA -c multicicloMIPSFPGA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\] " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\]\" is a latch" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\] " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\]\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escreveIR " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escreveIR\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|writeMem " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|writeMem\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|iorD " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|iorD\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|cntrEnd_signal\[0\] " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|cntrEnd_signal\[0\]\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|cntrEnd_signal\[1\] " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|cntrEnd_signal\[1\]\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~27 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~27\" is a latch" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux28~8 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux28~8\" is a latch" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePCCond " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePCCond\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePC " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePC\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePCCondN " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|escrevePCCondN\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[3\] " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[3\]\" is a latch" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[1\] " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[1\]\" is a latch" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[2\] " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[2\]\" is a latch" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgPC\[1\] " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgPC\[1\]\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[1\] " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[1\]\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[0\] " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[0\]\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgAALU " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgAALU\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux7~12 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux7~12\" is a latch" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux6~9 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux6~9\" is a latch" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~9 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~9\" is a latch" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux4~9 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux4~9\" is a latch" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mem2Reg " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mem2Reg\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|regDst " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|regDst\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|writeBREG " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|writeBREG\" is a latch" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux9~7 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux9~7\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux11~7 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux11~7\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux10~7 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux10~7\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux8~11 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux8~11\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux13~10 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux13~10\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux14~7 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux14~7\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux12~7 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux12~7\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux15~11 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux15~11\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux15~1 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux15~1\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux15~7 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux15~7\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux15~8 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux15~8\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux0~8 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux0~8\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux0~2 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux0~2\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux1~16 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux1~16\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux1~2 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux1~2\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux1~14 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux1~14\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux1~15 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux1~15\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux3~12 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux3~12\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux3~3 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux3~3\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~13 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~13\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~5 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~5\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux26~13 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux26~13\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux26~12 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux26~12\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux25~9 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux25~9\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux25~8 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux25~8\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux24~7 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux24~7\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux24~6 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux24~6\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux27~9 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux27~9\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux27~8 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux27~8\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux31~15 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux31~15\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux31~16 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux31~16\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux31~12 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux31~12\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux30~8 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux30~8\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux30~2 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux30~2\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux30~4 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux30~4\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux30~5 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux30~5\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux18~9 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux18~9\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux18~0 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux18~0\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux16~8 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux16~8\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux16~1 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux16~1\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux17~19 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux17~19\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux17~11 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux17~11\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux19~9 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux19~9\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux19~8 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux19~8\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux21~10 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux21~10\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux21~3 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux21~3\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux22~7 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux22~7\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux22~6 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux22~6\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux20~7 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux20~7\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux20~6 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux20~6\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux23~11 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux23~11\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux23~9 " "Warning: Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux23~9\"" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iKEY\[0\] " "Info: Assuming node \"iKEY\[0\]\" is an undefined clock" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 7 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "iKEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "iCLK_28 " "Info: Assuming node \"iCLK_28\" is an undefined clock" {  } { { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 8 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_28" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[2\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[2\]\" as buffer" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 248 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[1\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[1\]\" as buffer" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 248 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[3\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[3\]\" as buffer" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 248 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\]\" as buffer" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]\" as buffer" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\]\" as buffer" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 248 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux28~0 " "Info: Detected gated clock \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux28~0\" as buffer" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 41 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux28~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~26 " "Info: Detected gated clock \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~26\" as buffer" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[5\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[5\]\" as buffer" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 163 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]\" as buffer" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[0\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[0\]\" as buffer" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\]\" as buffer" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[1\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[1\]\" as buffer" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[3\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[3\]\" as buffer" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 163 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~1 " "Info: Detected gated clock \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~1\" as buffer" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 250 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[2\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[2\]\" as buffer" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 163 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[1\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[1\]\" as buffer" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 163 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[0\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[0\]\" as buffer" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 163 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux31~0 " "Info: Detected gated clock \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux31~0\" as buffer" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 41 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux31~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~2 " "Info: Detected gated clock \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~2\" as buffer" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 250 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[4\] " "Info: Detected ripple clock \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[4\]\" as buffer" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 163 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~0 " "Info: Detected gated clock \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~0\" as buffer" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 250 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iKEY\[0\] register multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\] register multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~9 46.53 MHz 21.492 ns Internal " "Info: Clock \"iKEY\[0\]\" has Internal fmax of 46.53 MHz between source register \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\]\" and destination register \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~9\" (period= 21.492 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.969 ns + Longest register register " "Info: + Longest register to register delay is 8.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\] 1 REG LCCOMB_X72_Y30_N6 87 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X72_Y30_N6; Fanout = 87; REG Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 248 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.438 ns) 1.471 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux8~0 2 COMB LCCOMB_X70_Y29_N26 15 " "Info: 2: + IC(1.033 ns) + CELL(0.438 ns) = 1.471 ns; Loc. = LCCOMB_X70_Y29_N26; Fanout = 15; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux8~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux8~0 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.150 ns) 2.988 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~3 3 COMB LCCOMB_X72_Y23_N0 1 " "Info: 3: + IC(1.367 ns) + CELL(0.150 ns) = 2.988 ns; Loc. = LCCOMB_X72_Y23_N0; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~3'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux8~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~3 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.150 ns) 4.387 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~4 4 COMB LCCOMB_X66_Y28_N30 1 " "Info: 4: + IC(1.249 ns) + CELL(0.150 ns) = 4.387 ns; Loc. = LCCOMB_X66_Y28_N30; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~4'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~3 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~4 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.275 ns) 5.596 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~5 5 COMB LCCOMB_X74_Y28_N26 1 " "Info: 5: + IC(0.934 ns) + CELL(0.275 ns) = 5.596 ns; Loc. = LCCOMB_X74_Y28_N26; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~5'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~4 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~5 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.150 ns) 7.027 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~6 6 COMB LCCOMB_X72_Y23_N2 1 " "Info: 6: + IC(1.281 ns) + CELL(0.150 ns) = 7.027 ns; Loc. = LCCOMB_X72_Y23_N2; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~6'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~5 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~6 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 7.422 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~7 7 COMB LCCOMB_X72_Y23_N22 1 " "Info: 7: + IC(0.245 ns) + CELL(0.150 ns) = 7.422 ns; Loc. = LCCOMB_X72_Y23_N22; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~7'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~6 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~7 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 7.816 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~8 8 COMB LCCOMB_X72_Y23_N10 1 " "Info: 8: + IC(0.244 ns) + CELL(0.150 ns) = 7.816 ns; Loc. = LCCOMB_X72_Y23_N10; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~8'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~7 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~8 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.150 ns) 8.969 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~9 9 REG LCCOMB_X70_Y25_N2 3 " "Info: 9: + IC(1.003 ns) + CELL(0.150 ns) = 8.969 ns; Loc. = LCCOMB_X70_Y25_N2; Fanout = 3; REG Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~8 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.613 ns ( 17.98 % ) " "Info: Total cell delay = 1.613 ns ( 17.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.356 ns ( 82.02 % ) " "Info: Total interconnect delay = 7.356 ns ( 82.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.969 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux8~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~3 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~4 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~5 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~6 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~7 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~8 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "8.969 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux8~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~3 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~4 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~5 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~6 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~7 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~8 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9 {} } { 0.000ns 1.033ns 1.367ns 1.249ns 0.934ns 1.281ns 0.245ns 0.244ns 1.003ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.374 ns - Smallest " "Info: - Smallest clock skew is -0.374 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 7.320 ns + Shortest register " "Info: + Shortest clock path from clock \"iKEY\[0\]\" to destination register is 7.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 1188 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1188; CLK Node = 'iKEY\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.787 ns) 3.353 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[4\] 2 REG LCFF_X72_Y25_N15 6 " "Info: 2: + IC(1.724 ns) + CELL(0.787 ns) = 3.353 ns; Loc. = LCFF_X72_Y25_N15; Fanout = 6; REG Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|RI\[4\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[4] } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.275 ns) 3.942 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~0 3 COMB LCCOMB_X72_Y25_N2 4 " "Info: 3: + IC(0.314 ns) + CELL(0.275 ns) = 3.942 ns; Loc. = LCCOMB_X72_Y25_N2; Fanout = 4; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[4] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.150 ns) 4.859 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[3\] 4 REG LCCOMB_X71_Y28_N18 56 " "Info: 4: + IC(0.767 ns) + CELL(0.150 ns) = 4.859 ns; Loc. = LCCOMB_X71_Y28_N18; Fanout = 56; REG Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[3\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 248 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.419 ns) 6.354 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~26 5 COMB LCCOMB_X70_Y25_N8 29 " "Info: 5: + IC(1.076 ns) + CELL(0.419 ns) = 6.354 ns; Loc. = LCCOMB_X70_Y25_N8; Fanout = 29; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~26'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.438 ns) 7.320 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~9 6 REG LCCOMB_X70_Y25_N2 3 " "Info: 6: + IC(0.528 ns) + CELL(0.438 ns) = 7.320 ns; Loc. = LCCOMB_X70_Y25_N2; Fanout = 3; REG Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux5~9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.911 ns ( 39.77 % ) " "Info: Total cell delay = 2.911 ns ( 39.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.409 ns ( 60.23 % ) " "Info: Total interconnect delay = 4.409 ns ( 60.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.320 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[4] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "7.320 ns" { iKEY[0] {} iKEY[0]~combout {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[4] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9 {} } { 0.000ns 0.000ns 1.724ns 0.314ns 0.767ns 1.076ns 0.528ns } { 0.000ns 0.842ns 0.787ns 0.275ns 0.150ns 0.419ns 0.438ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 7.694 ns - Longest register " "Info: - Longest clock path from clock \"iKEY\[0\]\" to source register is 7.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 1188 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1188; CLK Node = 'iKEY\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.787 ns) 3.131 ns multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\] 2 REG LCFF_X76_Y21_N9 15 " "Info: 2: + IC(1.502 ns) + CELL(0.787 ns) = 3.131 ns; Loc. = LCFF_X76_Y21_N9; Fanout = 15; REG Node = 'multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] } "NODE_NAME" } } { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.271 ns) 4.157 ns multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux31~0 3 COMB LCCOMB_X72_Y21_N16 3 " "Info: 3: + IC(0.755 ns) + CELL(0.271 ns) = 4.157 ns; Loc. = LCCOMB_X72_Y21_N16; Fanout = 3; COMB Node = 'multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux31~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 } "NODE_NAME" } } { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.150 ns) 5.285 ns multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] 4 REG LCCOMB_X72_Y23_N14 66 " "Info: 4: + IC(0.978 ns) + CELL(0.150 ns) = 5.285 ns; Loc. = LCCOMB_X72_Y23_N14; Fanout = 66; REG Node = 'multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] } "NODE_NAME" } } { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.438 ns) 6.509 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~0 5 COMB LCCOMB_X72_Y25_N2 4 " "Info: 5: + IC(0.786 ns) + CELL(0.438 ns) = 6.509 ns; Loc. = LCCOMB_X72_Y25_N2; Fanout = 4; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.150 ns) 7.694 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\] 6 REG LCCOMB_X72_Y30_N6 87 " "Info: 6: + IC(1.035 ns) + CELL(0.150 ns) = 7.694 ns; Loc. = LCCOMB_X72_Y30_N6; Fanout = 87; REG Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 248 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.638 ns ( 34.29 % ) " "Info: Total cell delay = 2.638 ns ( 34.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.056 ns ( 65.71 % ) " "Info: Total interconnect delay = 5.056 ns ( 65.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.694 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "7.694 ns" { iKEY[0] {} iKEY[0]~combout {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] {} } { 0.000ns 0.000ns 1.502ns 0.755ns 0.978ns 0.786ns 1.035ns } { 0.000ns 0.842ns 0.787ns 0.271ns 0.150ns 0.438ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.320 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[4] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "7.320 ns" { iKEY[0] {} iKEY[0]~combout {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[4] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9 {} } { 0.000ns 0.000ns 1.724ns 0.314ns 0.767ns 1.076ns 0.528ns } { 0.000ns 0.842ns 0.787ns 0.275ns 0.150ns 0.419ns 0.438ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.694 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "7.694 ns" { iKEY[0] {} iKEY[0]~combout {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] {} } { 0.000ns 0.000ns 1.502ns 0.755ns 0.978ns 0.786ns 1.035ns } { 0.000ns 0.842ns 0.787ns 0.271ns 0.150ns 0.438ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 248 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.403 ns + " "Info: + Micro setup delay of destination is 1.403 ns" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 248 -1 0 } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.969 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux8~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~3 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~4 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~5 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~6 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~7 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~8 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "8.969 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux8~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~3 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~4 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~5 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~6 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~7 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~8 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9 {} } { 0.000ns 1.033ns 1.367ns 1.249ns 0.934ns 1.281ns 0.245ns 0.244ns 1.003ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.320 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[4] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "7.320 ns" { iKEY[0] {} iKEY[0]~combout {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|RI[4] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[3] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux5~9 {} } { 0.000ns 0.000ns 1.724ns 0.314ns 0.767ns 1.076ns 0.528ns } { 0.000ns 0.842ns 0.787ns 0.275ns 0.150ns 0.419ns 0.438ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.694 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "7.694 ns" { iKEY[0] {} iKEY[0]~combout {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] {} } { 0.000ns 0.000ns 1.502ns 0.755ns 0.978ns 0.786ns 1.035ns } { 0.000ns 0.842ns 0.787ns 0.271ns 0.150ns 0.438ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "iCLK_28 memory memory multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated\|ram_block1a0~porta_datain_reg0 multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated\|ram_block1a0~porta_memory_reg0 200.0 MHz Internal " "Info: Clock \"iCLK_28\" Internal fmax is restricted to 200.0 MHz between source memory \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X64_Y26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X64_Y26; Fanout = 1; MEM Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ufd1.tdf" "" { Text "E:/multicicloMIPSFPGA/db/altsyncram_ufd1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X64_Y26 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X64_Y26; Fanout = 0; MEM Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ufd1.tdf" "" { Text "E:/multicicloMIPSFPGA/db/altsyncram_ufd1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_28 destination 2.910 ns + Shortest memory " "Info: + Shortest clock path from clock \"iCLK_28\" to destination memory is 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_28 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'iCLK_28'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_28 } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns iCLK_28~clkctrl 2 COMB CLKCTRL_G10 82 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 82; COMB Node = 'iCLK_28~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { iCLK_28 iCLK_28~clkctrl } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.635 ns) 2.910 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X64_Y26 0 " "Info: 3: + IC(1.182 ns) + CELL(0.635 ns) = 2.910 ns; Loc. = M4K_X64_Y26; Fanout = 0; MEM Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { iCLK_28~clkctrl multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ufd1.tdf" "" { Text "E:/multicicloMIPSFPGA/db/altsyncram_ufd1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.614 ns ( 55.46 % ) " "Info: Total cell delay = 1.614 ns ( 55.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.296 ns ( 44.54 % ) " "Info: Total interconnect delay = 1.296 ns ( 44.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { iCLK_28 iCLK_28~clkctrl multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { iCLK_28 {} iCLK_28~combout {} iCLK_28~clkctrl {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.182ns } { 0.000ns 0.979ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_28 source 2.935 ns - Longest memory " "Info: - Longest clock path from clock \"iCLK_28\" to source memory is 2.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_28 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'iCLK_28'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_28 } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns iCLK_28~clkctrl 2 COMB CLKCTRL_G10 82 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 82; COMB Node = 'iCLK_28~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { iCLK_28 iCLK_28~clkctrl } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.660 ns) 2.935 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X64_Y26 1 " "Info: 3: + IC(1.182 ns) + CELL(0.660 ns) = 2.935 ns; Loc. = M4K_X64_Y26; Fanout = 1; MEM Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|memoriaMIPS:mem\|altsyncram:altsyncram_component\|altsyncram_ufd1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { iCLK_28~clkctrl multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ufd1.tdf" "" { Text "E:/multicicloMIPSFPGA/db/altsyncram_ufd1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 55.84 % ) " "Info: Total cell delay = 1.639 ns ( 55.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.296 ns ( 44.16 % ) " "Info: Total interconnect delay = 1.296 ns ( 44.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.935 ns" { iCLK_28 iCLK_28~clkctrl multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.935 ns" { iCLK_28 {} iCLK_28~combout {} iCLK_28~clkctrl {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.182ns } { 0.000ns 0.979ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { iCLK_28 iCLK_28~clkctrl multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { iCLK_28 {} iCLK_28~combout {} iCLK_28~clkctrl {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.182ns } { 0.000ns 0.979ns 0.000ns 0.635ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.935 ns" { iCLK_28 iCLK_28~clkctrl multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.935 ns" { iCLK_28 {} iCLK_28~combout {} iCLK_28~clkctrl {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.182ns } { 0.000ns 0.979ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_ufd1.tdf" "" { Text "E:/multicicloMIPSFPGA/db/altsyncram_ufd1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_ufd1.tdf" "" { Text "E:/multicicloMIPSFPGA/db/altsyncram_ufd1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { iCLK_28 iCLK_28~clkctrl multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { iCLK_28 {} iCLK_28~combout {} iCLK_28~clkctrl {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.182ns } { 0.000ns 0.979ns 0.000ns 0.635ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.935 ns" { iCLK_28 iCLK_28~clkctrl multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.935 ns" { iCLK_28 {} iCLK_28~combout {} iCLK_28~clkctrl {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.182ns } { 0.000ns 0.979ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_ufd1.tdf" "" { Text "E:/multicicloMIPSFPGA/db/altsyncram_ufd1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "iKEY\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"iKEY\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|regA\[2\] multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~27 iKEY\[0\] 4.315 ns " "Info: Found hold time violation between source  pin or register \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|regA\[2\]\" and destination pin or register \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~27\" for clock \"iKEY\[0\]\" (Hold time is 4.315 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.163 ns + Largest " "Info: + Largest clock skew is 7.163 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 10.403 ns + Longest register " "Info: + Longest clock path from clock \"iKEY\[0\]\" to destination register is 10.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 1188 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1188; CLK Node = 'iKEY\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.787 ns) 3.131 ns multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\] 2 REG LCFF_X76_Y21_N9 15 " "Info: 2: + IC(1.502 ns) + CELL(0.787 ns) = 3.131 ns; Loc. = LCFF_X76_Y21_N9; Fanout = 15; REG Node = 'multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[3\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] } "NODE_NAME" } } { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.271 ns) 4.157 ns multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux31~0 3 COMB LCCOMB_X72_Y21_N16 3 " "Info: 3: + IC(0.755 ns) + CELL(0.271 ns) = 4.157 ns; Loc. = LCCOMB_X72_Y21_N16; Fanout = 3; COMB Node = 'multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux31~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 } "NODE_NAME" } } { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.150 ns) 5.285 ns multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] 4 REG LCCOMB_X72_Y23_N14 66 " "Info: 4: + IC(0.978 ns) + CELL(0.150 ns) = 5.285 ns; Loc. = LCCOMB_X72_Y23_N14; Fanout = 66; REG Node = 'multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] } "NODE_NAME" } } { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.438 ns) 6.509 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~0 5 COMB LCCOMB_X72_Y25_N2 4 " "Info: 5: + IC(0.786 ns) + CELL(0.438 ns) = 6.509 ns; Loc. = LCCOMB_X72_Y25_N2; Fanout = 4; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux73~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.150 ns) 7.694 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\] 6 REG LCCOMB_X72_Y30_N6 87 " "Info: 6: + IC(1.035 ns) + CELL(0.150 ns) = 7.694 ns; Loc. = LCCOMB_X72_Y30_N6; Fanout = 87; REG Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|saidaCntrALU\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 248 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.437 ns) 9.493 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~26 7 COMB LCCOMB_X70_Y25_N8 29 " "Info: 7: + IC(1.362 ns) + CELL(0.437 ns) = 9.493 ns; Loc. = LCCOMB_X70_Y25_N8; Fanout = 29; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~26'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.150 ns) 10.403 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~27 8 REG LCCOMB_X69_Y24_N8 3 " "Info: 8: + IC(0.760 ns) + CELL(0.150 ns) = 10.403 ns; Loc. = LCCOMB_X69_Y24_N8; Fanout = 3; REG Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~27'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~27 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.225 ns ( 31.00 % ) " "Info: Total cell delay = 3.225 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.178 ns ( 69.00 % ) " "Info: Total interconnect delay = 7.178 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.403 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~27 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "10.403 ns" { iKEY[0] {} iKEY[0]~combout {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~27 {} } { 0.000ns 0.000ns 1.502ns 0.755ns 0.978ns 0.786ns 1.035ns 1.362ns 0.760ns } { 0.000ns 0.842ns 0.787ns 0.271ns 0.150ns 0.438ns 0.150ns 0.437ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 3.240 ns - Shortest register " "Info: - Shortest clock path from clock \"iKEY\[0\]\" to source register is 3.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 1188 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1188; CLK Node = 'iKEY\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.537 ns) 3.240 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|regA\[2\] 2 REG LCFF_X79_Y24_N21 2 " "Info: 2: + IC(1.861 ns) + CELL(0.537 ns) = 3.240 ns; Loc. = LCFF_X79_Y24_N21; Fanout = 2; REG Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|regA\[2\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[2] } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 42.56 % ) " "Info: Total cell delay = 1.379 ns ( 42.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.861 ns ( 57.44 % ) " "Info: Total interconnect delay = 1.861 ns ( 57.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.240 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[2] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "3.240 ns" { iKEY[0] {} iKEY[0]~combout {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[2] {} } { 0.000ns 0.000ns 1.861ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.403 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~27 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "10.403 ns" { iKEY[0] {} iKEY[0]~combout {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~27 {} } { 0.000ns 0.000ns 1.502ns 0.755ns 0.978ns 0.786ns 1.035ns 1.362ns 0.760ns } { 0.000ns 0.842ns 0.787ns 0.271ns 0.150ns 0.438ns 0.150ns 0.437ns 0.150ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.240 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[2] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "3.240 ns" { iKEY[0] {} iKEY[0]~combout {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[2] {} } { 0.000ns 0.000ns 1.861ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 227 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.598 ns - Shortest register register " "Info: - Shortest register to register delay is 2.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|regA\[2\] 1 REG LCFF_X79_Y24_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X79_Y24_N21; Fanout = 2; REG Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|regA\[2\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[2] } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.150 ns) 1.381 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Selector74~0 2 COMB LCCOMB_X69_Y24_N24 7 " "Info: 2: + IC(1.231 ns) + CELL(0.150 ns) = 1.381 ns; Loc. = LCCOMB_X69_Y24_N24; Fanout = 7; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Selector74~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[2] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Selector74~0 } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 1.924 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~25 3 COMB LCCOMB_X69_Y24_N22 1 " "Info: 3: + IC(0.268 ns) + CELL(0.275 ns) = 1.924 ns; Loc. = LCCOMB_X69_Y24_N22; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~25'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Selector74~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~25 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 2.598 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~27 4 REG LCCOMB_X69_Y24_N8 3 " "Info: 4: + IC(0.254 ns) + CELL(0.420 ns) = 2.598 ns; Loc. = LCCOMB_X69_Y24_N8; Fanout = 3; REG Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux29~27'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~25 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~27 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.845 ns ( 32.53 % ) " "Info: Total cell delay = 0.845 ns ( 32.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.753 ns ( 67.47 % ) " "Info: Total interconnect delay = 1.753 ns ( 67.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[2] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Selector74~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~25 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~27 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[2] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Selector74~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~25 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~27 {} } { 0.000ns 1.231ns 0.268ns 0.254ns } { 0.000ns 0.150ns 0.275ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.403 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~27 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "10.403 ns" { iKEY[0] {} iKEY[0]~combout {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[3] {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux31~0 {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|opALU[0] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux73~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|saidaCntrALU[0] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~26 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~27 {} } { 0.000ns 0.000ns 1.502ns 0.755ns 0.978ns 0.786ns 1.035ns 1.362ns 0.760ns } { 0.000ns 0.842ns 0.787ns 0.271ns 0.150ns 0.438ns 0.150ns 0.437ns 0.150ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.240 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[2] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "3.240 ns" { iKEY[0] {} iKEY[0]~combout {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[2] {} } { 0.000ns 0.000ns 1.861ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[2] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Selector74~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~25 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~27 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|regA[2] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Selector74~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~25 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux29~27 {} } { 0.000ns 1.231ns 0.268ns 0.254ns } { 0.000ns 0.150ns 0.275ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iKEY\[0\] oHEX7_D\[6\] multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[1\] 38.064 ns register " "Info: tco from clock \"iKEY\[0\]\" to destination pin \"oHEX7_D\[6\]\" through register \"multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[1\]\" is 38.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 8.173 ns + Longest register " "Info: + Longest clock path from clock \"iKEY\[0\]\" to source register is 8.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 1188 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1188; CLK Node = 'iKEY\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.735 ns) + CELL(0.787 ns) 3.364 ns multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[0\] 2 REG LCFF_X68_Y25_N19 20 " "Info: 2: + IC(1.735 ns) + CELL(0.787 ns) = 3.364 ns; Loc. = LCFF_X68_Y25_N19; Fanout = 20; REG Node = 'multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[0] } "NODE_NAME" } } { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 410 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.438 ns) 4.876 ns multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux28~0 3 COMB LCCOMB_X72_Y21_N0 1 " "Info: 3: + IC(1.074 ns) + CELL(0.438 ns) = 4.876 ns; Loc. = LCCOMB_X72_Y21_N0; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux28~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[0] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0 } "NODE_NAME" } } { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.000 ns) 6.449 ns multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux28~0clkctrl 4 COMB CLKCTRL_G4 3 " "Info: 4: + IC(1.573 ns) + CELL(0.000 ns) = 6.449 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|Mux28~0clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0 multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0clkctrl } "NODE_NAME" } } { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.150 ns) 8.173 ns multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[1\] 5 REG LCCOMB_X66_Y24_N0 71 " "Info: 5: + IC(1.574 ns) + CELL(0.150 ns) = 8.173 ns; Loc. = LCCOMB_X66_Y24_N0; Fanout = 71; REG Node = 'multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[1\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0clkctrl multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] } "NODE_NAME" } } { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 27.13 % ) " "Info: Total cell delay = 2.217 ns ( 27.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.956 ns ( 72.87 % ) " "Info: Total interconnect delay = 5.956 ns ( 72.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.173 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[0] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0 multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0clkctrl multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "8.173 ns" { iKEY[0] {} iKEY[0]~combout {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[0] {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0 {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0clkctrl {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] {} } { 0.000ns 0.000ns 1.735ns 1.074ns 1.573ns 1.574ns } { 0.000ns 0.842ns 0.787ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.891 ns + Longest register pin " "Info: + Longest register to pin delay is 29.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[1\] 1 REG LCCOMB_X66_Y24_N0 71 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X66_Y24_N0; Fanout = 71; REG Node = 'multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|orgBALU\[1\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] } "NODE_NAME" } } { "controleMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/controleMIPS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.397 ns) + CELL(0.419 ns) 1.816 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux17~2 2 COMB LCCOMB_X68_Y29_N10 2 " "Info: 2: + IC(1.397 ns) + CELL(0.419 ns) = 1.816 ns; Loc. = LCCOMB_X68_Y29_N10; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux17~2'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux17~2 } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.149 ns) 2.658 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux17~3 3 COMB LCCOMB_X69_Y29_N14 8 " "Info: 3: + IC(0.693 ns) + CELL(0.149 ns) = 2.658 ns; Loc. = LCCOMB_X69_Y29_N14; Fanout = 8; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux17~3'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux17~2 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux17~3 } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.150 ns) 4.186 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|ShiftLeft0~76 4 COMB LCCOMB_X72_Y31_N6 2 " "Info: 4: + IC(1.378 ns) + CELL(0.150 ns) = 4.186 ns; Loc. = LCCOMB_X72_Y31_N6; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|ShiftLeft0~76'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux17~3 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~76 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.438 ns) 4.900 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|ShiftLeft0~80 5 COMB LCCOMB_X72_Y31_N28 2 " "Info: 5: + IC(0.276 ns) + CELL(0.438 ns) = 4.900 ns; Loc. = LCCOMB_X72_Y31_N28; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|ShiftLeft0~80'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~76 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~80 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.271 ns) 6.150 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|ShiftLeft0~97 6 COMB LCCOMB_X76_Y30_N2 2 " "Info: 6: + IC(0.979 ns) + CELL(0.271 ns) = 6.150 ns; Loc. = LCCOMB_X76_Y30_N2; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|ShiftLeft0~97'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~80 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~97 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.271 ns) 7.579 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~7 7 COMB LCCOMB_X67_Y30_N28 1 " "Info: 7: + IC(1.158 ns) + CELL(0.271 ns) = 7.579 ns; Loc. = LCCOMB_X67_Y30_N28; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~7'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~97 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~7 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 8.252 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~8 8 COMB LCCOMB_X67_Y30_N6 1 " "Info: 8: + IC(0.254 ns) + CELL(0.419 ns) = 8.252 ns; Loc. = LCCOMB_X67_Y30_N6; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~8'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~7 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~8 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.436 ns) 9.962 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~10 9 COMB LCCOMB_X69_Y25_N18 1 " "Info: 9: + IC(1.274 ns) + CELL(0.436 ns) = 9.962 ns; Loc. = LCCOMB_X69_Y25_N18; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~10'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~8 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~10 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 10.377 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~11 10 COMB LCCOMB_X69_Y25_N28 1 " "Info: 10: + IC(0.265 ns) + CELL(0.150 ns) = 10.377 ns; Loc. = LCCOMB_X69_Y25_N28; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~11'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~10 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~11 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 10.774 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~12 11 COMB LCCOMB_X69_Y25_N14 2 " "Info: 11: + IC(0.247 ns) + CELL(0.150 ns) = 10.774 ns; Loc. = LCCOMB_X69_Y25_N14; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~12'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~11 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~12 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.667 ns) 11.441 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~13 12 COMB LOOP LCCOMB_X69_Y25_N8 4 " "Info: 12: + IC(0.000 ns) + CELL(0.667 ns) = 11.441 ns; Loc. = LCCOMB_X69_Y25_N8; Fanout = 4; COMB LOOP Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~13'" { { "Info" "ITDB_PART_OF_SCC" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~13 LCCOMB_X69_Y25_N8 " "Info: Loc. = LCCOMB_X69_Y25_N8; Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~13\"" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~5 LCCOMB_X69_Y25_N24 " "Info: Loc. = LCCOMB_X69_Y25_N24; Node \"multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|ulaMIPS:ula\|Mux2~5\"" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~13 } "NODE_NAME" } } { "ulaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~5 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~12 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 11.977 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux34~0 13 COMB LCCOMB_X69_Y25_N16 1 " "Info: 13: + IC(0.261 ns) + CELL(0.275 ns) = 11.977 ns; Loc. = LCCOMB_X69_Y25_N16; Fanout = 1; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux34~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~13 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux34~0 } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 378 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.245 ns) 12.480 ns multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux34~1 14 COMB LCCOMB_X69_Y25_N10 2 " "Info: 14: + IC(0.258 ns) + CELL(0.245 ns) = 12.480 ns; Loc. = LCCOMB_X69_Y25_N10; Fanout = 2; COMB Node = 'multicicloMIPS:multicicloMIPS0\|operativaMIPS:operativa\|Mux34~1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.503 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux34~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux34~1 } "NODE_NAME" } } { "operativaMIPS.vhd" "" { Text "E:/multicicloMIPSFPGA/operativaMIPS.vhd" 378 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.436 ns) 14.455 ns Mux2~3 15 COMB LCCOMB_X69_Y25_N20 1 " "Info: 15: + IC(1.539 ns) + CELL(0.436 ns) = 14.455 ns; Loc. = LCCOMB_X69_Y25_N20; Fanout = 1; COMB Node = 'Mux2~3'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.975 ns" { multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux34~1 Mux2~3 } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 15.163 ns Mux2~4 16 COMB LCCOMB_X69_Y25_N6 1 " "Info: 16: + IC(0.270 ns) + CELL(0.438 ns) = 15.163 ns; Loc. = LCCOMB_X69_Y25_N6; Fanout = 1; COMB Node = 'Mux2~4'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { Mux2~3 Mux2~4 } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(0.437 ns) 18.138 ns Mux2~8 17 COMB LCCOMB_X75_Y26_N30 1 " "Info: 17: + IC(2.538 ns) + CELL(0.437 ns) = 18.138 ns; Loc. = LCCOMB_X75_Y26_N30; Fanout = 1; COMB Node = 'Mux2~8'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { Mux2~4 Mux2~8 } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 18.532 ns Mux2~7 18 COMB LCCOMB_X75_Y26_N20 1 " "Info: 18: + IC(0.244 ns) + CELL(0.150 ns) = 18.532 ns; Loc. = LCCOMB_X75_Y26_N20; Fanout = 1; COMB Node = 'Mux2~7'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Mux2~8 Mux2~7 } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.150 ns) 19.350 ns Mux2 19 COMB LCCOMB_X79_Y26_N16 7 " "Info: 19: + IC(0.668 ns) + CELL(0.150 ns) = 19.350 ns; Loc. = LCCOMB_X79_Y26_N16; Fanout = 7; COMB Node = 'Mux2'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { Mux2~7 Mux2 } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.271 ns) 21.131 ns seteSegm:seteSegm7\|Mux0~0 20 COMB LCCOMB_X79_Y28_N8 1 " "Info: 20: + IC(1.510 ns) + CELL(0.271 ns) = 21.131 ns; Loc. = LCCOMB_X79_Y28_N8; Fanout = 1; COMB Node = 'seteSegm:seteSegm7\|Mux0~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { Mux2 seteSegm:seteSegm7|Mux0~0 } "NODE_NAME" } } { "seteSegm.vhd" "" { Text "E:/multicicloMIPSFPGA/seteSegm.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.098 ns) + CELL(2.662 ns) 29.891 ns oHEX7_D\[6\] 21 PIN PIN_G1 0 " "Info: 21: + IC(6.098 ns) + CELL(2.662 ns) = 29.891 ns; Loc. = PIN_G1; Fanout = 0; PIN Node = 'oHEX7_D\[6\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.760 ns" { seteSegm:seteSegm7|Mux0~0 oHEX7_D[6] } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.584 ns ( 28.72 % ) " "Info: Total cell delay = 8.584 ns ( 28.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.307 ns ( 71.28 % ) " "Info: Total interconnect delay = 21.307 ns ( 71.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "29.891 ns" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux17~2 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux17~3 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~76 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~80 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~97 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~7 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~8 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~10 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~11 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~12 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~13 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux34~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux34~1 Mux2~3 Mux2~4 Mux2~8 Mux2~7 Mux2 seteSegm:seteSegm7|Mux0~0 oHEX7_D[6] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "29.891 ns" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux17~2 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux17~3 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~76 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~80 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~97 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~7 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~8 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~10 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~11 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~12 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~13 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux34~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux34~1 {} Mux2~3 {} Mux2~4 {} Mux2~8 {} Mux2~7 {} Mux2 {} seteSegm:seteSegm7|Mux0~0 {} oHEX7_D[6] {} } { 0.000ns 1.397ns 0.693ns 1.378ns 0.276ns 0.979ns 1.158ns 0.254ns 1.274ns 0.265ns 0.247ns 0.000ns 0.261ns 0.258ns 1.539ns 0.270ns 2.538ns 0.244ns 0.668ns 1.510ns 6.098ns } { 0.000ns 0.419ns 0.149ns 0.150ns 0.438ns 0.271ns 0.271ns 0.419ns 0.436ns 0.150ns 0.150ns 0.667ns 0.275ns 0.245ns 0.436ns 0.438ns 0.437ns 0.150ns 0.150ns 0.271ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.173 ns" { iKEY[0] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[0] multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0 multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0clkctrl multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "8.173 ns" { iKEY[0] {} iKEY[0]~combout {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|estado[0] {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0 {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|Mux28~0clkctrl {} multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] {} } { 0.000ns 0.000ns 1.735ns 1.074ns 1.573ns 1.574ns } { 0.000ns 0.842ns 0.787ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "29.891 ns" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux17~2 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux17~3 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~76 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~80 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~97 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~7 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~8 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~10 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~11 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~12 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~13 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux34~0 multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux34~1 Mux2~3 Mux2~4 Mux2~8 Mux2~7 Mux2 seteSegm:seteSegm7|Mux0~0 oHEX7_D[6] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "29.891 ns" { multicicloMIPS:multicicloMIPS0|controleMIPS:controle|orgBALU[1] {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux17~2 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux17~3 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~76 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~80 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|ShiftLeft0~97 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~7 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~8 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~10 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~11 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~12 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|ulaMIPS:ula|Mux2~13 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux34~0 {} multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|Mux34~1 {} Mux2~3 {} Mux2~4 {} Mux2~8 {} Mux2~7 {} Mux2 {} seteSegm:seteSegm7|Mux0~0 {} oHEX7_D[6] {} } { 0.000ns 1.397ns 0.693ns 1.378ns 0.276ns 0.979ns 1.158ns 0.254ns 1.274ns 0.265ns 0.247ns 0.000ns 0.261ns 0.258ns 1.539ns 0.270ns 2.538ns 0.244ns 0.668ns 1.510ns 6.098ns } { 0.000ns 0.419ns 0.149ns 0.150ns 0.438ns 0.271ns 0.271ns 0.419ns 0.436ns 0.150ns 0.150ns 0.667ns 0.275ns 0.245ns 0.436ns 0.438ns 0.437ns 0.150ns 0.150ns 0.271ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iSW\[0\] oHEX7_D\[6\] 24.119 ns Longest " "Info: Longest tpd from source pin \"iSW\[0\]\" to destination pin \"oHEX7_D\[6\]\" is 24.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns iSW\[0\] 1 PIN PIN_AA23 134 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 134; PIN Node = 'iSW\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[0] } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.463 ns) + CELL(0.150 ns) 8.435 ns Mux3~6 2 COMB LCCOMB_X69_Y28_N10 1 " "Info: 2: + IC(7.463 ns) + CELL(0.150 ns) = 8.435 ns; Loc. = LCCOMB_X69_Y28_N10; Fanout = 1; COMB Node = 'Mux3~6'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.613 ns" { iSW[0] Mux3~6 } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 9.141 ns Mux3~7 3 COMB LCCOMB_X69_Y28_N28 1 " "Info: 3: + IC(0.268 ns) + CELL(0.438 ns) = 9.141 ns; Loc. = LCCOMB_X69_Y28_N28; Fanout = 1; COMB Node = 'Mux3~7'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Mux3~6 Mux3~7 } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.438 ns) 10.523 ns Mux3~11 4 COMB LCCOMB_X77_Y28_N18 1 " "Info: 4: + IC(0.944 ns) + CELL(0.438 ns) = 10.523 ns; Loc. = LCCOMB_X77_Y28_N18; Fanout = 1; COMB Node = 'Mux3~11'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { Mux3~7 Mux3~11 } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 10.916 ns Mux3~10 5 COMB LCCOMB_X77_Y28_N28 1 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 10.916 ns; Loc. = LCCOMB_X77_Y28_N28; Fanout = 1; COMB Node = 'Mux3~10'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux3~11 Mux3~10 } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.267 ns) + CELL(0.416 ns) 13.599 ns Mux3 6 COMB LCCOMB_X79_Y26_N22 7 " "Info: 6: + IC(2.267 ns) + CELL(0.416 ns) = 13.599 ns; Loc. = LCCOMB_X79_Y26_N22; Fanout = 7; COMB Node = 'Mux3'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { Mux3~10 Mux3 } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.438 ns) 15.359 ns seteSegm:seteSegm7\|Mux0~0 7 COMB LCCOMB_X79_Y28_N8 1 " "Info: 7: + IC(1.322 ns) + CELL(0.438 ns) = 15.359 ns; Loc. = LCCOMB_X79_Y28_N8; Fanout = 1; COMB Node = 'seteSegm:seteSegm7\|Mux0~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { Mux3 seteSegm:seteSegm7|Mux0~0 } "NODE_NAME" } } { "seteSegm.vhd" "" { Text "E:/multicicloMIPSFPGA/seteSegm.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.098 ns) + CELL(2.662 ns) 24.119 ns oHEX7_D\[6\] 8 PIN PIN_G1 0 " "Info: 8: + IC(6.098 ns) + CELL(2.662 ns) = 24.119 ns; Loc. = PIN_G1; Fanout = 0; PIN Node = 'oHEX7_D\[6\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.760 ns" { seteSegm:seteSegm7|Mux0~0 oHEX7_D[6] } "NODE_NAME" } } { "multicicloMIPSFPGA.vhd" "" { Text "E:/multicicloMIPSFPGA/multicicloMIPSFPGA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.514 ns ( 22.86 % ) " "Info: Total cell delay = 5.514 ns ( 22.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.605 ns ( 77.14 % ) " "Info: Total interconnect delay = 18.605 ns ( 77.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "24.119 ns" { iSW[0] Mux3~6 Mux3~7 Mux3~11 Mux3~10 Mux3 seteSegm:seteSegm7|Mux0~0 oHEX7_D[6] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "24.119 ns" { iSW[0] {} iSW[0]~combout {} Mux3~6 {} Mux3~7 {} Mux3~11 {} Mux3~10 {} Mux3 {} seteSegm:seteSegm7|Mux0~0 {} oHEX7_D[6] {} } { 0.000ns 0.000ns 7.463ns 0.268ns 0.944ns 0.243ns 2.267ns 1.322ns 6.098ns } { 0.000ns 0.822ns 0.150ns 0.438ns 0.438ns 0.150ns 0.416ns 0.438ns 2.662ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 109 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 14:55:20 2013 " "Info: Processing ended: Thu Dec 19 14:55:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
