// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _imgproc_HH_
#define _imgproc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Block_Mat_exit20_pro.h"
#include "AXIvideo2Mat.h"
#include "Block_Mat_exit2022_p.h"
#include "Resize.h"
#include "Block_Mat_exit2027_p.h"
#include "Block_Mat_exit2030_p.h"
#include "Array2D2Mat.h"
#include "Mat2AXIvideo.h"
#include "imgproc_arr0_val.h"
#include "imgproc_arr1_val.h"
#include "fifo_w32_d2_A.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w2_d2_A.h"
#include "fifo_w32_d3_A.h"
#include "start_for_Block_Mhbi.h"
#include "start_for_Block_Mibs.h"
#include "start_for_Mat2AXIjbC.h"

namespace ap_rtl {

struct imgproc : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<8> > S_AXIS_TDATA;
    sc_in< sc_lv<1> > S_AXIS_TKEEP;
    sc_in< sc_lv<1> > S_AXIS_TSTRB;
    sc_in< sc_lv<1> > S_AXIS_TUSER;
    sc_in< sc_lv<1> > S_AXIS_TLAST;
    sc_in< sc_lv<1> > S_AXIS_TID;
    sc_in< sc_lv<1> > S_AXIS_TDEST;
    sc_out< sc_lv<8> > M_AXIS_TDATA;
    sc_out< sc_lv<1> > M_AXIS_TKEEP;
    sc_out< sc_lv<1> > M_AXIS_TSTRB;
    sc_out< sc_lv<1> > M_AXIS_TUSER;
    sc_out< sc_lv<1> > M_AXIS_TLAST;
    sc_out< sc_lv<1> > M_AXIS_TID;
    sc_out< sc_lv<1> > M_AXIS_TDEST;
    sc_in< sc_lv<32> > rows0;
    sc_in< sc_lv<32> > cols0;
    sc_out< sc_lv<32> > rows1;
    sc_out< sc_lv<32> > cols1;
    sc_in< sc_logic > S_AXIS_TVALID;
    sc_out< sc_logic > S_AXIS_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > M_AXIS_TVALID;
    sc_in< sc_logic > M_AXIS_TREADY;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const3;
    sc_signal< sc_lv<8> > ap_var_for_const2;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<16> > ap_var_for_const0;


    // Module declarations
    imgproc(sc_module_name name);
    SC_HAS_PROCESS(imgproc);

    ~imgproc();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    imgproc_arr0_val* arr0_val_U;
    imgproc_arr1_val* arr1_val_U;
    Block_Mat_exit20_pro* Block_Mat_exit20_pro_U0;
    AXIvideo2Mat* AXIvideo2Mat_U0;
    Block_Mat_exit2022_p* Block_Mat_exit2022_p_U0;
    Resize* Resize_U0;
    Block_Mat_exit2027_p* Block_Mat_exit2027_p_U0;
    Block_Mat_exit2030_p* Block_Mat_exit2030_p_U0;
    Array2D2Mat* Array2D2Mat_U0;
    Mat2AXIvideo* Mat2AXIvideo_U0;
    fifo_w32_d2_A* mat0_rows_V_c_U;
    fifo_w32_d2_A* mat0_cols_V_c_U;
    fifo_w8_d2_A* mat0_data_stream_0_s_U;
    fifo_w32_d2_A* mat0_rows_V_c41_U;
    fifo_w32_d2_A* mat0_cols_V_c42_U;
    fifo_w32_d2_A* arr0_rows_c_U;
    fifo_w32_d2_A* arr0_cols_c_U;
    fifo_w32_d2_A* tmp_4_loc_channel_U;
    fifo_w2_d2_A* tmp_5_loc_channel_U;
    fifo_w32_d2_A* arr1_rows_c_U;
    fifo_w32_d3_A* arr1_cols_c_U;
    fifo_w32_d3_A* arr1_rows_c43_U;
    fifo_w32_d2_A* val_assign_loc_chann_U;
    fifo_w32_d2_A* arr1_cols_c44_U;
    fifo_w32_d2_A* param1_val_0_V_U;
    fifo_w32_d2_A* param1_val_1_V_U;
    fifo_w8_d2_A* mat1_data_stream_0_s_U;
    fifo_w32_d2_A* mat1_rows_V_c_U;
    fifo_w32_d2_A* mat1_cols_V_c_U;
    start_for_Block_Mhbi* start_for_Block_Mhbi_U;
    start_for_Block_Mibs* start_for_Block_Mibs_U;
    start_for_Mat2AXIjbC* start_for_Mat2AXIjbC_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<8> > arr0_val_i_q0;
    sc_signal< sc_lv<8> > arr0_val_i_q1;
    sc_signal< sc_lv<8> > arr0_val_t_q0;
    sc_signal< sc_lv<8> > arr0_val_t_q1;
    sc_signal< sc_lv<8> > arr1_val_i_q0;
    sc_signal< sc_lv<8> > arr1_val_t_q0;
    sc_signal< sc_logic > Block_Mat_exit20_pro_U0_ap_start;
    sc_signal< sc_logic > Block_Mat_exit20_pro_U0_ap_done;
    sc_signal< sc_logic > Block_Mat_exit20_pro_U0_ap_continue;
    sc_signal< sc_logic > Block_Mat_exit20_pro_U0_ap_idle;
    sc_signal< sc_logic > Block_Mat_exit20_pro_U0_ap_ready;
    sc_signal< sc_lv<32> > Block_Mat_exit20_pro_U0_mat0_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit20_pro_U0_mat0_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit20_pro_U0_mat0_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit20_pro_U0_mat0_cols_V_out_write;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_start;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_done;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_continue;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_idle;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_out;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_write;
    sc_signal< sc_logic > AXIvideo2Mat_U0_S_AXIS_TREADY;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_rows_V_read;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_V_write;
    sc_signal< sc_lv<32> > AXIvideo2Mat_U0_img_rows_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_rows_V_out_write;
    sc_signal< sc_lv<32> > AXIvideo2Mat_U0_img_cols_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_cols_V_out_write;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_ap_start;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_ap_done;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_ap_continue;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_ap_idle;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_ap_ready;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_mat0_rows_V_read;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_mat0_cols_V_read;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_mat0_data_stream_0_V_read;
    sc_signal< sc_lv<16> > Block_Mat_exit2022_p_U0_arr0_val_address0;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_arr0_val_ce0;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_arr0_val_we0;
    sc_signal< sc_lv<8> > Block_Mat_exit2022_p_U0_arr0_val_d0;
    sc_signal< sc_lv<32> > Block_Mat_exit2022_p_U0_arr0_rows_out_din;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_arr0_rows_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit2022_p_U0_arr0_cols_out_din;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_arr0_cols_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit2022_p_U0_ap_return_0;
    sc_signal< sc_lv<2> > Block_Mat_exit2022_p_U0_ap_return_1;
    sc_signal< sc_logic > ap_channel_done_tmp_5_loc_channel;
    sc_signal< sc_logic > tmp_5_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmp_5_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_tmp_5_loc_channel;
    sc_signal< sc_logic > ap_channel_done_tmp_4_loc_channel;
    sc_signal< sc_logic > tmp_4_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmp_4_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_tmp_4_loc_channel;
    sc_signal< sc_logic > ap_channel_done_arr0_val;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_arr0_val_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_arr0_val;
    sc_signal< sc_logic > ap_sync_channel_write_arr0_val;
    sc_signal< sc_logic > Resize_U0_ap_start;
    sc_signal< sc_logic > Resize_U0_ap_done;
    sc_signal< sc_logic > Resize_U0_ap_continue;
    sc_signal< sc_logic > Resize_U0_ap_idle;
    sc_signal< sc_logic > Resize_U0_ap_ready;
    sc_signal< sc_logic > Resize_U0_start_out;
    sc_signal< sc_logic > Resize_U0_start_write;
    sc_signal< sc_lv<16> > Resize_U0_src_val_address0;
    sc_signal< sc_logic > Resize_U0_src_val_ce0;
    sc_signal< sc_lv<16> > Resize_U0_src_val_address1;
    sc_signal< sc_logic > Resize_U0_src_val_ce1;
    sc_signal< sc_logic > Resize_U0_src_rows_read;
    sc_signal< sc_logic > Resize_U0_src_cols_read;
    sc_signal< sc_lv<16> > Resize_U0_dst_val_address0;
    sc_signal< sc_logic > Resize_U0_dst_val_ce0;
    sc_signal< sc_logic > Resize_U0_dst_val_we0;
    sc_signal< sc_lv<8> > Resize_U0_dst_val_d0;
    sc_signal< sc_lv<32> > Resize_U0_dst_rows_din;
    sc_signal< sc_logic > Resize_U0_dst_rows_write;
    sc_signal< sc_lv<32> > Resize_U0_dst_cols_din;
    sc_signal< sc_logic > Resize_U0_dst_cols_write;
    sc_signal< sc_logic > ap_channel_done_arr1_val;
    sc_signal< sc_logic > Resize_U0_dst_val_full_n;
    sc_signal< sc_logic > Block_Mat_exit2027_p_U0_ap_start;
    sc_signal< sc_logic > Block_Mat_exit2027_p_U0_ap_done;
    sc_signal< sc_logic > Block_Mat_exit2027_p_U0_ap_continue;
    sc_signal< sc_logic > Block_Mat_exit2027_p_U0_ap_idle;
    sc_signal< sc_logic > Block_Mat_exit2027_p_U0_ap_ready;
    sc_signal< sc_logic > Block_Mat_exit2027_p_U0_arr1_rows_read;
    sc_signal< sc_lv<32> > Block_Mat_exit2027_p_U0_rows1;
    sc_signal< sc_logic > Block_Mat_exit2027_p_U0_rows1_ap_vld;
    sc_signal< sc_lv<32> > Block_Mat_exit2027_p_U0_arr1_rows_out_din;
    sc_signal< sc_logic > Block_Mat_exit2027_p_U0_arr1_rows_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit2027_p_U0_ap_return;
    sc_signal< sc_logic > ap_channel_done_val_assign_loc_chann;
    sc_signal< sc_logic > val_assign_loc_chann_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_val_assign_loc_chann;
    sc_signal< sc_logic > ap_sync_channel_write_val_assign_loc_chann;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > Block_Mat_exit2030_p_U0_ap_start;
    sc_signal< sc_logic > Block_Mat_exit2030_p_U0_ap_done;
    sc_signal< sc_logic > Block_Mat_exit2030_p_U0_ap_continue;
    sc_signal< sc_logic > Block_Mat_exit2030_p_U0_ap_idle;
    sc_signal< sc_logic > Block_Mat_exit2030_p_U0_ap_ready;
    sc_signal< sc_logic > Block_Mat_exit2030_p_U0_arr1_cols_read;
    sc_signal< sc_lv<32> > Block_Mat_exit2030_p_U0_cols1;
    sc_signal< sc_logic > Block_Mat_exit2030_p_U0_cols1_ap_vld;
    sc_signal< sc_lv<32> > Block_Mat_exit2030_p_U0_arr1_cols_out_din;
    sc_signal< sc_logic > Block_Mat_exit2030_p_U0_arr1_cols_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit2030_p_U0_ap_return_0;
    sc_signal< sc_lv<32> > Block_Mat_exit2030_p_U0_ap_return_1;
    sc_signal< sc_logic > ap_channel_done_param1_val_1_V;
    sc_signal< sc_logic > param1_val_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_param1_val_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_param1_val_1_V;
    sc_signal< sc_logic > ap_channel_done_param1_val_0_V;
    sc_signal< sc_logic > param1_val_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_param1_val_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_param1_val_0_V;
    sc_signal< sc_logic > Array2D2Mat_U0_ap_start;
    sc_signal< sc_logic > Array2D2Mat_U0_ap_done;
    sc_signal< sc_logic > Array2D2Mat_U0_ap_continue;
    sc_signal< sc_logic > Array2D2Mat_U0_ap_idle;
    sc_signal< sc_logic > Array2D2Mat_U0_ap_ready;
    sc_signal< sc_logic > Array2D2Mat_U0_start_out;
    sc_signal< sc_logic > Array2D2Mat_U0_start_write;
    sc_signal< sc_lv<16> > Array2D2Mat_U0_arr_val_address0;
    sc_signal< sc_logic > Array2D2Mat_U0_arr_val_ce0;
    sc_signal< sc_logic > Array2D2Mat_U0_arr_rows_read;
    sc_signal< sc_logic > Array2D2Mat_U0_arr_cols_read;
    sc_signal< sc_lv<8> > Array2D2Mat_U0_mat_data_stream_V_din;
    sc_signal< sc_logic > Array2D2Mat_U0_mat_data_stream_V_write;
    sc_signal< sc_lv<32> > Array2D2Mat_U0_mat_rows_V_din;
    sc_signal< sc_logic > Array2D2Mat_U0_mat_rows_V_write;
    sc_signal< sc_lv<32> > Array2D2Mat_U0_mat_cols_V_din;
    sc_signal< sc_logic > Array2D2Mat_U0_mat_cols_V_write;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_start;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_done;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_continue;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_idle;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_ready;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_rows_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_cols_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_V_read;
    sc_signal< sc_lv<8> > Mat2AXIvideo_U0_M_AXIS_TDATA;
    sc_signal< sc_logic > Mat2AXIvideo_U0_M_AXIS_TVALID;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_M_AXIS_TKEEP;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_M_AXIS_TSTRB;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_M_AXIS_TUSER;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_M_AXIS_TLAST;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_M_AXIS_TID;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_M_AXIS_TDEST;
    sc_signal< sc_logic > arr0_val_i_full_n;
    sc_signal< sc_logic > arr0_val_t_empty_n;
    sc_signal< sc_lv<8> > arr0_val_t_d1;
    sc_signal< sc_logic > arr0_val_t_we1;
    sc_signal< sc_logic > arr1_val_i_full_n;
    sc_signal< sc_logic > arr1_val_t_empty_n;
    sc_signal< sc_logic > mat0_rows_V_c_full_n;
    sc_signal< sc_lv<32> > mat0_rows_V_c_dout;
    sc_signal< sc_logic > mat0_rows_V_c_empty_n;
    sc_signal< sc_logic > mat0_cols_V_c_full_n;
    sc_signal< sc_lv<32> > mat0_cols_V_c_dout;
    sc_signal< sc_logic > mat0_cols_V_c_empty_n;
    sc_signal< sc_logic > mat0_data_stream_0_s_full_n;
    sc_signal< sc_lv<8> > mat0_data_stream_0_s_dout;
    sc_signal< sc_logic > mat0_data_stream_0_s_empty_n;
    sc_signal< sc_logic > mat0_rows_V_c41_full_n;
    sc_signal< sc_lv<32> > mat0_rows_V_c41_dout;
    sc_signal< sc_logic > mat0_rows_V_c41_empty_n;
    sc_signal< sc_logic > mat0_cols_V_c42_full_n;
    sc_signal< sc_lv<32> > mat0_cols_V_c42_dout;
    sc_signal< sc_logic > mat0_cols_V_c42_empty_n;
    sc_signal< sc_logic > arr0_rows_c_full_n;
    sc_signal< sc_lv<32> > arr0_rows_c_dout;
    sc_signal< sc_logic > arr0_rows_c_empty_n;
    sc_signal< sc_logic > arr0_cols_c_full_n;
    sc_signal< sc_lv<32> > arr0_cols_c_dout;
    sc_signal< sc_logic > arr0_cols_c_empty_n;
    sc_signal< sc_lv<32> > tmp_4_loc_channel_dout;
    sc_signal< sc_logic > tmp_4_loc_channel_empty_n;
    sc_signal< sc_lv<2> > tmp_5_loc_channel_dout;
    sc_signal< sc_logic > tmp_5_loc_channel_empty_n;
    sc_signal< sc_logic > arr1_rows_c_full_n;
    sc_signal< sc_lv<32> > arr1_rows_c_dout;
    sc_signal< sc_logic > arr1_rows_c_empty_n;
    sc_signal< sc_logic > arr1_cols_c_full_n;
    sc_signal< sc_lv<32> > arr1_cols_c_dout;
    sc_signal< sc_logic > arr1_cols_c_empty_n;
    sc_signal< sc_logic > arr1_rows_c43_full_n;
    sc_signal< sc_lv<32> > arr1_rows_c43_dout;
    sc_signal< sc_logic > arr1_rows_c43_empty_n;
    sc_signal< sc_lv<32> > val_assign_loc_chann_dout;
    sc_signal< sc_logic > val_assign_loc_chann_empty_n;
    sc_signal< sc_logic > arr1_cols_c44_full_n;
    sc_signal< sc_lv<32> > arr1_cols_c44_dout;
    sc_signal< sc_logic > arr1_cols_c44_empty_n;
    sc_signal< sc_lv<32> > param1_val_0_V_dout;
    sc_signal< sc_logic > param1_val_0_V_empty_n;
    sc_signal< sc_lv<32> > param1_val_1_V_dout;
    sc_signal< sc_logic > param1_val_1_V_empty_n;
    sc_signal< sc_logic > mat1_data_stream_0_s_full_n;
    sc_signal< sc_lv<8> > mat1_data_stream_0_s_dout;
    sc_signal< sc_logic > mat1_data_stream_0_s_empty_n;
    sc_signal< sc_logic > mat1_rows_V_c_full_n;
    sc_signal< sc_lv<32> > mat1_rows_V_c_dout;
    sc_signal< sc_logic > mat1_rows_V_c_empty_n;
    sc_signal< sc_logic > mat1_cols_V_c_full_n;
    sc_signal< sc_lv<32> > mat1_cols_V_c_dout;
    sc_signal< sc_logic > mat1_cols_V_c_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_lv<2> > AXIvideo2Mat_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Block_Mat_exit20_pro_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Block_Mat_exit20_pro_U0_ap_ready;
    sc_signal< sc_lv<2> > Block_Mat_exit20_pro_U0_ap_ready_count;
    sc_signal< sc_logic > Block_Mat_exit20_pro_U0_start_full_n;
    sc_signal< sc_logic > Block_Mat_exit20_pro_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Block_Mat_exit2022_p_U0_din;
    sc_signal< sc_logic > start_for_Block_Mat_exit2022_p_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Block_Mat_exit2022_p_U0_dout;
    sc_signal< sc_logic > start_for_Block_Mat_exit2022_p_U0_empty_n;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_start_full_n;
    sc_signal< sc_logic > Block_Mat_exit2022_p_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Block_Mat_exit2027_p_U0_din;
    sc_signal< sc_logic > start_for_Block_Mat_exit2027_p_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Block_Mat_exit2027_p_U0_dout;
    sc_signal< sc_logic > start_for_Block_Mat_exit2027_p_U0_empty_n;
    sc_signal< sc_logic > Block_Mat_exit2027_p_U0_start_full_n;
    sc_signal< sc_logic > Block_Mat_exit2027_p_U0_start_write;
    sc_signal< sc_logic > Block_Mat_exit2030_p_U0_start_full_n;
    sc_signal< sc_logic > Block_Mat_exit2030_p_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Mat2AXIvideo_U0_din;
    sc_signal< sc_logic > start_for_Mat2AXIvideo_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Mat2AXIvideo_U0_dout;
    sc_signal< sc_logic > start_for_Mat2AXIvideo_U0_empty_n;
    sc_signal< sc_logic > Mat2AXIvideo_U0_start_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_U0_start_write;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<16> ap_const_lv16_1;
    // Thread declarations
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_AXIvideo2Mat_U0_ap_continue();
    void thread_AXIvideo2Mat_U0_ap_start();
    void thread_Array2D2Mat_U0_ap_continue();
    void thread_Array2D2Mat_U0_ap_start();
    void thread_Block_Mat_exit2022_p_U0_ap_continue();
    void thread_Block_Mat_exit2022_p_U0_ap_start();
    void thread_Block_Mat_exit2022_p_U0_arr0_val_full_n();
    void thread_Block_Mat_exit2022_p_U0_start_full_n();
    void thread_Block_Mat_exit2022_p_U0_start_write();
    void thread_Block_Mat_exit2027_p_U0_ap_continue();
    void thread_Block_Mat_exit2027_p_U0_ap_start();
    void thread_Block_Mat_exit2027_p_U0_start_full_n();
    void thread_Block_Mat_exit2027_p_U0_start_write();
    void thread_Block_Mat_exit2030_p_U0_ap_continue();
    void thread_Block_Mat_exit2030_p_U0_ap_start();
    void thread_Block_Mat_exit2030_p_U0_start_full_n();
    void thread_Block_Mat_exit2030_p_U0_start_write();
    void thread_Block_Mat_exit20_pro_U0_ap_continue();
    void thread_Block_Mat_exit20_pro_U0_ap_start();
    void thread_Block_Mat_exit20_pro_U0_start_full_n();
    void thread_Block_Mat_exit20_pro_U0_start_write();
    void thread_M_AXIS_TDATA();
    void thread_M_AXIS_TDEST();
    void thread_M_AXIS_TID();
    void thread_M_AXIS_TKEEP();
    void thread_M_AXIS_TLAST();
    void thread_M_AXIS_TSTRB();
    void thread_M_AXIS_TUSER();
    void thread_M_AXIS_TVALID();
    void thread_Mat2AXIvideo_U0_ap_continue();
    void thread_Mat2AXIvideo_U0_ap_start();
    void thread_Mat2AXIvideo_U0_start_full_n();
    void thread_Mat2AXIvideo_U0_start_write();
    void thread_Resize_U0_ap_continue();
    void thread_Resize_U0_ap_start();
    void thread_Resize_U0_dst_val_full_n();
    void thread_S_AXIS_TREADY();
    void thread_ap_channel_done_arr0_val();
    void thread_ap_channel_done_arr1_val();
    void thread_ap_channel_done_param1_val_0_V();
    void thread_ap_channel_done_param1_val_1_V();
    void thread_ap_channel_done_tmp_4_loc_channel();
    void thread_ap_channel_done_tmp_5_loc_channel();
    void thread_ap_channel_done_val_assign_loc_chann();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_AXIvideo2Mat_U0_ap_ready();
    void thread_ap_sync_Block_Mat_exit20_pro_U0_ap_ready();
    void thread_ap_sync_channel_write_arr0_val();
    void thread_ap_sync_channel_write_param1_val_0_V();
    void thread_ap_sync_channel_write_param1_val_1_V();
    void thread_ap_sync_channel_write_tmp_4_loc_channel();
    void thread_ap_sync_channel_write_tmp_5_loc_channel();
    void thread_ap_sync_channel_write_val_assign_loc_chann();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_arr0_val_t_d1();
    void thread_arr0_val_t_we1();
    void thread_cols1();
    void thread_rows1();
    void thread_start_for_Block_Mat_exit2022_p_U0_din();
    void thread_start_for_Block_Mat_exit2027_p_U0_din();
    void thread_start_for_Mat2AXIvideo_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
