//8421BCDç è®¡æ•°å™¨ï¼Œæ¨¡24
module counter24(
    input clk,
    input rst_n,
    input en,
    output reg [7:0] dout,
    output co
);
 
always@(posedge clk or negedge rst_n)          //å¼‚æ­¥å¤ä½
begin
	if(!rst_n)       //å¤ä½ä¿¡å·æœ‰æ•ˆæ—¶ï¼Œè¾“å‡ºæ¸…é›¶
		dout <= 8'b00000000;
	else if(en == 1'b0)   //è®¡æ•°ä½¿èƒ½æ— æ•ˆæ—¶ï¼Œè¾“å‡ºä¸å˜
		dout <= dout;
	else if( (dout[7:4] == 4'b0010)&&(dout[3:0] == 4'b0011) )  //è®¡æ•°è¾¾åˆ°23æ—¶ï¼Œè¾“å‡ºæ¸…é›¶
		dout <= 8'b00000000;
	else if(dout[3:0] == 4'b1001)       //ä½ä½è¾¾åˆ°9æ—¶ï¼Œä½ä½æ¸…é›¶ï¼Œé«˜ä½åŠ 1
	begin
		dout[3:0] <= 4'b0000;
		dout[7:4] <= dout[7:4] + 1'b1;
	end
	else                     //ä¸Šè¿°æƒ…å†µéƒ½æ²¡æœ‰å‘ç”Ÿï¼Œåˆ™é«˜ä½ä¸å˜ï¼Œä½ä½åŠ?1
	begin
		dout[7:4] <= dout[7:4];
		dout[3:0] <= dout[3:0] + 1'b1;
	end
end


// ½øÎ»ĞÅºÅ£ºµ±¼ÆÊıµ½ 23 Ê±²úÉúÒ»¸öÂö³å
assign co = (dout[7:4] == 4'b0010) && (dout[3:0] == 4'b0011);


endmodule