digraph "CFG for 'writable_destination' function" {
	label="CFG for 'writable_destination' function";

	Node0xeebfb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = alloca i32, align 4\l  %5 = alloca i8*, align 8\l  %6 = alloca i32, align 4\l  store i32 %0, i32* %4, align 4, !tbaa !1473\l  call void @llvm.dbg.declare(metadata i32* %4, metadata !1470, metadata\l... !DIExpression()), !dbg !1477\l  store i8* %1, i8** %5, align 8, !tbaa !1478\l  call void @llvm.dbg.declare(metadata i8** %5, metadata !1471, metadata\l... !DIExpression()), !dbg !1480\l  store i32 %2, i32* %6, align 4, !tbaa !1473\l  call void @llvm.dbg.declare(metadata i32* %6, metadata !1472, metadata\l... !DIExpression()), !dbg !1481\l  %7 = load i32, i32* %6, align 4, !dbg !1482, !tbaa !1473\l  %8 = and i32 %7, 61440, !dbg !1482\l  %9 = icmp eq i32 %8, 40960, !dbg !1482\l  br i1 %9, label %17, label %10, !dbg !1483\l|{<s0>T|<s1>F}}"];
	Node0xeebfb0:s0 -> Node0xeec0a0;
	Node0xeebfb0:s1 -> Node0xeec000;
	Node0xeec000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%10:\l10:                                               \l  %11 = call zeroext i1 @can_write_any_file(), !dbg !1484\l  br i1 %11, label %17, label %12, !dbg !1485\l|{<s0>T|<s1>F}}"];
	Node0xeec000:s0 -> Node0xeec0a0;
	Node0xeec000:s1 -> Node0xeec050;
	Node0xeec050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%12:\l12:                                               \l  %13 = load i32, i32* %4, align 4, !dbg !1486, !tbaa !1473\l  %14 = load i8*, i8** %5, align 8, !dbg !1487, !tbaa !1478\l  %15 = call i32 @faccessat(i32 noundef %13, i8* noundef %14, i32 noundef 2,\l... i32 noundef 512) #26, !dbg !1488\l  %16 = icmp eq i32 %15, 0, !dbg !1489\l  br label %17, !dbg !1485\l}"];
	Node0xeec050 -> Node0xeec0a0;
	Node0xeec0a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%17:\l17:                                               \l  %18 = phi i1 [ true, %10 ], [ true, %3 ], [ %16, %12 ]\l  ret i1 %18, !dbg !1490\l}"];
}
