<<<<<<< HEAD
<<<<<<< HEAD:Lab 3 - Simon Game/Project/Backup/ECE381_SP23_Lab03_Simon_Clone.4.4/Project/Design01.cydsn/codegentemp/cyfittergnu.inc
=======
<<<<<<< HEAD
<<<<<<< HEAD:Lab 3 - Simon Game/Project/Backup/ECE381_SP23_Lab03_Simon_Clone.4.4/Project/Design01.cydsn/codegentemp/cyfittergnu.inc
=======
<<<<<<< HEAD:Lab 3 - Simon Game/Project/Design01.cydsn/codegentemp/cyfittergnu.inc
/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* BTN */
.set BTN__0__DR, CYREG_GPIO_PRT1_DR
.set BTN__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BTN__0__HSIOM_MASK, 0x0000000F
.set BTN__0__HSIOM_SHIFT, 0
.set BTN__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__0__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__0__MASK, 0x01
.set BTN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__0__PC, CYREG_GPIO_PRT1_PC
.set BTN__0__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__0__PORT, 1
.set BTN__0__PS, CYREG_GPIO_PRT1_PS
.set BTN__0__SHIFT, 0
.set BTN__1__DR, CYREG_GPIO_PRT1_DR
.set BTN__1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BTN__1__HSIOM_MASK, 0x000000F0
.set BTN__1__HSIOM_SHIFT, 4
.set BTN__1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__1__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__1__MASK, 0x02
.set BTN__1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__1__PC, CYREG_GPIO_PRT1_PC
.set BTN__1__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__1__PORT, 1
.set BTN__1__PS, CYREG_GPIO_PRT1_PS
.set BTN__1__SHIFT, 1
.set BTN__2__DR, CYREG_GPIO_PRT1_DR
.set BTN__2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__2__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BTN__2__HSIOM_MASK, 0x00000F00
.set BTN__2__HSIOM_SHIFT, 8
.set BTN__2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__2__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__2__MASK, 0x04
.set BTN__2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__2__PC, CYREG_GPIO_PRT1_PC
.set BTN__2__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__2__PORT, 1
.set BTN__2__PS, CYREG_GPIO_PRT1_PS
.set BTN__2__SHIFT, 2
.set BTN__3__DR, CYREG_GPIO_PRT1_DR
.set BTN__3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__3__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BTN__3__HSIOM_MASK, 0x0000F000
.set BTN__3__HSIOM_SHIFT, 12
.set BTN__3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__3__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__3__MASK, 0x08
.set BTN__3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__3__PC, CYREG_GPIO_PRT1_PC
.set BTN__3__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__3__PORT, 1
.set BTN__3__PS, CYREG_GPIO_PRT1_PS
.set BTN__3__SHIFT, 3
.set BTN__DR, CYREG_GPIO_PRT1_DR
.set BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__MASK, 0x0F
.set BTN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__PC, CYREG_GPIO_PRT1_PC
.set BTN__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__PORT, 1
.set BTN__PS, CYREG_GPIO_PRT1_PS
.set BTN__SHIFT, 0

/* PRS */
.set PRS_ClkSp_CtrlReg__0__MASK, 0x01
.set PRS_ClkSp_CtrlReg__0__POS, 0
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set PRS_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set PRS_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set PRS_ClkSp_CtrlReg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set PRS_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set PRS_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set PRS_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set PRS_ClkSp_CtrlReg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set PRS_ClkSp_CtrlReg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set PRS_ClkSp_CtrlReg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set PRS_ClkSp_CtrlReg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set PRS_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set PRS_ClkSp_CtrlReg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set PRS_ClkSp_CtrlReg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set PRS_ClkSp_CtrlReg__COUNT_REG, CYREG_UDB_W8_CTL0
.set PRS_ClkSp_CtrlReg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set PRS_ClkSp_CtrlReg__MASK, 0x01
.set PRS_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PRS_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PRS_ClkSp_CtrlReg__PERIOD_REG, CYREG_UDB_W8_MSK0
.set PRS_sC32_PRSdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set PRS_sC32_PRSdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set PRS_sC32_PRSdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set PRS_sC32_PRSdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set PRS_sC32_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set PRS_sC32_PRSdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set PRS_sC32_PRSdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set PRS_sC32_PRSdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0
.set PRS_sC32_PRSdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1
.set PRS_sC32_PRSdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0
.set PRS_sC32_PRSdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1
.set PRS_sC32_PRSdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set PRS_sC32_PRSdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0
.set PRS_sC32_PRSdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1
.set PRS_sC32_PRSdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set PRS_sC32_PRSdp_u0__A0_REG, CYREG_UDB_W8_A00
.set PRS_sC32_PRSdp_u0__A1_REG, CYREG_UDB_W8_A10
.set PRS_sC32_PRSdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set PRS_sC32_PRSdp_u0__D0_REG, CYREG_UDB_W8_D00
.set PRS_sC32_PRSdp_u0__D1_REG, CYREG_UDB_W8_D10
.set PRS_sC32_PRSdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set PRS_sC32_PRSdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set PRS_sC32_PRSdp_u0__F0_REG, CYREG_UDB_W8_F00
.set PRS_sC32_PRSdp_u0__F1_REG, CYREG_UDB_W8_F10
.set PRS_sC32_PRSdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PRS_sC32_PRSdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PRS_sC32_PRSdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A01
.set PRS_sC32_PRSdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A11
.set PRS_sC32_PRSdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D01
.set PRS_sC32_PRSdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D11
.set PRS_sC32_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set PRS_sC32_PRSdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F01
.set PRS_sC32_PRSdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F11
.set PRS_sC32_PRSdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A1
.set PRS_sC32_PRSdp_u1__A0_REG, CYREG_UDB_W8_A01
.set PRS_sC32_PRSdp_u1__A1_REG, CYREG_UDB_W8_A11
.set PRS_sC32_PRSdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D1
.set PRS_sC32_PRSdp_u1__D0_REG, CYREG_UDB_W8_D01
.set PRS_sC32_PRSdp_u1__D1_REG, CYREG_UDB_W8_D11
.set PRS_sC32_PRSdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set PRS_sC32_PRSdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F1
.set PRS_sC32_PRSdp_u1__F0_REG, CYREG_UDB_W8_F01
.set PRS_sC32_PRSdp_u1__F1_REG, CYREG_UDB_W8_F11
.set PRS_sC32_PRSdp_u2__16BIT_A0_REG, CYREG_UDB_W16_A02
.set PRS_sC32_PRSdp_u2__16BIT_A1_REG, CYREG_UDB_W16_A12
.set PRS_sC32_PRSdp_u2__16BIT_D0_REG, CYREG_UDB_W16_D02
.set PRS_sC32_PRSdp_u2__16BIT_D1_REG, CYREG_UDB_W16_D12
.set PRS_sC32_PRSdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set PRS_sC32_PRSdp_u2__16BIT_F0_REG, CYREG_UDB_W16_F02
.set PRS_sC32_PRSdp_u2__16BIT_F1_REG, CYREG_UDB_W16_F12
.set PRS_sC32_PRSdp_u2__A0_A1_REG, CYREG_UDB_CAT16_A2
.set PRS_sC32_PRSdp_u2__A0_REG, CYREG_UDB_W8_A02
.set PRS_sC32_PRSdp_u2__A1_REG, CYREG_UDB_W8_A12
.set PRS_sC32_PRSdp_u2__D0_D1_REG, CYREG_UDB_CAT16_D2
.set PRS_sC32_PRSdp_u2__D0_REG, CYREG_UDB_W8_D02
.set PRS_sC32_PRSdp_u2__D1_REG, CYREG_UDB_W8_D12
.set PRS_sC32_PRSdp_u2__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set PRS_sC32_PRSdp_u2__F0_F1_REG, CYREG_UDB_CAT16_F2
.set PRS_sC32_PRSdp_u2__F0_REG, CYREG_UDB_W8_F02
.set PRS_sC32_PRSdp_u2__F1_REG, CYREG_UDB_W8_F12
.set PRS_sC32_PRSdp_u3__A0_A1_REG, CYREG_UDB_CAT16_A3
.set PRS_sC32_PRSdp_u3__A0_REG, CYREG_UDB_W8_A03
.set PRS_sC32_PRSdp_u3__A1_REG, CYREG_UDB_W8_A13
.set PRS_sC32_PRSdp_u3__D0_D1_REG, CYREG_UDB_CAT16_D3
.set PRS_sC32_PRSdp_u3__D0_REG, CYREG_UDB_W8_D03
.set PRS_sC32_PRSdp_u3__D1_REG, CYREG_UDB_W8_D13
.set PRS_sC32_PRSdp_u3__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set PRS_sC32_PRSdp_u3__F0_F1_REG, CYREG_UDB_CAT16_F3
.set PRS_sC32_PRSdp_u3__F0_REG, CYREG_UDB_W8_F03
.set PRS_sC32_PRSdp_u3__F1_REG, CYREG_UDB_W8_F13
.set PRS_sC32_PRSdp_u3__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PRS_sC32_PRSdp_u3__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3

/* B_LED */
.set B_LED__0__DR, CYREG_GPIO_PRT0_DR
.set B_LED__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set B_LED__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set B_LED__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set B_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set B_LED__0__HSIOM_MASK, 0x00000F00
.set B_LED__0__HSIOM_SHIFT, 8
.set B_LED__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set B_LED__0__INTR, CYREG_GPIO_PRT0_INTR
.set B_LED__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set B_LED__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set B_LED__0__MASK, 0x04
.set B_LED__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set B_LED__0__OUT_SEL_SHIFT, 4
.set B_LED__0__OUT_SEL_VAL, 3
.set B_LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set B_LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set B_LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set B_LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set B_LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set B_LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set B_LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set B_LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set B_LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set B_LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set B_LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set B_LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set B_LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set B_LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set B_LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set B_LED__0__PC, CYREG_GPIO_PRT0_PC
.set B_LED__0__PC2, CYREG_GPIO_PRT0_PC2
.set B_LED__0__PORT, 0
.set B_LED__0__PS, CYREG_GPIO_PRT0_PS
.set B_LED__0__SHIFT, 2
.set B_LED__DR, CYREG_GPIO_PRT0_DR
.set B_LED__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set B_LED__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set B_LED__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set B_LED__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set B_LED__INTR, CYREG_GPIO_PRT0_INTR
.set B_LED__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set B_LED__INTSTAT, CYREG_GPIO_PRT0_INTR
.set B_LED__MASK, 0x04
.set B_LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set B_LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set B_LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set B_LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set B_LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set B_LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set B_LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set B_LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set B_LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set B_LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set B_LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set B_LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set B_LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set B_LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set B_LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set B_LED__PC, CYREG_GPIO_PRT0_PC
.set B_LED__PC2, CYREG_GPIO_PRT0_PC2
.set B_LED__PORT, 0
.set B_LED__PS, CYREG_GPIO_PRT0_PS
.set B_LED__SHIFT, 2

/* G_LED */
.set G_LED__0__DR, CYREG_GPIO_PRT3_DR
.set G_LED__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set G_LED__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set G_LED__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set G_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set G_LED__0__HSIOM_MASK, 0x000000F0
.set G_LED__0__HSIOM_SHIFT, 4
.set G_LED__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set G_LED__0__INTR, CYREG_GPIO_PRT3_INTR
.set G_LED__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set G_LED__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set G_LED__0__MASK, 0x02
.set G_LED__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set G_LED__0__OUT_SEL_SHIFT, 2
.set G_LED__0__OUT_SEL_VAL, 1
.set G_LED__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set G_LED__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set G_LED__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set G_LED__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set G_LED__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set G_LED__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set G_LED__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set G_LED__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set G_LED__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set G_LED__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set G_LED__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set G_LED__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set G_LED__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set G_LED__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set G_LED__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set G_LED__0__PC, CYREG_GPIO_PRT3_PC
.set G_LED__0__PC2, CYREG_GPIO_PRT3_PC2
.set G_LED__0__PORT, 3
.set G_LED__0__PS, CYREG_GPIO_PRT3_PS
.set G_LED__0__SHIFT, 1
.set G_LED__DR, CYREG_GPIO_PRT3_DR
.set G_LED__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set G_LED__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set G_LED__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set G_LED__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set G_LED__INTR, CYREG_GPIO_PRT3_INTR
.set G_LED__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set G_LED__INTSTAT, CYREG_GPIO_PRT3_INTR
.set G_LED__MASK, 0x02
.set G_LED__PA__CFG0, CYREG_UDB_PA3_CFG0
.set G_LED__PA__CFG1, CYREG_UDB_PA3_CFG1
.set G_LED__PA__CFG10, CYREG_UDB_PA3_CFG10
.set G_LED__PA__CFG11, CYREG_UDB_PA3_CFG11
.set G_LED__PA__CFG12, CYREG_UDB_PA3_CFG12
.set G_LED__PA__CFG13, CYREG_UDB_PA3_CFG13
.set G_LED__PA__CFG14, CYREG_UDB_PA3_CFG14
.set G_LED__PA__CFG2, CYREG_UDB_PA3_CFG2
.set G_LED__PA__CFG3, CYREG_UDB_PA3_CFG3
.set G_LED__PA__CFG4, CYREG_UDB_PA3_CFG4
.set G_LED__PA__CFG5, CYREG_UDB_PA3_CFG5
.set G_LED__PA__CFG6, CYREG_UDB_PA3_CFG6
.set G_LED__PA__CFG7, CYREG_UDB_PA3_CFG7
.set G_LED__PA__CFG8, CYREG_UDB_PA3_CFG8
.set G_LED__PA__CFG9, CYREG_UDB_PA3_CFG9
.set G_LED__PC, CYREG_GPIO_PRT3_PC
.set G_LED__PC2, CYREG_GPIO_PRT3_PC2
.set G_LED__PORT, 3
.set G_LED__PS, CYREG_GPIO_PRT3_PS
.set G_LED__SHIFT, 1

/* R_LED */
.set R_LED__0__DR, CYREG_GPIO_PRT3_DR
.set R_LED__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set R_LED__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set R_LED__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set R_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set R_LED__0__HSIOM_MASK, 0x0000000F
.set R_LED__0__HSIOM_SHIFT, 0
.set R_LED__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set R_LED__0__INTR, CYREG_GPIO_PRT3_INTR
.set R_LED__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set R_LED__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set R_LED__0__MASK, 0x01
.set R_LED__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set R_LED__0__OUT_SEL_SHIFT, 0
.set R_LED__0__OUT_SEL_VAL, 2
.set R_LED__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set R_LED__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set R_LED__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set R_LED__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set R_LED__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set R_LED__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set R_LED__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set R_LED__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set R_LED__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set R_LED__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set R_LED__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set R_LED__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set R_LED__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set R_LED__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set R_LED__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set R_LED__0__PC, CYREG_GPIO_PRT3_PC
.set R_LED__0__PC2, CYREG_GPIO_PRT3_PC2
.set R_LED__0__PORT, 3
.set R_LED__0__PS, CYREG_GPIO_PRT3_PS
.set R_LED__0__SHIFT, 0
.set R_LED__DR, CYREG_GPIO_PRT3_DR
.set R_LED__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set R_LED__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set R_LED__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set R_LED__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set R_LED__INTR, CYREG_GPIO_PRT3_INTR
.set R_LED__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set R_LED__INTSTAT, CYREG_GPIO_PRT3_INTR
.set R_LED__MASK, 0x01
.set R_LED__PA__CFG0, CYREG_UDB_PA3_CFG0
.set R_LED__PA__CFG1, CYREG_UDB_PA3_CFG1
.set R_LED__PA__CFG10, CYREG_UDB_PA3_CFG10
.set R_LED__PA__CFG11, CYREG_UDB_PA3_CFG11
.set R_LED__PA__CFG12, CYREG_UDB_PA3_CFG12
.set R_LED__PA__CFG13, CYREG_UDB_PA3_CFG13
.set R_LED__PA__CFG14, CYREG_UDB_PA3_CFG14
.set R_LED__PA__CFG2, CYREG_UDB_PA3_CFG2
.set R_LED__PA__CFG3, CYREG_UDB_PA3_CFG3
.set R_LED__PA__CFG4, CYREG_UDB_PA3_CFG4
.set R_LED__PA__CFG5, CYREG_UDB_PA3_CFG5
.set R_LED__PA__CFG6, CYREG_UDB_PA3_CFG6
.set R_LED__PA__CFG7, CYREG_UDB_PA3_CFG7
.set R_LED__PA__CFG8, CYREG_UDB_PA3_CFG8
.set R_LED__PA__CFG9, CYREG_UDB_PA3_CFG9
.set R_LED__PC, CYREG_GPIO_PRT3_PC
.set R_LED__PC2, CYREG_GPIO_PRT3_PC2
.set R_LED__PORT, 3
.set R_LED__PS, CYREG_GPIO_PRT3_PS
.set R_LED__SHIFT, 0

/* Y_LED */
.set Y_LED__0__DR, CYREG_GPIO_PRT0_DR
.set Y_LED__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Y_LED__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Y_LED__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Y_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Y_LED__0__HSIOM_MASK, 0x0000F000
.set Y_LED__0__HSIOM_SHIFT, 12
.set Y_LED__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Y_LED__0__INTR, CYREG_GPIO_PRT0_INTR
.set Y_LED__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Y_LED__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Y_LED__0__MASK, 0x08
.set Y_LED__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Y_LED__0__OUT_SEL_SHIFT, 6
.set Y_LED__0__OUT_SEL_VAL, 2
.set Y_LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Y_LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Y_LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Y_LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Y_LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Y_LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Y_LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Y_LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Y_LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Y_LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Y_LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Y_LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Y_LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Y_LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Y_LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Y_LED__0__PC, CYREG_GPIO_PRT0_PC
.set Y_LED__0__PC2, CYREG_GPIO_PRT0_PC2
.set Y_LED__0__PORT, 0
.set Y_LED__0__PS, CYREG_GPIO_PRT0_PS
.set Y_LED__0__SHIFT, 3
.set Y_LED__DR, CYREG_GPIO_PRT0_DR
.set Y_LED__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Y_LED__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Y_LED__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Y_LED__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Y_LED__INTR, CYREG_GPIO_PRT0_INTR
.set Y_LED__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Y_LED__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Y_LED__MASK, 0x08
.set Y_LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Y_LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Y_LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Y_LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Y_LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Y_LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Y_LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Y_LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Y_LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Y_LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Y_LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Y_LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Y_LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Y_LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Y_LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Y_LED__PC, CYREG_GPIO_PRT0_PC
.set Y_LED__PC2, CYREG_GPIO_PRT0_PC2
.set Y_LED__PORT, 0
.set Y_LED__PS, CYREG_GPIO_PRT0_PS
.set Y_LED__SHIFT, 3

/* LED_PWM */
.set LED_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set LED_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set LED_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set LED_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set LED_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set LED_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set LED_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set LED_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set LED_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set LED_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set LED_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* LED_SEL */
.set LED_SEL_Sync_ctrl_reg__0__MASK, 0x01
.set LED_SEL_Sync_ctrl_reg__0__POS, 0
.set LED_SEL_Sync_ctrl_reg__1__MASK, 0x02
.set LED_SEL_Sync_ctrl_reg__1__POS, 1
.set LED_SEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set LED_SEL_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set LED_SEL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set LED_SEL_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL3
.set LED_SEL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set LED_SEL_Sync_ctrl_reg__MASK, 0x03
.set LED_SEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set LED_SEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set LED_SEL_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK3

/* PWM_CLK */
.set PWM_CLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set PWM_CLK__DIV_ID, 0x00000040
.set PWM_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set PWM_CLK__PA_DIV_ID, 0x000000FF

/* SPEAKER */
.set SPEAKER__0__DR, CYREG_GPIO_PRT3_DR
.set SPEAKER__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set SPEAKER__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set SPEAKER__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set SPEAKER__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SPEAKER__0__HSIOM_MASK, 0x000F0000
.set SPEAKER__0__HSIOM_SHIFT, 16
.set SPEAKER__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPEAKER__0__INTR, CYREG_GPIO_PRT3_INTR
.set SPEAKER__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPEAKER__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set SPEAKER__0__MASK, 0x10
.set SPEAKER__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set SPEAKER__0__OUT_SEL_SHIFT, 8
.set SPEAKER__0__OUT_SEL_VAL, -1
.set SPEAKER__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPEAKER__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPEAKER__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPEAKER__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPEAKER__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPEAKER__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPEAKER__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPEAKER__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPEAKER__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPEAKER__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPEAKER__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPEAKER__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPEAKER__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPEAKER__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPEAKER__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPEAKER__0__PC, CYREG_GPIO_PRT3_PC
.set SPEAKER__0__PC2, CYREG_GPIO_PRT3_PC2
.set SPEAKER__0__PORT, 3
.set SPEAKER__0__PS, CYREG_GPIO_PRT3_PS
.set SPEAKER__0__SHIFT, 4
.set SPEAKER__DR, CYREG_GPIO_PRT3_DR
.set SPEAKER__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set SPEAKER__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set SPEAKER__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set SPEAKER__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPEAKER__INTR, CYREG_GPIO_PRT3_INTR
.set SPEAKER__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPEAKER__INTSTAT, CYREG_GPIO_PRT3_INTR
.set SPEAKER__MASK, 0x10
.set SPEAKER__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPEAKER__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPEAKER__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPEAKER__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPEAKER__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPEAKER__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPEAKER__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPEAKER__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPEAKER__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPEAKER__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPEAKER__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPEAKER__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPEAKER__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPEAKER__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPEAKER__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPEAKER__PC, CYREG_GPIO_PRT3_PC
.set SPEAKER__PC2, CYREG_GPIO_PRT3_PC2
.set SPEAKER__PORT, 3
.set SPEAKER__PS, CYREG_GPIO_PRT3_PS
.set SPEAKER__SHIFT, 4
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* TIMER_CLK */
.set TIMER_CLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set TIMER_CLK__DIV_ID, 0x00000041
.set TIMER_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set TIMER_CLK__PA_DIV_ID, 0x000000FF

/* INPUT_TIMER */
.set INPUT_TIMER_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set INPUT_TIMER_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set INPUT_TIMER_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set INPUT_TIMER_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set INPUT_TIMER_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set INPUT_TIMER_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set INPUT_TIMER_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set INPUT_TIMER_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set INPUT_TIMER_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set INPUT_TIMER_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set INPUT_TIMER_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2
.set INPUT_TIMER_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set INPUT_TIMER_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set INPUT_TIMER_ISR__INTC_MASK, 0x100000
.set INPUT_TIMER_ISR__INTC_NUMBER, 20
.set INPUT_TIMER_ISR__INTC_PRIOR_MASK, 0xC0
.set INPUT_TIMER_ISR__INTC_PRIOR_NUM, 3
.set INPUT_TIMER_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR5
.set INPUT_TIMER_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set INPUT_TIMER_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
=======
>>>>>>> d64eda67b547499d1a0cb642e2e449ca8147df5e
>>>>>>> e23e5a7dadfbff1500a361091d478f7823854aed
/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* BTN */
.set BTN__0__DR, CYREG_GPIO_PRT1_DR
.set BTN__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BTN__0__HSIOM_MASK, 0x0000000F
.set BTN__0__HSIOM_SHIFT, 0
.set BTN__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__0__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__0__MASK, 0x01
.set BTN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__0__PC, CYREG_GPIO_PRT1_PC
.set BTN__0__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__0__PORT, 1
.set BTN__0__PS, CYREG_GPIO_PRT1_PS
.set BTN__0__SHIFT, 0
.set BTN__1__DR, CYREG_GPIO_PRT1_DR
.set BTN__1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BTN__1__HSIOM_MASK, 0x000000F0
.set BTN__1__HSIOM_SHIFT, 4
.set BTN__1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__1__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__1__MASK, 0x02
.set BTN__1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__1__PC, CYREG_GPIO_PRT1_PC
.set BTN__1__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__1__PORT, 1
.set BTN__1__PS, CYREG_GPIO_PRT1_PS
.set BTN__1__SHIFT, 1
.set BTN__2__DR, CYREG_GPIO_PRT1_DR
.set BTN__2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__2__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BTN__2__HSIOM_MASK, 0x00000F00
.set BTN__2__HSIOM_SHIFT, 8
.set BTN__2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__2__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__2__MASK, 0x04
.set BTN__2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__2__PC, CYREG_GPIO_PRT1_PC
.set BTN__2__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__2__PORT, 1
.set BTN__2__PS, CYREG_GPIO_PRT1_PS
.set BTN__2__SHIFT, 2
.set BTN__3__DR, CYREG_GPIO_PRT1_DR
.set BTN__3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__3__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BTN__3__HSIOM_MASK, 0x0000F000
.set BTN__3__HSIOM_SHIFT, 12
.set BTN__3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__3__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__3__MASK, 0x08
.set BTN__3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__3__PC, CYREG_GPIO_PRT1_PC
.set BTN__3__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__3__PORT, 1
.set BTN__3__PS, CYREG_GPIO_PRT1_PS
.set BTN__3__SHIFT, 3
.set BTN__DR, CYREG_GPIO_PRT1_DR
.set BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__MASK, 0x0F
.set BTN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__PC, CYREG_GPIO_PRT1_PC
.set BTN__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__PORT, 1
.set BTN__PS, CYREG_GPIO_PRT1_PS
.set BTN__SHIFT, 0

/* PRS */
.set PRS_ClkSp_CtrlReg__0__MASK, 0x01
.set PRS_ClkSp_CtrlReg__0__POS, 0
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set PRS_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set PRS_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set PRS_ClkSp_CtrlReg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set PRS_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set PRS_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set PRS_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set PRS_ClkSp_CtrlReg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set PRS_ClkSp_CtrlReg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set PRS_ClkSp_CtrlReg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set PRS_ClkSp_CtrlReg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set PRS_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set PRS_ClkSp_CtrlReg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set PRS_ClkSp_CtrlReg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set PRS_ClkSp_CtrlReg__COUNT_REG, CYREG_UDB_W8_CTL0
.set PRS_ClkSp_CtrlReg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set PRS_ClkSp_CtrlReg__MASK, 0x01
.set PRS_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PRS_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PRS_ClkSp_CtrlReg__PERIOD_REG, CYREG_UDB_W8_MSK0
.set PRS_sC32_PRSdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set PRS_sC32_PRSdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set PRS_sC32_PRSdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set PRS_sC32_PRSdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set PRS_sC32_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set PRS_sC32_PRSdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set PRS_sC32_PRSdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set PRS_sC32_PRSdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0
.set PRS_sC32_PRSdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1
.set PRS_sC32_PRSdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0
.set PRS_sC32_PRSdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1
.set PRS_sC32_PRSdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set PRS_sC32_PRSdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0
.set PRS_sC32_PRSdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1
.set PRS_sC32_PRSdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set PRS_sC32_PRSdp_u0__A0_REG, CYREG_UDB_W8_A00
.set PRS_sC32_PRSdp_u0__A1_REG, CYREG_UDB_W8_A10
.set PRS_sC32_PRSdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set PRS_sC32_PRSdp_u0__D0_REG, CYREG_UDB_W8_D00
.set PRS_sC32_PRSdp_u0__D1_REG, CYREG_UDB_W8_D10
.set PRS_sC32_PRSdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set PRS_sC32_PRSdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set PRS_sC32_PRSdp_u0__F0_REG, CYREG_UDB_W8_F00
.set PRS_sC32_PRSdp_u0__F1_REG, CYREG_UDB_W8_F10
.set PRS_sC32_PRSdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PRS_sC32_PRSdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PRS_sC32_PRSdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A01
.set PRS_sC32_PRSdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A11
.set PRS_sC32_PRSdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D01
.set PRS_sC32_PRSdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D11
.set PRS_sC32_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set PRS_sC32_PRSdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F01
.set PRS_sC32_PRSdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F11
.set PRS_sC32_PRSdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A1
.set PRS_sC32_PRSdp_u1__A0_REG, CYREG_UDB_W8_A01
.set PRS_sC32_PRSdp_u1__A1_REG, CYREG_UDB_W8_A11
.set PRS_sC32_PRSdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D1
.set PRS_sC32_PRSdp_u1__D0_REG, CYREG_UDB_W8_D01
.set PRS_sC32_PRSdp_u1__D1_REG, CYREG_UDB_W8_D11
.set PRS_sC32_PRSdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set PRS_sC32_PRSdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F1
.set PRS_sC32_PRSdp_u1__F0_REG, CYREG_UDB_W8_F01
.set PRS_sC32_PRSdp_u1__F1_REG, CYREG_UDB_W8_F11
.set PRS_sC32_PRSdp_u2__16BIT_A0_REG, CYREG_UDB_W16_A02
.set PRS_sC32_PRSdp_u2__16BIT_A1_REG, CYREG_UDB_W16_A12
.set PRS_sC32_PRSdp_u2__16BIT_D0_REG, CYREG_UDB_W16_D02
.set PRS_sC32_PRSdp_u2__16BIT_D1_REG, CYREG_UDB_W16_D12
.set PRS_sC32_PRSdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set PRS_sC32_PRSdp_u2__16BIT_F0_REG, CYREG_UDB_W16_F02
.set PRS_sC32_PRSdp_u2__16BIT_F1_REG, CYREG_UDB_W16_F12
.set PRS_sC32_PRSdp_u2__A0_A1_REG, CYREG_UDB_CAT16_A2
.set PRS_sC32_PRSdp_u2__A0_REG, CYREG_UDB_W8_A02
.set PRS_sC32_PRSdp_u2__A1_REG, CYREG_UDB_W8_A12
.set PRS_sC32_PRSdp_u2__D0_D1_REG, CYREG_UDB_CAT16_D2
.set PRS_sC32_PRSdp_u2__D0_REG, CYREG_UDB_W8_D02
.set PRS_sC32_PRSdp_u2__D1_REG, CYREG_UDB_W8_D12
.set PRS_sC32_PRSdp_u2__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set PRS_sC32_PRSdp_u2__F0_F1_REG, CYREG_UDB_CAT16_F2
.set PRS_sC32_PRSdp_u2__F0_REG, CYREG_UDB_W8_F02
.set PRS_sC32_PRSdp_u2__F1_REG, CYREG_UDB_W8_F12
.set PRS_sC32_PRSdp_u3__A0_A1_REG, CYREG_UDB_CAT16_A3
.set PRS_sC32_PRSdp_u3__A0_REG, CYREG_UDB_W8_A03
.set PRS_sC32_PRSdp_u3__A1_REG, CYREG_UDB_W8_A13
.set PRS_sC32_PRSdp_u3__D0_D1_REG, CYREG_UDB_CAT16_D3
.set PRS_sC32_PRSdp_u3__D0_REG, CYREG_UDB_W8_D03
.set PRS_sC32_PRSdp_u3__D1_REG, CYREG_UDB_W8_D13
.set PRS_sC32_PRSdp_u3__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set PRS_sC32_PRSdp_u3__F0_F1_REG, CYREG_UDB_CAT16_F3
.set PRS_sC32_PRSdp_u3__F0_REG, CYREG_UDB_W8_F03
.set PRS_sC32_PRSdp_u3__F1_REG, CYREG_UDB_W8_F13
.set PRS_sC32_PRSdp_u3__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PRS_sC32_PRSdp_u3__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3

/* B_LED */
.set B_LED__0__DR, CYREG_GPIO_PRT0_DR
.set B_LED__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set B_LED__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set B_LED__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set B_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set B_LED__0__HSIOM_MASK, 0x00000F00
.set B_LED__0__HSIOM_SHIFT, 8
.set B_LED__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set B_LED__0__INTR, CYREG_GPIO_PRT0_INTR
.set B_LED__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set B_LED__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set B_LED__0__MASK, 0x04
.set B_LED__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set B_LED__0__OUT_SEL_SHIFT, 4
.set B_LED__0__OUT_SEL_VAL, 3
.set B_LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set B_LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set B_LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set B_LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set B_LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set B_LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set B_LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set B_LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set B_LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set B_LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set B_LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set B_LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set B_LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set B_LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set B_LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set B_LED__0__PC, CYREG_GPIO_PRT0_PC
.set B_LED__0__PC2, CYREG_GPIO_PRT0_PC2
.set B_LED__0__PORT, 0
.set B_LED__0__PS, CYREG_GPIO_PRT0_PS
.set B_LED__0__SHIFT, 2
.set B_LED__DR, CYREG_GPIO_PRT0_DR
.set B_LED__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set B_LED__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set B_LED__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set B_LED__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set B_LED__INTR, CYREG_GPIO_PRT0_INTR
.set B_LED__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set B_LED__INTSTAT, CYREG_GPIO_PRT0_INTR
.set B_LED__MASK, 0x04
.set B_LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set B_LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set B_LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set B_LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set B_LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set B_LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set B_LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set B_LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set B_LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set B_LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set B_LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set B_LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set B_LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set B_LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set B_LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set B_LED__PC, CYREG_GPIO_PRT0_PC
.set B_LED__PC2, CYREG_GPIO_PRT0_PC2
.set B_LED__PORT, 0
.set B_LED__PS, CYREG_GPIO_PRT0_PS
.set B_LED__SHIFT, 2

/* G_LED */
.set G_LED__0__DR, CYREG_GPIO_PRT3_DR
.set G_LED__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set G_LED__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set G_LED__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set G_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set G_LED__0__HSIOM_MASK, 0x000000F0
.set G_LED__0__HSIOM_SHIFT, 4
.set G_LED__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set G_LED__0__INTR, CYREG_GPIO_PRT3_INTR
.set G_LED__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set G_LED__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set G_LED__0__MASK, 0x02
.set G_LED__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set G_LED__0__OUT_SEL_SHIFT, 2
.set G_LED__0__OUT_SEL_VAL, 1
.set G_LED__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set G_LED__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set G_LED__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set G_LED__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set G_LED__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set G_LED__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set G_LED__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set G_LED__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set G_LED__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set G_LED__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set G_LED__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set G_LED__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set G_LED__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set G_LED__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set G_LED__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set G_LED__0__PC, CYREG_GPIO_PRT3_PC
.set G_LED__0__PC2, CYREG_GPIO_PRT3_PC2
.set G_LED__0__PORT, 3
.set G_LED__0__PS, CYREG_GPIO_PRT3_PS
.set G_LED__0__SHIFT, 1
.set G_LED__DR, CYREG_GPIO_PRT3_DR
.set G_LED__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set G_LED__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set G_LED__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set G_LED__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set G_LED__INTR, CYREG_GPIO_PRT3_INTR
.set G_LED__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set G_LED__INTSTAT, CYREG_GPIO_PRT3_INTR
.set G_LED__MASK, 0x02
.set G_LED__PA__CFG0, CYREG_UDB_PA3_CFG0
.set G_LED__PA__CFG1, CYREG_UDB_PA3_CFG1
.set G_LED__PA__CFG10, CYREG_UDB_PA3_CFG10
.set G_LED__PA__CFG11, CYREG_UDB_PA3_CFG11
.set G_LED__PA__CFG12, CYREG_UDB_PA3_CFG12
.set G_LED__PA__CFG13, CYREG_UDB_PA3_CFG13
.set G_LED__PA__CFG14, CYREG_UDB_PA3_CFG14
.set G_LED__PA__CFG2, CYREG_UDB_PA3_CFG2
.set G_LED__PA__CFG3, CYREG_UDB_PA3_CFG3
.set G_LED__PA__CFG4, CYREG_UDB_PA3_CFG4
.set G_LED__PA__CFG5, CYREG_UDB_PA3_CFG5
.set G_LED__PA__CFG6, CYREG_UDB_PA3_CFG6
.set G_LED__PA__CFG7, CYREG_UDB_PA3_CFG7
.set G_LED__PA__CFG8, CYREG_UDB_PA3_CFG8
.set G_LED__PA__CFG9, CYREG_UDB_PA3_CFG9
.set G_LED__PC, CYREG_GPIO_PRT3_PC
.set G_LED__PC2, CYREG_GPIO_PRT3_PC2
.set G_LED__PORT, 3
.set G_LED__PS, CYREG_GPIO_PRT3_PS
.set G_LED__SHIFT, 1

/* R_LED */
.set R_LED__0__DR, CYREG_GPIO_PRT3_DR
.set R_LED__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set R_LED__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set R_LED__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set R_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set R_LED__0__HSIOM_MASK, 0x0000000F
.set R_LED__0__HSIOM_SHIFT, 0
.set R_LED__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set R_LED__0__INTR, CYREG_GPIO_PRT3_INTR
.set R_LED__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set R_LED__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set R_LED__0__MASK, 0x01
.set R_LED__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set R_LED__0__OUT_SEL_SHIFT, 0
.set R_LED__0__OUT_SEL_VAL, 2
.set R_LED__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set R_LED__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set R_LED__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set R_LED__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set R_LED__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set R_LED__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set R_LED__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set R_LED__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set R_LED__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set R_LED__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set R_LED__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set R_LED__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set R_LED__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set R_LED__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set R_LED__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set R_LED__0__PC, CYREG_GPIO_PRT3_PC
.set R_LED__0__PC2, CYREG_GPIO_PRT3_PC2
.set R_LED__0__PORT, 3
.set R_LED__0__PS, CYREG_GPIO_PRT3_PS
.set R_LED__0__SHIFT, 0
.set R_LED__DR, CYREG_GPIO_PRT3_DR
.set R_LED__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set R_LED__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set R_LED__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set R_LED__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set R_LED__INTR, CYREG_GPIO_PRT3_INTR
.set R_LED__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set R_LED__INTSTAT, CYREG_GPIO_PRT3_INTR
.set R_LED__MASK, 0x01
.set R_LED__PA__CFG0, CYREG_UDB_PA3_CFG0
.set R_LED__PA__CFG1, CYREG_UDB_PA3_CFG1
.set R_LED__PA__CFG10, CYREG_UDB_PA3_CFG10
.set R_LED__PA__CFG11, CYREG_UDB_PA3_CFG11
.set R_LED__PA__CFG12, CYREG_UDB_PA3_CFG12
.set R_LED__PA__CFG13, CYREG_UDB_PA3_CFG13
.set R_LED__PA__CFG14, CYREG_UDB_PA3_CFG14
.set R_LED__PA__CFG2, CYREG_UDB_PA3_CFG2
.set R_LED__PA__CFG3, CYREG_UDB_PA3_CFG3
.set R_LED__PA__CFG4, CYREG_UDB_PA3_CFG4
.set R_LED__PA__CFG5, CYREG_UDB_PA3_CFG5
.set R_LED__PA__CFG6, CYREG_UDB_PA3_CFG6
.set R_LED__PA__CFG7, CYREG_UDB_PA3_CFG7
.set R_LED__PA__CFG8, CYREG_UDB_PA3_CFG8
.set R_LED__PA__CFG9, CYREG_UDB_PA3_CFG9
.set R_LED__PC, CYREG_GPIO_PRT3_PC
.set R_LED__PC2, CYREG_GPIO_PRT3_PC2
.set R_LED__PORT, 3
.set R_LED__PS, CYREG_GPIO_PRT3_PS
.set R_LED__SHIFT, 0

/* Y_LED */
.set Y_LED__0__DR, CYREG_GPIO_PRT0_DR
.set Y_LED__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Y_LED__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Y_LED__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Y_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Y_LED__0__HSIOM_MASK, 0x0000F000
.set Y_LED__0__HSIOM_SHIFT, 12
.set Y_LED__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Y_LED__0__INTR, CYREG_GPIO_PRT0_INTR
.set Y_LED__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Y_LED__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Y_LED__0__MASK, 0x08
.set Y_LED__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Y_LED__0__OUT_SEL_SHIFT, 6
.set Y_LED__0__OUT_SEL_VAL, 2
.set Y_LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Y_LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Y_LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Y_LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Y_LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Y_LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Y_LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Y_LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Y_LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Y_LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Y_LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Y_LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Y_LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Y_LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Y_LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Y_LED__0__PC, CYREG_GPIO_PRT0_PC
.set Y_LED__0__PC2, CYREG_GPIO_PRT0_PC2
.set Y_LED__0__PORT, 0
.set Y_LED__0__PS, CYREG_GPIO_PRT0_PS
.set Y_LED__0__SHIFT, 3
.set Y_LED__DR, CYREG_GPIO_PRT0_DR
.set Y_LED__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Y_LED__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Y_LED__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Y_LED__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Y_LED__INTR, CYREG_GPIO_PRT0_INTR
.set Y_LED__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Y_LED__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Y_LED__MASK, 0x08
.set Y_LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Y_LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Y_LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Y_LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Y_LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Y_LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Y_LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Y_LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Y_LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Y_LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Y_LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Y_LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Y_LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Y_LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Y_LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Y_LED__PC, CYREG_GPIO_PRT0_PC
.set Y_LED__PC2, CYREG_GPIO_PRT0_PC2
.set Y_LED__PORT, 0
.set Y_LED__PS, CYREG_GPIO_PRT0_PS
.set Y_LED__SHIFT, 3

/* LED_PWM */
.set LED_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set LED_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set LED_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set LED_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set LED_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set LED_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set LED_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set LED_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set LED_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set LED_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set LED_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* LED_SEL */
.set LED_SEL_Sync_ctrl_reg__0__MASK, 0x01
.set LED_SEL_Sync_ctrl_reg__0__POS, 0
.set LED_SEL_Sync_ctrl_reg__1__MASK, 0x02
.set LED_SEL_Sync_ctrl_reg__1__POS, 1
.set LED_SEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set LED_SEL_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set LED_SEL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set LED_SEL_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL3
.set LED_SEL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set LED_SEL_Sync_ctrl_reg__MASK, 0x03
.set LED_SEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set LED_SEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set LED_SEL_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK3

/* PWM_CLK */
.set PWM_CLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set PWM_CLK__DIV_ID, 0x00000040
.set PWM_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set PWM_CLK__PA_DIV_ID, 0x000000FF

/* SPEAKER */
.set SPEAKER__0__DR, CYREG_GPIO_PRT3_DR
.set SPEAKER__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set SPEAKER__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set SPEAKER__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set SPEAKER__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SPEAKER__0__HSIOM_MASK, 0x000F0000
.set SPEAKER__0__HSIOM_SHIFT, 16
.set SPEAKER__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPEAKER__0__INTR, CYREG_GPIO_PRT3_INTR
.set SPEAKER__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPEAKER__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set SPEAKER__0__MASK, 0x10
.set SPEAKER__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set SPEAKER__0__OUT_SEL_SHIFT, 8
.set SPEAKER__0__OUT_SEL_VAL, -1
.set SPEAKER__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPEAKER__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPEAKER__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPEAKER__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPEAKER__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPEAKER__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPEAKER__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPEAKER__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPEAKER__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPEAKER__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPEAKER__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPEAKER__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPEAKER__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPEAKER__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPEAKER__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPEAKER__0__PC, CYREG_GPIO_PRT3_PC
.set SPEAKER__0__PC2, CYREG_GPIO_PRT3_PC2
.set SPEAKER__0__PORT, 3
.set SPEAKER__0__PS, CYREG_GPIO_PRT3_PS
.set SPEAKER__0__SHIFT, 4
.set SPEAKER__DR, CYREG_GPIO_PRT3_DR
.set SPEAKER__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set SPEAKER__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set SPEAKER__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set SPEAKER__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPEAKER__INTR, CYREG_GPIO_PRT3_INTR
.set SPEAKER__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPEAKER__INTSTAT, CYREG_GPIO_PRT3_INTR
.set SPEAKER__MASK, 0x10
.set SPEAKER__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPEAKER__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPEAKER__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPEAKER__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPEAKER__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPEAKER__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPEAKER__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPEAKER__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPEAKER__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPEAKER__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPEAKER__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPEAKER__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPEAKER__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPEAKER__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPEAKER__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPEAKER__PC, CYREG_GPIO_PRT3_PC
.set SPEAKER__PC2, CYREG_GPIO_PRT3_PC2
.set SPEAKER__PORT, 3
.set SPEAKER__PS, CYREG_GPIO_PRT3_PS
.set SPEAKER__SHIFT, 4
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* TIMER_CLK */
.set TIMER_CLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set TIMER_CLK__DIV_ID, 0x00000041
.set TIMER_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set TIMER_CLK__PA_DIV_ID, 0x000000FF

/* INPUT_TIMER */
.set INPUT_TIMER_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set INPUT_TIMER_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set INPUT_TIMER_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set INPUT_TIMER_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set INPUT_TIMER_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set INPUT_TIMER_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set INPUT_TIMER_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set INPUT_TIMER_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set INPUT_TIMER_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set INPUT_TIMER_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set INPUT_TIMER_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2
.set INPUT_TIMER_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set INPUT_TIMER_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set INPUT_TIMER_ISR__INTC_MASK, 0x100000
.set INPUT_TIMER_ISR__INTC_NUMBER, 20
.set INPUT_TIMER_ISR__INTC_PRIOR_MASK, 0xC0
.set INPUT_TIMER_ISR__INTC_PRIOR_NUM, 3
.set INPUT_TIMER_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR5
.set INPUT_TIMER_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set INPUT_TIMER_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
<<<<<<< HEAD
=======
<<<<<<< HEAD
>>>>>>> e23e5a7dadfbff1500a361091d478f7823854aed
=======
/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* BTN */
.set BTN__0__DR, CYREG_GPIO_PRT1_DR
.set BTN__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BTN__0__HSIOM_MASK, 0x0000000F
.set BTN__0__HSIOM_SHIFT, 0
.set BTN__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__0__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__0__MASK, 0x01
.set BTN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__0__PC, CYREG_GPIO_PRT1_PC
.set BTN__0__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__0__PORT, 1
.set BTN__0__PS, CYREG_GPIO_PRT1_PS
.set BTN__0__SHIFT, 0
.set BTN__1__DR, CYREG_GPIO_PRT1_DR
.set BTN__1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BTN__1__HSIOM_MASK, 0x000000F0
.set BTN__1__HSIOM_SHIFT, 4
.set BTN__1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__1__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__1__MASK, 0x02
.set BTN__1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__1__PC, CYREG_GPIO_PRT1_PC
.set BTN__1__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__1__PORT, 1
.set BTN__1__PS, CYREG_GPIO_PRT1_PS
.set BTN__1__SHIFT, 1
.set BTN__2__DR, CYREG_GPIO_PRT1_DR
.set BTN__2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__2__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BTN__2__HSIOM_MASK, 0x00000F00
.set BTN__2__HSIOM_SHIFT, 8
.set BTN__2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__2__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__2__MASK, 0x04
.set BTN__2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__2__PC, CYREG_GPIO_PRT1_PC
.set BTN__2__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__2__PORT, 1
.set BTN__2__PS, CYREG_GPIO_PRT1_PS
.set BTN__2__SHIFT, 2
.set BTN__3__DR, CYREG_GPIO_PRT1_DR
.set BTN__3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__3__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BTN__3__HSIOM_MASK, 0x0000F000
.set BTN__3__HSIOM_SHIFT, 12
.set BTN__3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__3__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__3__MASK, 0x08
.set BTN__3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__3__PC, CYREG_GPIO_PRT1_PC
.set BTN__3__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__3__PORT, 1
.set BTN__3__PS, CYREG_GPIO_PRT1_PS
.set BTN__3__SHIFT, 3
.set BTN__DR, CYREG_GPIO_PRT1_DR
.set BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__INTR, CYREG_GPIO_PRT1_INTR
.set BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BTN__MASK, 0x0F
.set BTN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BTN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BTN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BTN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BTN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BTN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BTN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BTN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BTN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BTN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BTN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BTN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BTN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BTN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BTN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BTN__PC, CYREG_GPIO_PRT1_PC
.set BTN__PC2, CYREG_GPIO_PRT1_PC2
.set BTN__PORT, 1
.set BTN__PS, CYREG_GPIO_PRT1_PS
.set BTN__SHIFT, 0

/* PRS */
.set PRS_ClkSp_CtrlReg__0__MASK, 0x01
.set PRS_ClkSp_CtrlReg__0__POS, 0
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set PRS_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set PRS_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set PRS_ClkSp_CtrlReg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set PRS_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set PRS_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set PRS_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set PRS_ClkSp_CtrlReg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set PRS_ClkSp_CtrlReg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set PRS_ClkSp_CtrlReg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set PRS_ClkSp_CtrlReg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set PRS_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set PRS_ClkSp_CtrlReg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set PRS_ClkSp_CtrlReg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set PRS_ClkSp_CtrlReg__COUNT_REG, CYREG_UDB_W8_CTL0
.set PRS_ClkSp_CtrlReg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set PRS_ClkSp_CtrlReg__MASK, 0x01
.set PRS_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PRS_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PRS_ClkSp_CtrlReg__PERIOD_REG, CYREG_UDB_W8_MSK0
.set PRS_sC32_PRSdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set PRS_sC32_PRSdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set PRS_sC32_PRSdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set PRS_sC32_PRSdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set PRS_sC32_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set PRS_sC32_PRSdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set PRS_sC32_PRSdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set PRS_sC32_PRSdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0
.set PRS_sC32_PRSdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1
.set PRS_sC32_PRSdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0
.set PRS_sC32_PRSdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1
.set PRS_sC32_PRSdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set PRS_sC32_PRSdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0
.set PRS_sC32_PRSdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1
.set PRS_sC32_PRSdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set PRS_sC32_PRSdp_u0__A0_REG, CYREG_UDB_W8_A00
.set PRS_sC32_PRSdp_u0__A1_REG, CYREG_UDB_W8_A10
.set PRS_sC32_PRSdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set PRS_sC32_PRSdp_u0__D0_REG, CYREG_UDB_W8_D00
.set PRS_sC32_PRSdp_u0__D1_REG, CYREG_UDB_W8_D10
.set PRS_sC32_PRSdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set PRS_sC32_PRSdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set PRS_sC32_PRSdp_u0__F0_REG, CYREG_UDB_W8_F00
.set PRS_sC32_PRSdp_u0__F1_REG, CYREG_UDB_W8_F10
.set PRS_sC32_PRSdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PRS_sC32_PRSdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PRS_sC32_PRSdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A01
.set PRS_sC32_PRSdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A11
.set PRS_sC32_PRSdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D01
.set PRS_sC32_PRSdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D11
.set PRS_sC32_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set PRS_sC32_PRSdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F01
.set PRS_sC32_PRSdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F11
.set PRS_sC32_PRSdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A1
.set PRS_sC32_PRSdp_u1__A0_REG, CYREG_UDB_W8_A01
.set PRS_sC32_PRSdp_u1__A1_REG, CYREG_UDB_W8_A11
.set PRS_sC32_PRSdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D1
.set PRS_sC32_PRSdp_u1__D0_REG, CYREG_UDB_W8_D01
.set PRS_sC32_PRSdp_u1__D1_REG, CYREG_UDB_W8_D11
.set PRS_sC32_PRSdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set PRS_sC32_PRSdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F1
.set PRS_sC32_PRSdp_u1__F0_REG, CYREG_UDB_W8_F01
.set PRS_sC32_PRSdp_u1__F1_REG, CYREG_UDB_W8_F11
.set PRS_sC32_PRSdp_u2__16BIT_A0_REG, CYREG_UDB_W16_A02
.set PRS_sC32_PRSdp_u2__16BIT_A1_REG, CYREG_UDB_W16_A12
.set PRS_sC32_PRSdp_u2__16BIT_D0_REG, CYREG_UDB_W16_D02
.set PRS_sC32_PRSdp_u2__16BIT_D1_REG, CYREG_UDB_W16_D12
.set PRS_sC32_PRSdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set PRS_sC32_PRSdp_u2__16BIT_F0_REG, CYREG_UDB_W16_F02
.set PRS_sC32_PRSdp_u2__16BIT_F1_REG, CYREG_UDB_W16_F12
.set PRS_sC32_PRSdp_u2__A0_A1_REG, CYREG_UDB_CAT16_A2
.set PRS_sC32_PRSdp_u2__A0_REG, CYREG_UDB_W8_A02
.set PRS_sC32_PRSdp_u2__A1_REG, CYREG_UDB_W8_A12
.set PRS_sC32_PRSdp_u2__D0_D1_REG, CYREG_UDB_CAT16_D2
.set PRS_sC32_PRSdp_u2__D0_REG, CYREG_UDB_W8_D02
.set PRS_sC32_PRSdp_u2__D1_REG, CYREG_UDB_W8_D12
.set PRS_sC32_PRSdp_u2__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set PRS_sC32_PRSdp_u2__F0_F1_REG, CYREG_UDB_CAT16_F2
.set PRS_sC32_PRSdp_u2__F0_REG, CYREG_UDB_W8_F02
.set PRS_sC32_PRSdp_u2__F1_REG, CYREG_UDB_W8_F12
.set PRS_sC32_PRSdp_u3__A0_A1_REG, CYREG_UDB_CAT16_A3
.set PRS_sC32_PRSdp_u3__A0_REG, CYREG_UDB_W8_A03
.set PRS_sC32_PRSdp_u3__A1_REG, CYREG_UDB_W8_A13
.set PRS_sC32_PRSdp_u3__D0_D1_REG, CYREG_UDB_CAT16_D3
.set PRS_sC32_PRSdp_u3__D0_REG, CYREG_UDB_W8_D03
.set PRS_sC32_PRSdp_u3__D1_REG, CYREG_UDB_W8_D13
.set PRS_sC32_PRSdp_u3__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set PRS_sC32_PRSdp_u3__F0_F1_REG, CYREG_UDB_CAT16_F3
.set PRS_sC32_PRSdp_u3__F0_REG, CYREG_UDB_W8_F03
.set PRS_sC32_PRSdp_u3__F1_REG, CYREG_UDB_W8_F13
.set PRS_sC32_PRSdp_u3__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PRS_sC32_PRSdp_u3__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3

/* B_LED */
.set B_LED__0__DR, CYREG_GPIO_PRT0_DR
.set B_LED__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set B_LED__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set B_LED__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set B_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set B_LED__0__HSIOM_MASK, 0x00000F00
.set B_LED__0__HSIOM_SHIFT, 8
.set B_LED__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set B_LED__0__INTR, CYREG_GPIO_PRT0_INTR
.set B_LED__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set B_LED__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set B_LED__0__MASK, 0x04
.set B_LED__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set B_LED__0__OUT_SEL_SHIFT, 4
.set B_LED__0__OUT_SEL_VAL, 3
.set B_LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set B_LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set B_LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set B_LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set B_LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set B_LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set B_LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set B_LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set B_LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set B_LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set B_LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set B_LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set B_LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set B_LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set B_LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set B_LED__0__PC, CYREG_GPIO_PRT0_PC
.set B_LED__0__PC2, CYREG_GPIO_PRT0_PC2
.set B_LED__0__PORT, 0
.set B_LED__0__PS, CYREG_GPIO_PRT0_PS
.set B_LED__0__SHIFT, 2
.set B_LED__DR, CYREG_GPIO_PRT0_DR
.set B_LED__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set B_LED__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set B_LED__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set B_LED__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set B_LED__INTR, CYREG_GPIO_PRT0_INTR
.set B_LED__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set B_LED__INTSTAT, CYREG_GPIO_PRT0_INTR
.set B_LED__MASK, 0x04
.set B_LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set B_LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set B_LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set B_LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set B_LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set B_LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set B_LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set B_LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set B_LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set B_LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set B_LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set B_LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set B_LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set B_LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set B_LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set B_LED__PC, CYREG_GPIO_PRT0_PC
.set B_LED__PC2, CYREG_GPIO_PRT0_PC2
.set B_LED__PORT, 0
.set B_LED__PS, CYREG_GPIO_PRT0_PS
.set B_LED__SHIFT, 2

/* G_LED */
.set G_LED__0__DR, CYREG_GPIO_PRT3_DR
.set G_LED__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set G_LED__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set G_LED__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set G_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set G_LED__0__HSIOM_MASK, 0x000000F0
.set G_LED__0__HSIOM_SHIFT, 4
.set G_LED__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set G_LED__0__INTR, CYREG_GPIO_PRT3_INTR
.set G_LED__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set G_LED__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set G_LED__0__MASK, 0x02
.set G_LED__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set G_LED__0__OUT_SEL_SHIFT, 2
.set G_LED__0__OUT_SEL_VAL, 1
.set G_LED__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set G_LED__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set G_LED__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set G_LED__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set G_LED__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set G_LED__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set G_LED__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set G_LED__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set G_LED__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set G_LED__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set G_LED__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set G_LED__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set G_LED__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set G_LED__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set G_LED__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set G_LED__0__PC, CYREG_GPIO_PRT3_PC
.set G_LED__0__PC2, CYREG_GPIO_PRT3_PC2
.set G_LED__0__PORT, 3
.set G_LED__0__PS, CYREG_GPIO_PRT3_PS
.set G_LED__0__SHIFT, 1
.set G_LED__DR, CYREG_GPIO_PRT3_DR
.set G_LED__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set G_LED__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set G_LED__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set G_LED__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set G_LED__INTR, CYREG_GPIO_PRT3_INTR
.set G_LED__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set G_LED__INTSTAT, CYREG_GPIO_PRT3_INTR
.set G_LED__MASK, 0x02
.set G_LED__PA__CFG0, CYREG_UDB_PA3_CFG0
.set G_LED__PA__CFG1, CYREG_UDB_PA3_CFG1
.set G_LED__PA__CFG10, CYREG_UDB_PA3_CFG10
.set G_LED__PA__CFG11, CYREG_UDB_PA3_CFG11
.set G_LED__PA__CFG12, CYREG_UDB_PA3_CFG12
.set G_LED__PA__CFG13, CYREG_UDB_PA3_CFG13
.set G_LED__PA__CFG14, CYREG_UDB_PA3_CFG14
.set G_LED__PA__CFG2, CYREG_UDB_PA3_CFG2
.set G_LED__PA__CFG3, CYREG_UDB_PA3_CFG3
.set G_LED__PA__CFG4, CYREG_UDB_PA3_CFG4
.set G_LED__PA__CFG5, CYREG_UDB_PA3_CFG5
.set G_LED__PA__CFG6, CYREG_UDB_PA3_CFG6
.set G_LED__PA__CFG7, CYREG_UDB_PA3_CFG7
.set G_LED__PA__CFG8, CYREG_UDB_PA3_CFG8
.set G_LED__PA__CFG9, CYREG_UDB_PA3_CFG9
.set G_LED__PC, CYREG_GPIO_PRT3_PC
.set G_LED__PC2, CYREG_GPIO_PRT3_PC2
.set G_LED__PORT, 3
.set G_LED__PS, CYREG_GPIO_PRT3_PS
.set G_LED__SHIFT, 1

/* R_LED */
.set R_LED__0__DR, CYREG_GPIO_PRT3_DR
.set R_LED__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set R_LED__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set R_LED__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set R_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set R_LED__0__HSIOM_MASK, 0x0000000F
.set R_LED__0__HSIOM_SHIFT, 0
.set R_LED__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set R_LED__0__INTR, CYREG_GPIO_PRT3_INTR
.set R_LED__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set R_LED__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set R_LED__0__MASK, 0x01
.set R_LED__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set R_LED__0__OUT_SEL_SHIFT, 0
.set R_LED__0__OUT_SEL_VAL, 2
.set R_LED__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set R_LED__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set R_LED__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set R_LED__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set R_LED__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set R_LED__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set R_LED__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set R_LED__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set R_LED__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set R_LED__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set R_LED__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set R_LED__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set R_LED__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set R_LED__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set R_LED__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set R_LED__0__PC, CYREG_GPIO_PRT3_PC
.set R_LED__0__PC2, CYREG_GPIO_PRT3_PC2
.set R_LED__0__PORT, 3
.set R_LED__0__PS, CYREG_GPIO_PRT3_PS
.set R_LED__0__SHIFT, 0
.set R_LED__DR, CYREG_GPIO_PRT3_DR
.set R_LED__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set R_LED__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set R_LED__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set R_LED__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set R_LED__INTR, CYREG_GPIO_PRT3_INTR
.set R_LED__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set R_LED__INTSTAT, CYREG_GPIO_PRT3_INTR
.set R_LED__MASK, 0x01
.set R_LED__PA__CFG0, CYREG_UDB_PA3_CFG0
.set R_LED__PA__CFG1, CYREG_UDB_PA3_CFG1
.set R_LED__PA__CFG10, CYREG_UDB_PA3_CFG10
.set R_LED__PA__CFG11, CYREG_UDB_PA3_CFG11
.set R_LED__PA__CFG12, CYREG_UDB_PA3_CFG12
.set R_LED__PA__CFG13, CYREG_UDB_PA3_CFG13
.set R_LED__PA__CFG14, CYREG_UDB_PA3_CFG14
.set R_LED__PA__CFG2, CYREG_UDB_PA3_CFG2
.set R_LED__PA__CFG3, CYREG_UDB_PA3_CFG3
.set R_LED__PA__CFG4, CYREG_UDB_PA3_CFG4
.set R_LED__PA__CFG5, CYREG_UDB_PA3_CFG5
.set R_LED__PA__CFG6, CYREG_UDB_PA3_CFG6
.set R_LED__PA__CFG7, CYREG_UDB_PA3_CFG7
.set R_LED__PA__CFG8, CYREG_UDB_PA3_CFG8
.set R_LED__PA__CFG9, CYREG_UDB_PA3_CFG9
.set R_LED__PC, CYREG_GPIO_PRT3_PC
.set R_LED__PC2, CYREG_GPIO_PRT3_PC2
.set R_LED__PORT, 3
.set R_LED__PS, CYREG_GPIO_PRT3_PS
.set R_LED__SHIFT, 0

/* Y_LED */
.set Y_LED__0__DR, CYREG_GPIO_PRT0_DR
.set Y_LED__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Y_LED__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Y_LED__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Y_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Y_LED__0__HSIOM_MASK, 0x0000F000
.set Y_LED__0__HSIOM_SHIFT, 12
.set Y_LED__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Y_LED__0__INTR, CYREG_GPIO_PRT0_INTR
.set Y_LED__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Y_LED__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Y_LED__0__MASK, 0x08
.set Y_LED__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Y_LED__0__OUT_SEL_SHIFT, 6
.set Y_LED__0__OUT_SEL_VAL, 2
.set Y_LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Y_LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Y_LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Y_LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Y_LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Y_LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Y_LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Y_LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Y_LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Y_LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Y_LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Y_LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Y_LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Y_LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Y_LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Y_LED__0__PC, CYREG_GPIO_PRT0_PC
.set Y_LED__0__PC2, CYREG_GPIO_PRT0_PC2
.set Y_LED__0__PORT, 0
.set Y_LED__0__PS, CYREG_GPIO_PRT0_PS
.set Y_LED__0__SHIFT, 3
.set Y_LED__DR, CYREG_GPIO_PRT0_DR
.set Y_LED__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Y_LED__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Y_LED__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Y_LED__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Y_LED__INTR, CYREG_GPIO_PRT0_INTR
.set Y_LED__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Y_LED__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Y_LED__MASK, 0x08
.set Y_LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Y_LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Y_LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Y_LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Y_LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Y_LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Y_LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Y_LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Y_LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Y_LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Y_LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Y_LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Y_LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Y_LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Y_LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Y_LED__PC, CYREG_GPIO_PRT0_PC
.set Y_LED__PC2, CYREG_GPIO_PRT0_PC2
.set Y_LED__PORT, 0
.set Y_LED__PS, CYREG_GPIO_PRT0_PS
.set Y_LED__SHIFT, 3

/* LED_PWM */
.set LED_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set LED_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set LED_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set LED_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set LED_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set LED_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set LED_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set LED_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set LED_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set LED_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set LED_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set LED_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* LED_SEL */
.set LED_SEL_Sync_ctrl_reg__0__MASK, 0x01
.set LED_SEL_Sync_ctrl_reg__0__POS, 0
.set LED_SEL_Sync_ctrl_reg__1__MASK, 0x02
.set LED_SEL_Sync_ctrl_reg__1__POS, 1
.set LED_SEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set LED_SEL_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set LED_SEL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set LED_SEL_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL3
.set LED_SEL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set LED_SEL_Sync_ctrl_reg__MASK, 0x03
.set LED_SEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set LED_SEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set LED_SEL_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK3

/* PWM_CLK */
.set PWM_CLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set PWM_CLK__DIV_ID, 0x00000040
.set PWM_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set PWM_CLK__PA_DIV_ID, 0x000000FF

/* SPEAKER */
.set SPEAKER__0__DR, CYREG_GPIO_PRT3_DR
.set SPEAKER__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set SPEAKER__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set SPEAKER__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set SPEAKER__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SPEAKER__0__HSIOM_MASK, 0x000F0000
.set SPEAKER__0__HSIOM_SHIFT, 16
.set SPEAKER__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPEAKER__0__INTR, CYREG_GPIO_PRT3_INTR
.set SPEAKER__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPEAKER__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set SPEAKER__0__MASK, 0x10
.set SPEAKER__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set SPEAKER__0__OUT_SEL_SHIFT, 8
.set SPEAKER__0__OUT_SEL_VAL, -1
.set SPEAKER__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPEAKER__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPEAKER__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPEAKER__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPEAKER__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPEAKER__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPEAKER__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPEAKER__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPEAKER__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPEAKER__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPEAKER__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPEAKER__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPEAKER__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPEAKER__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPEAKER__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPEAKER__0__PC, CYREG_GPIO_PRT3_PC
.set SPEAKER__0__PC2, CYREG_GPIO_PRT3_PC2
.set SPEAKER__0__PORT, 3
.set SPEAKER__0__PS, CYREG_GPIO_PRT3_PS
.set SPEAKER__0__SHIFT, 4
.set SPEAKER__DR, CYREG_GPIO_PRT3_DR
.set SPEAKER__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set SPEAKER__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set SPEAKER__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set SPEAKER__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPEAKER__INTR, CYREG_GPIO_PRT3_INTR
.set SPEAKER__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set SPEAKER__INTSTAT, CYREG_GPIO_PRT3_INTR
.set SPEAKER__MASK, 0x10
.set SPEAKER__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPEAKER__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPEAKER__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPEAKER__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPEAKER__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPEAKER__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPEAKER__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPEAKER__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPEAKER__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPEAKER__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPEAKER__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPEAKER__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPEAKER__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPEAKER__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPEAKER__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPEAKER__PC, CYREG_GPIO_PRT3_PC
.set SPEAKER__PC2, CYREG_GPIO_PRT3_PC2
.set SPEAKER__PORT, 3
.set SPEAKER__PS, CYREG_GPIO_PRT3_PS
.set SPEAKER__SHIFT, 4
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* TIMER_CLK */
.set TIMER_CLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set TIMER_CLK__DIV_ID, 0x00000041
.set TIMER_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set TIMER_CLK__PA_DIV_ID, 0x000000FF

/* INPUT_TIMER */
.set INPUT_TIMER_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set INPUT_TIMER_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set INPUT_TIMER_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set INPUT_TIMER_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set INPUT_TIMER_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set INPUT_TIMER_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set INPUT_TIMER_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set INPUT_TIMER_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set INPUT_TIMER_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set INPUT_TIMER_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set INPUT_TIMER_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set INPUT_TIMER_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2
.set INPUT_TIMER_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set INPUT_TIMER_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set INPUT_TIMER_ISR__INTC_MASK, 0x100000
.set INPUT_TIMER_ISR__INTC_NUMBER, 20
.set INPUT_TIMER_ISR__INTC_PRIOR_MASK, 0xC0
.set INPUT_TIMER_ISR__INTC_PRIOR_NUM, 3
.set INPUT_TIMER_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR5
.set INPUT_TIMER_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set INPUT_TIMER_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
>>>>>>> 8381928c4384acfcb7526ab7a6dd2d315e643534:Lab 3 - Simon Game/Project/Design01.cydsn/codegentemp/cyfittergnu.inc
<<<<<<< HEAD
=======
=======
>>>>>>> e6b66f492be45cb54e7efb6d0f687a534db08ab8:Lab 3 - Simon Game/Project/Backup/ECE381_SP23_Lab03_Simon_Clone.4.4/Project/Design01.cydsn/codegentemp/cyfittergnu.inc
>>>>>>> d64eda67b547499d1a0cb642e2e449ca8147df5e
>>>>>>> e23e5a7dadfbff1500a361091d478f7823854aed
