

================================================================
== Vivado HLS Report for 'write_data'
================================================================
* Date:           Thu Jun 15 12:11:16 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       solutionDataflow
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.14|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_To_Int  |    5|    5|         3|          1|          1|     4|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     39|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    189|
|Register         |        -|      -|     102|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     102|    228|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_118_p2                     |     +    |      0|  0|  12|           3|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |output_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |output_last_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_last_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |last_assign_fu_129_p2             |   icmp   |      0|  0|   1|           3|           2|
    |output_data_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |output_last_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |tmp_fu_112_p2                     |   icmp   |      0|  0|   2|           3|           4|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  39|          24|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |i_reg_101                  |   9|          2|    3|          6|
    |output_AX_ALG_TDATA_blk_n  |   9|          2|    1|          2|
    |output_data_V_1_data_out   |   9|          2|   32|         64|
    |output_data_V_1_state      |  15|          3|    2|          6|
    |output_dest_V_1_state      |  15|          3|    2|          6|
    |output_id_V_1_state        |  15|          3|    2|          6|
    |output_keep_V_1_state      |  15|          3|    2|          6|
    |output_last_V_1_data_out   |   9|          2|    1|          2|
    |output_last_V_1_state      |  15|          3|    2|          6|
    |output_strb_V_1_state      |  15|          3|    2|          6|
    |output_user_V_1_state      |  15|          3|    2|          6|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 189|         39|   55|        126|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_reg_135  |   1|   0|    1|          0|
    |i_reg_101                     |   3|   0|    3|          0|
    |last_assign_reg_144           |   1|   0|    1|          0|
    |output_data_V_1_payload_A     |  32|   0|   32|          0|
    |output_data_V_1_payload_B     |  32|   0|   32|          0|
    |output_data_V_1_sel_rd        |   1|   0|    1|          0|
    |output_data_V_1_sel_wr        |   1|   0|    1|          0|
    |output_data_V_1_state         |   2|   0|    2|          0|
    |output_dest_V_1_sel_rd        |   1|   0|    1|          0|
    |output_dest_V_1_state         |   2|   0|    2|          0|
    |output_id_V_1_sel_rd          |   1|   0|    1|          0|
    |output_id_V_1_state           |   2|   0|    2|          0|
    |output_keep_V_1_sel_rd        |   1|   0|    1|          0|
    |output_keep_V_1_state         |   2|   0|    2|          0|
    |output_last_V_1_payload_A     |   1|   0|    1|          0|
    |output_last_V_1_payload_B     |   1|   0|    1|          0|
    |output_last_V_1_sel_rd        |   1|   0|    1|          0|
    |output_last_V_1_sel_wr        |   1|   0|    1|          0|
    |output_last_V_1_state         |   2|   0|    2|          0|
    |output_strb_V_1_sel_rd        |   1|   0|    1|          0|
    |output_strb_V_1_state         |   2|   0|    2|          0|
    |output_user_V_1_sel_rd        |   1|   0|    1|          0|
    |output_user_V_1_state         |   2|   0|    2|          0|
    |tmp_reg_135                   |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 102|   0|  102|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   write_data  | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   write_data  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   write_data  | return value |
|buf_V_address0        | out |    2|  ap_memory |     buf_V     |     array    |
|buf_V_ce0             | out |    1|  ap_memory |     buf_V     |     array    |
|buf_V_q0              |  in |   32|  ap_memory |     buf_V     |     array    |
|output_AX_ALG_TDATA   | out |   32|    axis    | output_data_V |    pointer   |
|output_AX_ALG_TVALID  | out |    1|    axis    | output_dest_V |    pointer   |
|output_AX_ALG_TREADY  |  in |    1|    axis    | output_dest_V |    pointer   |
|output_AX_ALG_TDEST   | out |    5|    axis    | output_dest_V |    pointer   |
|output_AX_ALG_TKEEP   | out |    4|    axis    | output_keep_V |    pointer   |
|output_AX_ALG_TSTRB   | out |    4|    axis    | output_strb_V |    pointer   |
|output_AX_ALG_TUSER   | out |    4|    axis    | output_user_V |    pointer   |
|output_AX_ALG_TLAST   | out |    1|    axis    | output_last_V |    pointer   |
|output_AX_ALG_TID     | out |    5|    axis    |  output_id_V  |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

