Hui Wu , Joxan Jaffar , Roland H. C. Yap, Instruction Scheduling with Timing Constraints on a Single RISC Processor with 0/1 Latencies, Proceedings of the 6th International Conference on Principles and Practice of Constraint Programming, p.457-469, September 18-21, 2000
Vivek Sarkar , Barbara Simons, Anticipatory instruction scheduling, Proceedings of the eighth annual ACM symposium on Parallel algorithms and architectures, p.119-130, June 24-26, 1996, Padua, Italy
Christine Eisenbeis , Franco Gasperoni , Uwe Schwiegelshohn, Allocating registers in multiple instruction-issuing processors, Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, p.290-293, June 27-29, 1995, Limassol, Cyprus
Jack Liu , Fred Chow, A near-optimal instruction scheduler for a tightly constrained, variable instruction set embedded processor, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
Kent Wilken , Jack Liu , Mark Heffernan, Optimal instruction scheduling using integer programming, ACM SIGPLAN Notices, v.35 n.5, p.121-133, May 2000
Peter van Beek , Kent D. Wilken, Fast Optimal Instruction Scheduling for Single-Issue Processors with Arbitrary Latencies, Proceedings of the 7th International Conference on Principles and Practice of Constraint Programming, p.625-639, November 26-December 01, 2001
Qing Wan , Hui Wu , Jingling Xue, WCET-aware data selection and allocation for scratchpad memory, ACM SIGPLAN Notices, v.47 n.5, MAY 2012
Kent D. Wilken , Timothy Kong, Concurrent Detection of Software and Hardware Data-Access Faults, IEEE Transactions on Computers, v.46 n.4, p.412-424, April 1997
Charles R. Hardnett , Krishna V. Palem , Yogesh Chobe, Compiler optimization of embedded applications for an adaptive SoC architecture, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea
Jack Liu , Fred Chow , Timothy Kong , Rupan Roy, Variable Instruction Set Architecture and Its Compiler Support, IEEE Transactions on Computers, v.52 n.7, p.881-895, July 2003
Allen Leung , Krishna V. Palem , Amir Pnueli, Scheduling time-constrained instructions on pipelined processors, ACM Transactions on Programming Languages and Systems (TOPLAS), v.23 n.1, p.73-103, Jan. 2001
Krishna V. Palem, Compilers, architectures and synthesis for embedded computing: retrospect and prospect, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA
Christoph Ke√üler , Andrzej Bednarski, A Dynamic Programming Approach to Optimal Integrated Code Generation, ACM SIGPLAN Notices, v.36 n.8, p.165-174, Aug. 2001
