<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DFT_compute_N_Muxb_1_2_18_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<thread>
		<name>gen_busy</name>
		<resource>
			<latency>0</latency>
			<delay>0.1016</delay>
			<module_name>DFT_compute_gen_busy_r_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>17.7840</unit_area>
			<comb_area>17.7840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.7840</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>17.7840</total_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DFT_compute_N_Muxb_1_2_18_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.8920</total_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<thread>
		<name>gen_active_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.8920</total_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>computation</thread>
		<reg_op>
			<id>14773</id>
			<source_loc>14133</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14774</id>
			<source_loc>14338</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>5</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14775</id>
			<source_loc>14348</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>6</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<source_loc>
			<id>14557</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>sched_op</loc_map_kind>
			<opcode>17010</opcode>
			<sub_loc>14484</sub_loc>
		</source_loc>
		<reg_op>
			<id>14777</id>
			<source_loc>14557</source_loc>
			<name>btemp_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>25,26,84,85</livein>
			<liveout>all</liveout>
			<reg_deffed>27</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14778</id>
			<source_loc>14557</source_loc>
			<name>ucom0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>25,26,84,85</livein>
			<liveout>all</liveout>
			<reg_deffed>40</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14779</id>
			<source_loc>14557</source_loc>
			<name>ucom0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>25,26,84,85</livein>
			<liveout>all</liveout>
			<reg_deffed>89</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14780</id>
			<source_loc>14557</source_loc>
			<name>ucom0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>25,26,84,85</livein>
			<liveout>all</liveout>
			<reg_deffed>94</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<source_loc>
			<id>14555</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>sched_op</loc_map_kind>
			<opcode>17011</opcode>
			<sub_loc>14473</sub_loc>
		</source_loc>
		<reg_op>
			<id>14782</id>
			<source_loc>14555</source_loc>
			<name>btemp_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>25,26,84,85,89</livein>
			<liveout>all</liveout>
			<reg_deffed>27</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14783</id>
			<source_loc>14555</source_loc>
			<name>condvar_005</name>
			<datatype W="8">sc_uint</datatype>
			<livein>25,26,84,85,89</livein>
			<liveout>all</liveout>
			<reg_deffed>40</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14784</id>
			<source_loc>14555</source_loc>
			<name>condvar_005</name>
			<datatype W="8">sc_uint</datatype>
			<livein>25,26,84,85,89</livein>
			<liveout>all</liveout>
			<reg_deffed>89</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14785</id>
			<source_loc>14555</source_loc>
			<name>condvar_005</name>
			<datatype W="8">sc_uint</datatype>
			<livein>25,26,84,85,89</livein>
			<liveout>all</liveout>
			<reg_deffed>94</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<source_loc>
			<id>14556</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>sched_op</loc_map_kind>
			<opcode>17012</opcode>
			<sub_loc>14479</sub_loc>
		</source_loc>
		<reg_op>
			<id>14787</id>
			<source_loc>14556</source_loc>
			<name>btemp_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>25,26,84,85</livein>
			<liveout>all</liveout>
			<reg_deffed>27</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14788</id>
			<source_loc>14556</source_loc>
			<name>ucom2</name>
			<datatype W="23">sc_uint</datatype>
			<livein>25,26,84,85</livein>
			<liveout>all</liveout>
			<reg_deffed>40</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14789</id>
			<source_loc>14556</source_loc>
			<name>ucom2</name>
			<datatype W="23">sc_uint</datatype>
			<livein>25,26,84,85</livein>
			<liveout>all</liveout>
			<reg_deffed>89</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14790</id>
			<source_loc>14556</source_loc>
			<name>ucom2</name>
			<datatype W="23">sc_uint</datatype>
			<livein>25,26,84,85</livein>
			<liveout>all</liveout>
			<reg_deffed>94</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>computation</name>
		<resource>
			<latency>0</latency>
			<delay>4.4931</delay>
			<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_cos_i</label>
			<unit_area>9915.5000</unit_area>
			<comb_area>9915.5000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9915.5000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>4.6987</delay>
			<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_sin_i</label>
			<unit_area>9828.4000</unit_area>
			<comb_area>9828.4000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9828.4000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>9</latency>
			<setup_time>0.1299</setup_time>
			<delay>0.1153</delay>
			<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<unit_area>3989.4000</unit_area>
			<comb_area>2287.6000</comb_area>
			<seq_area>1701.8000</seq_area>
			<reg_bits>256</reg_bits>
			<total_area>3989.4000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>2.2593</delay>
			<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_mul_i</label>
			<unit_area>3810.2000</unit_area>
			<comb_area>3810.2000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>3810.2000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>4.6675</delay>
			<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_add_i</label>
			<unit_area>1716.8000</unit_area>
			<comb_area>1716.8000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1716.8000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>3.4413</delay>
			<module_name>DFT_compute_int_to_cynw_cm_float_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>1246.2480</unit_area>
			<comb_area>1246.2480</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1246.2480</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8080</delay>
			<module_name>DFT_compute_Add_8Ux8U_8U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>39.3300</unit_area>
			<comb_area>39.3300</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>39.3300</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3419</delay>
			<module_name>DFT_compute_LessThan_8Ux8U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>30.0960</unit_area>
			<comb_area>30.0960</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>30.0960</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4383</delay>
			<module_name>DFT_compute_Add_8U_12_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>25.6500</unit_area>
			<comb_area>25.6500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>25.6500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1635</delay>
			<module_name>DFT_compute_Add_4U_9_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>3</count>
			<label>+</label>
			<unit_area>8.2080</unit_area>
			<comb_area>8.2080</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>24.6240</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3538</delay>
			<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>14.0220</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3515</delay>
			<module_name>DFT_compute_LessThan_3Ux8U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>13.6800</unit_area>
			<comb_area>13.6800</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.6800</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1635</delay>
			<module_name>DFT_compute_Add_2Ux1U_3U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>7.5240</unit_area>
			<comb_area>7.5240</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.5240</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DFT_compute_LeftShift_5S_16_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;&lt;</label>
			<unit_area>5.1300</unit_area>
			<comb_area>5.1300</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>5.1300</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1066</delay>
			<module_name>DFT_compute_Add_2U_6_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>3.4200</unit_area>
			<comb_area>3.4200</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>3.4200</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0626</delay>
			<module_name>DFT_compute_LessThanEQ_1U_15_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;=</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0482</delay>
			<module_name>DFT_compute_LessThan_1U_14_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>1.0260</unit_area>
			<comb_area>1.0260</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.0260</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>332</reg_bits>
		<reg_count>35</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>332</count>
			<total_area>1816.7040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1420.8522</mux_area>
		<control_area>0.0000</control_area>
		<total_area>33911.3422</total_area>
		<comb_area>30386.8382</comb_area>
		<seq_area>3512.5040</seq_area>
		<total_bits>588</total_bits>
		<state_count>42</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>1</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>computation</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>11</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>12</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>22</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>24</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>25</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>26</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>27</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>32</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>33</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>34</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>35</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>36</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>37</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>38</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>39</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>40</cycle_id>
			</value>
			<value>
				<encoded>19</encoded>
				<cycle_id>57</cycle_id>
			</value>
			<value>
				<encoded>20</encoded>
				<cycle_id>58</cycle_id>
			</value>
			<value>
				<encoded>21</encoded>
				<cycle_id>59</cycle_id>
			</value>
			<value>
				<encoded>22</encoded>
				<cycle_id>60</cycle_id>
			</value>
			<value>
				<encoded>23</encoded>
				<cycle_id>61</cycle_id>
			</value>
			<value>
				<encoded>24</encoded>
				<cycle_id>62</cycle_id>
			</value>
			<value>
				<encoded>25</encoded>
				<cycle_id>63</cycle_id>
			</value>
			<value>
				<encoded>26</encoded>
				<cycle_id>64</cycle_id>
			</value>
			<value>
				<encoded>27</encoded>
				<cycle_id>65</cycle_id>
			</value>
			<value>
				<encoded>28</encoded>
				<cycle_id>80</cycle_id>
			</value>
			<value>
				<encoded>29</encoded>
				<cycle_id>82</cycle_id>
			</value>
			<value>
				<encoded>30</encoded>
				<cycle_id>83</cycle_id>
			</value>
			<value>
				<encoded>31</encoded>
				<cycle_id>84</cycle_id>
			</value>
			<value>
				<encoded>32</encoded>
				<cycle_id>85</cycle_id>
			</value>
			<value>
				<encoded>33</encoded>
				<cycle_id>86</cycle_id>
			</value>
			<value>
				<encoded>34</encoded>
				<cycle_id>87</cycle_id>
			</value>
			<value>
				<encoded>35</encoded>
				<cycle_id>88</cycle_id>
			</value>
			<value>
				<encoded>36</encoded>
				<cycle_id>89</cycle_id>
			</value>
			<value>
				<encoded>37</encoded>
				<cycle_id>94</cycle_id>
			</value>
			<value>
				<encoded>38</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>39</encoded>
				<cycle_id>5</cycle_id>
			</value>
			<value>
				<encoded>40</encoded>
				<cycle_id>6</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl0</survivor>
		<absorbed>gs_ctrl4</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl0</survivor>
		<absorbed>gs_ctrl16</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl1</survivor>
		<absorbed>gs_ctrl5</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl1</survivor>
		<absorbed>gs_ctrl17</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl6</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl3</survivor>
		<absorbed>gs_ctrl7</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl8</survivor>
		<absorbed>gs_ctrl12</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl8</survivor>
		<absorbed>gs_ctrl20</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl9</survivor>
		<absorbed>gs_ctrl13</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl9</survivor>
		<absorbed>gs_ctrl21</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl10</survivor>
		<absorbed>gs_ctrl14</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl11</survivor>
		<absorbed>gs_ctrl15</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl25</survivor>
		<absorbed>gs_ctrl26</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl27</survivor>
		<absorbed>gs_ctrl28</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl31</survivor>
		<absorbed>gs_ctrl32</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl31</survivor>
		<absorbed>gs_ctrl33</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl31</survivor>
		<absorbed>gs_ctrl35</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl31</survivor>
		<absorbed>gs_ctrl36</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl37</survivor>
		<absorbed>gs_ctrl38</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl37</survivor>
		<absorbed>gs_ctrl39</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl40</survivor>
		<absorbed>gs_ctrl41</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl40</survivor>
		<absorbed>gs_ctrl42</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DFT_compute_LeftShift_5S_16_4_17_in1</survivor>
		<absorbed>DFT_compute_Add_2Ux1U_3U_4_19_in2</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>temp_imag.exp</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_imag_exp</name>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<source_loc>32875</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_real.exp</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_real_exp</name>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<source_loc>32878</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_imag.man</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_imag_man</name>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<source_loc>32874</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_real.man</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_real_man</name>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<source_loc>32877</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_imag.sign</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_imag_sign</name>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<source_loc>32876</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_real.sign</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_real_sign</name>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<source_loc>32879</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>4.4931</delay>
		<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_cos_i</label>
		<unit_area>9915.5000</unit_area>
		<comb_area>9915.5000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>9915.5000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>4.6987</delay>
		<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_sin_i</label>
		<unit_area>9828.4000</unit_area>
		<comb_area>9828.4000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>9828.4000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>9</latency>
		<setup_time>0.1299</setup_time>
		<delay>0.1153</delay>
		<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<unit_area>3989.4000</unit_area>
		<comb_area>2287.6000</comb_area>
		<seq_area>1701.8000</seq_area>
		<reg_bits>256</reg_bits>
		<total_area>3989.4000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>2.2593</delay>
		<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_mul_i</label>
		<unit_area>3810.2000</unit_area>
		<comb_area>3810.2000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>3810.2000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>4.6675</delay>
		<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_add_i</label>
		<unit_area>1716.8000</unit_area>
		<comb_area>1716.8000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1716.8000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>3.4413</delay>
		<module_name>DFT_compute_int_to_cynw_cm_float_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>1246.2480</unit_area>
		<comb_area>1246.2480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1246.2480</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8080</delay>
		<module_name>DFT_compute_Add_8Ux8U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>39.3300</unit_area>
		<comb_area>39.3300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>39.3300</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3419</delay>
		<module_name>DFT_compute_LessThan_8Ux8U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>30.0960</unit_area>
		<comb_area>30.0960</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>30.0960</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4383</delay>
		<module_name>DFT_compute_Add_8U_12_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>25.6500</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1635</delay>
		<module_name>DFT_compute_Add_4U_9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>8.2080</unit_area>
		<comb_area>8.2080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>24.6240</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>DFT_compute_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3538</delay>
		<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>14.0220</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3515</delay>
		<module_name>DFT_compute_LessThan_3Ux8U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>13.6800</unit_area>
		<comb_area>13.6800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.6800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DFT_compute_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1635</delay>
		<module_name>DFT_compute_Add_2Ux1U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>7.5240</unit_area>
		<comb_area>7.5240</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>7.5240</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DFT_compute_LeftShift_5S_16_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;&lt;</label>
		<unit_area>5.1300</unit_area>
		<comb_area>5.1300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.1300</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>DFT_compute_Add_2U_6_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>3.4200</unit_area>
		<comb_area>3.4200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>3.4200</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DFT_compute_N_Muxb_1_2_18_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>DFT_compute_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0626</delay>
		<module_name>DFT_compute_LessThanEQ_1U_15_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;=</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0482</delay>
		<module_name>DFT_compute_LessThan_1U_14_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>1.0260</unit_area>
		<comb_area>1.0260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.0260</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X1_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X23_3</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X8_2</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>384</reg_bits>
	<reg_count>56</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>384</count>
		<total_area>2970.6120</total_area>
		<unit_area>7.7360</unit_area>
		<comb_area>0.2387</comb_area>
		<seq_area>7.4973</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>1924.3096</mux_area>
	<control_area>645.2976</control_area>
	<total_area>36271.8032</total_area>
	<comb_area>31691.0472</comb_area>
	<seq_area>4580.7560</seq_area>
	<total_bits>640</total_bits>
	<state_count>74</state_count>
	<netlist>
		<module_name>DFT_compute</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>962</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>963</source_loc>
		</port>
		<source_loc>
			<id>13636</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>967,13610</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_real_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>13636</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>14820</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8758,968,13547,13600,13659</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>14820</source_loc>
		</port>
		<source_loc>
			<id>14430</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32831,14137</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14430</source_loc>
		</port>
		<source_loc>
			<id>14429</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32830,14136</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14429</source_loc>
		</port>
		<source_loc>
			<id>14428</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32829,14135</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14428</source_loc>
		</port>
		<source_loc>
			<id>13710</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>970,13706</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_dft_real_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>13710</source_loc>
		</port>
		<source_loc>
			<id>14833</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15975,971,13695</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>14833</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>14434</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32828,14334</sub_loc>
		</source_loc>
		<source_loc>
			<id>14477</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14434,14478,14479,14480,14481,14787,14788,14789,14790</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14477</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</port>
		<source_loc>
			<id>14433</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32827,14332</sub_loc>
		</source_loc>
		<source_loc>
			<id>14471</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14433,14472,14473,14474,14475,14476,14782,14783,14784,14785</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14471</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>14432</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32826,14330</sub_loc>
		</source_loc>
		<source_loc>
			<id>14482</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14432,14483,14484,14485,14486,14777,14778,14779,14780</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14482</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</port>
		<source_loc>
			<id>13760</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>973,13756</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_dft_imag_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>13760</source_loc>
		</port>
		<source_loc>
			<id>14843</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15045,974,13745</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>14843</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>14440</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32825,14344</sub_loc>
		</source_loc>
		<source_loc>
			<id>14458</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14440,14459,14460,14461,14462</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14458</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</port>
		<source_loc>
			<id>14439</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32824,14342</sub_loc>
		</source_loc>
		<source_loc>
			<id>14452</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14439,14454,14455,14456,14457</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14452</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>14438</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32823,14340</sub_loc>
		</source_loc>
		<source_loc>
			<id>14463</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14438,14464,14465,14466,14467</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14463</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</port>
		<source_loc>
			<id>13586</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33163,13583,13585</sub_loc>
		</source_loc>
		<source_loc>
			<id>13590</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13586,13591,13592,13733</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_imag_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>13590</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>13736</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33146,13735,13743,13734</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Xor_1Ux1U_1U_1_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13736</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13746</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33147,13742,13764,13766</sub_loc>
		</source_loc>
		<source_loc>
			<id>13767</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13746,13768,13769</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_imag_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>13767</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Or_1Ux1U_1U_4_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13744</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13573</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33139,13570,13572</sub_loc>
		</source_loc>
		<source_loc>
			<id>13577</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13573,13578,13579,13679</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_real_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>13577</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>13686</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33122,13685,13693,13680</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13686</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13696</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33123,13692,13714,13716</sub_loc>
		</source_loc>
		<source_loc>
			<id>13717</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13696,13718,13719</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_real_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>13717</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13694</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_N_Muxb_1_2_18_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13548</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14818</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33775,33101,13543,13544,13549,13566,13567,13604</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>14818</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>32948</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5399</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>8335</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>964,889,5399</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8335</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5397</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>8333</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>964,889,5397</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8333</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="6">sc_uint</datatype>
			<source_loc>4997</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>sreg_1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>14505</source_loc>
			<area>37.6200</area>
			<comb_area>0.0000</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_5</module_name>
		</signal>
		<source_loc>
			<id>11873</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34939,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11874</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11873</sub_loc>
		</source_loc>
		<source_loc>
			<id>11879</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34967,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11880</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11879</sub_loc>
		</source_loc>
		<source_loc>
			<id>11883</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34967,4921,3708,4395,4688</sub_loc>
		</source_loc>
		<source_loc>
			<id>12143</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>11874,11880,11883</sub_loc>
		</source_loc>
		<signal>
			<name>u_4108</name>
			<datatype W="2">sc_int</datatype>
			<source_loc>12143</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11861</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34883,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11862</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11861</sub_loc>
		</source_loc>
		<source_loc>
			<id>11867</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34911,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11868</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11867</sub_loc>
		</source_loc>
		<source_loc>
			<id>12155</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>11862,11868,11874,11880,11883</sub_loc>
		</source_loc>
		<signal>
			<name>u_4107</name>
			<datatype W="3">sc_int</datatype>
			<source_loc>12155</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11837</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34771,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11838</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11837</sub_loc>
		</source_loc>
		<source_loc>
			<id>11843</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34799,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11844</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11843</sub_loc>
		</source_loc>
		<source_loc>
			<id>11849</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34827,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11850</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11849</sub_loc>
		</source_loc>
		<source_loc>
			<id>11855</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34855,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11856</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11855</sub_loc>
		</source_loc>
		<source_loc>
			<id>12163</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>11838,11844,11850,11856,11862,11868,11874,11880,11883</sub_loc>
		</source_loc>
		<signal>
			<name>u_4106</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>12163</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_cizManp1_i3</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>22852</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11789</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34547,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11790</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11789</sub_loc>
		</source_loc>
		<source_loc>
			<id>11795</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34575,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11796</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11795</sub_loc>
		</source_loc>
		<source_loc>
			<id>11801</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34603,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11802</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11801</sub_loc>
		</source_loc>
		<source_loc>
			<id>11807</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34631,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11808</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11807</sub_loc>
		</source_loc>
		<source_loc>
			<id>11813</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34659,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11814</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11813</sub_loc>
		</source_loc>
		<source_loc>
			<id>11819</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34687,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11820</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11819</sub_loc>
		</source_loc>
		<source_loc>
			<id>11825</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34715,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11826</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11825</sub_loc>
		</source_loc>
		<source_loc>
			<id>11831</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34743,4921,3708,4395,4686</sub_loc>
		</source_loc>
		<source_loc>
			<id>11832</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>93</opcode>
			<sub_loc>11831</sub_loc>
		</source_loc>
		<source_loc>
			<id>12177</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>11790,11796,11802,11808,11814,11820,11826,11832,11838,11844,11850,11856,11862,11868,11874,11880,11883</sub_loc>
		</source_loc>
		<signal>
			<name>u_4105</name>
			<datatype W="5">sc_int</datatype>
			<source_loc>12177</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12144</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33287,23094</sub_loc>
		</source_loc>
		<signal>
			<name>u_4104</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>12144</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_cil_i3</name>
			<datatype W="6">sc_int</datatype>
			<source_loc>22858</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSig_i3</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22853</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_amtmp019</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23067</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSign_i3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22849</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_ciu_i3</name>
			<datatype W="6">sc_int</datatype>
			<source_loc>22857</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_amtmp020</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23140</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_cirzMan_i3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>22869</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14807</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32462,14505</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_78</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14807</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12388</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11336,27303</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_31_in1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12388</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl43</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_28_in1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>26559</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl40</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>sreg_4</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14541</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>gs_ctrl37</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl34</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_28_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14271</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_31_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14293</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14587</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14532,14533</sub_loc>
		</source_loc>
		<signal>
			<name>sreg_3</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14587</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>gs_ctrl31</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<source_loc>
			<id>14814</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32145,32211,14507</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_79</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14814</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Add_8U_12_4_21_in1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>32464</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl30</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl29</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<source_loc>
			<id>11303</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4921,3580,777</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_cf_i5_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>11303</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11304</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4921,3580,781</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_cf_i5_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>11304</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11305</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4921,3580,782</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_cf_i5_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11305</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_in1</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>24191</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_LeftShift_5S_16_4_17_out1</name>
			<datatype W="5">sc_int</datatype>
			<source_loc>14505</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14889</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>25127,32465</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_LeftShift_5S_16_4_17_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>14889</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl27</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_LessThan_3Ux8U_1U_4_15_in1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>12292</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_LessThan_3Ux8U_1U_4_15_in2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>31624</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl25</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Add_2U_6_4_13_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>31621</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl24</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl23</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl22</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_4</module_name>
		</signal>
		<signal>
			<name>gs_ctrl19</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl18</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_4</module_name>
		</signal>
		<signal>
			<name>gs_ctrl11</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl10</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_4</module_name>
		</signal>
		<signal>
			<name>gs_ctrl9</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl8</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_4</module_name>
		</signal>
		<signal>
			<name>DFT_compute_LessThan_1U_14_4_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14161</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>s_reg_99</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14554</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_98</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14552</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_97</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14550</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>14590</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14547,14548</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_96</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14590</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>14809</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32461,32212,14522,14524,14523,14521</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_86</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14809</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<source_loc>
			<id>14816</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32146,14517</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Add_8U_12_4_21_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14816</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_81</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14511</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_80</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14509</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Add_2Ux1U_3U_4_19_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>14503</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14810</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>31930,14502,14503</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_77</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>14810</source_loc>
			<area>22.5720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_3</module_name>
		</signal>
		<signal>
			<name>sreg_2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14526</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>DFT_compute_LessThan_3Ux8U_1U_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14499</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14812</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>31616,14496</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Add_2U_6_4_13_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>14812</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14561</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14496,14497</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_75</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>14561</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Add_4U_9_4_42_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>14355</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux3U_4U_4_26_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>14493</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14805</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32763,31664,31602,14491,14492,14494,14493</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_74_slice</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>14805</source_loc>
			<area>22.5720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_3</module_name>
		</signal>
		<source_loc>
			<id>13638</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32948,13632,14132,13605</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>13638</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13711</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33050,13708,13715,14337,13707</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13711</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13761</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33066,13758,13765,14347,13757</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13761</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13776</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33078,13775,14345,13774</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Not_1U_1U_1_11_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13776</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13587</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32921,13584,13732,13773,14106,14346</sub_loc>
		</source_loc>
		<source_loc>
			<id>14468</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13587,14469,14470</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_imag_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>14468</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>13726</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33062,13725,14335,13724</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Not_1U_1U_1_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13726</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13576</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32918,13571,13678,13723,14105,14336</sub_loc>
		</source_loc>
		<source_loc>
			<id>14487</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13576,14488,14489</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_real_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>14487</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Add_4U_9_4_12_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>14141</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13562</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32913,13546,13601,14103,14131,14134</sub_loc>
		</source_loc>
		<source_loc>
			<id>14441</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13562,14442,14443,14448</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>14441</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Add_8Ux8U_8U_4_39_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14524</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_84</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14517</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14519</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_85</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14519</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_LessThanEQ_1U_15_4_41_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14319</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14209</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Add_4U_9_4_16_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>14193</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="6">sc_uint</datatype>
			<source_loc>4997</source_loc>
			<state_reg/>
			<area>53.3520</area>
			<comb_area>8.2080</comb_area>
			<seq_area>45.1440</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_6</module_name>
		</signal>
		<source_loc>
			<id>14766</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14104,14752,14133,14338,14348,14773,14774,14775</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14766</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>32445</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>32445</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>32445</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12406</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11336,27613</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_b_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12406</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12405</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11335,27706</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_b_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>12405</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12404</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11334,27710</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_b_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>12404</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_x</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14308</source_loc>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_24_x</name>
			<datatype W="37">sc_uint</datatype>
			<source_loc>14236</source_loc>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>24998</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>25003</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>25008</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12325</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11357,25458</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_b_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12325</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12324</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11356,25462</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_b_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>12324</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12323</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11355,25466</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_b_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>12323</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_accept</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>25484</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_x</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14375</source_loc>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>32311</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>32311</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>32311</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12373</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11345,26954</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_b_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12373</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12372</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11344,26958</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_b_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>12372</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12371</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11343,26962</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_b_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>12371</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_x</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14277</source_loc>
		</signal>
		<source_loc>
			<id>12340</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11296,26101</sub_loc>
		</source_loc>
		<source_loc>
			<id>12334</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11296,25977</sub_loc>
		</source_loc>
		<source_loc>
			<id>14871</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12340,12334,14499,14500</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_76</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14871</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>12339</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11295,26105</sub_loc>
		</source_loc>
		<source_loc>
			<id>12333</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11295,25981</sub_loc>
		</source_loc>
		<source_loc>
			<id>14877</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12339,12333,14513</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_82</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14877</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<source_loc>
			<id>12338</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11294,26109</sub_loc>
		</source_loc>
		<source_loc>
			<id>12332</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11294,25985</sub_loc>
		</source_loc>
		<source_loc>
			<id>14888</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12338,12332,14515</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_83</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14888</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_25_x</name>
			<datatype W="37">sc_uint</datatype>
			<source_loc>14240</source_loc>
		</signal>
		<source_loc>
			<id>12221</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33675,28372,33671,28415,28617</sub_loc>
		</source_loc>
		<signal>
			<name>temp_imag_exp_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>12221</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_exp_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31626</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_exp_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31626</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_exp_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>32644</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_exp_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14456</source_loc>
		</signal>
		<source_loc>
			<id>12222</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33675,28375,33671,28418,28620</sub_loc>
		</source_loc>
		<signal>
			<name>temp_imag_man_DIN</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>12222</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31626</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31626</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>32644</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_out1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14461</source_loc>
		</signal>
		<source_loc>
			<id>12220</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33675,28369,33671,28412,28614</sub_loc>
		</source_loc>
		<signal>
			<name>temp_imag_sign_DIN</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12220</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31626</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31626</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>32644</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14466</source_loc>
		</signal>
		<source_loc>
			<id>12224</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33694,28752,33690,28795,28997</sub_loc>
		</source_loc>
		<signal>
			<name>temp_real_exp_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>12224</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31626</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31626</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>32757</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>14331</source_loc>
		</signal>
		<source_loc>
			<id>12225</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33694,28755,33690,28798,29000</sub_loc>
		</source_loc>
		<signal>
			<name>temp_real_man_DIN</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>12225</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31626</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31626</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>32757</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_out1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>14333</source_loc>
		</signal>
		<source_loc>
			<id>12223</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33694,28749,33690,28792,28994</sub_loc>
		</source_loc>
		<signal>
			<name>temp_real_sign_DIN</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12223</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31626</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31626</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>32757</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14329</source_loc>
		</signal>
		<source_loc>
			<id>14671</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14122,14138,14483,14168,14169,14175,14485,14284,14287,14300,14302,14329,14352</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<name>temp_real_sign</name>
			<instance_name>temp_real_sign</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_real_sign_DIN</port_conn>
			<port_conn>CE,temp_real_sign_CE</port_conn>
			<port_conn>RW,temp_real_sign_RW</port_conn>
			<port_conn>in1,temp_real_sign_in1</port_conn>
			<port_conn>out1,temp_real_sign_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>14671</source_loc>
		</module_inst>
		<source_loc>
			<id>14670</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14118,14125,14140,14478,14173,14174,14178,14480,14282,14289,14298,14304,14333,14354</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<name>temp_real_man</name>
			<instance_name>temp_real_man</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_real_man_DIN</port_conn>
			<port_conn>CE,temp_real_man_CE</port_conn>
			<port_conn>RW,temp_real_man_RW</port_conn>
			<port_conn>in1,temp_real_man_in1</port_conn>
			<port_conn>out1,temp_real_man_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>14670</source_loc>
		</module_inst>
		<source_loc>
			<id>14669</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14121,14123,14139,14472,14171,14172,14176,14474,14283,14288,14299,14303,14331,14353</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<name>temp_real_exp</name>
			<instance_name>temp_real_exp</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_real_exp_DIN</port_conn>
			<port_conn>CE,temp_real_exp_CE</port_conn>
			<port_conn>RW,temp_real_exp_RW</port_conn>
			<port_conn>in1,temp_real_exp_in1</port_conn>
			<port_conn>out1,temp_real_exp_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>14669</source_loc>
		</module_inst>
		<source_loc>
			<id>14668</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14115,14464,14183,14184,14189,14465,14292,14295,14307,14309,14466,14349</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<name>temp_imag_sign</name>
			<instance_name>temp_imag_sign</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_imag_sign_DIN</port_conn>
			<port_conn>CE,temp_imag_sign_CE</port_conn>
			<port_conn>RW,temp_imag_sign_RW</port_conn>
			<port_conn>in1,temp_imag_sign_in1</port_conn>
			<port_conn>out1,temp_imag_sign_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>14668</source_loc>
		</module_inst>
		<source_loc>
			<id>14667</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14113,14117,14459,14187,14188,14192,14460,14290,14297,14305,14311,14461,14351</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<name>temp_imag_man</name>
			<instance_name>temp_imag_man</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_imag_man_DIN</port_conn>
			<port_conn>CE,temp_imag_man_CE</port_conn>
			<port_conn>RW,temp_imag_man_RW</port_conn>
			<port_conn>in1,temp_imag_man_in1</port_conn>
			<port_conn>out1,temp_imag_man_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>14667</source_loc>
		</module_inst>
		<source_loc>
			<id>14666</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14114,14116,14454,14185,14186,14191,14455,14291,14296,14306,14310,14456,14350</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<name>temp_imag_exp</name>
			<instance_name>temp_imag_exp</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_imag_exp_DIN</port_conn>
			<port_conn>CE,temp_imag_exp_CE</port_conn>
			<port_conn>RW,temp_imag_exp_RW</port_conn>
			<port_conn>in1,temp_imag_exp_in1</port_conn>
			<port_conn>out1,temp_imag_exp_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>14666</source_loc>
		</module_inst>
		<source_loc>
			<id>14662</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14240</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
			<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_25</name>
			<instance_name>DFT_compute_cynw_cm_float_sin_E8_M23_0_25</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,s_reg_76</port_conn>
			<port_conn>a_exp,s_reg_82</port_conn>
			<port_conn>a_man,s_reg_83</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_sin_E8_M23_0_25_x</port_conn>
			<source_loc>14662</source_loc>
		</module_inst>
		<source_loc>
			<id>14653</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14266,14547,14548,14277</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</name>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_mul_E8_M23_1_27_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_mul_E8_M23_1_27_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_mul_E8_M23_1_27_a_man</port_conn>
			<port_conn>b_sign,DFT_compute_cynw_cm_float_mul_E8_M23_1_27_b_sign</port_conn>
			<port_conn>b_exp,DFT_compute_cynw_cm_float_mul_E8_M23_1_27_b_exp</port_conn>
			<port_conn>b_man,DFT_compute_cynw_cm_float_mul_E8_M23_1_27_b_man</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_mul_E8_M23_1_27_x</port_conn>
			<source_loc>14653</source_loc>
		</module_inst>
		<source_loc>
			<id>14652</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14213,14375</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20</name>
			<instance_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20</instance_name>
			<thread>computation</thread>
			<port_conn>clk,i_clk</port_conn>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_a_man</port_conn>
			<port_conn>b_sign,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_b_sign</port_conn>
			<port_conn>b_exp,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_b_exp</port_conn>
			<port_conn>b_man,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_b_man</port_conn>
			<port_conn>accept,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_accept</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_x</port_conn>
			<source_loc>14652</source_loc>
		</module_inst>
		<source_loc>
			<id>14651</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14236</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
			<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_24</name>
			<instance_name>DFT_compute_cynw_cm_float_cos_E8_M23_0_24</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,s_reg_76</port_conn>
			<port_conn>a_exp,s_reg_82</port_conn>
			<port_conn>a_man,s_reg_83</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_cos_E8_M23_0_24_x</port_conn>
			<source_loc>14651</source_loc>
		</module_inst>
		<source_loc>
			<id>14636</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14248,14272,14278,14286,14294,14301,14308</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_1</module_name>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</name>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_add2_E8_M23_1_23_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_add2_E8_M23_1_23_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_add2_E8_M23_1_23_a_man</port_conn>
			<port_conn>b_sign,DFT_compute_cynw_cm_float_add2_E8_M23_1_23_b_sign</port_conn>
			<port_conn>b_exp,DFT_compute_cynw_cm_float_add2_E8_M23_1_23_b_exp</port_conn>
			<port_conn>b_man,DFT_compute_cynw_cm_float_add2_E8_M23_1_23_b_man</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_add2_E8_M23_1_23_x</port_conn>
			<source_loc>14636</source_loc>
		</module_inst>
		<source_loc>
			<id>4019</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>17</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>12256</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>963,4019</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_dft_imag_data_sign</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_imag_data_sign</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_data_exp</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_imag_data_exp</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_data_man</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_imag_data_man</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_data_sign</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_real_data_sign</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_18_out1</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_4U_9_4_16_out1</name>
				<name>DFT_compute_LessThanEQ_1U_15_4_41_out1</name>
				<name>s_reg_85</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
				<name>s_reg_84</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_data_exp</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>26.9763</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_real_data_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_18_out1</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_8Ux8U_8U_4_39_out1</name>
					</rhs>
					<lsb>3</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_4U_9_4_16_out1</name>
				<name>DFT_compute_LessThanEQ_1U_15_4_41_out1</name>
				<name>s_reg_85</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
				<name>s_reg_84</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_data_man</name>
			<clock>i_clk</clock>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_real_data_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_18_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_4U_9_4_16_out1</name>
				<name>DFT_compute_LessThanEQ_1U_15_4_41_out1</name>
				<name>s_reg_85</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
				<name>s_reg_84</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3744</controller_delay>
			<lhs>
				<name>i_real_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_4U_9_4_12_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_1_7_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_1_11_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>5.2262</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2316</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_gen_busy_r_1_2_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			</rhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_74_slice</name>
			<clock>i_clk</clock>
			<module_name>mux_3bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>17.4537</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_74_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux3U_4U_4_26_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_42_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_4U_9_4_12_out1</name>
				<name>o_dft_real_data_exp</name>
				<name>s_reg_84</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_75</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>6.2090</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<name>DFT_compute_Add_2U_6_4_13_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_75</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_4U_9_4_12_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_76</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<name>DFT_compute_LessThan_3Ux8U_1U_4_15_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_76</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_2</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_4U_9_4_12_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_77</name>
			<clock>i_clk</clock>
			<module_name>mux_3bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>13.7187</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_77</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_77</name>
					</rhs>
					<lsb>1</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_2Ux1U_3U_4_19_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_16_out1</name>
					</rhs>
					<lsb>1</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_4U_9_4_12_out1</name>
				<name>DFT_compute_Add_4U_9_4_16_out1</name>
				<name>s_reg_85</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
				<name>s_reg_84</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_80</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_80</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_81</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_81</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_82</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>21.7315</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_82</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_2</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_83</name>
			<clock>i_clk</clock>
			<module_name>mux_23bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>62.4782</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_83</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_2</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_84</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<name>DFT_compute_Add_8U_12_4_21_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_84</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_85</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_85</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_86</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_86</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_86</name>
					</rhs>
					<lsb>0</lsb>
					<msb>6</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_77</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_8Ux8U_8U_4_39_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_84</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_4U_9_4_12_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_96</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_x</name>
			</rhs>
			<lhs>
				<name>s_reg_96</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_97</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_97</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_98</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_98</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_99</name>
			<clock>i_clk</clock>
			<controller_delay>0.3030</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_99</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_in1</name>
			<async/>
			<module_name>mux_3bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>17.4537</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_74_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_86</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_42_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>DFT_compute_Add_4U_9_4_42_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_DIN</name>
			<async/>
			<module_name>mux_23bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>118.0204</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_DIN</name>
			</lhs>
			<rhs>
				<name>i_real_data_man</name>
			</rhs>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_man</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2741</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_76</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl2</name>
				<name>DFT_compute_LessThan_3Ux8U_1U_4_15_out1</name>
				<name>DFT_compute_LessThan_1U_14_4_14_out1</name>
				<name>DFT_compute_Add_4U_9_4_12_out1</name>
				<name>s_reg_76</name>
				<name>DFT_compute_Add_4U_9_4_16_out1</name>
				<name>DFT_compute_LessThanEQ_1U_15_4_41_out1</name>
				<name>s_reg_85</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
				<name>s_reg_84</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>s_reg_76</name>
				<name>DFT_compute_Add_4U_9_4_42_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_in1</name>
			<async/>
			<module_name>mux_3bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>17.4537</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_74_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_86</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_42_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>DFT_compute_Add_4U_9_4_42_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_DIN</name>
			<async/>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_DIN</name>
			</lhs>
			<rhs>
				<name>i_real_data_exp</name>
			</rhs>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_exp</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2741</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_76</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl2</name>
				<name>DFT_compute_LessThan_3Ux8U_1U_4_15_out1</name>
				<name>DFT_compute_LessThan_1U_14_4_14_out1</name>
				<name>DFT_compute_Add_4U_9_4_12_out1</name>
				<name>s_reg_76</name>
				<name>DFT_compute_Add_4U_9_4_16_out1</name>
				<name>DFT_compute_LessThanEQ_1U_15_4_41_out1</name>
				<name>s_reg_85</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
				<name>s_reg_84</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>s_reg_76</name>
				<name>DFT_compute_Add_4U_9_4_42_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_in1</name>
			<async/>
			<module_name>mux_3bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>21.1901</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2611</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_74_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_86</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux3U_4U_4_26_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_42_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl8</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_Add_4U_9_4_42_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_DIN</name>
			<async/>
			<module_name>mux_23bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>92.7650</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_DIN</name>
			</lhs>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_man</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3455</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_76</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl10</name>
				<name>DFT_compute_LessThan_3Ux8U_1U_4_15_out1</name>
				<name>DFT_compute_LessThan_1U_14_4_14_out1</name>
				<name>DFT_compute_Add_4U_9_4_12_out1</name>
				<name>s_reg_76</name>
				<name>DFT_compute_Add_4U_9_4_16_out1</name>
				<name>DFT_compute_LessThanEQ_1U_15_4_41_out1</name>
				<name>o_dft_real_data_exp</name>
				<name>s_reg_85</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
				<name>s_reg_84</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl11</name>
				<name>s_reg_76</name>
				<name>DFT_compute_Add_4U_9_4_42_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_in1</name>
			<async/>
			<module_name>mux_3bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>21.1901</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2611</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_74_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_86</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux3U_4U_4_26_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_42_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl8</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_Add_4U_9_4_42_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_DIN</name>
			<async/>
			<module_name>mux_8bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>33.9702</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_DIN</name>
			</lhs>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_exp</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3455</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_76</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl10</name>
				<name>DFT_compute_LessThan_3Ux8U_1U_4_15_out1</name>
				<name>DFT_compute_LessThan_1U_14_4_14_out1</name>
				<name>DFT_compute_Add_4U_9_4_12_out1</name>
				<name>s_reg_76</name>
				<name>DFT_compute_Add_4U_9_4_16_out1</name>
				<name>DFT_compute_LessThanEQ_1U_15_4_41_out1</name>
				<name>o_dft_real_data_exp</name>
				<name>s_reg_85</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
				<name>s_reg_84</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl11</name>
				<name>s_reg_76</name>
				<name>DFT_compute_Add_4U_9_4_42_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_in1</name>
			<async/>
			<module_name>mux_3bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>17.4537</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_74_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_86</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_42_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>DFT_compute_Add_4U_9_4_42_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_DIN</name>
			<async/>
			<module_name>mux_1bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>6.6490</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_DIN</name>
			</lhs>
			<rhs>
				<name>i_real_data_sign</name>
			</rhs>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_sign</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2741</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_76</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl18</name>
				<name>DFT_compute_LessThan_3Ux8U_1U_4_15_out1</name>
				<name>DFT_compute_LessThan_1U_14_4_14_out1</name>
				<name>DFT_compute_Add_4U_9_4_12_out1</name>
				<name>s_reg_76</name>
				<name>DFT_compute_Add_4U_9_4_16_out1</name>
				<name>DFT_compute_LessThanEQ_1U_15_4_41_out1</name>
				<name>s_reg_85</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
				<name>s_reg_84</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl19</name>
				<name>s_reg_76</name>
				<name>DFT_compute_Add_4U_9_4_42_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_in1</name>
			<async/>
			<module_name>mux_3bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>21.1901</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2611</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_74_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_86</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux3U_4U_4_26_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_42_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl8</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_Add_4U_9_4_42_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_DIN</name>
			<async/>
			<module_name>mux_1bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>5.2262</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_DIN</name>
			</lhs>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_sign</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3455</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_76</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl22</name>
				<name>DFT_compute_LessThan_3Ux8U_1U_4_15_out1</name>
				<name>DFT_compute_LessThan_1U_14_4_14_out1</name>
				<name>DFT_compute_Add_4U_9_4_12_out1</name>
				<name>s_reg_76</name>
				<name>DFT_compute_Add_4U_9_4_16_out1</name>
				<name>DFT_compute_LessThanEQ_1U_15_4_41_out1</name>
				<name>o_dft_real_data_exp</name>
				<name>s_reg_85</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
				<name>s_reg_84</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl23</name>
				<name>s_reg_76</name>
				<name>DFT_compute_Add_4U_9_4_42_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_4U_9_4_12</name>
			<dissolved_from>DFT_compute_Add_4U_9_4_12</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_74_slice</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_4U_9_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4945</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_Add_2U_6_4_13_in1</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_75</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_2U_6_4_13_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl24</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_2U_6_4_13</name>
			<dissolved_from>DFT_compute_Add_2U_6_4_13</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_2U_6_4_13_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_2U_6_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>23964</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_LessThan_1U_14_4_14</name>
			<dissolved_from>DFT_compute_LessThan_1U_14_4_14</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_2U_6_4_13_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_1U_14_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>23951</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_LessThan_3Ux8U_1U_4_15_in2</name>
			<async/>
			<module_name>mux_3bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>9.9864</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_3Ux8U_1U_4_15_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_74_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_LessThan_3Ux8U_1U_4_15_in1</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_3Ux8U_1U_4_15_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_86</name>
					</rhs>
					<lsb>0</lsb>
					<msb>6</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_77</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_4U_9_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_LessThan_3Ux8U_1U_4_15</name>
			<dissolved_from>DFT_compute_LessThan_3Ux8U_1U_4_15</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_LessThan_3Ux8U_1U_4_15_in1</name>
			</rhs>
			<rhs>
				<name>DFT_compute_LessThan_3Ux8U_1U_4_15_in2</name>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_3Ux8U_1U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>23973</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_4U_9_4_16</name>
			<dissolved_from>DFT_compute_Add_4U_9_4_16</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_74_slice</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_4U_9_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4945</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_LeftShift_5S_16_4_17_in1</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_77</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_LeftShift_5S_16_4_17_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl27</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_LeftShift_5S_16_4_17</name>
			<dissolved_from>DFT_compute_LeftShift_5S_16_4_17</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_LeftShift_5S_16_4_17_in1</name>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>DFT_compute_LeftShift_5S_16_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>25128</source_loc>
			<thread>computation</thread>
		</thread>
		<assign>
			<name>drive_DFT_compute_int_to_cynw_cm_float_4_18_in1</name>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_in1</name>
			</lhs>
			<rhs>
				<name>DFT_compute_LeftShift_5S_16_4_17_out1</name>
			</rhs>
		</assign>
		<source_loc>
			<id>12213</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33295,22945,33291,22988,23190</sub_loc>
		</source_loc>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_p13</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cf_i5_sign</name>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cf_i5_exp</name>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cf_i5_man</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12213</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_2Ux1U_3U_4_19</name>
			<dissolved_from>DFT_compute_Add_2Ux1U_3U_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DFT_compute_LeftShift_5S_16_4_17_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_2Ux1U_3U_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>24088</source_loc>
			<thread>computation</thread>
		</thread>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_a_sign</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_a_sign</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_a_exp</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_a_exp</name>
			</lhs>
			<rhs>
				<value>129</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_a_man</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_a_man</name>
			</lhs>
			<rhs>
				<value>4788187</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_b_sign</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_b_sign</name>
			</lhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_out1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_b_exp</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_b_exp</name>
			</lhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_out1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_b_man</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_b_man</name>
			</lhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_accept</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2632</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_accept</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl29</name>
				<name>DFT_compute_Add_4U_9_4_16_out1</name>
				<name>DFT_compute_LessThanEQ_1U_15_4_41_out1</name>
				<name>s_reg_85</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
				<name>s_reg_84</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_Add_8U_12_4_21_in1</name>
			<async/>
			<module_name>mux_8bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>21.7315</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_84</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_8U_12_4_21_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl30</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_8U_12_4_21</name>
			<dissolved_from>DFT_compute_Add_8U_12_4_21</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_8U_12_4_21_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_8U_12_4_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>27747</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_LessThan_8Ux8U_1U_4_22</name>
			<dissolved_from>DFT_compute_LessThan_8Ux8U_1U_4_22</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_79</name>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_8U_12_4_21_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>25894</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_23_a_sign</name>
			<async/>
			<module_name>mux_1bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>8.0724</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_a_sign</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_96</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_2</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl31</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_23_a_exp</name>
			<async/>
			<module_name>mux_8bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>52.4708</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_a_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_96</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_2</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl31</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_23_a_man</name>
			<async/>
			<module_name>mux_23bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>143.2853</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_a_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_96</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_2</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl31</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_23_b_sign</name>
			<async/>
			<module_name>mux_1bx7i0c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>9.8478</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_b_sign</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_28_out1</name>
			</rhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_31_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_97</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_75</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl34</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_23_b_exp</name>
			<async/>
			<module_name>mux_8bx6i0c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>54.7521</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_b_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_96</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_98</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_80</name>
			</rhs>
			<cond>
				<name>gs_ctrl31</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_23_b_man</name>
			<async/>
			<module_name>mux_23bx6i0c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>149.5151</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_b_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_96</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_99</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_81</name>
			</rhs>
			<cond>
				<name>gs_ctrl31</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux3U_4U_4_26</name>
			<dissolved_from>DFT_compute_Add_3Ux3U_4U_4_26</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_79</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_86</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux3U_4U_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4945</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_27_a_sign</name>
			<async/>
			<module_name>mux_1bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>5.5746</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_a_sign</name>
			</lhs>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_sign</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_sign</name>
			</rhs>
			<cond>
				<name>gs_ctrl37</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_27_a_exp</name>
			<async/>
			<module_name>mux_8bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>36.2349</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_a_exp</name>
			</lhs>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_exp</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_exp</name>
			</rhs>
			<cond>
				<name>gs_ctrl37</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_27_a_man</name>
			<async/>
			<module_name>mux_23bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>98.9493</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_a_man</name>
			</lhs>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_man</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_man</name>
			</rhs>
			<cond>
				<name>gs_ctrl37</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_27_b_sign</name>
			<async/>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_4</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_b_sign</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl40</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_27_b_exp</name>
			<async/>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_4</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_b_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl40</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_27_b_man</name>
			<async/>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_4</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27_b_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl40</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<assign>
			<name>drive_DFT_compute_Not_1U_1U_4_28_in1</name>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_28_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_96</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_Not_1U_1U_4_28</name>
			<dissolved_from>DFT_compute_Not_1U_1U_4_28</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_28_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>26589</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_Not_1U_1U_4_31_in1</name>
			<async/>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_31_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_97</name>
			</rhs>
			<cond>
				<name>gs_ctrl43</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_4_31</name>
			<dissolved_from>DFT_compute_Not_1U_1U_4_31</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_31_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_31_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>26589</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_8Ux8U_8U_4_39</name>
			<dissolved_from>DFT_compute_Add_8Ux8U_8U_4_39</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_78</name>
			</rhs>
			<rhs>
				<name>s_reg_86</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_8Ux8U_8U_4_39_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>27744</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_LessThanEQ_1U_15_4_41</name>
			<dissolved_from>DFT_compute_LessThanEQ_1U_15_4_41</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_77</name>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThanEQ_1U_15_4_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>25124</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_4U_9_4_42</name>
			<dissolved_from>DFT_compute_Add_4U_9_4_42</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_74_slice</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_4U_9_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4945</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_p12</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_amtmp020</name>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cirzMan_i3</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cf_i5_man</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_in1</name>
			</cond>
			<source_loc>12213</source_loc>
			<thread>computation</thread>
		</thread>
		<source_loc>
			<id>12212</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33295,22942,33291,22985,23187</sub_loc>
		</source_loc>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_p11</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<value>158</value>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cf_i5_exp</name>
			</lhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cirzMan_i3</name>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_amtmp020</name>
			</rhs>
			<rhs>
				<value>127</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_ciu_i3</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_in1</name>
			</cond>
			<source_loc>12212</source_loc>
			<thread>computation</thread>
		</thread>
		<source_loc>
			<id>12211</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>33295,22939,33291,22982,23184</sub_loc>
		</source_loc>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_p10</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSign_i3</name>
			</rhs>
			<rhs>
				<value>-2147483648</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_in1</name>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cf_i5_sign</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12211</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_p9</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_18_cirzMan_i3</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cil_i3</name>
			</rhs>
			<rhs>
				<value>-2</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSig_i3</name>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cil_i3</name>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_amtmp019</name>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cil_i3</name>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSig_i3</name>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_amtmp019</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_amtmp020</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>23140</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_p8</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>u_4104</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cirzMan_i3</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>23105</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_p4</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<value>31</value>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_ciu_i3</name>
			</lhs>
			<rhs>
				<value>30</value>
			</rhs>
			<rhs>
				<value>29</value>
			</rhs>
			<rhs>
				<value>28</value>
			</rhs>
			<rhs>
				<value>27</value>
			</rhs>
			<rhs>
				<value>26</value>
			</rhs>
			<rhs>
				<value>25</value>
			</rhs>
			<rhs>
				<value>24</value>
			</rhs>
			<rhs>
				<value>23</value>
			</rhs>
			<rhs>
				<value>22</value>
			</rhs>
			<rhs>
				<value>21</value>
			</rhs>
			<rhs>
				<value>20</value>
			</rhs>
			<rhs>
				<value>19</value>
			</rhs>
			<rhs>
				<value>18</value>
			</rhs>
			<rhs>
				<value>8</value>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSig_i3</name>
					</rhs>
					<lsb>17</lsb>
					<msb>17</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>u_4105</name>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSig_i3</name>
			</cond>
			<source_loc>23037</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_p2</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_18_in1</name>
					</rhs>
					<lsb>8</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSign_i3</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>22992</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_p5</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<value>23</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_ciu_i3</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cil_i3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_ciu_i3</name>
			</cond>
			<source_loc>23051</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_p3</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSig_i3</name>
			</lhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSign_i3</name>
			</cond>
			<source_loc>22999</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_p7</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<value>23</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_ciu_i3</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_amtmp019</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>23067</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_int_to_cynw_cm_float_4_18_p6</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cil_i3</name>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_ciu_i3</name>
			</rhs>
			<rhs>
				<value>-2</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSig_i3</name>
			</rhs>
			<lhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cizManp1_i3</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>23053</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>mux_4104</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_18_cizManp1_i3</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>u_4104</name>
			</lhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_ciu_i3</name>
			</rhs>
			<rhs>
				<value>23</value>
			</rhs>
			<rhs>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cizManp1_i3</name>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_amtmp019</name>
			</cond>
			<source_loc>12144</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>mux_4105</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<value>15</value>
			</rhs>
			<lhs>
				<name>u_4105</name>
			</lhs>
			<rhs>
				<value>14</value>
			</rhs>
			<rhs>
				<value>13</value>
			</rhs>
			<rhs>
				<value>12</value>
			</rhs>
			<rhs>
				<value>11</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<rhs>
				<value>4</value>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSig_i3</name>
					</rhs>
					<lsb>9</lsb>
					<msb>9</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>u_4106</name>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSig_i3</name>
			</cond>
			<source_loc>12177</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>mux_4106</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<value>7</value>
			</rhs>
			<lhs>
				<name>u_4106</name>
			</lhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<name>u_4107</name>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSig_i3</name>
			</cond>
			<source_loc>12163</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>mux_4107</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<lhs>
				<name>u_4107</name>
			</lhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>u_4108</name>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSig_i3</name>
			</cond>
			<source_loc>12155</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>mux_4108</name>
			<dissolved_from>DFT_compute_int_to_cynw_cm_float_4_18</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>u_4108</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSig_i3</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>DFT_compute_int_to_cynw_cm_float_4_18_cizSig_i3</name>
			</cond>
			<source_loc>12143</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_1</name>
			<clock>i_clk</clock>
			<controller_delay>0.3893</controller_delay>
			<rhs>
				<name>DFT_compute_LeftShift_5S_16_4_17_out1</name>
			</rhs>
			<lhs>
				<name>sreg_1</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_LeftShift_5S_16_4_17_out1</name>
				<name>DFT_compute_Add_4U_9_4_16_out1</name>
				<name>DFT_compute_LessThanEQ_1U_15_4_41_out1</name>
				<name>s_reg_85</name>
				<name>o_dft_real_data_exp</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
				<name>s_reg_84</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_2</name>
			<clock>i_clk</clock>
			<controller_delay>0.4458</controller_delay>
			<rhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_x</name>
			</rhs>
			<lhs>
				<name>sreg_2</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_84</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_3</name>
			<clock>i_clk</clock>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_25_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>sreg_3</name>
			</lhs>
			<rhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23_x</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>o_dft_real_data_exp</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_4</name>
			<clock>i_clk</clock>
			<controller_delay>0.3744</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_24_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>sreg_4</name>
			</lhs>
			<rhs>
				<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_24_x</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>o_dft_real_data_exp</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>12256</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_6bx11i10c</module_name>
			<number_inputs>11</number_inputs>
			<mux_area>60.0618</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.5172</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>19</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<rhs>
				<value>38</value>
			</rhs>
			<rhs>
				<value>29</value>
			</rhs>
			<rhs>
				<value>37</value>
			</rhs>
			<rhs>
				<value>28</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>DFT_compute_Add_4U_9_4_12_out1</name>
				<name>DFT_compute_LessThan_1U_14_4_14_out1</name>
				<name>DFT_compute_Add_4U_9_4_16_out1</name>
				<name>DFT_compute_LeftShift_5S_16_4_17_out1</name>
				<name>DFT_compute_LessThanEQ_1U_15_4_41_out1</name>
				<name>o_dft_real_data_exp</name>
				<name>s_reg_85</name>
				<name>s_reg_84</name>
				<name>DFT_compute_LessThan_8Ux8U_1U_4_22_out1</name>
				<name>DFT_compute_Add_4U_9_4_42_out1</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_4bx10i10c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>37.0676</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl8</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx7i7c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>19.3878</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl8</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl9</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl9</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl10</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_4bx10i10c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>37.0676</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl10</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl11</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl11</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl18</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_4bx10i10c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>37.0676</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl18</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl19</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl19</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl22</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_4bx10i10c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>37.0676</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl22</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl23</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl23</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl24</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl24</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl25</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl25</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl27</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl27</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl29</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl29</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl30</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl30</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl31</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl31</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl34</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx7i7c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>19.3878</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl34</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl37</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl37</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl40</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl40</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl43</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3030</controller_delay>
			<lhs>
				<name>gs_ctrl43</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<assign>
			<name>drive_i_real_busy</name>
			<lhs>
				<name>i_real_busy</name>
			</lhs>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p8</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
				<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
				<name>DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18279</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p7</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18278</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p6</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
			</rhs>
			<rhs>
				<name>i_real_vld</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18266</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p5</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>i_real_vld</name>
			</rhs>
			<rhs>
				<name>i_real_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_real_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18235</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_real_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_N_Muxb_1_2_18_4_1_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>18005</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>DFT_compute_N_Muxb_1_2_18_4_1</name>
			<dissolved_from>DFT_compute_N_Muxb_1_2_18_4_1</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_real_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_N_Muxb_1_2_18_4_1_out1</name>
			</lhs>
			<rhs>
				<name>i_real_vld</name>
			</rhs>
			<cond>
				<name>i_real_m_busy_req_0</name>
			</cond>
			<source_loc>40532</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<assign>
			<name>drive_o_dft_real_vld</name>
			<lhs>
				<name>o_dft_real_vld</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>DFT_compute_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16168</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_real_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>16022</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>DFT_compute_And_1Ux1U_1U_1_6</name>
			<dissolved_from>DFT_compute_And_1Ux1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_real_vld</name>
			</rhs>
			<rhs>
				<name>o_dft_real_busy</name>
			</rhs>
			<lhs>
				<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17319</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>DFT_compute_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>DFT_compute_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_real_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15886</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_real_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>15753</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_1_7</name>
			<dissolved_from>DFT_compute_Not_1U_1U_1_7</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_1_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>26589</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<assign>
			<name>drive_o_dft_imag_vld</name>
			<lhs>
				<name>o_dft_imag_vld</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_9_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_Or_1Ux1U_1U_4_9</name>
			<dissolved_from>DFT_compute_Or_1Ux1U_1U_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_8_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16168</source_loc>
			<thread>gen_vld_1</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_imag_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>15394</source_loc>
			<thread>gen_unacked_req_1</thread>
		</thread>
		<thread>
			<name>DFT_compute_And_1Ux1U_1U_1_10</name>
			<dissolved_from>DFT_compute_And_1Ux1U_1U_1_10</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_imag_vld</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_busy</name>
			</rhs>
			<lhs>
				<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17319</source_loc>
			<thread>gen_stalling_1</thread>
		</thread>
		<thread>
			<name>DFT_compute_Xor_1Ux1U_1U_1_8</name>
			<dissolved_from>DFT_compute_Xor_1Ux1U_1U_1_8</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_imag_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15886</source_loc>
			<thread>gen_active_1</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_imag_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>14762</source_loc>
			<thread>gen_prev_trig_reg_1</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_1_11</name>
			<dissolved_from>DFT_compute_Not_1U_1U_1_11</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_1_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>26589</source_loc>
			<thread>gen_next_trig_reg_1</thread>
		</thread>
		<assign>
			<name>drive_s_reg_78</name>
			<lhs>
				<name>s_reg_78</name>
			</lhs>
			<rhs>
				<name>sreg_1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_s_reg_79</name>
			<lhs>
				<name>s_reg_79</name>
			</lhs>
			<rhs>
				<name>sreg_1</name>
			</rhs>
		</assign>
		<source_loc>
			<id>13727</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13724</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<name>DFT_compute_Not_1U_1U_1_7</name>
			<instance_name>DFT_compute_Not_1U_1U_1_7</instance_name>
			<source_loc>13727</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_1_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13639</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13605</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_gen_busy_r_1</module_name>
			<name>DFT_compute_gen_busy_r_1_2</name>
			<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			<source_loc>13639</source_loc>
			<thread>gen_busy</thread>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p8</dissolved_to>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p7</dissolved_to>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p6</dissolved_to>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13777</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13774</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<name>DFT_compute_Not_1U_1U_1_11</name>
			<instance_name>DFT_compute_Not_1U_1U_1_11</instance_name>
			<source_loc>13777</source_loc>
			<thread>gen_next_trig_reg_1</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_1_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13762</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13757</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<name>DFT_compute_And_1Ux1U_1U_1_10</name>
			<instance_name>DFT_compute_And_1Ux1U_1U_1_10</instance_name>
			<source_loc>13762</source_loc>
			<thread>gen_stalling_1</thread>
			<dissolved_to>DFT_compute_And_1Ux1U_1U_1_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13748</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13744</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<name>DFT_compute_Or_1Ux1U_1U_4_9</name>
			<instance_name>DFT_compute_Or_1Ux1U_1U_4_9</instance_name>
			<source_loc>13748</source_loc>
			<thread>gen_vld_1</thread>
			<dissolved_to>DFT_compute_Or_1Ux1U_1U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13737</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13734</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<name>DFT_compute_Xor_1Ux1U_1U_1_8</name>
			<instance_name>DFT_compute_Xor_1Ux1U_1U_1_8</instance_name>
			<source_loc>13737</source_loc>
			<thread>gen_active_1</thread>
			<dissolved_to>DFT_compute_Xor_1Ux1U_1U_1_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13712</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13707</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<name>DFT_compute_And_1Ux1U_1U_1_6</name>
			<instance_name>DFT_compute_And_1Ux1U_1U_1_6</instance_name>
			<source_loc>13712</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>DFT_compute_And_1Ux1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13698</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13694</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<name>DFT_compute_Or_1Ux1U_1U_4_5</name>
			<instance_name>DFT_compute_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>13698</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>DFT_compute_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13687</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13680</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<name>DFT_compute_Xor_1Ux1U_1U_1_4</name>
			<instance_name>DFT_compute_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>13687</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>DFT_compute_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13568</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13548</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_N_Muxb_1_2_18_4</module_name>
			<name>DFT_compute_N_Muxb_1_2_18_4_1</name>
			<instance_name>DFT_compute_N_Muxb_1_2_18_4_1</instance_name>
			<source_loc>13568</source_loc>
			<thread>gen_unvalidated_req</thread>
			<dissolved_to>DFT_compute_N_Muxb_1_2_18_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14591</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14496</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_2U_6_4</module_name>
			<name>DFT_compute_Add_2U_6_4_13</name>
			<instance_name>DFT_compute_Add_2U_6_4_13</instance_name>
			<source_loc>14591</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_2U_6_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14594</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14503</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_2Ux1U_3U_4</module_name>
			<name>DFT_compute_Add_2Ux1U_3U_4_19</name>
			<instance_name>DFT_compute_Add_2Ux1U_3U_4_19</instance_name>
			<source_loc>14594</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_2Ux1U_3U_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14597</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14493</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
			<name>DFT_compute_Add_3Ux3U_4U_4_26</name>
			<instance_name>DFT_compute_Add_3Ux3U_4U_4_26</instance_name>
			<source_loc>14597</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux3U_4U_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14600</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14141</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_4U_9_4</module_name>
			<name>DFT_compute_Add_4U_9_4_12</name>
			<instance_name>DFT_compute_Add_4U_9_4_12</instance_name>
			<source_loc>14600</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_4U_9_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14603</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14193</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_4U_9_4</module_name>
			<name>DFT_compute_Add_4U_9_4_16</name>
			<instance_name>DFT_compute_Add_4U_9_4_16</instance_name>
			<source_loc>14603</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_4U_9_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14606</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14355</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_4U_9_4</module_name>
			<name>DFT_compute_Add_4U_9_4_42</name>
			<instance_name>DFT_compute_Add_4U_9_4_42</instance_name>
			<source_loc>14606</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_4U_9_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14609</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14517</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_8U_12_4</module_name>
			<name>DFT_compute_Add_8U_12_4_21</name>
			<instance_name>DFT_compute_Add_8U_12_4_21</instance_name>
			<source_loc>14609</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_8U_12_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14612</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14524</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_8Ux8U_8U_4</module_name>
			<name>DFT_compute_Add_8Ux8U_8U_4_39</name>
			<instance_name>DFT_compute_Add_8Ux8U_8U_4_39</instance_name>
			<source_loc>14612</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_8Ux8U_8U_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14615</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14505</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_LeftShift_5S_16_4</module_name>
			<name>DFT_compute_LeftShift_5S_16_4_17</name>
			<instance_name>DFT_compute_LeftShift_5S_16_4_17</instance_name>
			<source_loc>14615</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_LeftShift_5S_16_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14618</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14319</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_LessThanEQ_1U_15_4</module_name>
			<name>DFT_compute_LessThanEQ_1U_15_4_41</name>
			<instance_name>DFT_compute_LessThanEQ_1U_15_4_41</instance_name>
			<source_loc>14618</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_LessThanEQ_1U_15_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14619</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14161</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_LessThan_1U_14_4</module_name>
			<name>DFT_compute_LessThan_1U_14_4_14</name>
			<instance_name>DFT_compute_LessThan_1U_14_4_14</instance_name>
			<source_loc>14619</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_LessThan_1U_14_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14622</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14499</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_LessThan_3Ux8U_1U_4</module_name>
			<name>DFT_compute_LessThan_3Ux8U_1U_4_15</name>
			<instance_name>DFT_compute_LessThan_3Ux8U_1U_4_15</instance_name>
			<source_loc>14622</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_LessThan_3Ux8U_1U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14625</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14519</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_LessThan_8Ux8U_1U_4</module_name>
			<name>DFT_compute_LessThan_8Ux8U_1U_4_22</name>
			<instance_name>DFT_compute_LessThan_8Ux8U_1U_4_22</instance_name>
			<source_loc>14625</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_LessThan_8Ux8U_1U_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14628</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14271</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<name>DFT_compute_Not_1U_1U_4_28</name>
			<instance_name>DFT_compute_Not_1U_1U_4_28</instance_name>
			<source_loc>14628</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14631</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14285,14293</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<name>DFT_compute_Not_1U_1U_4_31</name>
			<instance_name>DFT_compute_Not_1U_1U_4_31</instance_name>
			<source_loc>14631</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14663</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14209</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_int_to_cynw_cm_float_4</module_name>
			<name>DFT_compute_int_to_cynw_cm_float_4_18</name>
			<instance_name>DFT_compute_int_to_cynw_cm_float_4_18</instance_name>
			<source_loc>14663</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_18_p13</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_18_p12</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_18_p11</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_18_p10</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_18_p9</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_18_p8</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_18_p4</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_18_p2</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_18_p5</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_18_p3</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_18_p7</dissolved_to>
			<dissolved_to>DFT_compute_int_to_cynw_cm_float_4_18_p6</dissolved_to>
			<dissolved_to>mux_4104</dissolved_to>
			<dissolved_to>mux_4105</dissolved_to>
			<dissolved_to>mux_4106</dissolved_to>
			<dissolved_to>mux_4107</dissolved_to>
			<dissolved_to>mux_4108</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 9 warnings, area=36271, bits=640</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>608</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1165</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>495</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>333</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>366</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>48</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>303</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>303</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>109</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>72</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>99</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>73</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>51</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>102</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>67</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>67</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>17</count>
		</message_count>
	</message_counts>
	<end_time>Sun Apr 24 16:17:40 2022</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>3</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>24</real_time>
			<cpu_time>22</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>13</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>19</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>2</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>63</real_time>
			<cpu_time>32</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>63</real_time>
			<cpu_time>45</cpu_time>
		</phase>
	</timers>
	<footprint>506040</footprint>
	<subprocess_footprint>774788</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
