<profile>

<section name = "Vivado HLS Report for 'foo'" level="0">
<item name = "Date">Tue Oct 22 20:52:19 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">lab7_2</item>
<item name = "Solution">solution4</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xa7a12t-csg325-1Q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.216, 0.10</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">50, 50, 50, 50, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 82, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 1565, -</column>
<column name="Register">-, -, 52, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 20, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="out_r_d0">+, 0, 0, 39, 32, 32</column>
<column name="out_r_d1">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">221, 51, 1, 51</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="in1_address0">221, 51, 7, 357</column>
<column name="in1_address1">221, 51, 7, 357</column>
<column name="in2_address0">221, 51, 7, 357</column>
<column name="in2_address1">221, 51, 7, 357</column>
<column name="out_r_address0">221, 51, 7, 357</column>
<column name="out_r_address1">221, 51, 7, 357</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">50, 0, 50, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, foo, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, foo, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, foo, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, foo, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, foo, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, foo, return value</column>
<column name="in1_address0">out, 7, ap_memory, in1, array</column>
<column name="in1_ce0">out, 1, ap_memory, in1, array</column>
<column name="in1_q0">in, 32, ap_memory, in1, array</column>
<column name="in1_address1">out, 7, ap_memory, in1, array</column>
<column name="in1_ce1">out, 1, ap_memory, in1, array</column>
<column name="in1_q1">in, 32, ap_memory, in1, array</column>
<column name="in2_address0">out, 7, ap_memory, in2, array</column>
<column name="in2_ce0">out, 1, ap_memory, in2, array</column>
<column name="in2_q0">in, 32, ap_memory, in2, array</column>
<column name="in2_address1">out, 7, ap_memory, in2, array</column>
<column name="in2_ce1">out, 1, ap_memory, in2, array</column>
<column name="in2_q1">in, 32, ap_memory, in2, array</column>
<column name="out_r_address0">out, 7, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 32, ap_memory, out_r, array</column>
<column name="out_r_address1">out, 7, ap_memory, out_r, array</column>
<column name="out_r_ce1">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we1">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d1">out, 32, ap_memory, out_r, array</column>
</table>
</item>
</section>
</profile>
