// Seed: 962372562
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input tri1 id_2
);
  tri id_4;
  assign module_2.id_3 = 0;
  assign module_1.id_3 = 0;
  assign id_4 = id_1 + -1'd0;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1,
    input  tri1  id_2,
    input  wire  id_3
);
  always @(posedge 1) id_1 <= -1'b0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3
  );
  wire id_5;
endmodule
module module_2 (
    input supply0 id_0,
    output wor id_1,
    input tri1 id_2,
    input wand id_3
);
  wire [-1 : -1] id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
endmodule
