
TrafficLightSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002780  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  0800288c  0800288c  0001288c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028ac  080028ac  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  080028ac  080028ac  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  080028ac  080028ac  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028ac  080028ac  000128ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080028b0  080028b0  000128b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  080028b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  20000018  080028cc  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  080028cc  00020110  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000973c  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c1d  00000000  00000000  0002977d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a58  00000000  00000000  0002b3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000938  00000000  00000000  0002bdf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f9a  00000000  00000000  0002c730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000beb1  00000000  00000000  000436ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000822ef  00000000  00000000  0004f57b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d186a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002868  00000000  00000000  000d18c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08002874 	.word	0x08002874

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08002874 	.word	0x08002874

0800014c <isButtonPressed>:
int KeyBuffer4[NUMBER_OF_BUTTONS];

int flagForButtons[NUMBER_OF_BUTTONS];
int timerForKeyPress[NUMBER_OF_BUTTONS];

int isButtonPressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(index > NUMBER_OF_BUTTONS){
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b03      	cmp	r3, #3
 8000158:	dd01      	ble.n	800015e <isButtonPressed+0x12>
		return 0;
 800015a:	2300      	movs	r3, #0
 800015c:	e00d      	b.n	800017a <isButtonPressed+0x2e>
	}
	if(flagForButtons[index] == 1){
 800015e:	4a09      	ldr	r2, [pc, #36]	; (8000184 <isButtonPressed+0x38>)
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000166:	2b01      	cmp	r3, #1
 8000168:	d106      	bne.n	8000178 <isButtonPressed+0x2c>
		flagForButtons[index] = 0;
 800016a:	4a06      	ldr	r2, [pc, #24]	; (8000184 <isButtonPressed+0x38>)
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	2100      	movs	r1, #0
 8000170:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000174:	2301      	movs	r3, #1
 8000176:	e000      	b.n	800017a <isButtonPressed+0x2e>
	}
	return 0;
 8000178:	2300      	movs	r3, #0
}
 800017a:	4618      	mov	r0, r3
 800017c:	370c      	adds	r7, #12
 800017e:	46bd      	mov	sp, r7
 8000180:	bc80      	pop	{r7}
 8000182:	4770      	bx	lr
 8000184:	200000b8 	.word	0x200000b8

08000188 <getKeyInput>:

void getKeyInput(){
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUMBER_OF_BUTTONS; i++){
 800018e:	2300      	movs	r3, #0
 8000190:	607b      	str	r3, [r7, #4]
 8000192:	e094      	b.n	80002be <getKeyInput+0x136>
		KeyBuffer1[i] = KeyBuffer2[i];
 8000194:	4a4e      	ldr	r2, [pc, #312]	; (80002d0 <getKeyInput+0x148>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800019c:	494d      	ldr	r1, [pc, #308]	; (80002d4 <getKeyInput+0x14c>)
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyBuffer2[i] = KeyBuffer3[i];
 80001a4:	4a4c      	ldr	r2, [pc, #304]	; (80002d8 <getKeyInput+0x150>)
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001ac:	4948      	ldr	r1, [pc, #288]	; (80002d0 <getKeyInput+0x148>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	2b05      	cmp	r3, #5
 80001b8:	d832      	bhi.n	8000220 <getKeyInput+0x98>
 80001ba:	a201      	add	r2, pc, #4	; (adr r2, 80001c0 <getKeyInput+0x38>)
 80001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001c0:	080001d9 	.word	0x080001d9
 80001c4:	080001f1 	.word	0x080001f1
 80001c8:	08000209 	.word	0x08000209
 80001cc:	08000221 	.word	0x08000221
 80001d0:	08000221 	.word	0x08000221
 80001d4:	08000221 	.word	0x08000221
		switch(i){
		//Button 1
		case 0:
			KeyBuffer3[i] = HAL_GPIO_ReadPin(BUT1_GPIO_Port, BUT1_Pin);
 80001d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001dc:	483f      	ldr	r0, [pc, #252]	; (80002dc <getKeyInput+0x154>)
 80001de:	f001 fb09 	bl	80017f4 <HAL_GPIO_ReadPin>
 80001e2:	4603      	mov	r3, r0
 80001e4:	4619      	mov	r1, r3
 80001e6:	4a3c      	ldr	r2, [pc, #240]	; (80002d8 <getKeyInput+0x150>)
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 80001ee:	e018      	b.n	8000222 <getKeyInput+0x9a>
		//Button 2
		case 1:
			KeyBuffer3[i] = HAL_GPIO_ReadPin(BUT2_GPIO_Port, BUT2_Pin);
 80001f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001f4:	4839      	ldr	r0, [pc, #228]	; (80002dc <getKeyInput+0x154>)
 80001f6:	f001 fafd 	bl	80017f4 <HAL_GPIO_ReadPin>
 80001fa:	4603      	mov	r3, r0
 80001fc:	4619      	mov	r1, r3
 80001fe:	4a36      	ldr	r2, [pc, #216]	; (80002d8 <getKeyInput+0x150>)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000206:	e00c      	b.n	8000222 <getKeyInput+0x9a>
		//Button 3
		case 2:
			KeyBuffer3[i] = HAL_GPIO_ReadPin(BUT3_GPIO_Port, BUT3_Pin);
 8000208:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800020c:	4833      	ldr	r0, [pc, #204]	; (80002dc <getKeyInput+0x154>)
 800020e:	f001 faf1 	bl	80017f4 <HAL_GPIO_ReadPin>
 8000212:	4603      	mov	r3, r0
 8000214:	4619      	mov	r1, r3
 8000216:	4a30      	ldr	r2, [pc, #192]	; (80002d8 <getKeyInput+0x150>)
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 800021e:	e000      	b.n	8000222 <getKeyInput+0x9a>
			break;
		//Button 6
		case 5:
			break;
		default:
			break;
 8000220:	bf00      	nop
		}
		if((KeyBuffer1[i] == KeyBuffer2[i]) && (KeyBuffer2[i] == KeyBuffer3[i])){
 8000222:	4a2c      	ldr	r2, [pc, #176]	; (80002d4 <getKeyInput+0x14c>)
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800022a:	4929      	ldr	r1, [pc, #164]	; (80002d0 <getKeyInput+0x148>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000232:	429a      	cmp	r2, r3
 8000234:	d140      	bne.n	80002b8 <getKeyInput+0x130>
 8000236:	4a26      	ldr	r2, [pc, #152]	; (80002d0 <getKeyInput+0x148>)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800023e:	4926      	ldr	r1, [pc, #152]	; (80002d8 <getKeyInput+0x150>)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000246:	429a      	cmp	r2, r3
 8000248:	d136      	bne.n	80002b8 <getKeyInput+0x130>
			if(KeyBuffer3[i] != KeyBuffer4[i]){
 800024a:	4a23      	ldr	r2, [pc, #140]	; (80002d8 <getKeyInput+0x150>)
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000252:	4923      	ldr	r1, [pc, #140]	; (80002e0 <getKeyInput+0x158>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800025a:	429a      	cmp	r2, r3
 800025c:	d018      	beq.n	8000290 <getKeyInput+0x108>
				KeyBuffer4[i] = KeyBuffer3[i];
 800025e:	4a1e      	ldr	r2, [pc, #120]	; (80002d8 <getKeyInput+0x150>)
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000266:	491e      	ldr	r1, [pc, #120]	; (80002e0 <getKeyInput+0x158>)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				if(KeyBuffer3[i] == PRESSED_STATE){
 800026e:	4a1a      	ldr	r2, [pc, #104]	; (80002d8 <getKeyInput+0x150>)
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000276:	2b00      	cmp	r3, #0
 8000278:	d11e      	bne.n	80002b8 <getKeyInput+0x130>
					timerForKeyPress[i] = 200;
 800027a:	4a1a      	ldr	r2, [pc, #104]	; (80002e4 <getKeyInput+0x15c>)
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	21c8      	movs	r1, #200	; 0xc8
 8000280:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					flagForButtons[i] = 1;
 8000284:	4a18      	ldr	r2, [pc, #96]	; (80002e8 <getKeyInput+0x160>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	2101      	movs	r1, #1
 800028a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800028e:	e013      	b.n	80002b8 <getKeyInput+0x130>
				}
			}else{
				timerForKeyPress[i]--;
 8000290:	4a14      	ldr	r2, [pc, #80]	; (80002e4 <getKeyInput+0x15c>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000298:	1e5a      	subs	r2, r3, #1
 800029a:	4912      	ldr	r1, [pc, #72]	; (80002e4 <getKeyInput+0x15c>)
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(timerForKeyPress[i] == 0){
 80002a2:	4a10      	ldr	r2, [pc, #64]	; (80002e4 <getKeyInput+0x15c>)
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d104      	bne.n	80002b8 <getKeyInput+0x130>
					KeyBuffer4[i] = NORMAL_STATE;
 80002ae:	4a0c      	ldr	r2, [pc, #48]	; (80002e0 <getKeyInput+0x158>)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	2101      	movs	r1, #1
 80002b4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < NUMBER_OF_BUTTONS; i++){
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	3301      	adds	r3, #1
 80002bc:	607b      	str	r3, [r7, #4]
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	2b02      	cmp	r3, #2
 80002c2:	f77f af67 	ble.w	8000194 <getKeyInput+0xc>
				}
			}
		}
	}
}
 80002c6:	bf00      	nop
 80002c8:	bf00      	nop
 80002ca:	3708      	adds	r7, #8
 80002cc:	46bd      	mov	sp, r7
 80002ce:	bd80      	pop	{r7, pc}
 80002d0:	2000007c 	.word	0x2000007c
 80002d4:	200000a0 	.word	0x200000a0
 80002d8:	20000088 	.word	0x20000088
 80002dc:	40011000 	.word	0x40011000
 80002e0:	200000ac 	.word	0x200000ac
 80002e4:	20000094 	.word	0x20000094
 80002e8:	200000b8 	.word	0x200000b8

080002ec <fsm_autolight1_run>:
 *      Author: DELL
 */

#include "fsm_autolight1.h"
#include "global.h"
void fsm_autolight1_run(){
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
	switch(status_1){
 80002f0:	4b67      	ldr	r3, [pc, #412]	; (8000490 <fsm_autolight1_run+0x1a4>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	3b0a      	subs	r3, #10
 80002f6:	2b03      	cmp	r3, #3
 80002f8:	f200 80c6 	bhi.w	8000488 <fsm_autolight1_run+0x19c>
 80002fc:	a201      	add	r2, pc, #4	; (adr r2, 8000304 <fsm_autolight1_run+0x18>)
 80002fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000302:	bf00      	nop
 8000304:	08000489 	.word	0x08000489
 8000308:	08000315 	.word	0x08000315
 800030c:	0800040d 	.word	0x0800040d
 8000310:	08000391 	.word	0x08000391
//		if(isButtonPressed(2)){
//			status_1 = RED1;
//		}
		break;
	case RED1:
		if(timer2_flag == 1){
 8000314:	4b5f      	ldr	r3, [pc, #380]	; (8000494 <fsm_autolight1_run+0x1a8>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	2b01      	cmp	r3, #1
 800031a:	d10b      	bne.n	8000334 <fsm_autolight1_run+0x48>
			status_1 = GREEN1;
 800031c:	4b5c      	ldr	r3, [pc, #368]	; (8000490 <fsm_autolight1_run+0x1a4>)
 800031e:	220d      	movs	r2, #13
 8000320:	601a      	str	r2, [r3, #0]
			setTimer2(counter_green*1000);
 8000322:	4b5d      	ldr	r3, [pc, #372]	; (8000498 <fsm_autolight1_run+0x1ac>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800032a:	fb02 f303 	mul.w	r3, r2, r3
 800032e:	4618      	mov	r0, r3
 8000330:	f000 fde8 	bl	8000f04 <setTimer2>
		}
		if(isButtonPressed(0)){
 8000334:	2000      	movs	r0, #0
 8000336:	f7ff ff09 	bl	800014c <isButtonPressed>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d00a      	beq.n	8000356 <fsm_autolight1_run+0x6a>
			status_0 = MOD_RED;
 8000340:	4b56      	ldr	r3, [pc, #344]	; (800049c <fsm_autolight1_run+0x1b0>)
 8000342:	2202      	movs	r2, #2
 8000344:	601a      	str	r2, [r3, #0]
			status_1 = INIT1;
 8000346:	4b52      	ldr	r3, [pc, #328]	; (8000490 <fsm_autolight1_run+0x1a4>)
 8000348:	220a      	movs	r2, #10
 800034a:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 800034c:	2200      	movs	r2, #0
 800034e:	2120      	movs	r1, #32
 8000350:	4853      	ldr	r0, [pc, #332]	; (80004a0 <fsm_autolight1_run+0x1b4>)
 8000352:	f001 fa66 	bl	8001822 <HAL_GPIO_WritePin>
		}
		//TODO
		setLedColor1(RED);
 8000356:	201e      	movs	r0, #30
 8000358:	f000 fbf0 	bl	8000b3c <setLedColor1>

		led_buffer[0] = counter_red/10;
 800035c:	4b51      	ldr	r3, [pc, #324]	; (80004a4 <fsm_autolight1_run+0x1b8>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	4a51      	ldr	r2, [pc, #324]	; (80004a8 <fsm_autolight1_run+0x1bc>)
 8000362:	fb82 1203 	smull	r1, r2, r2, r3
 8000366:	1092      	asrs	r2, r2, #2
 8000368:	17db      	asrs	r3, r3, #31
 800036a:	1ad3      	subs	r3, r2, r3
 800036c:	4a4f      	ldr	r2, [pc, #316]	; (80004ac <fsm_autolight1_run+0x1c0>)
 800036e:	6013      	str	r3, [r2, #0]
		led_buffer[1] = counter_red%10;
 8000370:	4b4c      	ldr	r3, [pc, #304]	; (80004a4 <fsm_autolight1_run+0x1b8>)
 8000372:	6819      	ldr	r1, [r3, #0]
 8000374:	4b4c      	ldr	r3, [pc, #304]	; (80004a8 <fsm_autolight1_run+0x1bc>)
 8000376:	fb83 2301 	smull	r2, r3, r3, r1
 800037a:	109a      	asrs	r2, r3, #2
 800037c:	17cb      	asrs	r3, r1, #31
 800037e:	1ad2      	subs	r2, r2, r3
 8000380:	4613      	mov	r3, r2
 8000382:	009b      	lsls	r3, r3, #2
 8000384:	4413      	add	r3, r2
 8000386:	005b      	lsls	r3, r3, #1
 8000388:	1aca      	subs	r2, r1, r3
 800038a:	4b48      	ldr	r3, [pc, #288]	; (80004ac <fsm_autolight1_run+0x1c0>)
 800038c:	605a      	str	r2, [r3, #4]

		break;
 800038e:	e07c      	b.n	800048a <fsm_autolight1_run+0x19e>
	case GREEN1:
		if(timer2_flag == 1){
 8000390:	4b40      	ldr	r3, [pc, #256]	; (8000494 <fsm_autolight1_run+0x1a8>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	2b01      	cmp	r3, #1
 8000396:	d10b      	bne.n	80003b0 <fsm_autolight1_run+0xc4>
			status_1 = YELLOW1;
 8000398:	4b3d      	ldr	r3, [pc, #244]	; (8000490 <fsm_autolight1_run+0x1a4>)
 800039a:	220c      	movs	r2, #12
 800039c:	601a      	str	r2, [r3, #0]
			setTimer2(counter_yellow*1000);
 800039e:	4b44      	ldr	r3, [pc, #272]	; (80004b0 <fsm_autolight1_run+0x1c4>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003a6:	fb02 f303 	mul.w	r3, r2, r3
 80003aa:	4618      	mov	r0, r3
 80003ac:	f000 fdaa 	bl	8000f04 <setTimer2>
		}
		if(isButtonPressed(0)){
 80003b0:	2000      	movs	r0, #0
 80003b2:	f7ff fecb 	bl	800014c <isButtonPressed>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d00a      	beq.n	80003d2 <fsm_autolight1_run+0xe6>
			status_0 = MOD_RED;
 80003bc:	4b37      	ldr	r3, [pc, #220]	; (800049c <fsm_autolight1_run+0x1b0>)
 80003be:	2202      	movs	r2, #2
 80003c0:	601a      	str	r2, [r3, #0]
			status_1 = INIT1;
 80003c2:	4b33      	ldr	r3, [pc, #204]	; (8000490 <fsm_autolight1_run+0x1a4>)
 80003c4:	220a      	movs	r2, #10
 80003c6:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 80003c8:	2200      	movs	r2, #0
 80003ca:	2180      	movs	r1, #128	; 0x80
 80003cc:	4834      	ldr	r0, [pc, #208]	; (80004a0 <fsm_autolight1_run+0x1b4>)
 80003ce:	f001 fa28 	bl	8001822 <HAL_GPIO_WritePin>
		}
		//TODO
		setLedColor1(GREEN);
 80003d2:	2020      	movs	r0, #32
 80003d4:	f000 fbb2 	bl	8000b3c <setLedColor1>

		led_buffer[0] = counter_green/10;
 80003d8:	4b2f      	ldr	r3, [pc, #188]	; (8000498 <fsm_autolight1_run+0x1ac>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	4a32      	ldr	r2, [pc, #200]	; (80004a8 <fsm_autolight1_run+0x1bc>)
 80003de:	fb82 1203 	smull	r1, r2, r2, r3
 80003e2:	1092      	asrs	r2, r2, #2
 80003e4:	17db      	asrs	r3, r3, #31
 80003e6:	1ad3      	subs	r3, r2, r3
 80003e8:	4a30      	ldr	r2, [pc, #192]	; (80004ac <fsm_autolight1_run+0x1c0>)
 80003ea:	6013      	str	r3, [r2, #0]
		led_buffer[1] = counter_green%10;
 80003ec:	4b2a      	ldr	r3, [pc, #168]	; (8000498 <fsm_autolight1_run+0x1ac>)
 80003ee:	6819      	ldr	r1, [r3, #0]
 80003f0:	4b2d      	ldr	r3, [pc, #180]	; (80004a8 <fsm_autolight1_run+0x1bc>)
 80003f2:	fb83 2301 	smull	r2, r3, r3, r1
 80003f6:	109a      	asrs	r2, r3, #2
 80003f8:	17cb      	asrs	r3, r1, #31
 80003fa:	1ad2      	subs	r2, r2, r3
 80003fc:	4613      	mov	r3, r2
 80003fe:	009b      	lsls	r3, r3, #2
 8000400:	4413      	add	r3, r2
 8000402:	005b      	lsls	r3, r3, #1
 8000404:	1aca      	subs	r2, r1, r3
 8000406:	4b29      	ldr	r3, [pc, #164]	; (80004ac <fsm_autolight1_run+0x1c0>)
 8000408:	605a      	str	r2, [r3, #4]
		break;
 800040a:	e03e      	b.n	800048a <fsm_autolight1_run+0x19e>
	case YELLOW1:
		if(timer2_flag == 1){
 800040c:	4b21      	ldr	r3, [pc, #132]	; (8000494 <fsm_autolight1_run+0x1a8>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	2b01      	cmp	r3, #1
 8000412:	d10b      	bne.n	800042c <fsm_autolight1_run+0x140>
			status_1 = RED1;
 8000414:	4b1e      	ldr	r3, [pc, #120]	; (8000490 <fsm_autolight1_run+0x1a4>)
 8000416:	220b      	movs	r2, #11
 8000418:	601a      	str	r2, [r3, #0]
			setTimer2(counter_red*1000);
 800041a:	4b22      	ldr	r3, [pc, #136]	; (80004a4 <fsm_autolight1_run+0x1b8>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000422:	fb02 f303 	mul.w	r3, r2, r3
 8000426:	4618      	mov	r0, r3
 8000428:	f000 fd6c 	bl	8000f04 <setTimer2>
		}
		if(isButtonPressed(0)){
 800042c:	2000      	movs	r0, #0
 800042e:	f7ff fe8d 	bl	800014c <isButtonPressed>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d00a      	beq.n	800044e <fsm_autolight1_run+0x162>
			status_0 = MOD_RED;
 8000438:	4b18      	ldr	r3, [pc, #96]	; (800049c <fsm_autolight1_run+0x1b0>)
 800043a:	2202      	movs	r2, #2
 800043c:	601a      	str	r2, [r3, #0]
			status_1 = INIT1;
 800043e:	4b14      	ldr	r3, [pc, #80]	; (8000490 <fsm_autolight1_run+0x1a4>)
 8000440:	220a      	movs	r2, #10
 8000442:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 8000444:	2200      	movs	r2, #0
 8000446:	2140      	movs	r1, #64	; 0x40
 8000448:	4815      	ldr	r0, [pc, #84]	; (80004a0 <fsm_autolight1_run+0x1b4>)
 800044a:	f001 f9ea 	bl	8001822 <HAL_GPIO_WritePin>
		}
		//TODO
		setLedColor1(YELLOW);
 800044e:	201f      	movs	r0, #31
 8000450:	f000 fb74 	bl	8000b3c <setLedColor1>

		led_buffer[0] = counter_yellow/10;
 8000454:	4b16      	ldr	r3, [pc, #88]	; (80004b0 <fsm_autolight1_run+0x1c4>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a13      	ldr	r2, [pc, #76]	; (80004a8 <fsm_autolight1_run+0x1bc>)
 800045a:	fb82 1203 	smull	r1, r2, r2, r3
 800045e:	1092      	asrs	r2, r2, #2
 8000460:	17db      	asrs	r3, r3, #31
 8000462:	1ad3      	subs	r3, r2, r3
 8000464:	4a11      	ldr	r2, [pc, #68]	; (80004ac <fsm_autolight1_run+0x1c0>)
 8000466:	6013      	str	r3, [r2, #0]
		led_buffer[1] = counter_yellow%10;
 8000468:	4b11      	ldr	r3, [pc, #68]	; (80004b0 <fsm_autolight1_run+0x1c4>)
 800046a:	6819      	ldr	r1, [r3, #0]
 800046c:	4b0e      	ldr	r3, [pc, #56]	; (80004a8 <fsm_autolight1_run+0x1bc>)
 800046e:	fb83 2301 	smull	r2, r3, r3, r1
 8000472:	109a      	asrs	r2, r3, #2
 8000474:	17cb      	asrs	r3, r1, #31
 8000476:	1ad2      	subs	r2, r2, r3
 8000478:	4613      	mov	r3, r2
 800047a:	009b      	lsls	r3, r3, #2
 800047c:	4413      	add	r3, r2
 800047e:	005b      	lsls	r3, r3, #1
 8000480:	1aca      	subs	r2, r1, r3
 8000482:	4b0a      	ldr	r3, [pc, #40]	; (80004ac <fsm_autolight1_run+0x1c0>)
 8000484:	605a      	str	r2, [r3, #4]
		break;
 8000486:	e000      	b.n	800048a <fsm_autolight1_run+0x19e>
	default:
		break;
 8000488:	bf00      	nop
	}
}
 800048a:	bf00      	nop
 800048c:	bd80      	pop	{r7, pc}
 800048e:	bf00      	nop
 8000490:	20000038 	.word	0x20000038
 8000494:	2000006c 	.word	0x2000006c
 8000498:	20000008 	.word	0x20000008
 800049c:	20000034 	.word	0x20000034
 80004a0:	40010800 	.word	0x40010800
 80004a4:	20000000 	.word	0x20000000
 80004a8:	66666667 	.word	0x66666667
 80004ac:	20000044 	.word	0x20000044
 80004b0:	20000004 	.word	0x20000004

080004b4 <fsm_autolight2_run>:

void fsm_autolight2_run(){
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
	switch(status_2){
 80004b8:	4b68      	ldr	r3, [pc, #416]	; (800065c <fsm_autolight2_run+0x1a8>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	3b14      	subs	r3, #20
 80004be:	2b03      	cmp	r3, #3
 80004c0:	f200 80c9 	bhi.w	8000656 <fsm_autolight2_run+0x1a2>
 80004c4:	a201      	add	r2, pc, #4	; (adr r2, 80004cc <fsm_autolight2_run+0x18>)
 80004c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004ca:	bf00      	nop
 80004cc:	08000657 	.word	0x08000657
 80004d0:	080004dd 	.word	0x080004dd
 80004d4:	080005d9 	.word	0x080005d9
 80004d8:	0800055b 	.word	0x0800055b
//		if(isButtonPressed(2)){
//			status_2 = RED2;
//		}
		break;
	case RED2:
		if(timer3_flag == 1){
 80004dc:	4b60      	ldr	r3, [pc, #384]	; (8000660 <fsm_autolight2_run+0x1ac>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	2b01      	cmp	r3, #1
 80004e2:	d10b      	bne.n	80004fc <fsm_autolight2_run+0x48>
			status_2 = GREEN2;
 80004e4:	4b5d      	ldr	r3, [pc, #372]	; (800065c <fsm_autolight2_run+0x1a8>)
 80004e6:	2217      	movs	r2, #23
 80004e8:	601a      	str	r2, [r3, #0]
			setTimer3(counter_green*1000);
 80004ea:	4b5e      	ldr	r3, [pc, #376]	; (8000664 <fsm_autolight2_run+0x1b0>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004f2:	fb02 f303 	mul.w	r3, r2, r3
 80004f6:	4618      	mov	r0, r3
 80004f8:	f000 fd20 	bl	8000f3c <setTimer3>
		}
		if(isButtonPressed(0)){
 80004fc:	2000      	movs	r0, #0
 80004fe:	f7ff fe25 	bl	800014c <isButtonPressed>
 8000502:	4603      	mov	r3, r0
 8000504:	2b00      	cmp	r3, #0
 8000506:	d00b      	beq.n	8000520 <fsm_autolight2_run+0x6c>
			status_0 = MOD_RED;
 8000508:	4b57      	ldr	r3, [pc, #348]	; (8000668 <fsm_autolight2_run+0x1b4>)
 800050a:	2202      	movs	r2, #2
 800050c:	601a      	str	r2, [r3, #0]
			status_2 = INIT2;
 800050e:	4b53      	ldr	r3, [pc, #332]	; (800065c <fsm_autolight2_run+0x1a8>)
 8000510:	2214      	movs	r2, #20
 8000512:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8000514:	2200      	movs	r2, #0
 8000516:	f44f 7180 	mov.w	r1, #256	; 0x100
 800051a:	4854      	ldr	r0, [pc, #336]	; (800066c <fsm_autolight2_run+0x1b8>)
 800051c:	f001 f981 	bl	8001822 <HAL_GPIO_WritePin>
		}
		//TODO
		setLedColor2(RED);
 8000520:	201e      	movs	r0, #30
 8000522:	f000 fb53 	bl	8000bcc <setLedColor2>

		led_buffer[2] = counter_red/10;
 8000526:	4b52      	ldr	r3, [pc, #328]	; (8000670 <fsm_autolight2_run+0x1bc>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4a52      	ldr	r2, [pc, #328]	; (8000674 <fsm_autolight2_run+0x1c0>)
 800052c:	fb82 1203 	smull	r1, r2, r2, r3
 8000530:	1092      	asrs	r2, r2, #2
 8000532:	17db      	asrs	r3, r3, #31
 8000534:	1ad3      	subs	r3, r2, r3
 8000536:	4a50      	ldr	r2, [pc, #320]	; (8000678 <fsm_autolight2_run+0x1c4>)
 8000538:	6093      	str	r3, [r2, #8]
		led_buffer[3] = counter_red%10;
 800053a:	4b4d      	ldr	r3, [pc, #308]	; (8000670 <fsm_autolight2_run+0x1bc>)
 800053c:	6819      	ldr	r1, [r3, #0]
 800053e:	4b4d      	ldr	r3, [pc, #308]	; (8000674 <fsm_autolight2_run+0x1c0>)
 8000540:	fb83 2301 	smull	r2, r3, r3, r1
 8000544:	109a      	asrs	r2, r3, #2
 8000546:	17cb      	asrs	r3, r1, #31
 8000548:	1ad2      	subs	r2, r2, r3
 800054a:	4613      	mov	r3, r2
 800054c:	009b      	lsls	r3, r3, #2
 800054e:	4413      	add	r3, r2
 8000550:	005b      	lsls	r3, r3, #1
 8000552:	1aca      	subs	r2, r1, r3
 8000554:	4b48      	ldr	r3, [pc, #288]	; (8000678 <fsm_autolight2_run+0x1c4>)
 8000556:	60da      	str	r2, [r3, #12]

		break;
 8000558:	e07e      	b.n	8000658 <fsm_autolight2_run+0x1a4>
	case GREEN2:
		if(timer3_flag == 1){
 800055a:	4b41      	ldr	r3, [pc, #260]	; (8000660 <fsm_autolight2_run+0x1ac>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	2b01      	cmp	r3, #1
 8000560:	d10b      	bne.n	800057a <fsm_autolight2_run+0xc6>
			status_2 = YELLOW2;
 8000562:	4b3e      	ldr	r3, [pc, #248]	; (800065c <fsm_autolight2_run+0x1a8>)
 8000564:	2216      	movs	r2, #22
 8000566:	601a      	str	r2, [r3, #0]
			setTimer3(counter_yellow*1000);
 8000568:	4b44      	ldr	r3, [pc, #272]	; (800067c <fsm_autolight2_run+0x1c8>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000570:	fb02 f303 	mul.w	r3, r2, r3
 8000574:	4618      	mov	r0, r3
 8000576:	f000 fce1 	bl	8000f3c <setTimer3>
		}
		if(isButtonPressed(0)){
 800057a:	2000      	movs	r0, #0
 800057c:	f7ff fde6 	bl	800014c <isButtonPressed>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	d00b      	beq.n	800059e <fsm_autolight2_run+0xea>
			status_0 = MOD_RED;
 8000586:	4b38      	ldr	r3, [pc, #224]	; (8000668 <fsm_autolight2_run+0x1b4>)
 8000588:	2202      	movs	r2, #2
 800058a:	601a      	str	r2, [r3, #0]
			status_2= INIT2;
 800058c:	4b33      	ldr	r3, [pc, #204]	; (800065c <fsm_autolight2_run+0x1a8>)
 800058e:	2214      	movs	r2, #20
 8000590:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 8000592:	2200      	movs	r2, #0
 8000594:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000598:	4834      	ldr	r0, [pc, #208]	; (800066c <fsm_autolight2_run+0x1b8>)
 800059a:	f001 f942 	bl	8001822 <HAL_GPIO_WritePin>
		}
		//TODO
		setLedColor2(GREEN);
 800059e:	2020      	movs	r0, #32
 80005a0:	f000 fb14 	bl	8000bcc <setLedColor2>

		led_buffer[2] = counter_green/10;
 80005a4:	4b2f      	ldr	r3, [pc, #188]	; (8000664 <fsm_autolight2_run+0x1b0>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a32      	ldr	r2, [pc, #200]	; (8000674 <fsm_autolight2_run+0x1c0>)
 80005aa:	fb82 1203 	smull	r1, r2, r2, r3
 80005ae:	1092      	asrs	r2, r2, #2
 80005b0:	17db      	asrs	r3, r3, #31
 80005b2:	1ad3      	subs	r3, r2, r3
 80005b4:	4a30      	ldr	r2, [pc, #192]	; (8000678 <fsm_autolight2_run+0x1c4>)
 80005b6:	6093      	str	r3, [r2, #8]
		led_buffer[3] = counter_green%10;
 80005b8:	4b2a      	ldr	r3, [pc, #168]	; (8000664 <fsm_autolight2_run+0x1b0>)
 80005ba:	6819      	ldr	r1, [r3, #0]
 80005bc:	4b2d      	ldr	r3, [pc, #180]	; (8000674 <fsm_autolight2_run+0x1c0>)
 80005be:	fb83 2301 	smull	r2, r3, r3, r1
 80005c2:	109a      	asrs	r2, r3, #2
 80005c4:	17cb      	asrs	r3, r1, #31
 80005c6:	1ad2      	subs	r2, r2, r3
 80005c8:	4613      	mov	r3, r2
 80005ca:	009b      	lsls	r3, r3, #2
 80005cc:	4413      	add	r3, r2
 80005ce:	005b      	lsls	r3, r3, #1
 80005d0:	1aca      	subs	r2, r1, r3
 80005d2:	4b29      	ldr	r3, [pc, #164]	; (8000678 <fsm_autolight2_run+0x1c4>)
 80005d4:	60da      	str	r2, [r3, #12]
		break;
 80005d6:	e03f      	b.n	8000658 <fsm_autolight2_run+0x1a4>
	case YELLOW2:
		if(timer3_flag == 1){
 80005d8:	4b21      	ldr	r3, [pc, #132]	; (8000660 <fsm_autolight2_run+0x1ac>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d10b      	bne.n	80005f8 <fsm_autolight2_run+0x144>
			status_2 = RED2;
 80005e0:	4b1e      	ldr	r3, [pc, #120]	; (800065c <fsm_autolight2_run+0x1a8>)
 80005e2:	2215      	movs	r2, #21
 80005e4:	601a      	str	r2, [r3, #0]
			setTimer3(counter_red*1000);
 80005e6:	4b22      	ldr	r3, [pc, #136]	; (8000670 <fsm_autolight2_run+0x1bc>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005ee:	fb02 f303 	mul.w	r3, r2, r3
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 fca2 	bl	8000f3c <setTimer3>
		}
		if(isButtonPressed(0)){
 80005f8:	2000      	movs	r0, #0
 80005fa:	f7ff fda7 	bl	800014c <isButtonPressed>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d00b      	beq.n	800061c <fsm_autolight2_run+0x168>
			status_0 = MOD_RED;
 8000604:	4b18      	ldr	r3, [pc, #96]	; (8000668 <fsm_autolight2_run+0x1b4>)
 8000606:	2202      	movs	r2, #2
 8000608:	601a      	str	r2, [r3, #0]
			status_2 = INIT2;
 800060a:	4b14      	ldr	r3, [pc, #80]	; (800065c <fsm_autolight2_run+0x1a8>)
 800060c:	2214      	movs	r2, #20
 800060e:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 8000610:	2200      	movs	r2, #0
 8000612:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000616:	4815      	ldr	r0, [pc, #84]	; (800066c <fsm_autolight2_run+0x1b8>)
 8000618:	f001 f903 	bl	8001822 <HAL_GPIO_WritePin>
		}
		//TODO
		setLedColor2(YELLOW);
 800061c:	201f      	movs	r0, #31
 800061e:	f000 fad5 	bl	8000bcc <setLedColor2>

		led_buffer[2] = counter_yellow/10;
 8000622:	4b16      	ldr	r3, [pc, #88]	; (800067c <fsm_autolight2_run+0x1c8>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a13      	ldr	r2, [pc, #76]	; (8000674 <fsm_autolight2_run+0x1c0>)
 8000628:	fb82 1203 	smull	r1, r2, r2, r3
 800062c:	1092      	asrs	r2, r2, #2
 800062e:	17db      	asrs	r3, r3, #31
 8000630:	1ad3      	subs	r3, r2, r3
 8000632:	4a11      	ldr	r2, [pc, #68]	; (8000678 <fsm_autolight2_run+0x1c4>)
 8000634:	6093      	str	r3, [r2, #8]
		led_buffer[3] = counter_yellow%10;
 8000636:	4b11      	ldr	r3, [pc, #68]	; (800067c <fsm_autolight2_run+0x1c8>)
 8000638:	6819      	ldr	r1, [r3, #0]
 800063a:	4b0e      	ldr	r3, [pc, #56]	; (8000674 <fsm_autolight2_run+0x1c0>)
 800063c:	fb83 2301 	smull	r2, r3, r3, r1
 8000640:	109a      	asrs	r2, r3, #2
 8000642:	17cb      	asrs	r3, r1, #31
 8000644:	1ad2      	subs	r2, r2, r3
 8000646:	4613      	mov	r3, r2
 8000648:	009b      	lsls	r3, r3, #2
 800064a:	4413      	add	r3, r2
 800064c:	005b      	lsls	r3, r3, #1
 800064e:	1aca      	subs	r2, r1, r3
 8000650:	4b09      	ldr	r3, [pc, #36]	; (8000678 <fsm_autolight2_run+0x1c4>)
 8000652:	60da      	str	r2, [r3, #12]
		break;
 8000654:	e000      	b.n	8000658 <fsm_autolight2_run+0x1a4>
	default:
		break;
 8000656:	bf00      	nop
	}
}
 8000658:	bf00      	nop
 800065a:	bd80      	pop	{r7, pc}
 800065c:	2000003c 	.word	0x2000003c
 8000660:	20000070 	.word	0x20000070
 8000664:	20000008 	.word	0x20000008
 8000668:	20000034 	.word	0x20000034
 800066c:	40010800 	.word	0x40010800
 8000670:	20000000 	.word	0x20000000
 8000674:	66666667 	.word	0x66666667
 8000678:	20000044 	.word	0x20000044
 800067c:	20000004 	.word	0x20000004

08000680 <fsm_automatic_run>:
 *  Created on: Oct 28, 2022
 *      Author: DELL
 */
#include "fsm_automatic.h"

void fsm_automatic_run(){
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
	switch(status_0){
 8000684:	4b8f      	ldr	r3, [pc, #572]	; (80008c4 <fsm_automatic_run+0x244>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	2b04      	cmp	r3, #4
 800068a:	f200 8117 	bhi.w	80008bc <fsm_automatic_run+0x23c>
 800068e:	a201      	add	r2, pc, #4	; (adr r2, 8000694 <fsm_automatic_run+0x14>)
 8000690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000694:	080006a9 	.word	0x080006a9
 8000698:	080006b1 	.word	0x080006b1
 800069c:	080006d1 	.word	0x080006d1
 80006a0:	08000777 	.word	0x08000777
 80006a4:	0800081d 	.word	0x0800081d
		case INIT:
			status_0 = NORMAL;
 80006a8:	4b86      	ldr	r3, [pc, #536]	; (80008c4 <fsm_automatic_run+0x244>)
 80006aa:	2201      	movs	r2, #1
 80006ac:	601a      	str	r2, [r3, #0]
			//TODO
			break;
 80006ae:	e106      	b.n	80008be <fsm_automatic_run+0x23e>
		case NORMAL:
			if(isButtonPressed(0)){
 80006b0:	2000      	movs	r0, #0
 80006b2:	f7ff fd4b 	bl	800014c <isButtonPressed>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d002      	beq.n	80006c2 <fsm_automatic_run+0x42>
				status_0 = MOD_RED;
 80006bc:	4b81      	ldr	r3, [pc, #516]	; (80008c4 <fsm_automatic_run+0x244>)
 80006be:	2202      	movs	r2, #2
 80006c0:	601a      	str	r2, [r3, #0]
			}
			//TODO
			status_1 = RED1;
 80006c2:	4b81      	ldr	r3, [pc, #516]	; (80008c8 <fsm_automatic_run+0x248>)
 80006c4:	220b      	movs	r2, #11
 80006c6:	601a      	str	r2, [r3, #0]
			status_2 = GREEN2;
 80006c8:	4b80      	ldr	r3, [pc, #512]	; (80008cc <fsm_automatic_run+0x24c>)
 80006ca:	2217      	movs	r2, #23
 80006cc:	601a      	str	r2, [r3, #0]
			break;
 80006ce:	e0f6      	b.n	80008be <fsm_automatic_run+0x23e>
		case MOD_RED:
			if(isButtonPressed(0)){
 80006d0:	2000      	movs	r0, #0
 80006d2:	f7ff fd3b 	bl	800014c <isButtonPressed>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d002      	beq.n	80006e2 <fsm_automatic_run+0x62>
				status_0 = MOD_YELLOW;
 80006dc:	4b79      	ldr	r3, [pc, #484]	; (80008c4 <fsm_automatic_run+0x244>)
 80006de:	2203      	movs	r2, #3
 80006e0:	601a      	str	r2, [r3, #0]
			}
			if(isButtonPressed(2)){
 80006e2:	2002      	movs	r0, #2
 80006e4:	f7ff fd32 	bl	800014c <isButtonPressed>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d009      	beq.n	8000702 <fsm_automatic_run+0x82>
				status_0 = NORMAL;
 80006ee:	4b75      	ldr	r3, [pc, #468]	; (80008c4 <fsm_automatic_run+0x244>)
 80006f0:	2201      	movs	r2, #1
 80006f2:	601a      	str	r2, [r3, #0]
				counter_green = counter_red - counter_yellow;
 80006f4:	4b76      	ldr	r3, [pc, #472]	; (80008d0 <fsm_automatic_run+0x250>)
 80006f6:	681a      	ldr	r2, [r3, #0]
 80006f8:	4b76      	ldr	r3, [pc, #472]	; (80008d4 <fsm_automatic_run+0x254>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	1ad3      	subs	r3, r2, r3
 80006fe:	4a76      	ldr	r2, [pc, #472]	; (80008d8 <fsm_automatic_run+0x258>)
 8000700:	6013      	str	r3, [r2, #0]
			}
			//TODO
			if(timer5_flag == 1){
 8000702:	4b76      	ldr	r3, [pc, #472]	; (80008dc <fsm_automatic_run+0x25c>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	2b01      	cmp	r3, #1
 8000708:	d108      	bne.n	800071c <fsm_automatic_run+0x9c>
				HAL_GPIO_TogglePin(GPIOA, LED_RED1_Pin | LED_RED2_Pin);
 800070a:	f44f 7190 	mov.w	r1, #288	; 0x120
 800070e:	4874      	ldr	r0, [pc, #464]	; (80008e0 <fsm_automatic_run+0x260>)
 8000710:	f001 f89f 	bl	8001852 <HAL_GPIO_TogglePin>
				setTimer5(500);
 8000714:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000718:	f000 fc48 	bl	8000fac <setTimer5>
			}
			if(isButtonPressed(1)){
 800071c:	2001      	movs	r0, #1
 800071e:	f7ff fd15 	bl	800014c <isButtonPressed>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d00c      	beq.n	8000742 <fsm_automatic_run+0xc2>
				if(counter_red < 99){
 8000728:	4b69      	ldr	r3, [pc, #420]	; (80008d0 <fsm_automatic_run+0x250>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	2b62      	cmp	r3, #98	; 0x62
 800072e:	dc05      	bgt.n	800073c <fsm_automatic_run+0xbc>
					counter_red++;
 8000730:	4b67      	ldr	r3, [pc, #412]	; (80008d0 <fsm_automatic_run+0x250>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	3301      	adds	r3, #1
 8000736:	4a66      	ldr	r2, [pc, #408]	; (80008d0 <fsm_automatic_run+0x250>)
 8000738:	6013      	str	r3, [r2, #0]
 800073a:	e002      	b.n	8000742 <fsm_automatic_run+0xc2>
				}else{
					counter_red = 0;
 800073c:	4b64      	ldr	r3, [pc, #400]	; (80008d0 <fsm_automatic_run+0x250>)
 800073e:	2200      	movs	r2, #0
 8000740:	601a      	str	r2, [r3, #0]
				}
			}
			led_buffer[0] = counter_red/10;
 8000742:	4b63      	ldr	r3, [pc, #396]	; (80008d0 <fsm_automatic_run+0x250>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a67      	ldr	r2, [pc, #412]	; (80008e4 <fsm_automatic_run+0x264>)
 8000748:	fb82 1203 	smull	r1, r2, r2, r3
 800074c:	1092      	asrs	r2, r2, #2
 800074e:	17db      	asrs	r3, r3, #31
 8000750:	1ad3      	subs	r3, r2, r3
 8000752:	4a65      	ldr	r2, [pc, #404]	; (80008e8 <fsm_automatic_run+0x268>)
 8000754:	6013      	str	r3, [r2, #0]
			led_buffer[1] = counter_red%10;
 8000756:	4b5e      	ldr	r3, [pc, #376]	; (80008d0 <fsm_automatic_run+0x250>)
 8000758:	6819      	ldr	r1, [r3, #0]
 800075a:	4b62      	ldr	r3, [pc, #392]	; (80008e4 <fsm_automatic_run+0x264>)
 800075c:	fb83 2301 	smull	r2, r3, r3, r1
 8000760:	109a      	asrs	r2, r3, #2
 8000762:	17cb      	asrs	r3, r1, #31
 8000764:	1ad2      	subs	r2, r2, r3
 8000766:	4613      	mov	r3, r2
 8000768:	009b      	lsls	r3, r3, #2
 800076a:	4413      	add	r3, r2
 800076c:	005b      	lsls	r3, r3, #1
 800076e:	1aca      	subs	r2, r1, r3
 8000770:	4b5d      	ldr	r3, [pc, #372]	; (80008e8 <fsm_automatic_run+0x268>)
 8000772:	605a      	str	r2, [r3, #4]
			break;
 8000774:	e0a3      	b.n	80008be <fsm_automatic_run+0x23e>
		case MOD_YELLOW:
			if(isButtonPressed(0)){
 8000776:	2000      	movs	r0, #0
 8000778:	f7ff fce8 	bl	800014c <isButtonPressed>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d002      	beq.n	8000788 <fsm_automatic_run+0x108>
				status_0 = MOD_GREEN;
 8000782:	4b50      	ldr	r3, [pc, #320]	; (80008c4 <fsm_automatic_run+0x244>)
 8000784:	2204      	movs	r2, #4
 8000786:	601a      	str	r2, [r3, #0]
			}
			if(isButtonPressed(2)){
 8000788:	2002      	movs	r0, #2
 800078a:	f7ff fcdf 	bl	800014c <isButtonPressed>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d009      	beq.n	80007a8 <fsm_automatic_run+0x128>
				status_0 = NORMAL;
 8000794:	4b4b      	ldr	r3, [pc, #300]	; (80008c4 <fsm_automatic_run+0x244>)
 8000796:	2201      	movs	r2, #1
 8000798:	601a      	str	r2, [r3, #0]
				counter_green = counter_red - counter_yellow;
 800079a:	4b4d      	ldr	r3, [pc, #308]	; (80008d0 <fsm_automatic_run+0x250>)
 800079c:	681a      	ldr	r2, [r3, #0]
 800079e:	4b4d      	ldr	r3, [pc, #308]	; (80008d4 <fsm_automatic_run+0x254>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	1ad3      	subs	r3, r2, r3
 80007a4:	4a4c      	ldr	r2, [pc, #304]	; (80008d8 <fsm_automatic_run+0x258>)
 80007a6:	6013      	str	r3, [r2, #0]
			}
			//TODO
			if(timer5_flag == 1){
 80007a8:	4b4c      	ldr	r3, [pc, #304]	; (80008dc <fsm_automatic_run+0x25c>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d108      	bne.n	80007c2 <fsm_automatic_run+0x142>
				HAL_GPIO_TogglePin(GPIOA, LED_YELLOW1_Pin | LED_YELLOW2_Pin);
 80007b0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80007b4:	484a      	ldr	r0, [pc, #296]	; (80008e0 <fsm_automatic_run+0x260>)
 80007b6:	f001 f84c 	bl	8001852 <HAL_GPIO_TogglePin>
				setTimer5(500);
 80007ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007be:	f000 fbf5 	bl	8000fac <setTimer5>
			}
			if(isButtonPressed(1)){
 80007c2:	2001      	movs	r0, #1
 80007c4:	f7ff fcc2 	bl	800014c <isButtonPressed>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d00c      	beq.n	80007e8 <fsm_automatic_run+0x168>
				if(counter_yellow < 99){
 80007ce:	4b41      	ldr	r3, [pc, #260]	; (80008d4 <fsm_automatic_run+0x254>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	2b62      	cmp	r3, #98	; 0x62
 80007d4:	dc05      	bgt.n	80007e2 <fsm_automatic_run+0x162>
					counter_yellow++;
 80007d6:	4b3f      	ldr	r3, [pc, #252]	; (80008d4 <fsm_automatic_run+0x254>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	3301      	adds	r3, #1
 80007dc:	4a3d      	ldr	r2, [pc, #244]	; (80008d4 <fsm_automatic_run+0x254>)
 80007de:	6013      	str	r3, [r2, #0]
 80007e0:	e002      	b.n	80007e8 <fsm_automatic_run+0x168>
				}else{
					counter_yellow = 0;
 80007e2:	4b3c      	ldr	r3, [pc, #240]	; (80008d4 <fsm_automatic_run+0x254>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
				}
			}
			led_buffer[0] = counter_yellow/10;
 80007e8:	4b3a      	ldr	r3, [pc, #232]	; (80008d4 <fsm_automatic_run+0x254>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a3d      	ldr	r2, [pc, #244]	; (80008e4 <fsm_automatic_run+0x264>)
 80007ee:	fb82 1203 	smull	r1, r2, r2, r3
 80007f2:	1092      	asrs	r2, r2, #2
 80007f4:	17db      	asrs	r3, r3, #31
 80007f6:	1ad3      	subs	r3, r2, r3
 80007f8:	4a3b      	ldr	r2, [pc, #236]	; (80008e8 <fsm_automatic_run+0x268>)
 80007fa:	6013      	str	r3, [r2, #0]
			led_buffer[1] = counter_yellow%10;
 80007fc:	4b35      	ldr	r3, [pc, #212]	; (80008d4 <fsm_automatic_run+0x254>)
 80007fe:	6819      	ldr	r1, [r3, #0]
 8000800:	4b38      	ldr	r3, [pc, #224]	; (80008e4 <fsm_automatic_run+0x264>)
 8000802:	fb83 2301 	smull	r2, r3, r3, r1
 8000806:	109a      	asrs	r2, r3, #2
 8000808:	17cb      	asrs	r3, r1, #31
 800080a:	1ad2      	subs	r2, r2, r3
 800080c:	4613      	mov	r3, r2
 800080e:	009b      	lsls	r3, r3, #2
 8000810:	4413      	add	r3, r2
 8000812:	005b      	lsls	r3, r3, #1
 8000814:	1aca      	subs	r2, r1, r3
 8000816:	4b34      	ldr	r3, [pc, #208]	; (80008e8 <fsm_automatic_run+0x268>)
 8000818:	605a      	str	r2, [r3, #4]
			break;
 800081a:	e050      	b.n	80008be <fsm_automatic_run+0x23e>
		case MOD_GREEN:
			if(isButtonPressed(0) || isButtonPressed(2)){
 800081c:	2000      	movs	r0, #0
 800081e:	f7ff fc95 	bl	800014c <isButtonPressed>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d105      	bne.n	8000834 <fsm_automatic_run+0x1b4>
 8000828:	2002      	movs	r0, #2
 800082a:	f7ff fc8f 	bl	800014c <isButtonPressed>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d009      	beq.n	8000848 <fsm_automatic_run+0x1c8>
				status_0 = NORMAL;
 8000834:	4b23      	ldr	r3, [pc, #140]	; (80008c4 <fsm_automatic_run+0x244>)
 8000836:	2201      	movs	r2, #1
 8000838:	601a      	str	r2, [r3, #0]
				counter_red = counter_green - counter_yellow;
 800083a:	4b27      	ldr	r3, [pc, #156]	; (80008d8 <fsm_automatic_run+0x258>)
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	4b25      	ldr	r3, [pc, #148]	; (80008d4 <fsm_automatic_run+0x254>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	1ad3      	subs	r3, r2, r3
 8000844:	4a22      	ldr	r2, [pc, #136]	; (80008d0 <fsm_automatic_run+0x250>)
 8000846:	6013      	str	r3, [r2, #0]
			}
			//TODO
			if(timer5_flag == 1){
 8000848:	4b24      	ldr	r3, [pc, #144]	; (80008dc <fsm_automatic_run+0x25c>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	2b01      	cmp	r3, #1
 800084e:	d108      	bne.n	8000862 <fsm_automatic_run+0x1e2>
				HAL_GPIO_TogglePin(GPIOA, LED_GREEN1_Pin | LED_GREEN2_Pin);
 8000850:	f44f 6190 	mov.w	r1, #1152	; 0x480
 8000854:	4822      	ldr	r0, [pc, #136]	; (80008e0 <fsm_automatic_run+0x260>)
 8000856:	f000 fffc 	bl	8001852 <HAL_GPIO_TogglePin>
				setTimer5(500);
 800085a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800085e:	f000 fba5 	bl	8000fac <setTimer5>
			}
			if(isButtonPressed(1)){
 8000862:	2001      	movs	r0, #1
 8000864:	f7ff fc72 	bl	800014c <isButtonPressed>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d00c      	beq.n	8000888 <fsm_automatic_run+0x208>
				if(counter_green < 99){
 800086e:	4b1a      	ldr	r3, [pc, #104]	; (80008d8 <fsm_automatic_run+0x258>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	2b62      	cmp	r3, #98	; 0x62
 8000874:	dc05      	bgt.n	8000882 <fsm_automatic_run+0x202>
					counter_green++;
 8000876:	4b18      	ldr	r3, [pc, #96]	; (80008d8 <fsm_automatic_run+0x258>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	3301      	adds	r3, #1
 800087c:	4a16      	ldr	r2, [pc, #88]	; (80008d8 <fsm_automatic_run+0x258>)
 800087e:	6013      	str	r3, [r2, #0]
 8000880:	e002      	b.n	8000888 <fsm_automatic_run+0x208>
				}else{
					counter_green = 0;
 8000882:	4b15      	ldr	r3, [pc, #84]	; (80008d8 <fsm_automatic_run+0x258>)
 8000884:	2200      	movs	r2, #0
 8000886:	601a      	str	r2, [r3, #0]
				}
			}
			led_buffer[0] = counter_green/10;
 8000888:	4b13      	ldr	r3, [pc, #76]	; (80008d8 <fsm_automatic_run+0x258>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a15      	ldr	r2, [pc, #84]	; (80008e4 <fsm_automatic_run+0x264>)
 800088e:	fb82 1203 	smull	r1, r2, r2, r3
 8000892:	1092      	asrs	r2, r2, #2
 8000894:	17db      	asrs	r3, r3, #31
 8000896:	1ad3      	subs	r3, r2, r3
 8000898:	4a13      	ldr	r2, [pc, #76]	; (80008e8 <fsm_automatic_run+0x268>)
 800089a:	6013      	str	r3, [r2, #0]
			led_buffer[1] = counter_green%10;
 800089c:	4b0e      	ldr	r3, [pc, #56]	; (80008d8 <fsm_automatic_run+0x258>)
 800089e:	6819      	ldr	r1, [r3, #0]
 80008a0:	4b10      	ldr	r3, [pc, #64]	; (80008e4 <fsm_automatic_run+0x264>)
 80008a2:	fb83 2301 	smull	r2, r3, r3, r1
 80008a6:	109a      	asrs	r2, r3, #2
 80008a8:	17cb      	asrs	r3, r1, #31
 80008aa:	1ad2      	subs	r2, r2, r3
 80008ac:	4613      	mov	r3, r2
 80008ae:	009b      	lsls	r3, r3, #2
 80008b0:	4413      	add	r3, r2
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	1aca      	subs	r2, r1, r3
 80008b6:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <fsm_automatic_run+0x268>)
 80008b8:	605a      	str	r2, [r3, #4]
			break;
 80008ba:	e000      	b.n	80008be <fsm_automatic_run+0x23e>
		default:
			break;
 80008bc:	bf00      	nop
	}
}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	20000034 	.word	0x20000034
 80008c8:	20000038 	.word	0x20000038
 80008cc:	2000003c 	.word	0x2000003c
 80008d0:	20000000 	.word	0x20000000
 80008d4:	20000004 	.word	0x20000004
 80008d8:	20000008 	.word	0x20000008
 80008dc:	20000078 	.word	0x20000078
 80008e0:	40010800 	.word	0x40010800
 80008e4:	66666667 	.word	0x66666667
 80008e8:	20000044 	.word	0x20000044

080008ec <display7SEG_1>:
 *  Created on: Nov 8, 2022
 *      Author: DELL
 */
#include "led7seg.h"
#include "global.h"
void display7SEG_1(int num){
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
	  HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin|D1_Pin|E1_Pin|F1_Pin|G1_Pin, SET);
 80008f4:	2201      	movs	r2, #1
 80008f6:	217f      	movs	r1, #127	; 0x7f
 80008f8:	482e      	ldr	r0, [pc, #184]	; (80009b4 <display7SEG_1+0xc8>)
 80008fa:	f000 ff92 	bl	8001822 <HAL_GPIO_WritePin>
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	2b09      	cmp	r3, #9
 8000902:	d853      	bhi.n	80009ac <display7SEG_1+0xc0>
 8000904:	a201      	add	r2, pc, #4	; (adr r2, 800090c <display7SEG_1+0x20>)
 8000906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800090a:	bf00      	nop
 800090c:	08000935 	.word	0x08000935
 8000910:	08000941 	.word	0x08000941
 8000914:	0800094d 	.word	0x0800094d
 8000918:	08000959 	.word	0x08000959
 800091c:	08000965 	.word	0x08000965
 8000920:	08000971 	.word	0x08000971
 8000924:	0800097d 	.word	0x0800097d
 8000928:	08000989 	.word	0x08000989
 800092c:	08000995 	.word	0x08000995
 8000930:	080009a1 	.word	0x080009a1

	  switch (num) {
		case 0:
			HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin|D1_Pin|E1_Pin|F1_Pin, RESET);
 8000934:	2200      	movs	r2, #0
 8000936:	213f      	movs	r1, #63	; 0x3f
 8000938:	481e      	ldr	r0, [pc, #120]	; (80009b4 <display7SEG_1+0xc8>)
 800093a:	f000 ff72 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 800093e:	e035      	b.n	80009ac <display7SEG_1+0xc0>
		case 1:
			HAL_GPIO_WritePin(GPIOB, B1_Pin|C1_Pin, RESET);
 8000940:	2200      	movs	r2, #0
 8000942:	2106      	movs	r1, #6
 8000944:	481b      	ldr	r0, [pc, #108]	; (80009b4 <display7SEG_1+0xc8>)
 8000946:	f000 ff6c 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 800094a:	e02f      	b.n	80009ac <display7SEG_1+0xc0>
		case 2:
			HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|D1_Pin|E1_Pin|G1_Pin, RESET);
 800094c:	2200      	movs	r2, #0
 800094e:	215b      	movs	r1, #91	; 0x5b
 8000950:	4818      	ldr	r0, [pc, #96]	; (80009b4 <display7SEG_1+0xc8>)
 8000952:	f000 ff66 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 8000956:	e029      	b.n	80009ac <display7SEG_1+0xc0>
		case 3:
			HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin|D1_Pin|G1_Pin, RESET);
 8000958:	2200      	movs	r2, #0
 800095a:	214f      	movs	r1, #79	; 0x4f
 800095c:	4815      	ldr	r0, [pc, #84]	; (80009b4 <display7SEG_1+0xc8>)
 800095e:	f000 ff60 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 8000962:	e023      	b.n	80009ac <display7SEG_1+0xc0>
		case 4:
			HAL_GPIO_WritePin(GPIOB, B1_Pin|C1_Pin|F1_Pin|G1_Pin, RESET);
 8000964:	2200      	movs	r2, #0
 8000966:	2166      	movs	r1, #102	; 0x66
 8000968:	4812      	ldr	r0, [pc, #72]	; (80009b4 <display7SEG_1+0xc8>)
 800096a:	f000 ff5a 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 800096e:	e01d      	b.n	80009ac <display7SEG_1+0xc0>
		case 5:
			HAL_GPIO_WritePin(GPIOB, A1_Pin|C1_Pin|D1_Pin|F1_Pin|G1_Pin, RESET);
 8000970:	2200      	movs	r2, #0
 8000972:	216d      	movs	r1, #109	; 0x6d
 8000974:	480f      	ldr	r0, [pc, #60]	; (80009b4 <display7SEG_1+0xc8>)
 8000976:	f000 ff54 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 800097a:	e017      	b.n	80009ac <display7SEG_1+0xc0>
		case 6:
			HAL_GPIO_WritePin(GPIOB, A1_Pin|C1_Pin|D1_Pin|E1_Pin|F1_Pin|G1_Pin, RESET);
 800097c:	2200      	movs	r2, #0
 800097e:	217d      	movs	r1, #125	; 0x7d
 8000980:	480c      	ldr	r0, [pc, #48]	; (80009b4 <display7SEG_1+0xc8>)
 8000982:	f000 ff4e 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 8000986:	e011      	b.n	80009ac <display7SEG_1+0xc0>
		case 7:
			HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin, RESET);
 8000988:	2200      	movs	r2, #0
 800098a:	2107      	movs	r1, #7
 800098c:	4809      	ldr	r0, [pc, #36]	; (80009b4 <display7SEG_1+0xc8>)
 800098e:	f000 ff48 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 8000992:	e00b      	b.n	80009ac <display7SEG_1+0xc0>
		case 8:
			HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin|D1_Pin|E1_Pin|F1_Pin|G1_Pin, RESET);
 8000994:	2200      	movs	r2, #0
 8000996:	217f      	movs	r1, #127	; 0x7f
 8000998:	4806      	ldr	r0, [pc, #24]	; (80009b4 <display7SEG_1+0xc8>)
 800099a:	f000 ff42 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 800099e:	e005      	b.n	80009ac <display7SEG_1+0xc0>
		case 9:
			HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin|D1_Pin|F1_Pin|G1_Pin, RESET);
 80009a0:	2200      	movs	r2, #0
 80009a2:	216f      	movs	r1, #111	; 0x6f
 80009a4:	4803      	ldr	r0, [pc, #12]	; (80009b4 <display7SEG_1+0xc8>)
 80009a6:	f000 ff3c 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 80009aa:	bf00      	nop
	 }
 }
 80009ac:	bf00      	nop
 80009ae:	3708      	adds	r7, #8
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	40010c00 	.word	0x40010c00

080009b8 <display7SEG_2>:

void display7SEG_2(int num){
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
	  HAL_GPIO_WritePin(GPIOB, A2_Pin|B2_Pin|C2_Pin|D2_Pin|E2_Pin|F2_Pin|G2_Pin, SET);
 80009c0:	2201      	movs	r2, #1
 80009c2:	f44f 517e 	mov.w	r1, #16256	; 0x3f80
 80009c6:	4833      	ldr	r0, [pc, #204]	; (8000a94 <display7SEG_2+0xdc>)
 80009c8:	f000 ff2b 	bl	8001822 <HAL_GPIO_WritePin>
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	2b09      	cmp	r3, #9
 80009d0:	d85c      	bhi.n	8000a8c <display7SEG_2+0xd4>
 80009d2:	a201      	add	r2, pc, #4	; (adr r2, 80009d8 <display7SEG_2+0x20>)
 80009d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009d8:	08000a01 	.word	0x08000a01
 80009dc:	08000a0f 	.word	0x08000a0f
 80009e0:	08000a1d 	.word	0x08000a1d
 80009e4:	08000a2b 	.word	0x08000a2b
 80009e8:	08000a39 	.word	0x08000a39
 80009ec:	08000a47 	.word	0x08000a47
 80009f0:	08000a55 	.word	0x08000a55
 80009f4:	08000a63 	.word	0x08000a63
 80009f8:	08000a71 	.word	0x08000a71
 80009fc:	08000a7f 	.word	0x08000a7f

	  switch (num) {
		case 0:
			HAL_GPIO_WritePin(GPIOB, A2_Pin|B2_Pin|C2_Pin|D2_Pin|E2_Pin|F2_Pin, RESET);
 8000a00:	2200      	movs	r2, #0
 8000a02:	f44f 51fc 	mov.w	r1, #8064	; 0x1f80
 8000a06:	4823      	ldr	r0, [pc, #140]	; (8000a94 <display7SEG_2+0xdc>)
 8000a08:	f000 ff0b 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 8000a0c:	e03e      	b.n	8000a8c <display7SEG_2+0xd4>
		case 1:
			HAL_GPIO_WritePin(GPIOB, B2_Pin|C2_Pin, RESET);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000a14:	481f      	ldr	r0, [pc, #124]	; (8000a94 <display7SEG_2+0xdc>)
 8000a16:	f000 ff04 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 8000a1a:	e037      	b.n	8000a8c <display7SEG_2+0xd4>
		case 2:
			HAL_GPIO_WritePin(GPIOB, A2_Pin|B2_Pin|D2_Pin|E2_Pin|G2_Pin, RESET);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	f44f 5136 	mov.w	r1, #11648	; 0x2d80
 8000a22:	481c      	ldr	r0, [pc, #112]	; (8000a94 <display7SEG_2+0xdc>)
 8000a24:	f000 fefd 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 8000a28:	e030      	b.n	8000a8c <display7SEG_2+0xd4>
		case 3:
			HAL_GPIO_WritePin(GPIOB, A2_Pin|B2_Pin|C2_Pin|D2_Pin|G2_Pin, RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f44f 511e 	mov.w	r1, #10112	; 0x2780
 8000a30:	4818      	ldr	r0, [pc, #96]	; (8000a94 <display7SEG_2+0xdc>)
 8000a32:	f000 fef6 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 8000a36:	e029      	b.n	8000a8c <display7SEG_2+0xd4>
		case 4:
			HAL_GPIO_WritePin(GPIOB, B2_Pin|C2_Pin|F2_Pin|G2_Pin, RESET);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f44f 514c 	mov.w	r1, #13056	; 0x3300
 8000a3e:	4815      	ldr	r0, [pc, #84]	; (8000a94 <display7SEG_2+0xdc>)
 8000a40:	f000 feef 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 8000a44:	e022      	b.n	8000a8c <display7SEG_2+0xd4>
		case 5:
			HAL_GPIO_WritePin(GPIOB, A2_Pin|C2_Pin|D2_Pin|F2_Pin|G2_Pin, RESET);
 8000a46:	2200      	movs	r2, #0
 8000a48:	f44f 515a 	mov.w	r1, #13952	; 0x3680
 8000a4c:	4811      	ldr	r0, [pc, #68]	; (8000a94 <display7SEG_2+0xdc>)
 8000a4e:	f000 fee8 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 8000a52:	e01b      	b.n	8000a8c <display7SEG_2+0xd4>
		case 6:
			HAL_GPIO_WritePin(GPIOB, A2_Pin|C2_Pin|D2_Pin|E2_Pin|F2_Pin|G2_Pin, RESET);
 8000a54:	2200      	movs	r2, #0
 8000a56:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
 8000a5a:	480e      	ldr	r0, [pc, #56]	; (8000a94 <display7SEG_2+0xdc>)
 8000a5c:	f000 fee1 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 8000a60:	e014      	b.n	8000a8c <display7SEG_2+0xd4>
		case 7:
			HAL_GPIO_WritePin(GPIOB, A2_Pin|B2_Pin|C2_Pin, RESET);
 8000a62:	2200      	movs	r2, #0
 8000a64:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000a68:	480a      	ldr	r0, [pc, #40]	; (8000a94 <display7SEG_2+0xdc>)
 8000a6a:	f000 feda 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 8000a6e:	e00d      	b.n	8000a8c <display7SEG_2+0xd4>
		case 8:
			HAL_GPIO_WritePin(GPIOB, A2_Pin|B2_Pin|C2_Pin|D2_Pin|E2_Pin|F2_Pin|G2_Pin, RESET);
 8000a70:	2200      	movs	r2, #0
 8000a72:	f44f 517e 	mov.w	r1, #16256	; 0x3f80
 8000a76:	4807      	ldr	r0, [pc, #28]	; (8000a94 <display7SEG_2+0xdc>)
 8000a78:	f000 fed3 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 8000a7c:	e006      	b.n	8000a8c <display7SEG_2+0xd4>
		case 9:
			HAL_GPIO_WritePin(GPIOB, A2_Pin|B2_Pin|C2_Pin|D2_Pin|F2_Pin|G2_Pin, RESET);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	f44f 515e 	mov.w	r1, #14208	; 0x3780
 8000a84:	4803      	ldr	r0, [pc, #12]	; (8000a94 <display7SEG_2+0xdc>)
 8000a86:	f000 fecc 	bl	8001822 <HAL_GPIO_WritePin>
			break;
 8000a8a:	bf00      	nop
	 }
 }
 8000a8c:	bf00      	nop
 8000a8e:	3708      	adds	r7, #8
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40010c00 	.word	0x40010c00

08000a98 <update7SEG>:

void update7SEG(int index){
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
	switch(index){
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d003      	beq.n	8000aae <update7SEG+0x16>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	2b01      	cmp	r3, #1
 8000aaa:	d01f      	beq.n	8000aec <update7SEG+0x54>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
		display7SEG_1(led_buffer[1]);
		display7SEG_2(led_buffer[3]);
		break;
	default:
		break;
 8000aac:	e03d      	b.n	8000b2a <update7SEG+0x92>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000aae:	2200      	movs	r2, #0
 8000ab0:	2101      	movs	r1, #1
 8000ab2:	4820      	ldr	r0, [pc, #128]	; (8000b34 <update7SEG+0x9c>)
 8000ab4:	f000 feb5 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000ab8:	2201      	movs	r2, #1
 8000aba:	2102      	movs	r1, #2
 8000abc:	481d      	ldr	r0, [pc, #116]	; (8000b34 <update7SEG+0x9c>)
 8000abe:	f000 feb0 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2104      	movs	r1, #4
 8000ac6:	481b      	ldr	r0, [pc, #108]	; (8000b34 <update7SEG+0x9c>)
 8000ac8:	f000 feab 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000acc:	2201      	movs	r2, #1
 8000ace:	2108      	movs	r1, #8
 8000ad0:	4818      	ldr	r0, [pc, #96]	; (8000b34 <update7SEG+0x9c>)
 8000ad2:	f000 fea6 	bl	8001822 <HAL_GPIO_WritePin>
		display7SEG_1(led_buffer[0]);
 8000ad6:	4b18      	ldr	r3, [pc, #96]	; (8000b38 <update7SEG+0xa0>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4618      	mov	r0, r3
 8000adc:	f7ff ff06 	bl	80008ec <display7SEG_1>
		display7SEG_2(led_buffer[2]);
 8000ae0:	4b15      	ldr	r3, [pc, #84]	; (8000b38 <update7SEG+0xa0>)
 8000ae2:	689b      	ldr	r3, [r3, #8]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff ff67 	bl	80009b8 <display7SEG_2>
		break;
 8000aea:	e01e      	b.n	8000b2a <update7SEG+0x92>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000aec:	2201      	movs	r2, #1
 8000aee:	2101      	movs	r1, #1
 8000af0:	4810      	ldr	r0, [pc, #64]	; (8000b34 <update7SEG+0x9c>)
 8000af2:	f000 fe96 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000af6:	2200      	movs	r2, #0
 8000af8:	2102      	movs	r1, #2
 8000afa:	480e      	ldr	r0, [pc, #56]	; (8000b34 <update7SEG+0x9c>)
 8000afc:	f000 fe91 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000b00:	2201      	movs	r2, #1
 8000b02:	2104      	movs	r1, #4
 8000b04:	480b      	ldr	r0, [pc, #44]	; (8000b34 <update7SEG+0x9c>)
 8000b06:	f000 fe8c 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2108      	movs	r1, #8
 8000b0e:	4809      	ldr	r0, [pc, #36]	; (8000b34 <update7SEG+0x9c>)
 8000b10:	f000 fe87 	bl	8001822 <HAL_GPIO_WritePin>
		display7SEG_1(led_buffer[1]);
 8000b14:	4b08      	ldr	r3, [pc, #32]	; (8000b38 <update7SEG+0xa0>)
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff fee7 	bl	80008ec <display7SEG_1>
		display7SEG_2(led_buffer[3]);
 8000b1e:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <update7SEG+0xa0>)
 8000b20:	68db      	ldr	r3, [r3, #12]
 8000b22:	4618      	mov	r0, r3
 8000b24:	f7ff ff48 	bl	80009b8 <display7SEG_2>
		break;
 8000b28:	bf00      	nop
	}
}
 8000b2a:	bf00      	nop
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	40010800 	.word	0x40010800
 8000b38:	20000044 	.word	0x20000044

08000b3c <setLedColor1>:
 *  Created on: Nov 1, 2022
 *      Author: DELL
 */
#include "led_color.h"

void setLedColor1(int color){
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
	switch(color){
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2b20      	cmp	r3, #32
 8000b48:	d029      	beq.n	8000b9e <setLedColor1+0x62>
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2b20      	cmp	r3, #32
 8000b4e:	dc36      	bgt.n	8000bbe <setLedColor1+0x82>
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2b1e      	cmp	r3, #30
 8000b54:	d003      	beq.n	8000b5e <setLedColor1+0x22>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2b1f      	cmp	r3, #31
 8000b5a:	d010      	beq.n	8000b7e <setLedColor1+0x42>
		HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
		HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
		break;
	default:
		break;
 8000b5c:	e02f      	b.n	8000bbe <setLedColor1+0x82>
		HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8000b5e:	2201      	movs	r2, #1
 8000b60:	2120      	movs	r1, #32
 8000b62:	4819      	ldr	r0, [pc, #100]	; (8000bc8 <setLedColor1+0x8c>)
 8000b64:	f000 fe5d 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 8000b68:	2200      	movs	r2, #0
 8000b6a:	2140      	movs	r1, #64	; 0x40
 8000b6c:	4816      	ldr	r0, [pc, #88]	; (8000bc8 <setLedColor1+0x8c>)
 8000b6e:	f000 fe58 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8000b72:	2200      	movs	r2, #0
 8000b74:	2180      	movs	r1, #128	; 0x80
 8000b76:	4814      	ldr	r0, [pc, #80]	; (8000bc8 <setLedColor1+0x8c>)
 8000b78:	f000 fe53 	bl	8001822 <HAL_GPIO_WritePin>
		break;
 8000b7c:	e020      	b.n	8000bc0 <setLedColor1+0x84>
		HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2120      	movs	r1, #32
 8000b82:	4811      	ldr	r0, [pc, #68]	; (8000bc8 <setLedColor1+0x8c>)
 8000b84:	f000 fe4d 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 8000b88:	2201      	movs	r2, #1
 8000b8a:	2140      	movs	r1, #64	; 0x40
 8000b8c:	480e      	ldr	r0, [pc, #56]	; (8000bc8 <setLedColor1+0x8c>)
 8000b8e:	f000 fe48 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8000b92:	2200      	movs	r2, #0
 8000b94:	2180      	movs	r1, #128	; 0x80
 8000b96:	480c      	ldr	r0, [pc, #48]	; (8000bc8 <setLedColor1+0x8c>)
 8000b98:	f000 fe43 	bl	8001822 <HAL_GPIO_WritePin>
		break;
 8000b9c:	e010      	b.n	8000bc0 <setLedColor1+0x84>
		HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2120      	movs	r1, #32
 8000ba2:	4809      	ldr	r0, [pc, #36]	; (8000bc8 <setLedColor1+0x8c>)
 8000ba4:	f000 fe3d 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	2140      	movs	r1, #64	; 0x40
 8000bac:	4806      	ldr	r0, [pc, #24]	; (8000bc8 <setLedColor1+0x8c>)
 8000bae:	f000 fe38 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	2180      	movs	r1, #128	; 0x80
 8000bb6:	4804      	ldr	r0, [pc, #16]	; (8000bc8 <setLedColor1+0x8c>)
 8000bb8:	f000 fe33 	bl	8001822 <HAL_GPIO_WritePin>
		break;
 8000bbc:	e000      	b.n	8000bc0 <setLedColor1+0x84>
		break;
 8000bbe:	bf00      	nop
	}
}
 8000bc0:	bf00      	nop
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	40010800 	.word	0x40010800

08000bcc <setLedColor2>:

void setLedColor2(int color){
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
	switch(color){
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2b20      	cmp	r3, #32
 8000bd8:	d02f      	beq.n	8000c3a <setLedColor2+0x6e>
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	2b20      	cmp	r3, #32
 8000bde:	dc3f      	bgt.n	8000c60 <setLedColor2+0x94>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2b1e      	cmp	r3, #30
 8000be4:	d003      	beq.n	8000bee <setLedColor2+0x22>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2b1f      	cmp	r3, #31
 8000bea:	d013      	beq.n	8000c14 <setLedColor2+0x48>
		HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
		HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
		HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
		break;
	default:
		break;
 8000bec:	e038      	b.n	8000c60 <setLedColor2+0x94>
		HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 8000bee:	2201      	movs	r2, #1
 8000bf0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bf4:	481d      	ldr	r0, [pc, #116]	; (8000c6c <setLedColor2+0xa0>)
 8000bf6:	f000 fe14 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c00:	481a      	ldr	r0, [pc, #104]	; (8000c6c <setLedColor2+0xa0>)
 8000c02:	f000 fe0e 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 8000c06:	2200      	movs	r2, #0
 8000c08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c0c:	4817      	ldr	r0, [pc, #92]	; (8000c6c <setLedColor2+0xa0>)
 8000c0e:	f000 fe08 	bl	8001822 <HAL_GPIO_WritePin>
		break;
 8000c12:	e026      	b.n	8000c62 <setLedColor2+0x96>
		HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8000c14:	2200      	movs	r2, #0
 8000c16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c1a:	4814      	ldr	r0, [pc, #80]	; (8000c6c <setLedColor2+0xa0>)
 8000c1c:	f000 fe01 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 8000c20:	2201      	movs	r2, #1
 8000c22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c26:	4811      	ldr	r0, [pc, #68]	; (8000c6c <setLedColor2+0xa0>)
 8000c28:	f000 fdfb 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c32:	480e      	ldr	r0, [pc, #56]	; (8000c6c <setLedColor2+0xa0>)
 8000c34:	f000 fdf5 	bl	8001822 <HAL_GPIO_WritePin>
		break;
 8000c38:	e013      	b.n	8000c62 <setLedColor2+0x96>
		HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c40:	480a      	ldr	r0, [pc, #40]	; (8000c6c <setLedColor2+0xa0>)
 8000c42:	f000 fdee 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c4c:	4807      	ldr	r0, [pc, #28]	; (8000c6c <setLedColor2+0xa0>)
 8000c4e:	f000 fde8 	bl	8001822 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 8000c52:	2201      	movs	r2, #1
 8000c54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c58:	4804      	ldr	r0, [pc, #16]	; (8000c6c <setLedColor2+0xa0>)
 8000c5a:	f000 fde2 	bl	8001822 <HAL_GPIO_WritePin>
		break;
 8000c5e:	e000      	b.n	8000c62 <setLedColor2+0x96>
		break;
 8000c60:	bf00      	nop
	}
}
 8000c62:	bf00      	nop
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40010800 	.word	0x40010800

08000c70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c74:	f000 fad4 	bl	8001220 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c78:	f000 f838 	bl	8000cec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c7c:	f000 f8be 	bl	8000dfc <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c80:	f000 f870 	bl	8000d64 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000c84:	4815      	ldr	r0, [pc, #84]	; (8000cdc <main+0x6c>)
 8000c86:	f001 fa35 	bl	80020f4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer4(500);
 8000c8a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c8e:	f000 f971 	bl	8000f74 <setTimer4>
  setTimer5(500);
 8000c92:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c96:	f000 f989 	bl	8000fac <setTimer5>
  status_0 = INIT;
 8000c9a:	4b11      	ldr	r3, [pc, #68]	; (8000ce0 <main+0x70>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]
  while (1)
  {
	  fsm_autolight1_run();
 8000ca0:	f7ff fb24 	bl	80002ec <fsm_autolight1_run>
	  fsm_autolight2_run();
 8000ca4:	f7ff fc06 	bl	80004b4 <fsm_autolight2_run>
	  fsm_automatic_run();
 8000ca8:	f7ff fcea 	bl	8000680 <fsm_automatic_run>
	  if(timer4_flag == 1){
 8000cac:	4b0d      	ldr	r3, [pc, #52]	; (8000ce4 <main+0x74>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d1f5      	bne.n	8000ca0 <main+0x30>
		  update7SEG(index_led++);
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	; (8000ce8 <main+0x78>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	1c5a      	adds	r2, r3, #1
 8000cba:	490b      	ldr	r1, [pc, #44]	; (8000ce8 <main+0x78>)
 8000cbc:	600a      	str	r2, [r1, #0]
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f7ff feea 	bl	8000a98 <update7SEG>
		  if(index_led > 1){
 8000cc4:	4b08      	ldr	r3, [pc, #32]	; (8000ce8 <main+0x78>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	2b01      	cmp	r3, #1
 8000cca:	dd02      	ble.n	8000cd2 <main+0x62>
			  index_led = 0;
 8000ccc:	4b06      	ldr	r3, [pc, #24]	; (8000ce8 <main+0x78>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
		  }
		  setTimer4(500);
 8000cd2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cd6:	f000 f94d 	bl	8000f74 <setTimer4>
	  fsm_autolight1_run();
 8000cda:	e7e1      	b.n	8000ca0 <main+0x30>
 8000cdc:	200000c4 	.word	0x200000c4
 8000ce0:	20000034 	.word	0x20000034
 8000ce4:	20000074 	.word	0x20000074
 8000ce8:	20000040 	.word	0x20000040

08000cec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b090      	sub	sp, #64	; 0x40
 8000cf0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cf2:	f107 0318 	add.w	r3, r7, #24
 8000cf6:	2228      	movs	r2, #40	; 0x28
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f001 fdb2 	bl	8002864 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d00:	1d3b      	adds	r3, r7, #4
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	605a      	str	r2, [r3, #4]
 8000d08:	609a      	str	r2, [r3, #8]
 8000d0a:	60da      	str	r2, [r3, #12]
 8000d0c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d12:	2301      	movs	r3, #1
 8000d14:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d16:	2310      	movs	r3, #16
 8000d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d1e:	f107 0318 	add.w	r3, r7, #24
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 fdae 	bl	8001884 <HAL_RCC_OscConfig>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d2e:	f000 f8e3 	bl	8000ef8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d32:	230f      	movs	r3, #15
 8000d34:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d36:	2300      	movs	r3, #0
 8000d38:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d42:	2300      	movs	r3, #0
 8000d44:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d46:	1d3b      	adds	r3, r7, #4
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f001 f81a 	bl	8001d84 <HAL_RCC_ClockConfig>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d56:	f000 f8cf 	bl	8000ef8 <Error_Handler>
  }
}
 8000d5a:	bf00      	nop
 8000d5c:	3740      	adds	r7, #64	; 0x40
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
	...

08000d64 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b086      	sub	sp, #24
 8000d68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d6a:	f107 0308 	add.w	r3, r7, #8
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	605a      	str	r2, [r3, #4]
 8000d74:	609a      	str	r2, [r3, #8]
 8000d76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d78:	463b      	mov	r3, r7
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	601a      	str	r2, [r3, #0]
 8000d7e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d80:	4b1d      	ldr	r3, [pc, #116]	; (8000df8 <MX_TIM2_Init+0x94>)
 8000d82:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d86:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000d88:	4b1b      	ldr	r3, [pc, #108]	; (8000df8 <MX_TIM2_Init+0x94>)
 8000d8a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000d8e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d90:	4b19      	ldr	r3, [pc, #100]	; (8000df8 <MX_TIM2_Init+0x94>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8000d96:	4b18      	ldr	r3, [pc, #96]	; (8000df8 <MX_TIM2_Init+0x94>)
 8000d98:	220a      	movs	r2, #10
 8000d9a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d9c:	4b16      	ldr	r3, [pc, #88]	; (8000df8 <MX_TIM2_Init+0x94>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000da2:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <MX_TIM2_Init+0x94>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000da8:	4813      	ldr	r0, [pc, #76]	; (8000df8 <MX_TIM2_Init+0x94>)
 8000daa:	f001 f953 	bl	8002054 <HAL_TIM_Base_Init>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000db4:	f000 f8a0 	bl	8000ef8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000db8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dbc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dbe:	f107 0308 	add.w	r3, r7, #8
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	480c      	ldr	r0, [pc, #48]	; (8000df8 <MX_TIM2_Init+0x94>)
 8000dc6:	f001 fae9 	bl	800239c <HAL_TIM_ConfigClockSource>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d001      	beq.n	8000dd4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000dd0:	f000 f892 	bl	8000ef8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ddc:	463b      	mov	r3, r7
 8000dde:	4619      	mov	r1, r3
 8000de0:	4805      	ldr	r0, [pc, #20]	; (8000df8 <MX_TIM2_Init+0x94>)
 8000de2:	f001 fcb1 	bl	8002748 <HAL_TIMEx_MasterConfigSynchronization>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000dec:	f000 f884 	bl	8000ef8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000df0:	bf00      	nop
 8000df2:	3718      	adds	r7, #24
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	200000c4 	.word	0x200000c4

08000dfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b088      	sub	sp, #32
 8000e00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e02:	f107 0310 	add.w	r3, r7, #16
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	605a      	str	r2, [r3, #4]
 8000e0c:	609a      	str	r2, [r3, #8]
 8000e0e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e10:	4b2f      	ldr	r3, [pc, #188]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e12:	699b      	ldr	r3, [r3, #24]
 8000e14:	4a2e      	ldr	r2, [pc, #184]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e16:	f043 0310 	orr.w	r3, r3, #16
 8000e1a:	6193      	str	r3, [r2, #24]
 8000e1c:	4b2c      	ldr	r3, [pc, #176]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e1e:	699b      	ldr	r3, [r3, #24]
 8000e20:	f003 0310 	and.w	r3, r3, #16
 8000e24:	60fb      	str	r3, [r7, #12]
 8000e26:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e28:	4b29      	ldr	r3, [pc, #164]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e2a:	699b      	ldr	r3, [r3, #24]
 8000e2c:	4a28      	ldr	r2, [pc, #160]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e2e:	f043 0304 	orr.w	r3, r3, #4
 8000e32:	6193      	str	r3, [r2, #24]
 8000e34:	4b26      	ldr	r3, [pc, #152]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e36:	699b      	ldr	r3, [r3, #24]
 8000e38:	f003 0304 	and.w	r3, r3, #4
 8000e3c:	60bb      	str	r3, [r7, #8]
 8000e3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e40:	4b23      	ldr	r3, [pc, #140]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e42:	699b      	ldr	r3, [r3, #24]
 8000e44:	4a22      	ldr	r2, [pc, #136]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e46:	f043 0308 	orr.w	r3, r3, #8
 8000e4a:	6193      	str	r3, [r2, #24]
 8000e4c:	4b20      	ldr	r3, [pc, #128]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	f003 0308 	and.w	r3, r3, #8
 8000e54:	607b      	str	r3, [r7, #4]
 8000e56:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f240 71ef 	movw	r1, #2031	; 0x7ef
 8000e5e:	481d      	ldr	r0, [pc, #116]	; (8000ed4 <MX_GPIO_Init+0xd8>)
 8000e60:	f000 fcdf 	bl	8001822 <HAL_GPIO_WritePin>
                          |LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED2_Pin
                          |LED_YELLOW2_Pin|LED_GREEN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin|D2_Pin
 8000e64:	2200      	movs	r2, #0
 8000e66:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8000e6a:	481b      	ldr	r0, [pc, #108]	; (8000ed8 <MX_GPIO_Init+0xdc>)
 8000e6c:	f000 fcd9 	bl	8001822 <HAL_GPIO_WritePin>
                          |E2_Pin|F2_Pin|G2_Pin|D1_Pin
                          |E1_Pin|F1_Pin|G1_Pin|A2_Pin
                          |B2_Pin|C2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUT1_Pin BUT2_Pin BUT3_Pin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin|BUT3_Pin;
 8000e70:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000e74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e76:	2300      	movs	r3, #0
 8000e78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e7e:	f107 0310 	add.w	r3, r7, #16
 8000e82:	4619      	mov	r1, r3
 8000e84:	4815      	ldr	r0, [pc, #84]	; (8000edc <MX_GPIO_Init+0xe0>)
 8000e86:	f000 fb3b 	bl	8001500 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           LED_RED1_Pin LED_YELLOW1_Pin LED_GREEN1_Pin LED_RED2_Pin
                           LED_YELLOW2_Pin LED_GREEN2_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000e8a:	f240 73ef 	movw	r3, #2031	; 0x7ef
 8000e8e:	613b      	str	r3, [r7, #16]
                          |LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED2_Pin
                          |LED_YELLOW2_Pin|LED_GREEN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e90:	2301      	movs	r3, #1
 8000e92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9c:	f107 0310 	add.w	r3, r7, #16
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	480c      	ldr	r0, [pc, #48]	; (8000ed4 <MX_GPIO_Init+0xd8>)
 8000ea4:	f000 fb2c 	bl	8001500 <HAL_GPIO_Init>

  /*Configure GPIO pins : A1_Pin B1_Pin C1_Pin D2_Pin
                           E2_Pin F2_Pin G2_Pin D1_Pin
                           E1_Pin F1_Pin G1_Pin A2_Pin
                           B2_Pin C2_Pin */
  GPIO_InitStruct.Pin = A1_Pin|B1_Pin|C1_Pin|D2_Pin
 8000ea8:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8000eac:	613b      	str	r3, [r7, #16]
                          |E2_Pin|F2_Pin|G2_Pin|D1_Pin
                          |E1_Pin|F1_Pin|G1_Pin|A2_Pin
                          |B2_Pin|C2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eba:	f107 0310 	add.w	r3, r7, #16
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4805      	ldr	r0, [pc, #20]	; (8000ed8 <MX_GPIO_Init+0xdc>)
 8000ec2:	f000 fb1d 	bl	8001500 <HAL_GPIO_Init>

}
 8000ec6:	bf00      	nop
 8000ec8:	3720      	adds	r7, #32
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	40021000 	.word	0x40021000
 8000ed4:	40010800 	.word	0x40010800
 8000ed8:	40010c00 	.word	0x40010c00
 8000edc:	40011000 	.word	0x40011000

08000ee0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
	timerRun();
 8000ee8:	f000 f87c 	bl	8000fe4 <timerRun>
	getKeyInput();
 8000eec:	f7ff f94c 	bl	8000188 <getKeyInput>
}
 8000ef0:	bf00      	nop
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000efc:	b672      	cpsid	i
}
 8000efe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f00:	e7fe      	b.n	8000f00 <Error_Handler+0x8>
	...

08000f04 <setTimer2>:
void setTimer1(int duration){
	timer1_counter = duration/TICK;
	timer1_flag = 0;
}

void setTimer2(int duration){
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TICK;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	4a08      	ldr	r2, [pc, #32]	; (8000f30 <setTimer2+0x2c>)
 8000f10:	fb82 1203 	smull	r1, r2, r2, r3
 8000f14:	1092      	asrs	r2, r2, #2
 8000f16:	17db      	asrs	r3, r3, #31
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	4a06      	ldr	r2, [pc, #24]	; (8000f34 <setTimer2+0x30>)
 8000f1c:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8000f1e:	4b06      	ldr	r3, [pc, #24]	; (8000f38 <setTimer2+0x34>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	601a      	str	r2, [r3, #0]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	66666667 	.word	0x66666667
 8000f34:	20000058 	.word	0x20000058
 8000f38:	2000006c 	.word	0x2000006c

08000f3c <setTimer3>:

void setTimer3(int duration){
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/TICK;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	4a08      	ldr	r2, [pc, #32]	; (8000f68 <setTimer3+0x2c>)
 8000f48:	fb82 1203 	smull	r1, r2, r2, r3
 8000f4c:	1092      	asrs	r2, r2, #2
 8000f4e:	17db      	asrs	r3, r3, #31
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	4a06      	ldr	r2, [pc, #24]	; (8000f6c <setTimer3+0x30>)
 8000f54:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8000f56:	4b06      	ldr	r3, [pc, #24]	; (8000f70 <setTimer3+0x34>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
}
 8000f5c:	bf00      	nop
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bc80      	pop	{r7}
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	66666667 	.word	0x66666667
 8000f6c:	2000005c 	.word	0x2000005c
 8000f70:	20000070 	.word	0x20000070

08000f74 <setTimer4>:

void setTimer4(int duration){
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	timer4_counter = duration/TICK;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	4a08      	ldr	r2, [pc, #32]	; (8000fa0 <setTimer4+0x2c>)
 8000f80:	fb82 1203 	smull	r1, r2, r2, r3
 8000f84:	1092      	asrs	r2, r2, #2
 8000f86:	17db      	asrs	r3, r3, #31
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	4a06      	ldr	r2, [pc, #24]	; (8000fa4 <setTimer4+0x30>)
 8000f8c:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8000f8e:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <setTimer4+0x34>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bc80      	pop	{r7}
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	66666667 	.word	0x66666667
 8000fa4:	20000060 	.word	0x20000060
 8000fa8:	20000074 	.word	0x20000074

08000fac <setTimer5>:

void setTimer5(int duration){
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
	timer5_counter = duration/TICK;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4a08      	ldr	r2, [pc, #32]	; (8000fd8 <setTimer5+0x2c>)
 8000fb8:	fb82 1203 	smull	r1, r2, r2, r3
 8000fbc:	1092      	asrs	r2, r2, #2
 8000fbe:	17db      	asrs	r3, r3, #31
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	4a06      	ldr	r2, [pc, #24]	; (8000fdc <setTimer5+0x30>)
 8000fc4:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 8000fc6:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <setTimer5+0x34>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
}
 8000fcc:	bf00      	nop
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	66666667 	.word	0x66666667
 8000fdc:	20000064 	.word	0x20000064
 8000fe0:	20000078 	.word	0x20000078

08000fe4 <timerRun>:
void timerRun(){
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 8000fe8:	4b29      	ldr	r3, [pc, #164]	; (8001090 <timerRun+0xac>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	dd0b      	ble.n	8001008 <timerRun+0x24>
		timer1_counter--;
 8000ff0:	4b27      	ldr	r3, [pc, #156]	; (8001090 <timerRun+0xac>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	3b01      	subs	r3, #1
 8000ff6:	4a26      	ldr	r2, [pc, #152]	; (8001090 <timerRun+0xac>)
 8000ff8:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0){
 8000ffa:	4b25      	ldr	r3, [pc, #148]	; (8001090 <timerRun+0xac>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	dc02      	bgt.n	8001008 <timerRun+0x24>
			timer1_flag = 1;
 8001002:	4b24      	ldr	r3, [pc, #144]	; (8001094 <timerRun+0xb0>)
 8001004:	2201      	movs	r2, #1
 8001006:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer2_counter > 0){
 8001008:	4b23      	ldr	r3, [pc, #140]	; (8001098 <timerRun+0xb4>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2b00      	cmp	r3, #0
 800100e:	dd0b      	ble.n	8001028 <timerRun+0x44>
			timer2_counter--;
 8001010:	4b21      	ldr	r3, [pc, #132]	; (8001098 <timerRun+0xb4>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	3b01      	subs	r3, #1
 8001016:	4a20      	ldr	r2, [pc, #128]	; (8001098 <timerRun+0xb4>)
 8001018:	6013      	str	r3, [r2, #0]
			if(timer2_counter <= 0){
 800101a:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <timerRun+0xb4>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	2b00      	cmp	r3, #0
 8001020:	dc02      	bgt.n	8001028 <timerRun+0x44>
				timer2_flag = 1;
 8001022:	4b1e      	ldr	r3, [pc, #120]	; (800109c <timerRun+0xb8>)
 8001024:	2201      	movs	r2, #1
 8001026:	601a      	str	r2, [r3, #0]
			}
		}

	if(timer3_counter > 0){
 8001028:	4b1d      	ldr	r3, [pc, #116]	; (80010a0 <timerRun+0xbc>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	dd0b      	ble.n	8001048 <timerRun+0x64>
			timer3_counter--;
 8001030:	4b1b      	ldr	r3, [pc, #108]	; (80010a0 <timerRun+0xbc>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	3b01      	subs	r3, #1
 8001036:	4a1a      	ldr	r2, [pc, #104]	; (80010a0 <timerRun+0xbc>)
 8001038:	6013      	str	r3, [r2, #0]
			if(timer3_counter <= 0){
 800103a:	4b19      	ldr	r3, [pc, #100]	; (80010a0 <timerRun+0xbc>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2b00      	cmp	r3, #0
 8001040:	dc02      	bgt.n	8001048 <timerRun+0x64>
				timer3_flag = 1;
 8001042:	4b18      	ldr	r3, [pc, #96]	; (80010a4 <timerRun+0xc0>)
 8001044:	2201      	movs	r2, #1
 8001046:	601a      	str	r2, [r3, #0]
			}
		}

	if(timer4_counter > 0){
 8001048:	4b17      	ldr	r3, [pc, #92]	; (80010a8 <timerRun+0xc4>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	dd0b      	ble.n	8001068 <timerRun+0x84>
			timer4_counter--;
 8001050:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <timerRun+0xc4>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	3b01      	subs	r3, #1
 8001056:	4a14      	ldr	r2, [pc, #80]	; (80010a8 <timerRun+0xc4>)
 8001058:	6013      	str	r3, [r2, #0]
			if(timer4_counter <= 0){
 800105a:	4b13      	ldr	r3, [pc, #76]	; (80010a8 <timerRun+0xc4>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	2b00      	cmp	r3, #0
 8001060:	dc02      	bgt.n	8001068 <timerRun+0x84>
				timer4_flag = 1;
 8001062:	4b12      	ldr	r3, [pc, #72]	; (80010ac <timerRun+0xc8>)
 8001064:	2201      	movs	r2, #1
 8001066:	601a      	str	r2, [r3, #0]
			}
		}

	if(timer5_counter > 0){
 8001068:	4b11      	ldr	r3, [pc, #68]	; (80010b0 <timerRun+0xcc>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	dd0b      	ble.n	8001088 <timerRun+0xa4>
			timer5_counter--;
 8001070:	4b0f      	ldr	r3, [pc, #60]	; (80010b0 <timerRun+0xcc>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	3b01      	subs	r3, #1
 8001076:	4a0e      	ldr	r2, [pc, #56]	; (80010b0 <timerRun+0xcc>)
 8001078:	6013      	str	r3, [r2, #0]
			if(timer5_counter <= 0){
 800107a:	4b0d      	ldr	r3, [pc, #52]	; (80010b0 <timerRun+0xcc>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	2b00      	cmp	r3, #0
 8001080:	dc02      	bgt.n	8001088 <timerRun+0xa4>
				timer5_flag = 1;
 8001082:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <timerRun+0xd0>)
 8001084:	2201      	movs	r2, #1
 8001086:	601a      	str	r2, [r3, #0]
			}
		}
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	bc80      	pop	{r7}
 800108e:	4770      	bx	lr
 8001090:	20000054 	.word	0x20000054
 8001094:	20000068 	.word	0x20000068
 8001098:	20000058 	.word	0x20000058
 800109c:	2000006c 	.word	0x2000006c
 80010a0:	2000005c 	.word	0x2000005c
 80010a4:	20000070 	.word	0x20000070
 80010a8:	20000060 	.word	0x20000060
 80010ac:	20000074 	.word	0x20000074
 80010b0:	20000064 	.word	0x20000064
 80010b4:	20000078 	.word	0x20000078

080010b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010be:	4b15      	ldr	r3, [pc, #84]	; (8001114 <HAL_MspInit+0x5c>)
 80010c0:	699b      	ldr	r3, [r3, #24]
 80010c2:	4a14      	ldr	r2, [pc, #80]	; (8001114 <HAL_MspInit+0x5c>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	6193      	str	r3, [r2, #24]
 80010ca:	4b12      	ldr	r3, [pc, #72]	; (8001114 <HAL_MspInit+0x5c>)
 80010cc:	699b      	ldr	r3, [r3, #24]
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	60bb      	str	r3, [r7, #8]
 80010d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d6:	4b0f      	ldr	r3, [pc, #60]	; (8001114 <HAL_MspInit+0x5c>)
 80010d8:	69db      	ldr	r3, [r3, #28]
 80010da:	4a0e      	ldr	r2, [pc, #56]	; (8001114 <HAL_MspInit+0x5c>)
 80010dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e0:	61d3      	str	r3, [r2, #28]
 80010e2:	4b0c      	ldr	r3, [pc, #48]	; (8001114 <HAL_MspInit+0x5c>)
 80010e4:	69db      	ldr	r3, [r3, #28]
 80010e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ea:	607b      	str	r3, [r7, #4]
 80010ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80010ee:	4b0a      	ldr	r3, [pc, #40]	; (8001118 <HAL_MspInit+0x60>)
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	4a04      	ldr	r2, [pc, #16]	; (8001118 <HAL_MspInit+0x60>)
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800110a:	bf00      	nop
 800110c:	3714      	adds	r7, #20
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr
 8001114:	40021000 	.word	0x40021000
 8001118:	40010000 	.word	0x40010000

0800111c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800112c:	d113      	bne.n	8001156 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800112e:	4b0c      	ldr	r3, [pc, #48]	; (8001160 <HAL_TIM_Base_MspInit+0x44>)
 8001130:	69db      	ldr	r3, [r3, #28]
 8001132:	4a0b      	ldr	r2, [pc, #44]	; (8001160 <HAL_TIM_Base_MspInit+0x44>)
 8001134:	f043 0301 	orr.w	r3, r3, #1
 8001138:	61d3      	str	r3, [r2, #28]
 800113a:	4b09      	ldr	r3, [pc, #36]	; (8001160 <HAL_TIM_Base_MspInit+0x44>)
 800113c:	69db      	ldr	r3, [r3, #28]
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001146:	2200      	movs	r2, #0
 8001148:	2100      	movs	r1, #0
 800114a:	201c      	movs	r0, #28
 800114c:	f000 f9a1 	bl	8001492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001150:	201c      	movs	r0, #28
 8001152:	f000 f9ba 	bl	80014ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001156:	bf00      	nop
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40021000 	.word	0x40021000

08001164 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001168:	e7fe      	b.n	8001168 <NMI_Handler+0x4>

0800116a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800116a:	b480      	push	{r7}
 800116c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800116e:	e7fe      	b.n	800116e <HardFault_Handler+0x4>

08001170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001174:	e7fe      	b.n	8001174 <MemManage_Handler+0x4>

08001176 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001176:	b480      	push	{r7}
 8001178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800117a:	e7fe      	b.n	800117a <BusFault_Handler+0x4>

0800117c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001180:	e7fe      	b.n	8001180 <UsageFault_Handler+0x4>

08001182 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001182:	b480      	push	{r7}
 8001184:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	46bd      	mov	sp, r7
 800118a:	bc80      	pop	{r7}
 800118c:	4770      	bx	lr

0800118e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800118e:	b480      	push	{r7}
 8001190:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	46bd      	mov	sp, r7
 8001196:	bc80      	pop	{r7}
 8001198:	4770      	bx	lr

0800119a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800119a:	b480      	push	{r7}
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800119e:	bf00      	nop
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bc80      	pop	{r7}
 80011a4:	4770      	bx	lr

080011a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011a6:	b580      	push	{r7, lr}
 80011a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011aa:	f000 f87f 	bl	80012ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
	...

080011b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80011b8:	4802      	ldr	r0, [pc, #8]	; (80011c4 <TIM2_IRQHandler+0x10>)
 80011ba:	f000 ffe7 	bl	800218c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	200000c4 	.word	0x200000c4

080011c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011cc:	bf00      	nop
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr

080011d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011d4:	480c      	ldr	r0, [pc, #48]	; (8001208 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011d6:	490d      	ldr	r1, [pc, #52]	; (800120c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011d8:	4a0d      	ldr	r2, [pc, #52]	; (8001210 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011dc:	e002      	b.n	80011e4 <LoopCopyDataInit>

080011de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011e2:	3304      	adds	r3, #4

080011e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e8:	d3f9      	bcc.n	80011de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ea:	4a0a      	ldr	r2, [pc, #40]	; (8001214 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011ec:	4c0a      	ldr	r4, [pc, #40]	; (8001218 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011f0:	e001      	b.n	80011f6 <LoopFillZerobss>

080011f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011f4:	3204      	adds	r2, #4

080011f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f8:	d3fb      	bcc.n	80011f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80011fa:	f7ff ffe5 	bl	80011c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011fe:	f001 fb0d 	bl	800281c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001202:	f7ff fd35 	bl	8000c70 <main>
  bx lr
 8001206:	4770      	bx	lr
  ldr r0, =_sdata
 8001208:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800120c:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8001210:	080028b4 	.word	0x080028b4
  ldr r2, =_sbss
 8001214:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8001218:	20000110 	.word	0x20000110

0800121c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800121c:	e7fe      	b.n	800121c <ADC1_2_IRQHandler>
	...

08001220 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001224:	4b08      	ldr	r3, [pc, #32]	; (8001248 <HAL_Init+0x28>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a07      	ldr	r2, [pc, #28]	; (8001248 <HAL_Init+0x28>)
 800122a:	f043 0310 	orr.w	r3, r3, #16
 800122e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001230:	2003      	movs	r0, #3
 8001232:	f000 f923 	bl	800147c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001236:	200f      	movs	r0, #15
 8001238:	f000 f808 	bl	800124c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800123c:	f7ff ff3c 	bl	80010b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001240:	2300      	movs	r3, #0
}
 8001242:	4618      	mov	r0, r3
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40022000 	.word	0x40022000

0800124c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001254:	4b12      	ldr	r3, [pc, #72]	; (80012a0 <HAL_InitTick+0x54>)
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <HAL_InitTick+0x58>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	4619      	mov	r1, r3
 800125e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001262:	fbb3 f3f1 	udiv	r3, r3, r1
 8001266:	fbb2 f3f3 	udiv	r3, r2, r3
 800126a:	4618      	mov	r0, r3
 800126c:	f000 f93b 	bl	80014e6 <HAL_SYSTICK_Config>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	e00e      	b.n	8001298 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2b0f      	cmp	r3, #15
 800127e:	d80a      	bhi.n	8001296 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001280:	2200      	movs	r2, #0
 8001282:	6879      	ldr	r1, [r7, #4]
 8001284:	f04f 30ff 	mov.w	r0, #4294967295
 8001288:	f000 f903 	bl	8001492 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800128c:	4a06      	ldr	r2, [pc, #24]	; (80012a8 <HAL_InitTick+0x5c>)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001292:	2300      	movs	r3, #0
 8001294:	e000      	b.n	8001298 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
}
 8001298:	4618      	mov	r0, r3
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	2000000c 	.word	0x2000000c
 80012a4:	20000014 	.word	0x20000014
 80012a8:	20000010 	.word	0x20000010

080012ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012b0:	4b05      	ldr	r3, [pc, #20]	; (80012c8 <HAL_IncTick+0x1c>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b05      	ldr	r3, [pc, #20]	; (80012cc <HAL_IncTick+0x20>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4413      	add	r3, r2
 80012bc:	4a03      	ldr	r2, [pc, #12]	; (80012cc <HAL_IncTick+0x20>)
 80012be:	6013      	str	r3, [r2, #0]
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr
 80012c8:	20000014 	.word	0x20000014
 80012cc:	2000010c 	.word	0x2000010c

080012d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  return uwTick;
 80012d4:	4b02      	ldr	r3, [pc, #8]	; (80012e0 <HAL_GetTick+0x10>)
 80012d6:	681b      	ldr	r3, [r3, #0]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr
 80012e0:	2000010c 	.word	0x2000010c

080012e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	f003 0307 	and.w	r3, r3, #7
 80012f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012f4:	4b0c      	ldr	r3, [pc, #48]	; (8001328 <__NVIC_SetPriorityGrouping+0x44>)
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012fa:	68ba      	ldr	r2, [r7, #8]
 80012fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001300:	4013      	ands	r3, r2
 8001302:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800130c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001310:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001314:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001316:	4a04      	ldr	r2, [pc, #16]	; (8001328 <__NVIC_SetPriorityGrouping+0x44>)
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	60d3      	str	r3, [r2, #12]
}
 800131c:	bf00      	nop
 800131e:	3714      	adds	r7, #20
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	e000ed00 	.word	0xe000ed00

0800132c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001330:	4b04      	ldr	r3, [pc, #16]	; (8001344 <__NVIC_GetPriorityGrouping+0x18>)
 8001332:	68db      	ldr	r3, [r3, #12]
 8001334:	0a1b      	lsrs	r3, r3, #8
 8001336:	f003 0307 	and.w	r3, r3, #7
}
 800133a:	4618      	mov	r0, r3
 800133c:	46bd      	mov	sp, r7
 800133e:	bc80      	pop	{r7}
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	e000ed00 	.word	0xe000ed00

08001348 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001356:	2b00      	cmp	r3, #0
 8001358:	db0b      	blt.n	8001372 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800135a:	79fb      	ldrb	r3, [r7, #7]
 800135c:	f003 021f 	and.w	r2, r3, #31
 8001360:	4906      	ldr	r1, [pc, #24]	; (800137c <__NVIC_EnableIRQ+0x34>)
 8001362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001366:	095b      	lsrs	r3, r3, #5
 8001368:	2001      	movs	r0, #1
 800136a:	fa00 f202 	lsl.w	r2, r0, r2
 800136e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr
 800137c:	e000e100 	.word	0xe000e100

08001380 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	6039      	str	r1, [r7, #0]
 800138a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800138c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001390:	2b00      	cmp	r3, #0
 8001392:	db0a      	blt.n	80013aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	b2da      	uxtb	r2, r3
 8001398:	490c      	ldr	r1, [pc, #48]	; (80013cc <__NVIC_SetPriority+0x4c>)
 800139a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139e:	0112      	lsls	r2, r2, #4
 80013a0:	b2d2      	uxtb	r2, r2
 80013a2:	440b      	add	r3, r1
 80013a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013a8:	e00a      	b.n	80013c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	b2da      	uxtb	r2, r3
 80013ae:	4908      	ldr	r1, [pc, #32]	; (80013d0 <__NVIC_SetPriority+0x50>)
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	f003 030f 	and.w	r3, r3, #15
 80013b6:	3b04      	subs	r3, #4
 80013b8:	0112      	lsls	r2, r2, #4
 80013ba:	b2d2      	uxtb	r2, r2
 80013bc:	440b      	add	r3, r1
 80013be:	761a      	strb	r2, [r3, #24]
}
 80013c0:	bf00      	nop
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	e000e100 	.word	0xe000e100
 80013d0:	e000ed00 	.word	0xe000ed00

080013d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b089      	sub	sp, #36	; 0x24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	f003 0307 	and.w	r3, r3, #7
 80013e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	f1c3 0307 	rsb	r3, r3, #7
 80013ee:	2b04      	cmp	r3, #4
 80013f0:	bf28      	it	cs
 80013f2:	2304      	movcs	r3, #4
 80013f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	3304      	adds	r3, #4
 80013fa:	2b06      	cmp	r3, #6
 80013fc:	d902      	bls.n	8001404 <NVIC_EncodePriority+0x30>
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	3b03      	subs	r3, #3
 8001402:	e000      	b.n	8001406 <NVIC_EncodePriority+0x32>
 8001404:	2300      	movs	r3, #0
 8001406:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001408:	f04f 32ff 	mov.w	r2, #4294967295
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	fa02 f303 	lsl.w	r3, r2, r3
 8001412:	43da      	mvns	r2, r3
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	401a      	ands	r2, r3
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800141c:	f04f 31ff 	mov.w	r1, #4294967295
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	fa01 f303 	lsl.w	r3, r1, r3
 8001426:	43d9      	mvns	r1, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800142c:	4313      	orrs	r3, r2
         );
}
 800142e:	4618      	mov	r0, r3
 8001430:	3724      	adds	r7, #36	; 0x24
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr

08001438 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	3b01      	subs	r3, #1
 8001444:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001448:	d301      	bcc.n	800144e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800144a:	2301      	movs	r3, #1
 800144c:	e00f      	b.n	800146e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800144e:	4a0a      	ldr	r2, [pc, #40]	; (8001478 <SysTick_Config+0x40>)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	3b01      	subs	r3, #1
 8001454:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001456:	210f      	movs	r1, #15
 8001458:	f04f 30ff 	mov.w	r0, #4294967295
 800145c:	f7ff ff90 	bl	8001380 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001460:	4b05      	ldr	r3, [pc, #20]	; (8001478 <SysTick_Config+0x40>)
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001466:	4b04      	ldr	r3, [pc, #16]	; (8001478 <SysTick_Config+0x40>)
 8001468:	2207      	movs	r2, #7
 800146a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800146c:	2300      	movs	r3, #0
}
 800146e:	4618      	mov	r0, r3
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	e000e010 	.word	0xe000e010

0800147c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7ff ff2d 	bl	80012e4 <__NVIC_SetPriorityGrouping>
}
 800148a:	bf00      	nop
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001492:	b580      	push	{r7, lr}
 8001494:	b086      	sub	sp, #24
 8001496:	af00      	add	r7, sp, #0
 8001498:	4603      	mov	r3, r0
 800149a:	60b9      	str	r1, [r7, #8]
 800149c:	607a      	str	r2, [r7, #4]
 800149e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014a0:	2300      	movs	r3, #0
 80014a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014a4:	f7ff ff42 	bl	800132c <__NVIC_GetPriorityGrouping>
 80014a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	68b9      	ldr	r1, [r7, #8]
 80014ae:	6978      	ldr	r0, [r7, #20]
 80014b0:	f7ff ff90 	bl	80013d4 <NVIC_EncodePriority>
 80014b4:	4602      	mov	r2, r0
 80014b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014ba:	4611      	mov	r1, r2
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff ff5f 	bl	8001380 <__NVIC_SetPriority>
}
 80014c2:	bf00      	nop
 80014c4:	3718      	adds	r7, #24
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b082      	sub	sp, #8
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	4603      	mov	r3, r0
 80014d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff ff35 	bl	8001348 <__NVIC_EnableIRQ>
}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}

080014e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b082      	sub	sp, #8
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f7ff ffa2 	bl	8001438 <SysTick_Config>
 80014f4:	4603      	mov	r3, r0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
	...

08001500 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001500:	b480      	push	{r7}
 8001502:	b08b      	sub	sp, #44	; 0x2c
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800150a:	2300      	movs	r3, #0
 800150c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800150e:	2300      	movs	r3, #0
 8001510:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001512:	e148      	b.n	80017a6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001514:	2201      	movs	r2, #1
 8001516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001518:	fa02 f303 	lsl.w	r3, r2, r3
 800151c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	69fa      	ldr	r2, [r7, #28]
 8001524:	4013      	ands	r3, r2
 8001526:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001528:	69ba      	ldr	r2, [r7, #24]
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	429a      	cmp	r2, r3
 800152e:	f040 8137 	bne.w	80017a0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	4aa3      	ldr	r2, [pc, #652]	; (80017c4 <HAL_GPIO_Init+0x2c4>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d05e      	beq.n	80015fa <HAL_GPIO_Init+0xfa>
 800153c:	4aa1      	ldr	r2, [pc, #644]	; (80017c4 <HAL_GPIO_Init+0x2c4>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d875      	bhi.n	800162e <HAL_GPIO_Init+0x12e>
 8001542:	4aa1      	ldr	r2, [pc, #644]	; (80017c8 <HAL_GPIO_Init+0x2c8>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d058      	beq.n	80015fa <HAL_GPIO_Init+0xfa>
 8001548:	4a9f      	ldr	r2, [pc, #636]	; (80017c8 <HAL_GPIO_Init+0x2c8>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d86f      	bhi.n	800162e <HAL_GPIO_Init+0x12e>
 800154e:	4a9f      	ldr	r2, [pc, #636]	; (80017cc <HAL_GPIO_Init+0x2cc>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d052      	beq.n	80015fa <HAL_GPIO_Init+0xfa>
 8001554:	4a9d      	ldr	r2, [pc, #628]	; (80017cc <HAL_GPIO_Init+0x2cc>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d869      	bhi.n	800162e <HAL_GPIO_Init+0x12e>
 800155a:	4a9d      	ldr	r2, [pc, #628]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d04c      	beq.n	80015fa <HAL_GPIO_Init+0xfa>
 8001560:	4a9b      	ldr	r2, [pc, #620]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d863      	bhi.n	800162e <HAL_GPIO_Init+0x12e>
 8001566:	4a9b      	ldr	r2, [pc, #620]	; (80017d4 <HAL_GPIO_Init+0x2d4>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d046      	beq.n	80015fa <HAL_GPIO_Init+0xfa>
 800156c:	4a99      	ldr	r2, [pc, #612]	; (80017d4 <HAL_GPIO_Init+0x2d4>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d85d      	bhi.n	800162e <HAL_GPIO_Init+0x12e>
 8001572:	2b12      	cmp	r3, #18
 8001574:	d82a      	bhi.n	80015cc <HAL_GPIO_Init+0xcc>
 8001576:	2b12      	cmp	r3, #18
 8001578:	d859      	bhi.n	800162e <HAL_GPIO_Init+0x12e>
 800157a:	a201      	add	r2, pc, #4	; (adr r2, 8001580 <HAL_GPIO_Init+0x80>)
 800157c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001580:	080015fb 	.word	0x080015fb
 8001584:	080015d5 	.word	0x080015d5
 8001588:	080015e7 	.word	0x080015e7
 800158c:	08001629 	.word	0x08001629
 8001590:	0800162f 	.word	0x0800162f
 8001594:	0800162f 	.word	0x0800162f
 8001598:	0800162f 	.word	0x0800162f
 800159c:	0800162f 	.word	0x0800162f
 80015a0:	0800162f 	.word	0x0800162f
 80015a4:	0800162f 	.word	0x0800162f
 80015a8:	0800162f 	.word	0x0800162f
 80015ac:	0800162f 	.word	0x0800162f
 80015b0:	0800162f 	.word	0x0800162f
 80015b4:	0800162f 	.word	0x0800162f
 80015b8:	0800162f 	.word	0x0800162f
 80015bc:	0800162f 	.word	0x0800162f
 80015c0:	0800162f 	.word	0x0800162f
 80015c4:	080015dd 	.word	0x080015dd
 80015c8:	080015f1 	.word	0x080015f1
 80015cc:	4a82      	ldr	r2, [pc, #520]	; (80017d8 <HAL_GPIO_Init+0x2d8>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d013      	beq.n	80015fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015d2:	e02c      	b.n	800162e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	623b      	str	r3, [r7, #32]
          break;
 80015da:	e029      	b.n	8001630 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	3304      	adds	r3, #4
 80015e2:	623b      	str	r3, [r7, #32]
          break;
 80015e4:	e024      	b.n	8001630 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	68db      	ldr	r3, [r3, #12]
 80015ea:	3308      	adds	r3, #8
 80015ec:	623b      	str	r3, [r7, #32]
          break;
 80015ee:	e01f      	b.n	8001630 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	330c      	adds	r3, #12
 80015f6:	623b      	str	r3, [r7, #32]
          break;
 80015f8:	e01a      	b.n	8001630 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d102      	bne.n	8001608 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001602:	2304      	movs	r3, #4
 8001604:	623b      	str	r3, [r7, #32]
          break;
 8001606:	e013      	b.n	8001630 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d105      	bne.n	800161c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001610:	2308      	movs	r3, #8
 8001612:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	69fa      	ldr	r2, [r7, #28]
 8001618:	611a      	str	r2, [r3, #16]
          break;
 800161a:	e009      	b.n	8001630 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800161c:	2308      	movs	r3, #8
 800161e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	69fa      	ldr	r2, [r7, #28]
 8001624:	615a      	str	r2, [r3, #20]
          break;
 8001626:	e003      	b.n	8001630 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001628:	2300      	movs	r3, #0
 800162a:	623b      	str	r3, [r7, #32]
          break;
 800162c:	e000      	b.n	8001630 <HAL_GPIO_Init+0x130>
          break;
 800162e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	2bff      	cmp	r3, #255	; 0xff
 8001634:	d801      	bhi.n	800163a <HAL_GPIO_Init+0x13a>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	e001      	b.n	800163e <HAL_GPIO_Init+0x13e>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	3304      	adds	r3, #4
 800163e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	2bff      	cmp	r3, #255	; 0xff
 8001644:	d802      	bhi.n	800164c <HAL_GPIO_Init+0x14c>
 8001646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	e002      	b.n	8001652 <HAL_GPIO_Init+0x152>
 800164c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800164e:	3b08      	subs	r3, #8
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	210f      	movs	r1, #15
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	fa01 f303 	lsl.w	r3, r1, r3
 8001660:	43db      	mvns	r3, r3
 8001662:	401a      	ands	r2, r3
 8001664:	6a39      	ldr	r1, [r7, #32]
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	fa01 f303 	lsl.w	r3, r1, r3
 800166c:	431a      	orrs	r2, r3
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	f000 8090 	beq.w	80017a0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001680:	4b56      	ldr	r3, [pc, #344]	; (80017dc <HAL_GPIO_Init+0x2dc>)
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	4a55      	ldr	r2, [pc, #340]	; (80017dc <HAL_GPIO_Init+0x2dc>)
 8001686:	f043 0301 	orr.w	r3, r3, #1
 800168a:	6193      	str	r3, [r2, #24]
 800168c:	4b53      	ldr	r3, [pc, #332]	; (80017dc <HAL_GPIO_Init+0x2dc>)
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	f003 0301 	and.w	r3, r3, #1
 8001694:	60bb      	str	r3, [r7, #8]
 8001696:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001698:	4a51      	ldr	r2, [pc, #324]	; (80017e0 <HAL_GPIO_Init+0x2e0>)
 800169a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169c:	089b      	lsrs	r3, r3, #2
 800169e:	3302      	adds	r3, #2
 80016a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a8:	f003 0303 	and.w	r3, r3, #3
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	220f      	movs	r2, #15
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	43db      	mvns	r3, r3
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	4013      	ands	r3, r2
 80016ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4a49      	ldr	r2, [pc, #292]	; (80017e4 <HAL_GPIO_Init+0x2e4>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d00d      	beq.n	80016e0 <HAL_GPIO_Init+0x1e0>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4a48      	ldr	r2, [pc, #288]	; (80017e8 <HAL_GPIO_Init+0x2e8>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d007      	beq.n	80016dc <HAL_GPIO_Init+0x1dc>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4a47      	ldr	r2, [pc, #284]	; (80017ec <HAL_GPIO_Init+0x2ec>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d101      	bne.n	80016d8 <HAL_GPIO_Init+0x1d8>
 80016d4:	2302      	movs	r3, #2
 80016d6:	e004      	b.n	80016e2 <HAL_GPIO_Init+0x1e2>
 80016d8:	2303      	movs	r3, #3
 80016da:	e002      	b.n	80016e2 <HAL_GPIO_Init+0x1e2>
 80016dc:	2301      	movs	r3, #1
 80016de:	e000      	b.n	80016e2 <HAL_GPIO_Init+0x1e2>
 80016e0:	2300      	movs	r3, #0
 80016e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016e4:	f002 0203 	and.w	r2, r2, #3
 80016e8:	0092      	lsls	r2, r2, #2
 80016ea:	4093      	lsls	r3, r2
 80016ec:	68fa      	ldr	r2, [r7, #12]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016f2:	493b      	ldr	r1, [pc, #236]	; (80017e0 <HAL_GPIO_Init+0x2e0>)
 80016f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f6:	089b      	lsrs	r3, r3, #2
 80016f8:	3302      	adds	r3, #2
 80016fa:	68fa      	ldr	r2, [r7, #12]
 80016fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d006      	beq.n	800171a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800170c:	4b38      	ldr	r3, [pc, #224]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	4937      	ldr	r1, [pc, #220]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 8001712:	69bb      	ldr	r3, [r7, #24]
 8001714:	4313      	orrs	r3, r2
 8001716:	600b      	str	r3, [r1, #0]
 8001718:	e006      	b.n	8001728 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800171a:	4b35      	ldr	r3, [pc, #212]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	69bb      	ldr	r3, [r7, #24]
 8001720:	43db      	mvns	r3, r3
 8001722:	4933      	ldr	r1, [pc, #204]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 8001724:	4013      	ands	r3, r2
 8001726:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001730:	2b00      	cmp	r3, #0
 8001732:	d006      	beq.n	8001742 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001734:	4b2e      	ldr	r3, [pc, #184]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 8001736:	685a      	ldr	r2, [r3, #4]
 8001738:	492d      	ldr	r1, [pc, #180]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	4313      	orrs	r3, r2
 800173e:	604b      	str	r3, [r1, #4]
 8001740:	e006      	b.n	8001750 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001742:	4b2b      	ldr	r3, [pc, #172]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 8001744:	685a      	ldr	r2, [r3, #4]
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	43db      	mvns	r3, r3
 800174a:	4929      	ldr	r1, [pc, #164]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 800174c:	4013      	ands	r3, r2
 800174e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d006      	beq.n	800176a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800175c:	4b24      	ldr	r3, [pc, #144]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 800175e:	689a      	ldr	r2, [r3, #8]
 8001760:	4923      	ldr	r1, [pc, #140]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 8001762:	69bb      	ldr	r3, [r7, #24]
 8001764:	4313      	orrs	r3, r2
 8001766:	608b      	str	r3, [r1, #8]
 8001768:	e006      	b.n	8001778 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800176a:	4b21      	ldr	r3, [pc, #132]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 800176c:	689a      	ldr	r2, [r3, #8]
 800176e:	69bb      	ldr	r3, [r7, #24]
 8001770:	43db      	mvns	r3, r3
 8001772:	491f      	ldr	r1, [pc, #124]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 8001774:	4013      	ands	r3, r2
 8001776:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001780:	2b00      	cmp	r3, #0
 8001782:	d006      	beq.n	8001792 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001784:	4b1a      	ldr	r3, [pc, #104]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 8001786:	68da      	ldr	r2, [r3, #12]
 8001788:	4919      	ldr	r1, [pc, #100]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	4313      	orrs	r3, r2
 800178e:	60cb      	str	r3, [r1, #12]
 8001790:	e006      	b.n	80017a0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001792:	4b17      	ldr	r3, [pc, #92]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 8001794:	68da      	ldr	r2, [r3, #12]
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	43db      	mvns	r3, r3
 800179a:	4915      	ldr	r1, [pc, #84]	; (80017f0 <HAL_GPIO_Init+0x2f0>)
 800179c:	4013      	ands	r3, r2
 800179e:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80017a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a2:	3301      	adds	r3, #1
 80017a4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ac:	fa22 f303 	lsr.w	r3, r2, r3
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	f47f aeaf 	bne.w	8001514 <HAL_GPIO_Init+0x14>
  }
}
 80017b6:	bf00      	nop
 80017b8:	bf00      	nop
 80017ba:	372c      	adds	r7, #44	; 0x2c
 80017bc:	46bd      	mov	sp, r7
 80017be:	bc80      	pop	{r7}
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	10320000 	.word	0x10320000
 80017c8:	10310000 	.word	0x10310000
 80017cc:	10220000 	.word	0x10220000
 80017d0:	10210000 	.word	0x10210000
 80017d4:	10120000 	.word	0x10120000
 80017d8:	10110000 	.word	0x10110000
 80017dc:	40021000 	.word	0x40021000
 80017e0:	40010000 	.word	0x40010000
 80017e4:	40010800 	.word	0x40010800
 80017e8:	40010c00 	.word	0x40010c00
 80017ec:	40011000 	.word	0x40011000
 80017f0:	40010400 	.word	0x40010400

080017f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b085      	sub	sp, #20
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	460b      	mov	r3, r1
 80017fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	689a      	ldr	r2, [r3, #8]
 8001804:	887b      	ldrh	r3, [r7, #2]
 8001806:	4013      	ands	r3, r2
 8001808:	2b00      	cmp	r3, #0
 800180a:	d002      	beq.n	8001812 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800180c:	2301      	movs	r3, #1
 800180e:	73fb      	strb	r3, [r7, #15]
 8001810:	e001      	b.n	8001816 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001812:	2300      	movs	r3, #0
 8001814:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001816:	7bfb      	ldrb	r3, [r7, #15]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3714      	adds	r7, #20
 800181c:	46bd      	mov	sp, r7
 800181e:	bc80      	pop	{r7}
 8001820:	4770      	bx	lr

08001822 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001822:	b480      	push	{r7}
 8001824:	b083      	sub	sp, #12
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
 800182a:	460b      	mov	r3, r1
 800182c:	807b      	strh	r3, [r7, #2]
 800182e:	4613      	mov	r3, r2
 8001830:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001832:	787b      	ldrb	r3, [r7, #1]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d003      	beq.n	8001840 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001838:	887a      	ldrh	r2, [r7, #2]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800183e:	e003      	b.n	8001848 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001840:	887b      	ldrh	r3, [r7, #2]
 8001842:	041a      	lsls	r2, r3, #16
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	611a      	str	r2, [r3, #16]
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr

08001852 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001852:	b480      	push	{r7}
 8001854:	b085      	sub	sp, #20
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
 800185a:	460b      	mov	r3, r1
 800185c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001864:	887a      	ldrh	r2, [r7, #2]
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	4013      	ands	r3, r2
 800186a:	041a      	lsls	r2, r3, #16
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	43d9      	mvns	r1, r3
 8001870:	887b      	ldrh	r3, [r7, #2]
 8001872:	400b      	ands	r3, r1
 8001874:	431a      	orrs	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	611a      	str	r2, [r3, #16]
}
 800187a:	bf00      	nop
 800187c:	3714      	adds	r7, #20
 800187e:	46bd      	mov	sp, r7
 8001880:	bc80      	pop	{r7}
 8001882:	4770      	bx	lr

08001884 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d101      	bne.n	8001896 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e26c      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	2b00      	cmp	r3, #0
 80018a0:	f000 8087 	beq.w	80019b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018a4:	4b92      	ldr	r3, [pc, #584]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 030c 	and.w	r3, r3, #12
 80018ac:	2b04      	cmp	r3, #4
 80018ae:	d00c      	beq.n	80018ca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018b0:	4b8f      	ldr	r3, [pc, #572]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f003 030c 	and.w	r3, r3, #12
 80018b8:	2b08      	cmp	r3, #8
 80018ba:	d112      	bne.n	80018e2 <HAL_RCC_OscConfig+0x5e>
 80018bc:	4b8c      	ldr	r3, [pc, #560]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018c8:	d10b      	bne.n	80018e2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018ca:	4b89      	ldr	r3, [pc, #548]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d06c      	beq.n	80019b0 <HAL_RCC_OscConfig+0x12c>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d168      	bne.n	80019b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e246      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018ea:	d106      	bne.n	80018fa <HAL_RCC_OscConfig+0x76>
 80018ec:	4b80      	ldr	r3, [pc, #512]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a7f      	ldr	r2, [pc, #508]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018f6:	6013      	str	r3, [r2, #0]
 80018f8:	e02e      	b.n	8001958 <HAL_RCC_OscConfig+0xd4>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d10c      	bne.n	800191c <HAL_RCC_OscConfig+0x98>
 8001902:	4b7b      	ldr	r3, [pc, #492]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a7a      	ldr	r2, [pc, #488]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001908:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	4b78      	ldr	r3, [pc, #480]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a77      	ldr	r2, [pc, #476]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001914:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001918:	6013      	str	r3, [r2, #0]
 800191a:	e01d      	b.n	8001958 <HAL_RCC_OscConfig+0xd4>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001924:	d10c      	bne.n	8001940 <HAL_RCC_OscConfig+0xbc>
 8001926:	4b72      	ldr	r3, [pc, #456]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a71      	ldr	r2, [pc, #452]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 800192c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001930:	6013      	str	r3, [r2, #0]
 8001932:	4b6f      	ldr	r3, [pc, #444]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a6e      	ldr	r2, [pc, #440]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001938:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800193c:	6013      	str	r3, [r2, #0]
 800193e:	e00b      	b.n	8001958 <HAL_RCC_OscConfig+0xd4>
 8001940:	4b6b      	ldr	r3, [pc, #428]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a6a      	ldr	r2, [pc, #424]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001946:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800194a:	6013      	str	r3, [r2, #0]
 800194c:	4b68      	ldr	r3, [pc, #416]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a67      	ldr	r2, [pc, #412]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001952:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001956:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d013      	beq.n	8001988 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001960:	f7ff fcb6 	bl	80012d0 <HAL_GetTick>
 8001964:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001966:	e008      	b.n	800197a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001968:	f7ff fcb2 	bl	80012d0 <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	2b64      	cmp	r3, #100	; 0x64
 8001974:	d901      	bls.n	800197a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e1fa      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800197a:	4b5d      	ldr	r3, [pc, #372]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d0f0      	beq.n	8001968 <HAL_RCC_OscConfig+0xe4>
 8001986:	e014      	b.n	80019b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001988:	f7ff fca2 	bl	80012d0 <HAL_GetTick>
 800198c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001990:	f7ff fc9e 	bl	80012d0 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b64      	cmp	r3, #100	; 0x64
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e1e6      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019a2:	4b53      	ldr	r3, [pc, #332]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d1f0      	bne.n	8001990 <HAL_RCC_OscConfig+0x10c>
 80019ae:	e000      	b.n	80019b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d063      	beq.n	8001a86 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019be:	4b4c      	ldr	r3, [pc, #304]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	f003 030c 	and.w	r3, r3, #12
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d00b      	beq.n	80019e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80019ca:	4b49      	ldr	r3, [pc, #292]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f003 030c 	and.w	r3, r3, #12
 80019d2:	2b08      	cmp	r3, #8
 80019d4:	d11c      	bne.n	8001a10 <HAL_RCC_OscConfig+0x18c>
 80019d6:	4b46      	ldr	r3, [pc, #280]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d116      	bne.n	8001a10 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019e2:	4b43      	ldr	r3, [pc, #268]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d005      	beq.n	80019fa <HAL_RCC_OscConfig+0x176>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d001      	beq.n	80019fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e1ba      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019fa:	4b3d      	ldr	r3, [pc, #244]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	4939      	ldr	r1, [pc, #228]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a0e:	e03a      	b.n	8001a86 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	691b      	ldr	r3, [r3, #16]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d020      	beq.n	8001a5a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a18:	4b36      	ldr	r3, [pc, #216]	; (8001af4 <HAL_RCC_OscConfig+0x270>)
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a1e:	f7ff fc57 	bl	80012d0 <HAL_GetTick>
 8001a22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a24:	e008      	b.n	8001a38 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a26:	f7ff fc53 	bl	80012d0 <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e19b      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a38:	4b2d      	ldr	r3, [pc, #180]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0302 	and.w	r3, r3, #2
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d0f0      	beq.n	8001a26 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a44:	4b2a      	ldr	r3, [pc, #168]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	695b      	ldr	r3, [r3, #20]
 8001a50:	00db      	lsls	r3, r3, #3
 8001a52:	4927      	ldr	r1, [pc, #156]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a54:	4313      	orrs	r3, r2
 8001a56:	600b      	str	r3, [r1, #0]
 8001a58:	e015      	b.n	8001a86 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a5a:	4b26      	ldr	r3, [pc, #152]	; (8001af4 <HAL_RCC_OscConfig+0x270>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a60:	f7ff fc36 	bl	80012d0 <HAL_GetTick>
 8001a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a66:	e008      	b.n	8001a7a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a68:	f7ff fc32 	bl	80012d0 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e17a      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a7a:	4b1d      	ldr	r3, [pc, #116]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0302 	and.w	r3, r3, #2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1f0      	bne.n	8001a68 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0308 	and.w	r3, r3, #8
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d03a      	beq.n	8001b08 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d019      	beq.n	8001ace <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a9a:	4b17      	ldr	r3, [pc, #92]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa0:	f7ff fc16 	bl	80012d0 <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aa8:	f7ff fc12 	bl	80012d0 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e15a      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aba:	4b0d      	ldr	r3, [pc, #52]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d0f0      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	f000 faa6 	bl	8002018 <RCC_Delay>
 8001acc:	e01c      	b.n	8001b08 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ace:	4b0a      	ldr	r3, [pc, #40]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ad4:	f7ff fbfc 	bl	80012d0 <HAL_GetTick>
 8001ad8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ada:	e00f      	b.n	8001afc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001adc:	f7ff fbf8 	bl	80012d0 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d908      	bls.n	8001afc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e140      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
 8001aee:	bf00      	nop
 8001af0:	40021000 	.word	0x40021000
 8001af4:	42420000 	.word	0x42420000
 8001af8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001afc:	4b9e      	ldr	r3, [pc, #632]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1e9      	bne.n	8001adc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0304 	and.w	r3, r3, #4
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	f000 80a6 	beq.w	8001c62 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b16:	2300      	movs	r3, #0
 8001b18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b1a:	4b97      	ldr	r3, [pc, #604]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001b1c:	69db      	ldr	r3, [r3, #28]
 8001b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d10d      	bne.n	8001b42 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b26:	4b94      	ldr	r3, [pc, #592]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001b28:	69db      	ldr	r3, [r3, #28]
 8001b2a:	4a93      	ldr	r2, [pc, #588]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b30:	61d3      	str	r3, [r2, #28]
 8001b32:	4b91      	ldr	r3, [pc, #580]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b3a:	60bb      	str	r3, [r7, #8]
 8001b3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b42:	4b8e      	ldr	r3, [pc, #568]	; (8001d7c <HAL_RCC_OscConfig+0x4f8>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d118      	bne.n	8001b80 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b4e:	4b8b      	ldr	r3, [pc, #556]	; (8001d7c <HAL_RCC_OscConfig+0x4f8>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a8a      	ldr	r2, [pc, #552]	; (8001d7c <HAL_RCC_OscConfig+0x4f8>)
 8001b54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b5a:	f7ff fbb9 	bl	80012d0 <HAL_GetTick>
 8001b5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b60:	e008      	b.n	8001b74 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b62:	f7ff fbb5 	bl	80012d0 <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	2b64      	cmp	r3, #100	; 0x64
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e0fd      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b74:	4b81      	ldr	r3, [pc, #516]	; (8001d7c <HAL_RCC_OscConfig+0x4f8>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d0f0      	beq.n	8001b62 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d106      	bne.n	8001b96 <HAL_RCC_OscConfig+0x312>
 8001b88:	4b7b      	ldr	r3, [pc, #492]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	4a7a      	ldr	r2, [pc, #488]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001b8e:	f043 0301 	orr.w	r3, r3, #1
 8001b92:	6213      	str	r3, [r2, #32]
 8001b94:	e02d      	b.n	8001bf2 <HAL_RCC_OscConfig+0x36e>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	68db      	ldr	r3, [r3, #12]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d10c      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x334>
 8001b9e:	4b76      	ldr	r3, [pc, #472]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001ba0:	6a1b      	ldr	r3, [r3, #32]
 8001ba2:	4a75      	ldr	r2, [pc, #468]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001ba4:	f023 0301 	bic.w	r3, r3, #1
 8001ba8:	6213      	str	r3, [r2, #32]
 8001baa:	4b73      	ldr	r3, [pc, #460]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bac:	6a1b      	ldr	r3, [r3, #32]
 8001bae:	4a72      	ldr	r2, [pc, #456]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bb0:	f023 0304 	bic.w	r3, r3, #4
 8001bb4:	6213      	str	r3, [r2, #32]
 8001bb6:	e01c      	b.n	8001bf2 <HAL_RCC_OscConfig+0x36e>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	2b05      	cmp	r3, #5
 8001bbe:	d10c      	bne.n	8001bda <HAL_RCC_OscConfig+0x356>
 8001bc0:	4b6d      	ldr	r3, [pc, #436]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bc2:	6a1b      	ldr	r3, [r3, #32]
 8001bc4:	4a6c      	ldr	r2, [pc, #432]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bc6:	f043 0304 	orr.w	r3, r3, #4
 8001bca:	6213      	str	r3, [r2, #32]
 8001bcc:	4b6a      	ldr	r3, [pc, #424]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bce:	6a1b      	ldr	r3, [r3, #32]
 8001bd0:	4a69      	ldr	r2, [pc, #420]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bd2:	f043 0301 	orr.w	r3, r3, #1
 8001bd6:	6213      	str	r3, [r2, #32]
 8001bd8:	e00b      	b.n	8001bf2 <HAL_RCC_OscConfig+0x36e>
 8001bda:	4b67      	ldr	r3, [pc, #412]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bdc:	6a1b      	ldr	r3, [r3, #32]
 8001bde:	4a66      	ldr	r2, [pc, #408]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001be0:	f023 0301 	bic.w	r3, r3, #1
 8001be4:	6213      	str	r3, [r2, #32]
 8001be6:	4b64      	ldr	r3, [pc, #400]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001be8:	6a1b      	ldr	r3, [r3, #32]
 8001bea:	4a63      	ldr	r2, [pc, #396]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bec:	f023 0304 	bic.w	r3, r3, #4
 8001bf0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d015      	beq.n	8001c26 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bfa:	f7ff fb69 	bl	80012d0 <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c00:	e00a      	b.n	8001c18 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c02:	f7ff fb65 	bl	80012d0 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d901      	bls.n	8001c18 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e0ab      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c18:	4b57      	ldr	r3, [pc, #348]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001c1a:	6a1b      	ldr	r3, [r3, #32]
 8001c1c:	f003 0302 	and.w	r3, r3, #2
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d0ee      	beq.n	8001c02 <HAL_RCC_OscConfig+0x37e>
 8001c24:	e014      	b.n	8001c50 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c26:	f7ff fb53 	bl	80012d0 <HAL_GetTick>
 8001c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c2c:	e00a      	b.n	8001c44 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c2e:	f7ff fb4f 	bl	80012d0 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e095      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c44:	4b4c      	ldr	r3, [pc, #304]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001c46:	6a1b      	ldr	r3, [r3, #32]
 8001c48:	f003 0302 	and.w	r3, r3, #2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d1ee      	bne.n	8001c2e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c50:	7dfb      	ldrb	r3, [r7, #23]
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d105      	bne.n	8001c62 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c56:	4b48      	ldr	r3, [pc, #288]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001c58:	69db      	ldr	r3, [r3, #28]
 8001c5a:	4a47      	ldr	r2, [pc, #284]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001c5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c60:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	69db      	ldr	r3, [r3, #28]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	f000 8081 	beq.w	8001d6e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c6c:	4b42      	ldr	r3, [pc, #264]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f003 030c 	and.w	r3, r3, #12
 8001c74:	2b08      	cmp	r3, #8
 8001c76:	d061      	beq.n	8001d3c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	69db      	ldr	r3, [r3, #28]
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d146      	bne.n	8001d0e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c80:	4b3f      	ldr	r3, [pc, #252]	; (8001d80 <HAL_RCC_OscConfig+0x4fc>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c86:	f7ff fb23 	bl	80012d0 <HAL_GetTick>
 8001c8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c8c:	e008      	b.n	8001ca0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c8e:	f7ff fb1f 	bl	80012d0 <HAL_GetTick>
 8001c92:	4602      	mov	r2, r0
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d901      	bls.n	8001ca0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e067      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ca0:	4b35      	ldr	r3, [pc, #212]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d1f0      	bne.n	8001c8e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6a1b      	ldr	r3, [r3, #32]
 8001cb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cb4:	d108      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001cb6:	4b30      	ldr	r3, [pc, #192]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	492d      	ldr	r1, [pc, #180]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cc8:	4b2b      	ldr	r3, [pc, #172]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6a19      	ldr	r1, [r3, #32]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd8:	430b      	orrs	r3, r1
 8001cda:	4927      	ldr	r1, [pc, #156]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ce0:	4b27      	ldr	r3, [pc, #156]	; (8001d80 <HAL_RCC_OscConfig+0x4fc>)
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce6:	f7ff faf3 	bl	80012d0 <HAL_GetTick>
 8001cea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cec:	e008      	b.n	8001d00 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cee:	f7ff faef 	bl	80012d0 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e037      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d00:	4b1d      	ldr	r3, [pc, #116]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d0f0      	beq.n	8001cee <HAL_RCC_OscConfig+0x46a>
 8001d0c:	e02f      	b.n	8001d6e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d0e:	4b1c      	ldr	r3, [pc, #112]	; (8001d80 <HAL_RCC_OscConfig+0x4fc>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d14:	f7ff fadc 	bl	80012d0 <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d1c:	f7ff fad8 	bl	80012d0 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e020      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d2e:	4b12      	ldr	r3, [pc, #72]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d1f0      	bne.n	8001d1c <HAL_RCC_OscConfig+0x498>
 8001d3a:	e018      	b.n	8001d6e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	69db      	ldr	r3, [r3, #28]
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d101      	bne.n	8001d48 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e013      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d48:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6a1b      	ldr	r3, [r3, #32]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d106      	bne.n	8001d6a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d001      	beq.n	8001d6e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e000      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001d6e:	2300      	movs	r3, #0
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3718      	adds	r7, #24
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	40007000 	.word	0x40007000
 8001d80:	42420060 	.word	0x42420060

08001d84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d101      	bne.n	8001d98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e0d0      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d98:	4b6a      	ldr	r3, [pc, #424]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0307 	and.w	r3, r3, #7
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d910      	bls.n	8001dc8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001da6:	4b67      	ldr	r3, [pc, #412]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f023 0207 	bic.w	r2, r3, #7
 8001dae:	4965      	ldr	r1, [pc, #404]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001db6:	4b63      	ldr	r3, [pc, #396]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0307 	and.w	r3, r3, #7
 8001dbe:	683a      	ldr	r2, [r7, #0]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d001      	beq.n	8001dc8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e0b8      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0302 	and.w	r3, r3, #2
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d020      	beq.n	8001e16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0304 	and.w	r3, r3, #4
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d005      	beq.n	8001dec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001de0:	4b59      	ldr	r3, [pc, #356]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	4a58      	ldr	r2, [pc, #352]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001de6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001dea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0308 	and.w	r3, r3, #8
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d005      	beq.n	8001e04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001df8:	4b53      	ldr	r3, [pc, #332]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	4a52      	ldr	r2, [pc, #328]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e04:	4b50      	ldr	r3, [pc, #320]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	494d      	ldr	r1, [pc, #308]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e12:	4313      	orrs	r3, r2
 8001e14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d040      	beq.n	8001ea4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d107      	bne.n	8001e3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e2a:	4b47      	ldr	r3, [pc, #284]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d115      	bne.n	8001e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e07f      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d107      	bne.n	8001e52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e42:	4b41      	ldr	r3, [pc, #260]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d109      	bne.n	8001e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e073      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e52:	4b3d      	ldr	r3, [pc, #244]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e06b      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e62:	4b39      	ldr	r3, [pc, #228]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f023 0203 	bic.w	r2, r3, #3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	4936      	ldr	r1, [pc, #216]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e70:	4313      	orrs	r3, r2
 8001e72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e74:	f7ff fa2c 	bl	80012d0 <HAL_GetTick>
 8001e78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e7a:	e00a      	b.n	8001e92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e7c:	f7ff fa28 	bl	80012d0 <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d901      	bls.n	8001e92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e053      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e92:	4b2d      	ldr	r3, [pc, #180]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f003 020c 	and.w	r2, r3, #12
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d1eb      	bne.n	8001e7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ea4:	4b27      	ldr	r3, [pc, #156]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0307 	and.w	r3, r3, #7
 8001eac:	683a      	ldr	r2, [r7, #0]
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d210      	bcs.n	8001ed4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eb2:	4b24      	ldr	r3, [pc, #144]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f023 0207 	bic.w	r2, r3, #7
 8001eba:	4922      	ldr	r1, [pc, #136]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ec2:	4b20      	ldr	r3, [pc, #128]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0307 	and.w	r3, r3, #7
 8001eca:	683a      	ldr	r2, [r7, #0]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d001      	beq.n	8001ed4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e032      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0304 	and.w	r3, r3, #4
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d008      	beq.n	8001ef2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ee0:	4b19      	ldr	r3, [pc, #100]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	4916      	ldr	r1, [pc, #88]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0308 	and.w	r3, r3, #8
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d009      	beq.n	8001f12 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001efe:	4b12      	ldr	r3, [pc, #72]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	00db      	lsls	r3, r3, #3
 8001f0c:	490e      	ldr	r1, [pc, #56]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f12:	f000 f821 	bl	8001f58 <HAL_RCC_GetSysClockFreq>
 8001f16:	4602      	mov	r2, r0
 8001f18:	4b0b      	ldr	r3, [pc, #44]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	091b      	lsrs	r3, r3, #4
 8001f1e:	f003 030f 	and.w	r3, r3, #15
 8001f22:	490a      	ldr	r1, [pc, #40]	; (8001f4c <HAL_RCC_ClockConfig+0x1c8>)
 8001f24:	5ccb      	ldrb	r3, [r1, r3]
 8001f26:	fa22 f303 	lsr.w	r3, r2, r3
 8001f2a:	4a09      	ldr	r2, [pc, #36]	; (8001f50 <HAL_RCC_ClockConfig+0x1cc>)
 8001f2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f2e:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <HAL_RCC_ClockConfig+0x1d0>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff f98a 	bl	800124c <HAL_InitTick>

  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40022000 	.word	0x40022000
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	0800289c 	.word	0x0800289c
 8001f50:	2000000c 	.word	0x2000000c
 8001f54:	20000010 	.word	0x20000010

08001f58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f58:	b490      	push	{r4, r7}
 8001f5a:	b08a      	sub	sp, #40	; 0x28
 8001f5c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001f5e:	4b2a      	ldr	r3, [pc, #168]	; (8002008 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001f60:	1d3c      	adds	r4, r7, #4
 8001f62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001f68:	f240 2301 	movw	r3, #513	; 0x201
 8001f6c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61fb      	str	r3, [r7, #28]
 8001f72:	2300      	movs	r3, #0
 8001f74:	61bb      	str	r3, [r7, #24]
 8001f76:	2300      	movs	r3, #0
 8001f78:	627b      	str	r3, [r7, #36]	; 0x24
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f82:	4b22      	ldr	r3, [pc, #136]	; (800200c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	f003 030c 	and.w	r3, r3, #12
 8001f8e:	2b04      	cmp	r3, #4
 8001f90:	d002      	beq.n	8001f98 <HAL_RCC_GetSysClockFreq+0x40>
 8001f92:	2b08      	cmp	r3, #8
 8001f94:	d003      	beq.n	8001f9e <HAL_RCC_GetSysClockFreq+0x46>
 8001f96:	e02d      	b.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f98:	4b1d      	ldr	r3, [pc, #116]	; (8002010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f9a:	623b      	str	r3, [r7, #32]
      break;
 8001f9c:	e02d      	b.n	8001ffa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	0c9b      	lsrs	r3, r3, #18
 8001fa2:	f003 030f 	and.w	r3, r3, #15
 8001fa6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001faa:	4413      	add	r3, r2
 8001fac:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001fb0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d013      	beq.n	8001fe4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001fbc:	4b13      	ldr	r3, [pc, #76]	; (800200c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	0c5b      	lsrs	r3, r3, #17
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001fca:	4413      	add	r3, r2
 8001fcc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001fd0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	4a0e      	ldr	r2, [pc, #56]	; (8002010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001fd6:	fb02 f203 	mul.w	r2, r2, r3
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fe0:	627b      	str	r3, [r7, #36]	; 0x24
 8001fe2:	e004      	b.n	8001fee <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	4a0b      	ldr	r2, [pc, #44]	; (8002014 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001fe8:	fb02 f303 	mul.w	r3, r2, r3
 8001fec:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff0:	623b      	str	r3, [r7, #32]
      break;
 8001ff2:	e002      	b.n	8001ffa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ff4:	4b06      	ldr	r3, [pc, #24]	; (8002010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ff6:	623b      	str	r3, [r7, #32]
      break;
 8001ff8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ffa:	6a3b      	ldr	r3, [r7, #32]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3728      	adds	r7, #40	; 0x28
 8002000:	46bd      	mov	sp, r7
 8002002:	bc90      	pop	{r4, r7}
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	0800288c 	.word	0x0800288c
 800200c:	40021000 	.word	0x40021000
 8002010:	007a1200 	.word	0x007a1200
 8002014:	003d0900 	.word	0x003d0900

08002018 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002020:	4b0a      	ldr	r3, [pc, #40]	; (800204c <RCC_Delay+0x34>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a0a      	ldr	r2, [pc, #40]	; (8002050 <RCC_Delay+0x38>)
 8002026:	fba2 2303 	umull	r2, r3, r2, r3
 800202a:	0a5b      	lsrs	r3, r3, #9
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	fb02 f303 	mul.w	r3, r2, r3
 8002032:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002034:	bf00      	nop
  }
  while (Delay --);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	1e5a      	subs	r2, r3, #1
 800203a:	60fa      	str	r2, [r7, #12]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1f9      	bne.n	8002034 <RCC_Delay+0x1c>
}
 8002040:	bf00      	nop
 8002042:	bf00      	nop
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr
 800204c:	2000000c 	.word	0x2000000c
 8002050:	10624dd3 	.word	0x10624dd3

08002054 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e041      	b.n	80020ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d106      	bne.n	8002080 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7ff f84e 	bl	800111c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2202      	movs	r2, #2
 8002084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3304      	adds	r3, #4
 8002090:	4619      	mov	r1, r3
 8002092:	4610      	mov	r0, r2
 8002094:	f000 fa6a 	bl	800256c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2201      	movs	r2, #1
 80020ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2201      	movs	r2, #1
 80020b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2201      	movs	r2, #1
 80020bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2201      	movs	r2, #1
 80020c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2201      	movs	r2, #1
 80020d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2201      	movs	r2, #1
 80020e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
	...

080020f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002102:	b2db      	uxtb	r3, r3
 8002104:	2b01      	cmp	r3, #1
 8002106:	d001      	beq.n	800210c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e035      	b.n	8002178 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2202      	movs	r2, #2
 8002110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68da      	ldr	r2, [r3, #12]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f042 0201 	orr.w	r2, r2, #1
 8002122:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a16      	ldr	r2, [pc, #88]	; (8002184 <HAL_TIM_Base_Start_IT+0x90>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d009      	beq.n	8002142 <HAL_TIM_Base_Start_IT+0x4e>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002136:	d004      	beq.n	8002142 <HAL_TIM_Base_Start_IT+0x4e>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a12      	ldr	r2, [pc, #72]	; (8002188 <HAL_TIM_Base_Start_IT+0x94>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d111      	bne.n	8002166 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f003 0307 	and.w	r3, r3, #7
 800214c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2b06      	cmp	r3, #6
 8002152:	d010      	beq.n	8002176 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f042 0201 	orr.w	r2, r2, #1
 8002162:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002164:	e007      	b.n	8002176 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f042 0201 	orr.w	r2, r2, #1
 8002174:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002176:	2300      	movs	r3, #0
}
 8002178:	4618      	mov	r0, r3
 800217a:	3714      	adds	r7, #20
 800217c:	46bd      	mov	sp, r7
 800217e:	bc80      	pop	{r7}
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	40012c00 	.word	0x40012c00
 8002188:	40000400 	.word	0x40000400

0800218c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d122      	bne.n	80021e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d11b      	bne.n	80021e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f06f 0202 	mvn.w	r2, #2
 80021b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2201      	movs	r2, #1
 80021be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	f003 0303 	and.w	r3, r3, #3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d003      	beq.n	80021d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f000 f9b1 	bl	8002536 <HAL_TIM_IC_CaptureCallback>
 80021d4:	e005      	b.n	80021e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f000 f9a4 	bl	8002524 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f000 f9b3 	bl	8002548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	f003 0304 	and.w	r3, r3, #4
 80021f2:	2b04      	cmp	r3, #4
 80021f4:	d122      	bne.n	800223c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	f003 0304 	and.w	r3, r3, #4
 8002200:	2b04      	cmp	r3, #4
 8002202:	d11b      	bne.n	800223c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f06f 0204 	mvn.w	r2, #4
 800220c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2202      	movs	r2, #2
 8002212:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800221e:	2b00      	cmp	r3, #0
 8002220:	d003      	beq.n	800222a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f000 f987 	bl	8002536 <HAL_TIM_IC_CaptureCallback>
 8002228:	e005      	b.n	8002236 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 f97a 	bl	8002524 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f000 f989 	bl	8002548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	f003 0308 	and.w	r3, r3, #8
 8002246:	2b08      	cmp	r3, #8
 8002248:	d122      	bne.n	8002290 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	f003 0308 	and.w	r3, r3, #8
 8002254:	2b08      	cmp	r3, #8
 8002256:	d11b      	bne.n	8002290 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f06f 0208 	mvn.w	r2, #8
 8002260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2204      	movs	r2, #4
 8002266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	69db      	ldr	r3, [r3, #28]
 800226e:	f003 0303 	and.w	r3, r3, #3
 8002272:	2b00      	cmp	r3, #0
 8002274:	d003      	beq.n	800227e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f000 f95d 	bl	8002536 <HAL_TIM_IC_CaptureCallback>
 800227c:	e005      	b.n	800228a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 f950 	bl	8002524 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f000 f95f 	bl	8002548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	f003 0310 	and.w	r3, r3, #16
 800229a:	2b10      	cmp	r3, #16
 800229c:	d122      	bne.n	80022e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	f003 0310 	and.w	r3, r3, #16
 80022a8:	2b10      	cmp	r3, #16
 80022aa:	d11b      	bne.n	80022e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f06f 0210 	mvn.w	r2, #16
 80022b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2208      	movs	r2, #8
 80022ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f000 f933 	bl	8002536 <HAL_TIM_IC_CaptureCallback>
 80022d0:	e005      	b.n	80022de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f000 f926 	bl	8002524 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f000 f935 	bl	8002548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d10e      	bne.n	8002310 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	f003 0301 	and.w	r3, r3, #1
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d107      	bne.n	8002310 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f06f 0201 	mvn.w	r2, #1
 8002308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f7fe fde8 	bl	8000ee0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800231a:	2b80      	cmp	r3, #128	; 0x80
 800231c:	d10e      	bne.n	800233c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002328:	2b80      	cmp	r3, #128	; 0x80
 800232a:	d107      	bne.n	800233c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002334:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f000 fa67 	bl	800280a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002346:	2b40      	cmp	r3, #64	; 0x40
 8002348:	d10e      	bne.n	8002368 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002354:	2b40      	cmp	r3, #64	; 0x40
 8002356:	d107      	bne.n	8002368 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 f8f9 	bl	800255a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	f003 0320 	and.w	r3, r3, #32
 8002372:	2b20      	cmp	r3, #32
 8002374:	d10e      	bne.n	8002394 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	f003 0320 	and.w	r3, r3, #32
 8002380:	2b20      	cmp	r3, #32
 8002382:	d107      	bne.n	8002394 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f06f 0220 	mvn.w	r2, #32
 800238c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 fa32 	bl	80027f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002394:	bf00      	nop
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d101      	bne.n	80023b4 <HAL_TIM_ConfigClockSource+0x18>
 80023b0:	2302      	movs	r3, #2
 80023b2:	e0b3      	b.n	800251c <HAL_TIM_ConfigClockSource+0x180>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2201      	movs	r2, #1
 80023b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2202      	movs	r2, #2
 80023c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80023d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80023da:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68fa      	ldr	r2, [r7, #12]
 80023e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023ec:	d03e      	beq.n	800246c <HAL_TIM_ConfigClockSource+0xd0>
 80023ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023f2:	f200 8087 	bhi.w	8002504 <HAL_TIM_ConfigClockSource+0x168>
 80023f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023fa:	f000 8085 	beq.w	8002508 <HAL_TIM_ConfigClockSource+0x16c>
 80023fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002402:	d87f      	bhi.n	8002504 <HAL_TIM_ConfigClockSource+0x168>
 8002404:	2b70      	cmp	r3, #112	; 0x70
 8002406:	d01a      	beq.n	800243e <HAL_TIM_ConfigClockSource+0xa2>
 8002408:	2b70      	cmp	r3, #112	; 0x70
 800240a:	d87b      	bhi.n	8002504 <HAL_TIM_ConfigClockSource+0x168>
 800240c:	2b60      	cmp	r3, #96	; 0x60
 800240e:	d050      	beq.n	80024b2 <HAL_TIM_ConfigClockSource+0x116>
 8002410:	2b60      	cmp	r3, #96	; 0x60
 8002412:	d877      	bhi.n	8002504 <HAL_TIM_ConfigClockSource+0x168>
 8002414:	2b50      	cmp	r3, #80	; 0x50
 8002416:	d03c      	beq.n	8002492 <HAL_TIM_ConfigClockSource+0xf6>
 8002418:	2b50      	cmp	r3, #80	; 0x50
 800241a:	d873      	bhi.n	8002504 <HAL_TIM_ConfigClockSource+0x168>
 800241c:	2b40      	cmp	r3, #64	; 0x40
 800241e:	d058      	beq.n	80024d2 <HAL_TIM_ConfigClockSource+0x136>
 8002420:	2b40      	cmp	r3, #64	; 0x40
 8002422:	d86f      	bhi.n	8002504 <HAL_TIM_ConfigClockSource+0x168>
 8002424:	2b30      	cmp	r3, #48	; 0x30
 8002426:	d064      	beq.n	80024f2 <HAL_TIM_ConfigClockSource+0x156>
 8002428:	2b30      	cmp	r3, #48	; 0x30
 800242a:	d86b      	bhi.n	8002504 <HAL_TIM_ConfigClockSource+0x168>
 800242c:	2b20      	cmp	r3, #32
 800242e:	d060      	beq.n	80024f2 <HAL_TIM_ConfigClockSource+0x156>
 8002430:	2b20      	cmp	r3, #32
 8002432:	d867      	bhi.n	8002504 <HAL_TIM_ConfigClockSource+0x168>
 8002434:	2b00      	cmp	r3, #0
 8002436:	d05c      	beq.n	80024f2 <HAL_TIM_ConfigClockSource+0x156>
 8002438:	2b10      	cmp	r3, #16
 800243a:	d05a      	beq.n	80024f2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800243c:	e062      	b.n	8002504 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6818      	ldr	r0, [r3, #0]
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	6899      	ldr	r1, [r3, #8]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685a      	ldr	r2, [r3, #4]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	f000 f95c 	bl	800270a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002460:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	609a      	str	r2, [r3, #8]
      break;
 800246a:	e04e      	b.n	800250a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6818      	ldr	r0, [r3, #0]
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	6899      	ldr	r1, [r3, #8]
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685a      	ldr	r2, [r3, #4]
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	f000 f945 	bl	800270a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	689a      	ldr	r2, [r3, #8]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800248e:	609a      	str	r2, [r3, #8]
      break;
 8002490:	e03b      	b.n	800250a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6818      	ldr	r0, [r3, #0]
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	6859      	ldr	r1, [r3, #4]
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	68db      	ldr	r3, [r3, #12]
 800249e:	461a      	mov	r2, r3
 80024a0:	f000 f8bc 	bl	800261c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2150      	movs	r1, #80	; 0x50
 80024aa:	4618      	mov	r0, r3
 80024ac:	f000 f913 	bl	80026d6 <TIM_ITRx_SetConfig>
      break;
 80024b0:	e02b      	b.n	800250a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6818      	ldr	r0, [r3, #0]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	6859      	ldr	r1, [r3, #4]
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	461a      	mov	r2, r3
 80024c0:	f000 f8da 	bl	8002678 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2160      	movs	r1, #96	; 0x60
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 f903 	bl	80026d6 <TIM_ITRx_SetConfig>
      break;
 80024d0:	e01b      	b.n	800250a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6818      	ldr	r0, [r3, #0]
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	6859      	ldr	r1, [r3, #4]
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	461a      	mov	r2, r3
 80024e0:	f000 f89c 	bl	800261c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2140      	movs	r1, #64	; 0x40
 80024ea:	4618      	mov	r0, r3
 80024ec:	f000 f8f3 	bl	80026d6 <TIM_ITRx_SetConfig>
      break;
 80024f0:	e00b      	b.n	800250a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4619      	mov	r1, r3
 80024fc:	4610      	mov	r0, r2
 80024fe:	f000 f8ea 	bl	80026d6 <TIM_ITRx_SetConfig>
        break;
 8002502:	e002      	b.n	800250a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002504:	bf00      	nop
 8002506:	e000      	b.n	800250a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002508:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2201      	movs	r2, #1
 800250e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	bc80      	pop	{r7}
 8002534:	4770      	bx	lr

08002536 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002536:	b480      	push	{r7}
 8002538:	b083      	sub	sp, #12
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800253e:	bf00      	nop
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	bc80      	pop	{r7}
 8002546:	4770      	bx	lr

08002548 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002550:	bf00      	nop
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr

0800255a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	bc80      	pop	{r7}
 800256a:	4770      	bx	lr

0800256c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	4a25      	ldr	r2, [pc, #148]	; (8002614 <TIM_Base_SetConfig+0xa8>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d007      	beq.n	8002594 <TIM_Base_SetConfig+0x28>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800258a:	d003      	beq.n	8002594 <TIM_Base_SetConfig+0x28>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4a22      	ldr	r2, [pc, #136]	; (8002618 <TIM_Base_SetConfig+0xac>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d108      	bne.n	80025a6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800259a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	68fa      	ldr	r2, [r7, #12]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a1a      	ldr	r2, [pc, #104]	; (8002614 <TIM_Base_SetConfig+0xa8>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d007      	beq.n	80025be <TIM_Base_SetConfig+0x52>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025b4:	d003      	beq.n	80025be <TIM_Base_SetConfig+0x52>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a17      	ldr	r2, [pc, #92]	; (8002618 <TIM_Base_SetConfig+0xac>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d108      	bne.n	80025d0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	68fa      	ldr	r2, [r7, #12]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	695b      	ldr	r3, [r3, #20]
 80025da:	4313      	orrs	r3, r2
 80025dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	68fa      	ldr	r2, [r7, #12]
 80025e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	689a      	ldr	r2, [r3, #8]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a07      	ldr	r2, [pc, #28]	; (8002614 <TIM_Base_SetConfig+0xa8>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d103      	bne.n	8002604 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	691a      	ldr	r2, [r3, #16]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	615a      	str	r2, [r3, #20]
}
 800260a:	bf00      	nop
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	bc80      	pop	{r7}
 8002612:	4770      	bx	lr
 8002614:	40012c00 	.word	0x40012c00
 8002618:	40000400 	.word	0x40000400

0800261c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800261c:	b480      	push	{r7}
 800261e:	b087      	sub	sp, #28
 8002620:	af00      	add	r7, sp, #0
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	6a1b      	ldr	r3, [r3, #32]
 800262c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6a1b      	ldr	r3, [r3, #32]
 8002632:	f023 0201 	bic.w	r2, r3, #1
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002646:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	011b      	lsls	r3, r3, #4
 800264c:	693a      	ldr	r2, [r7, #16]
 800264e:	4313      	orrs	r3, r2
 8002650:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	f023 030a 	bic.w	r3, r3, #10
 8002658:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800265a:	697a      	ldr	r2, [r7, #20]
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	4313      	orrs	r3, r2
 8002660:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	621a      	str	r2, [r3, #32]
}
 800266e:	bf00      	nop
 8002670:	371c      	adds	r7, #28
 8002672:	46bd      	mov	sp, r7
 8002674:	bc80      	pop	{r7}
 8002676:	4770      	bx	lr

08002678 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002678:	b480      	push	{r7}
 800267a:	b087      	sub	sp, #28
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	6a1b      	ldr	r3, [r3, #32]
 8002688:	f023 0210 	bic.w	r2, r3, #16
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	6a1b      	ldr	r3, [r3, #32]
 800269a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80026a2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	031b      	lsls	r3, r3, #12
 80026a8:	697a      	ldr	r2, [r7, #20]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80026b4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	011b      	lsls	r3, r3, #4
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	4313      	orrs	r3, r2
 80026be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	621a      	str	r2, [r3, #32]
}
 80026cc:	bf00      	nop
 80026ce:	371c      	adds	r7, #28
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bc80      	pop	{r7}
 80026d4:	4770      	bx	lr

080026d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b085      	sub	sp, #20
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
 80026de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	f043 0307 	orr.w	r3, r3, #7
 80026f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	68fa      	ldr	r2, [r7, #12]
 80026fe:	609a      	str	r2, [r3, #8]
}
 8002700:	bf00      	nop
 8002702:	3714      	adds	r7, #20
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr

0800270a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800270a:	b480      	push	{r7}
 800270c:	b087      	sub	sp, #28
 800270e:	af00      	add	r7, sp, #0
 8002710:	60f8      	str	r0, [r7, #12]
 8002712:	60b9      	str	r1, [r7, #8]
 8002714:	607a      	str	r2, [r7, #4]
 8002716:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002724:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	021a      	lsls	r2, r3, #8
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	431a      	orrs	r2, r3
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	4313      	orrs	r3, r2
 8002732:	697a      	ldr	r2, [r7, #20]
 8002734:	4313      	orrs	r3, r2
 8002736:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	697a      	ldr	r2, [r7, #20]
 800273c:	609a      	str	r2, [r3, #8]
}
 800273e:	bf00      	nop
 8002740:	371c      	adds	r7, #28
 8002742:	46bd      	mov	sp, r7
 8002744:	bc80      	pop	{r7}
 8002746:	4770      	bx	lr

08002748 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002758:	2b01      	cmp	r3, #1
 800275a:	d101      	bne.n	8002760 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800275c:	2302      	movs	r3, #2
 800275e:	e041      	b.n	80027e4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2202      	movs	r2, #2
 800276c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002786:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	68fa      	ldr	r2, [r7, #12]
 800278e:	4313      	orrs	r3, r2
 8002790:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68fa      	ldr	r2, [r7, #12]
 8002798:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a14      	ldr	r2, [pc, #80]	; (80027f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d009      	beq.n	80027b8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027ac:	d004      	beq.n	80027b8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a10      	ldr	r2, [pc, #64]	; (80027f4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d10c      	bne.n	80027d2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	68ba      	ldr	r2, [r7, #8]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68ba      	ldr	r2, [r7, #8]
 80027d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2201      	movs	r2, #1
 80027d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3714      	adds	r7, #20
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bc80      	pop	{r7}
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	40012c00 	.word	0x40012c00
 80027f4:	40000400 	.word	0x40000400

080027f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	bc80      	pop	{r7}
 8002808:	4770      	bx	lr

0800280a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800280a:	b480      	push	{r7}
 800280c:	b083      	sub	sp, #12
 800280e:	af00      	add	r7, sp, #0
 8002810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002812:	bf00      	nop
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr

0800281c <__libc_init_array>:
 800281c:	b570      	push	{r4, r5, r6, lr}
 800281e:	2600      	movs	r6, #0
 8002820:	4d0c      	ldr	r5, [pc, #48]	; (8002854 <__libc_init_array+0x38>)
 8002822:	4c0d      	ldr	r4, [pc, #52]	; (8002858 <__libc_init_array+0x3c>)
 8002824:	1b64      	subs	r4, r4, r5
 8002826:	10a4      	asrs	r4, r4, #2
 8002828:	42a6      	cmp	r6, r4
 800282a:	d109      	bne.n	8002840 <__libc_init_array+0x24>
 800282c:	f000 f822 	bl	8002874 <_init>
 8002830:	2600      	movs	r6, #0
 8002832:	4d0a      	ldr	r5, [pc, #40]	; (800285c <__libc_init_array+0x40>)
 8002834:	4c0a      	ldr	r4, [pc, #40]	; (8002860 <__libc_init_array+0x44>)
 8002836:	1b64      	subs	r4, r4, r5
 8002838:	10a4      	asrs	r4, r4, #2
 800283a:	42a6      	cmp	r6, r4
 800283c:	d105      	bne.n	800284a <__libc_init_array+0x2e>
 800283e:	bd70      	pop	{r4, r5, r6, pc}
 8002840:	f855 3b04 	ldr.w	r3, [r5], #4
 8002844:	4798      	blx	r3
 8002846:	3601      	adds	r6, #1
 8002848:	e7ee      	b.n	8002828 <__libc_init_array+0xc>
 800284a:	f855 3b04 	ldr.w	r3, [r5], #4
 800284e:	4798      	blx	r3
 8002850:	3601      	adds	r6, #1
 8002852:	e7f2      	b.n	800283a <__libc_init_array+0x1e>
 8002854:	080028ac 	.word	0x080028ac
 8002858:	080028ac 	.word	0x080028ac
 800285c:	080028ac 	.word	0x080028ac
 8002860:	080028b0 	.word	0x080028b0

08002864 <memset>:
 8002864:	4603      	mov	r3, r0
 8002866:	4402      	add	r2, r0
 8002868:	4293      	cmp	r3, r2
 800286a:	d100      	bne.n	800286e <memset+0xa>
 800286c:	4770      	bx	lr
 800286e:	f803 1b01 	strb.w	r1, [r3], #1
 8002872:	e7f9      	b.n	8002868 <memset+0x4>

08002874 <_init>:
 8002874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002876:	bf00      	nop
 8002878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800287a:	bc08      	pop	{r3}
 800287c:	469e      	mov	lr, r3
 800287e:	4770      	bx	lr

08002880 <_fini>:
 8002880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002882:	bf00      	nop
 8002884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002886:	bc08      	pop	{r3}
 8002888:	469e      	mov	lr, r3
 800288a:	4770      	bx	lr
