# ğŸŒ€ **Pipelining â€“ Speed Up Like a Pro CPU** ğŸš€

---

## ğŸ§¼ Pipelined Laundry Analogy ğŸ‘šğŸ‘–

- **Parallel execution** = **Pipelining** ğŸŒ€
- â±ï¸ 4 loads:
  - **Without pipelining**: `4 Ã— 2 = 8 units`
  - **With pipelining**: `3.5 units`
  - â¡ï¸ **Speedup â‰ˆ 2.3x** âš¡
- **Non-stop washing**:
  - Speedup = `2n / (0.5n + 1.5) â‰ˆ 4x` ğŸ’¥

> âœ… **Takeaway**: Overlapping work â†’ massive speedup ğŸ”¥

---

## ğŸ§  MIPS 5-Stage Pipeline ğŸ’¡

1. **IF** â€“ Instruction Fetch ğŸ§¾
2. **ID** â€“ Instruction Decode & Register Read ğŸ§ 
3. **EX** â€“ Execute / Address Calculation ğŸ”¢
4. **MEM** â€“ Memory Access ğŸ“¦
5. **WB** â€“ Write Back to Register âœï¸

> ğŸ“¦ Every instruction passes through **all 5 stages**, one per clock cycle!

---

## â²ï¸ Pipeline vs. Single-Cycle Timing

| Instruction | IF  | ID  | EX  | MEM | WB  | Total (Single-Cycle) |
| ----------- | --- | --- | --- | --- | --- | -------------------- |
| `lw`        | 200 | 100 | 200 | 200 | 100 | **800ps** ğŸ¢         |
| `sw`        | 200 | 100 | 200 | 200 | â€”   | **700ps**            |
| `R-type`    | 200 | 100 | 200 | â€”   | 100 | **600ps**            |
| `beq`       | 200 | 100 | 200 | â€”   | â€”   | **500ps**            |

- âœ… **Pipelined Clock Time** = **200ps**
- âŒ **Single-Cycle Clock Time** = **800ps**

> ğŸ”¥ Ideal speedup â‰ˆ 4x when pipelined perfectly!

---

## ğŸš€ How Pipelining Supercharges CPUs

- ğŸ§  Speedup = `Time_nonpipelined / Time_pipelined`
- If stages are balanced â¡ï¸ Speedup â‰ˆ **# of stages**
- âš ï¸ **Real life**: stages aren't perfectly balanced = slightly less speedup ğŸŒ
- ğŸ¯ **Boosts throughput** (instructions per time), not single instruction latency!

---

## ğŸ¯ Why MIPS Loves Pipelining ğŸ’–

- âœ… Uniform 32-bit instructions = fast fetch & decode ğŸ“
- âœ… Few instruction formats = simpler pipeline ğŸ’¨
- âœ… Memory only accessed by `lw/sw` â¡ï¸ organized access ğŸ“¦
- âœ… Word-aligned accesses = no weird address problems ğŸ™…â€â™€ï¸

---

# âš¡ Pipeline Hazards â€“ Your CPU's Worst Enemies

---

## 1ï¸âƒ£ Structural Hazards ğŸ› ï¸

- Conflict over shared resources (e.g., memory) ğŸš§
- â— **Solution**: Separate instruction and data memories or use **caches** ğŸ§ 
- ğŸ«§ **Bubble** = pipeline **stall**

---

## 2ï¸âƒ£ Data Hazards ğŸ”—

- Instruction needs a **value before it's ready** ğŸ”

```assembly
add $s0, $t0, $t1
sub $t2, $s0, $t3  # Needs $s0 result!
```

#### ğŸ”„ Solution: **Forwarding / Bypassing**

- Use the result **early**, not after itâ€™s saved! ğŸ¦¾
- **Can't time travel**: only forward _future â¡ï¸ present_ ğŸ˜…

---

### âš¡ Load-Use Hazard

```assembly
lw $t1, 20($t0)
add $t2, $t1, $t3  # $t1 not ready yet!
```

- âŒ Forwarding **won't help**: data isnâ€™t ready!
- ğŸš¦ Must insert **stalls**!

---

### ğŸ—ï¸ Forwarding = Fast Rescue

- Use **internal results** before they hit the register file âœ¨
- Needs extra **forwarding paths** hardware ğŸ¦¿
- ğŸš« Donâ€™t forward from $zero register!

---

## 3ï¸âƒ£ Control Hazards ğŸ®

- Branch or jump â¡ï¸ **don't know next instruction yet!** ğŸ¤·

#### Solutions

- Stall the pipeline (stall on branch) ğŸ§±
- Branch prediction ğŸ”®
- Delay slots â³

---

# ğŸ¯ Beating Branch Hazards

---

### â— Stall on Branch

- Wait until branch is **resolved** before fetching next ğŸ”„
- ğŸ› ï¸ Hardware support needed: compare registers & compute branch address early

---

### ğŸ”® Branch Prediction

- **Predict not taken**: assume no branch â¡ï¸ full speed ğŸï¸
- Stall only if prediction is wrong ğŸš¦

---

### ğŸ§  Smarter Branch Prediction

- **Static**: predict based on behavior (e.g., backward loops = predict taken) ğŸ”
- **Dynamic**: record history & predict based on **past trends** ğŸ“ˆ

---

### â³ Delayed Branch

- Always execute the next instruction before branching ğŸƒ
- MIPS assembler rearranges instructions automatically! ğŸ”„

---

# ğŸ› ï¸ Pipelined Datapath Overview

---

## ğŸš Pipeline Registers

- Between each stage to **hold results** ğŸ§³
  - **IF/ID â†’ ID/EX â†’ EX/MEM â†’ MEM/WB**
- Think of them as **"mini-stations"** passing work to the next stage ğŸš‚

---

## ğŸ” Pipeline Operation

- **Cycle-by-cycle** movement ğŸ“ˆ
- See how instructions overlap and flow ğŸŒŠ
- Focus on **single-clock-cycle** diagrams for load & store ğŸ–¼ï¸

---

# âš¡ Data Hazards in ALU Instructions

---

```assembly
sub $2, $1, $3
and $12, $2, $5
or $13, $6, $2
add $14, $2, $2
sw $15, 100($2)
```

### ğŸ•µï¸ Hazard Detection

- `sub` â¡ï¸ `and`: **EX hazard** (forward EX/MEM â¡ï¸ ID/EX)
- `sub` â¡ï¸ `or`: **MEM hazard** (forward MEM/WB â¡ï¸ ID/EX)
- `sub` â¡ï¸ `add/sw`: âœ… No hazard!

---

# ğŸ”¥ Hazard Detection & Forwarding Logic

---

- Pass register numbers down pipeline ğŸ“¦
- Compare destination (Rd) with sources (Rs/Rt) ğŸ”

#### Forward when

- EX/MEM.RegisterRd == ID/EX.RegisterRs or ID/EX.RegisterRt
- MEM/WB.RegisterRd == ID/EX.RegisterRs or ID/EX.RegisterRt

---

# âš¡ Double Data Hazard

---

```assembly
add $1, $1, $2
add $1, $1, $3
add $1, $1, $4
```

- Both **EX and MEM hazards** at once âš¡
- Always use **latest value** for forwarding!

---

# ğŸ® Special Case: Branch Hazards

---

- **Branch depends** on comparison results â¡ï¸
- Resolve with **forwarding** if possible ğŸ”
- **1-2 stalls** needed if relying on **loads** before branch ğŸ§±

---

### ğŸ§  Quick Fix

- Move branch outcome calculation **early** (in ID stage) ğŸï¸

---

# ğŸ›¡ï¸ Summary: Pipeline Hazards Mastered

| Hazard Type   | Example                | Solution                |
| ------------- | ---------------------- | ----------------------- |
| Structural ğŸ› ï¸ | Single memory conflict | Separate memory/caches  |
| Data ğŸ”—       | Result needed early    | Forwarding & stalls     |
| Control ğŸ®    | Branch decision delay  | Prediction, delay slots |
