# do practicaExamen_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/local/ITAM/mmontesv/Examen/practicaExamen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:54 on Oct 13,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Examen/practicaExamen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity practicaExamen
# -- Compiling architecture bdf_type of practicaExamen
# End time: 08:58:54 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Examen/M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:54 on Oct 13,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Examen/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity M
# -- Compiling architecture bdf_type of M
# End time: 08:58:54 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Examen/G.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:54 on Oct 13,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Examen/G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G
# -- Compiling architecture bdf_type of G
# End time: 08:58:54 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Examen/div_freq.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:54 on Oct 13,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Examen/div_freq.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div_freq
# -- Compiling architecture Behavioral of div_freq
# End time: 08:58:54 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Examen/mux_4_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:54 on Oct 13,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Examen/mux_4_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_4_to_1
# -- Compiling architecture function_table of multiplexer_4_to_1
# End time: 08:58:54 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Examen/cont2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:55 on Oct 13,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Examen/cont2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cont2
# -- Compiling architecture Behavioral of cont2
# End time: 08:58:55 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Examen/decoder_2_4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:58:55 on Oct 13,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Examen/decoder_2_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity decoder_2_to_4
# -- Compiling architecture function_table of decoder_2_to_4
# End time: 08:58:55 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.practicaexamen
# vsim work.practicaexamen 
# Start time: 08:59:22 on Oct 13,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.practicaexamen(bdf_type)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cont2(behavioral)
# Loading work.decoder_2_to_4(function_table)
# Loading work.div_freq(behavioral)
# Loading work.multiplexer_4_to_1(function_table)
# Loading work.m(bdf_type)
# Loading work.g(bdf_type)
wave create -driver freeze -pattern constant -value 0111 -range 0 3 -starttime 0ps -endtime 1000ps sim:/practicaexamen/InA
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 0110 -range 0 3 -starttime 0ps -endtime 1000ps sim:/practicaexamen/InB
wave create -driver freeze -pattern counter -startvalue 00 -endvalue 11 -type Range -direction Up -period 50ps -step 1 -repeat forever -range 1 0 -starttime 0ps -endtime 1000ps sim:/practicaexamen/Oper
add wave -position end  sim:/practicaexamen/R1M
add wave -position end  sim:/practicaexamen/R2M
wave create -driver freeze -pattern clock -initialvalue U -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/practicaexamen/clock
run -all
# End time: 09:07:49 on Oct 13,2017, Elapsed time: 0:08:27
# Errors: 0, Warnings: 0
