IRAM.v,verilog,xil_defaultlib,../../../../CPU_project.srcs/sources_1/ip/IRAM/sim/IRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
