Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jun 11 15:54:09 2023
| Host         : Yasantha-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NanoProcessor_timing_summary_routed.rpt -pb NanoProcessor_timing_summary_routed.pb -rpx NanoProcessor_timing_summary_routed.rpx -warn_on_violation
| Design       : NanoProcessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Slow_Clock/Slow_Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.166        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.166        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.828ns (19.042%)  route 3.520ns (80.958%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558     5.079    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Slow_Clock/count_reg[12]/Q
                         net (fo=2, routed)           0.833     6.369    Slow_Clock/count[12]
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.493 f  Slow_Clock/count[31]_i_6/O
                         net (fo=1, routed)           0.303     6.796    Slow_Clock/count[31]_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.920 f  Slow_Clock/count[31]_i_2/O
                         net (fo=3, routed)           1.179     8.099    Slow_Clock/count[31]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.223 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          1.204     9.427    Slow_Clock/count[31]_i_1_n_0
    SLICE_X13Y16         FDRE                                         r  Slow_Clock/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  Slow_Clock/count_reg[1]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X13Y16         FDRE (Setup_fdre_C_R)       -0.429    14.594    Slow_Clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.828ns (19.042%)  route 3.520ns (80.958%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558     5.079    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Slow_Clock/count_reg[12]/Q
                         net (fo=2, routed)           0.833     6.369    Slow_Clock/count[12]
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.493 f  Slow_Clock/count[31]_i_6/O
                         net (fo=1, routed)           0.303     6.796    Slow_Clock/count[31]_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.920 f  Slow_Clock/count[31]_i_2/O
                         net (fo=3, routed)           1.179     8.099    Slow_Clock/count[31]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.223 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          1.204     9.427    Slow_Clock/count[31]_i_1_n_0
    SLICE_X13Y16         FDRE                                         r  Slow_Clock/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  Slow_Clock/count_reg[2]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X13Y16         FDRE (Setup_fdre_C_R)       -0.429    14.594    Slow_Clock/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.828ns (19.042%)  route 3.520ns (80.958%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558     5.079    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Slow_Clock/count_reg[12]/Q
                         net (fo=2, routed)           0.833     6.369    Slow_Clock/count[12]
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.493 f  Slow_Clock/count[31]_i_6/O
                         net (fo=1, routed)           0.303     6.796    Slow_Clock/count[31]_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.920 f  Slow_Clock/count[31]_i_2/O
                         net (fo=3, routed)           1.179     8.099    Slow_Clock/count[31]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.223 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          1.204     9.427    Slow_Clock/count[31]_i_1_n_0
    SLICE_X13Y16         FDRE                                         r  Slow_Clock/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  Slow_Clock/count_reg[3]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X13Y16         FDRE (Setup_fdre_C_R)       -0.429    14.594    Slow_Clock/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.828ns (19.042%)  route 3.520ns (80.958%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558     5.079    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Slow_Clock/count_reg[12]/Q
                         net (fo=2, routed)           0.833     6.369    Slow_Clock/count[12]
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.493 f  Slow_Clock/count[31]_i_6/O
                         net (fo=1, routed)           0.303     6.796    Slow_Clock/count[31]_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.920 f  Slow_Clock/count[31]_i_2/O
                         net (fo=3, routed)           1.179     8.099    Slow_Clock/count[31]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.223 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          1.204     9.427    Slow_Clock/count[31]_i_1_n_0
    SLICE_X13Y16         FDRE                                         r  Slow_Clock/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  Slow_Clock/count_reg[4]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X13Y16         FDRE (Setup_fdre_C_R)       -0.429    14.594    Slow_Clock/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.454%)  route 3.428ns (80.546%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558     5.079    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Slow_Clock/count_reg[12]/Q
                         net (fo=2, routed)           0.833     6.369    Slow_Clock/count[12]
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.493 f  Slow_Clock/count[31]_i_6/O
                         net (fo=1, routed)           0.303     6.796    Slow_Clock/count[31]_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.920 f  Slow_Clock/count[31]_i_2/O
                         net (fo=3, routed)           1.179     8.099    Slow_Clock/count[31]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.223 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          1.112     9.335    Slow_Clock/count[31]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  Slow_Clock/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  Slow_Clock/count_reg[5]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y17         FDRE (Setup_fdre_C_R)       -0.429    14.593    Slow_Clock/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.454%)  route 3.428ns (80.546%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558     5.079    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Slow_Clock/count_reg[12]/Q
                         net (fo=2, routed)           0.833     6.369    Slow_Clock/count[12]
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.493 f  Slow_Clock/count[31]_i_6/O
                         net (fo=1, routed)           0.303     6.796    Slow_Clock/count[31]_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.920 f  Slow_Clock/count[31]_i_2/O
                         net (fo=3, routed)           1.179     8.099    Slow_Clock/count[31]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.223 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          1.112     9.335    Slow_Clock/count[31]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  Slow_Clock/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  Slow_Clock/count_reg[6]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y17         FDRE (Setup_fdre_C_R)       -0.429    14.593    Slow_Clock/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.454%)  route 3.428ns (80.546%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558     5.079    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Slow_Clock/count_reg[12]/Q
                         net (fo=2, routed)           0.833     6.369    Slow_Clock/count[12]
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.493 f  Slow_Clock/count[31]_i_6/O
                         net (fo=1, routed)           0.303     6.796    Slow_Clock/count[31]_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.920 f  Slow_Clock/count[31]_i_2/O
                         net (fo=3, routed)           1.179     8.099    Slow_Clock/count[31]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.223 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          1.112     9.335    Slow_Clock/count[31]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  Slow_Clock/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  Slow_Clock/count_reg[7]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y17         FDRE (Setup_fdre_C_R)       -0.429    14.593    Slow_Clock/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.454%)  route 3.428ns (80.546%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558     5.079    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Slow_Clock/count_reg[12]/Q
                         net (fo=2, routed)           0.833     6.369    Slow_Clock/count[12]
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.493 f  Slow_Clock/count[31]_i_6/O
                         net (fo=1, routed)           0.303     6.796    Slow_Clock/count[31]_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.920 f  Slow_Clock/count[31]_i_2/O
                         net (fo=3, routed)           1.179     8.099    Slow_Clock/count[31]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.223 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          1.112     9.335    Slow_Clock/count[31]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  Slow_Clock/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  Slow_Clock/count_reg[8]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y17         FDRE (Setup_fdre_C_R)       -0.429    14.593    Slow_Clock/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.828ns (19.681%)  route 3.379ns (80.319%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558     5.079    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Slow_Clock/count_reg[12]/Q
                         net (fo=2, routed)           0.833     6.369    Slow_Clock/count[12]
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.493 f  Slow_Clock/count[31]_i_6/O
                         net (fo=1, routed)           0.303     6.796    Slow_Clock/count[31]_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.920 f  Slow_Clock/count[31]_i_2/O
                         net (fo=3, routed)           1.179     8.099    Slow_Clock/count[31]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.223 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          1.063     9.286    Slow_Clock/count[31]_i_1_n_0
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[10]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X13Y18         FDRE (Setup_fdre_C_R)       -0.429    14.615    Slow_Clock/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.828ns (19.681%)  route 3.379ns (80.319%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558     5.079    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  Slow_Clock/count_reg[12]/Q
                         net (fo=2, routed)           0.833     6.369    Slow_Clock/count[12]
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.493 f  Slow_Clock/count[31]_i_6/O
                         net (fo=1, routed)           0.303     6.796    Slow_Clock/count[31]_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.920 f  Slow_Clock/count[31]_i_2/O
                         net (fo=3, routed)           1.179     8.099    Slow_Clock/count[31]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.223 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          1.063     9.286    Slow_Clock/count[31]_i_1_n_0
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[11]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X13Y18         FDRE (Setup_fdre_C_R)       -0.429    14.615    Slow_Clock/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  5.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock/Slow_Clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Slow_Clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  Slow_Clock/Slow_Clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Slow_Clock/Slow_Clk_out_reg/Q
                         net (fo=12, routed)          0.175     1.778    Slow_Clock/CLK
    SLICE_X12Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.823 r  Slow_Clock/Slow_Clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.823    Slow_Clock/Slow_Clk_out_i_1_n_0
    SLICE_X12Y22         FDRE                                         r  Slow_Clock/Slow_Clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  Slow_Clock/Slow_Clk_out_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.120     1.559    Slow_Clock/Slow_Clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Slow_Clock/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.703    Slow_Clock/count[12]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  Slow_Clock/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.811    Slow_Clock/data0[12]
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[12]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X13Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    Slow_Clock/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  Slow_Clock/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Slow_Clock/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.700    Slow_Clock/count[24]
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  Slow_Clock/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.808    Slow_Clock/data0[24]
    SLICE_X13Y21         FDRE                                         r  Slow_Clock/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  Slow_Clock/count_reg[24]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    Slow_Clock/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  Slow_Clock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Slow_Clock/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.705    Slow_Clock/count[4]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  Slow_Clock/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.813    Slow_Clock/data0[4]
    SLICE_X13Y16         FDRE                                         r  Slow_Clock/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.829     1.956    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  Slow_Clock/count_reg[4]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    Slow_Clock/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.441    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  Slow_Clock/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Slow_Clock/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.702    Slow_Clock/count[16]
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  Slow_Clock/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.810    Slow_Clock/data0[16]
    SLICE_X13Y19         FDRE                                         r  Slow_Clock/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  Slow_Clock/count_reg[16]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X13Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    Slow_Clock/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  Slow_Clock/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Slow_Clock/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.701    Slow_Clock/count[20]
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  Slow_Clock/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.809    Slow_Clock/data0[20]
    SLICE_X13Y20         FDRE                                         r  Slow_Clock/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  Slow_Clock/count_reg[20]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    Slow_Clock/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.700    Slow_Clock/count[28]
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  Slow_Clock/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.808    Slow_Clock/data0[28]
    SLICE_X13Y22         FDRE                                         r  Slow_Clock/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  Slow_Clock/count_reg[28]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    Slow_Clock/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  Slow_Clock/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Slow_Clock/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.704    Slow_Clock/count[8]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  Slow_Clock/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.812    Slow_Clock/data0[8]
    SLICE_X13Y17         FDRE                                         r  Slow_Clock/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.955    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  Slow_Clock/count_reg[8]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    Slow_Clock/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Slow_Clock/count_reg[9]/Q
                         net (fo=2, routed)           0.114     1.697    Slow_Clock/count[9]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.812 r  Slow_Clock/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.812    Slow_Clock/data0[9]
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  Slow_Clock/count_reg[9]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X13Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    Slow_Clock/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  Slow_Clock/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Slow_Clock/count_reg[25]/Q
                         net (fo=2, routed)           0.114     1.694    Slow_Clock/count[25]
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.809 r  Slow_Clock/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.809    Slow_Clock/data0[25]
    SLICE_X13Y22         FDRE                                         r  Slow_Clock/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  Slow_Clock/count_reg[25]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    Slow_Clock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk_In }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_In_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y22   Slow_Clock/Slow_Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y22   Slow_Clock/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y16   Slow_Clock/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y18   Slow_Clock/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y18   Slow_Clock/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y18   Slow_Clock/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y19   Slow_Clock/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y19   Slow_Clock/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y19   Slow_Clock/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y21   Slow_Clock/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y21   Slow_Clock/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y21   Slow_Clock/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y21   Slow_Clock/count_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y22   Slow_Clock/Slow_Clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y22   Slow_Clock/clk_status_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y16   Slow_Clock/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y16   Slow_Clock/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y16   Slow_Clock/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y16   Slow_Clock/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y16   Slow_Clock/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   Slow_Clock/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   Slow_Clock/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   Slow_Clock/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   Slow_Clock/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   Slow_Clock/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   Slow_Clock/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   Slow_Clock/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   Slow_Clock/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   Slow_Clock/count_reg[18]/C



