$date
	Thu Apr 13 14:25:54 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DE1_SoC $end
$var wire 1 ! CLOCK_50 $end
$var wire 7 " HEX0 [6:0] $end
$var wire 7 # HEX1 [6:0] $end
$var wire 7 $ HEX2 [6:0] $end
$var wire 7 % HEX3 [6:0] $end
$var wire 7 & HEX4 [6:0] $end
$var wire 7 ' HEX5 [6:0] $end
$var wire 4 ( KEY [3:0] $end
$var wire 10 ) LEDR [9:0] $end
$var wire 10 * SW [9:0] $end
$var wire 32 + clk [31:0] $end
$scope module cdiv $end
$var wire 1 ! clock $end
$var reg 32 , divided_clocks [31:0] $end
$upscope $end
$upscope $end
$scope module counterTestBench $end
$var wire 1 - clk $end
$var wire 4 . johnsonCount [3:0] $end
$var wire 1 / reset $end
$var wire 4 0 rippleCount [3:0] $end
$scope module rCounter $end
$var wire 1 - clk $end
$var wire 4 1 count [3:0] $end
$var wire 4 2 countbar [3:0] $end
$var wire 1 / reset $end
$scope module bit0 $end
$var wire 1 3 D $end
$var wire 1 - clk $end
$var wire 1 4 qBar $end
$var wire 1 / reset $end
$var reg 1 5 q $end
$upscope $end
$scope module bit1 $end
$var wire 1 6 D $end
$var wire 1 7 clk $end
$var wire 1 8 qBar $end
$var wire 1 / reset $end
$var reg 1 9 q $end
$upscope $end
$scope module bit2 $end
$var wire 1 : D $end
$var wire 1 ; clk $end
$var wire 1 < qBar $end
$var wire 1 / reset $end
$var reg 1 = q $end
$upscope $end
$scope module bit3 $end
$var wire 1 > D $end
$var wire 1 ? clk $end
$var wire 1 @ qBar $end
$var wire 1 / reset $end
$var reg 1 A q $end
$upscope $end
$upscope $end
$scope module jCounter $end
$var wire 1 - clk $end
$var wire 1 / reset $end
$var reg 4 B count [3:0] $end
$var integer 32 C ps [31:0] $end
$upscope $end
$scope module test $end
$var wire 4 D johnsonCount [3:0] $end
$var wire 4 E rippleCount [3:0] $end
$var reg 1 F clk $end
$var reg 1 G reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xG
0F
bx E
bx D
bx C
bx B
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
bx 2
bx 1
bx 0
x/
bx .
0-
b0 ,
b0 +
bz *
bz )
bz (
bz '
bz &
bz %
bz $
bz #
bz "
z!
$end
#50
1>
1:
1?
16
1;
13
17
1@
1<
18
14
b1111 2
0A
0=
09
05
b0 0
b0 1
b0 E
0G
0/
1F
1-
#100
0F
0-
#150
b0 C
1F
1-
#200
0F
0-
#250
1G
1/
1F
1-
#300
0F
0-
#350
03
07
04
b1110 2
b0 B
b0 .
b0 D
b1 C
15
b1 0
b1 1
b1 E
1F
1-
#400
0F
0-
#450
06
0;
08
19
13
17
14
b1101 2
b1000 B
b1000 .
b1000 D
b10 C
05
b10 0
b10 1
b10 E
1F
1-
#500
0F
0-
#550
03
07
04
b1100 2
b1100 B
b1100 .
b1100 D
b11 C
15
b11 0
b11 1
b11 E
1F
1-
#600
0F
0-
#650
0:
0?
0<
1=
16
1;
18
09
13
17
14
b1011 2
b1110 B
b1110 .
b1110 D
b100 C
05
b100 0
b100 1
b100 E
1F
1-
#700
0F
0-
#750
03
07
04
b1010 2
b1111 B
b1111 .
b1111 D
b101 C
15
b101 0
b101 1
b101 E
1F
1-
#800
0F
0-
#850
06
0;
08
19
13
17
14
b1001 2
b111 B
b111 .
b111 D
b110 C
05
b110 0
b110 1
b110 E
1F
1-
#900
0F
0-
#950
03
07
04
b1000 2
b11 B
b11 .
b11 D
b111 C
15
b111 0
b111 1
b111 E
1F
1-
#1000
0F
0-
#1050
0>
0@
1A
1:
1?
1<
0=
16
1;
18
09
13
17
14
b111 2
b1 B
b1 .
b1 D
b0 C
05
b1000 0
b1000 1
b1000 E
1F
1-
#1100
0F
0-
#1150
03
07
04
b110 2
b0 B
b0 .
b0 D
b1 C
15
b1001 0
b1001 1
b1001 E
1F
1-
#1200
0F
0-
#1250
06
0;
08
19
13
17
14
b101 2
b1000 B
b1000 .
b1000 D
b10 C
05
b1010 0
b1010 1
b1010 E
1F
1-
#1300
0F
0-
#1350
03
07
04
b100 2
b1100 B
b1100 .
b1100 D
b11 C
15
b1011 0
b1011 1
b1011 E
1F
1-
#1400
0F
0-
#1450
0:
0?
0<
1=
16
1;
18
09
13
17
14
b11 2
b1110 B
b1110 .
b1110 D
b100 C
05
b1100 0
b1100 1
b1100 E
1F
1-
#1500
0F
0-
#1550
03
07
04
b10 2
b1111 B
b1111 .
b1111 D
b101 C
15
b1101 0
b1101 1
b1101 E
1F
1-
#1600
0F
0-
#1650
06
0;
08
19
13
17
14
b1 2
b111 B
b111 .
b111 D
b110 C
05
b1110 0
b1110 1
b1110 E
1F
1-
#1700
0F
0-
#1750
03
07
04
b0 2
b11 B
b11 .
b11 D
b111 C
15
b1111 0
b1111 1
b1111 E
1F
1-
#1800
0F
0-
#1850
1>
1@
0A
1:
1?
1<
0=
16
1;
18
09
13
17
14
b1111 2
b1 B
b1 .
b1 D
b0 C
05
b0 0
b0 1
b0 E
1F
1-
#1900
0F
0-
#1950
03
07
04
b1110 2
b0 B
b0 .
b0 D
b1 C
15
b1 0
b1 1
b1 E
1F
1-
#2000
0F
0-
#2050
06
0;
08
19
13
17
14
b1101 2
b1000 B
b1000 .
b1000 D
b10 C
05
b10 0
b10 1
b10 E
1F
1-
#2100
0F
0-
#2150
03
07
04
b1100 2
b1100 B
b1100 .
b1100 D
b11 C
15
b11 0
b11 1
b11 E
1F
1-
#2200
0F
0-
#2250
0:
0?
0<
1=
16
1;
18
09
13
17
14
b1011 2
b1110 B
b1110 .
b1110 D
b100 C
05
b100 0
b100 1
b100 E
1F
1-
#2300
0F
0-
#2350
03
07
04
b1010 2
b1111 B
b1111 .
b1111 D
b101 C
15
b101 0
b101 1
b101 E
1F
1-
#2400
0F
0-
#2450
06
0;
08
19
13
17
14
b1001 2
b111 B
b111 .
b111 D
b110 C
05
b110 0
b110 1
b110 E
1F
1-
#2500
0F
0-
#2550
03
07
04
b1000 2
b11 B
b11 .
b11 D
b111 C
15
b111 0
b111 1
b111 E
1F
1-
#2600
0F
0-
#2650
0>
0@
1A
1:
1?
1<
0=
16
1;
18
09
13
17
14
b111 2
b1 B
b1 .
b1 D
b0 C
05
b1000 0
b1000 1
b1000 E
1F
1-
#2700
0F
0-
#2750
03
07
04
b110 2
b0 B
b0 .
b0 D
b1 C
15
b1001 0
b1001 1
b1001 E
1F
1-
#2800
0F
0-
#2850
06
0;
08
19
13
17
14
b101 2
b1000 B
b1000 .
b1000 D
b10 C
05
b1010 0
b1010 1
b1010 E
1F
1-
#2900
0F
0-
#2950
03
07
04
b100 2
b1100 B
b1100 .
b1100 D
b11 C
15
b1011 0
b1011 1
b1011 E
1F
1-
#3000
0F
0-
#3050
0:
0?
0<
1=
16
1;
18
09
13
17
14
b11 2
b1110 B
b1110 .
b1110 D
b100 C
05
b1100 0
b1100 1
b1100 E
1F
1-
#3100
0F
0-
#3150
03
07
04
b10 2
b1111 B
b1111 .
b1111 D
b101 C
15
b1101 0
b1101 1
b1101 E
1F
1-
#3200
0F
0-
#3250
06
0;
08
19
13
17
14
b1 2
b111 B
b111 .
b111 D
b110 C
05
b1110 0
b1110 1
b1110 E
1F
1-
#3300
0F
0-
#3350
03
07
04
b0 2
b11 B
b11 .
b11 D
b111 C
15
b1111 0
b1111 1
b1111 E
1F
1-
#3400
0F
0-
