/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_12z;
  reg [28:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  reg [19:0] celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_27z;
  wire [20:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_37z;
  wire [8:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [19:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[140] & in_data[179]);
  assign celloutsig_1_0z = !(in_data[113] ? in_data[106] : in_data[96]);
  assign celloutsig_0_45z = ~((celloutsig_0_37z[3] | celloutsig_0_18z[16]) & (celloutsig_0_41z | celloutsig_0_14z));
  assign celloutsig_1_6z = ~((celloutsig_1_5z | celloutsig_1_3z) & (celloutsig_1_1z | celloutsig_1_3z));
  assign celloutsig_0_9z = celloutsig_0_4z | in_data[44];
  assign celloutsig_0_14z = celloutsig_0_1z[1] | celloutsig_0_0z;
  assign celloutsig_0_3z = { in_data[85:81], celloutsig_0_1z, celloutsig_0_0z } + { celloutsig_0_2z[15:12], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_46z = celloutsig_0_27z[5:2] + { celloutsig_0_2z[20:18], celloutsig_0_45z };
  assign celloutsig_0_17z = { celloutsig_0_3z[5:3], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_4z } / { 1'h1, celloutsig_0_8z[4:0] };
  assign celloutsig_0_20z = celloutsig_0_19z[16:13] / { 1'h1, in_data[25:24], celloutsig_0_16z };
  assign celloutsig_0_5z = { celloutsig_0_1z[2], celloutsig_0_3z } === { celloutsig_0_2z[13:7], celloutsig_0_1z };
  assign celloutsig_0_15z = in_data[45:42] === celloutsig_0_2z[16:13];
  assign celloutsig_0_21z = { celloutsig_0_12z[5:2], celloutsig_0_4z } === { celloutsig_0_13z[17:14], celloutsig_0_10z };
  assign celloutsig_1_12z = celloutsig_1_8z[17:1] > { celloutsig_1_8z[16:10], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[73:71] || in_data[75:73];
  assign celloutsig_1_15z = celloutsig_1_7z[7:3] % { 1'h1, celloutsig_1_9z[5:3], celloutsig_1_12z };
  assign celloutsig_0_22z = celloutsig_0_8z[12:5] % { 1'h1, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_0_16z = celloutsig_0_8z[12:1] !== { celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_1_2z = { in_data[109:100], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } | in_data[139:127];
  assign celloutsig_1_9z = celloutsig_1_8z[10:2] | celloutsig_1_8z[14:6];
  assign celloutsig_0_8z = { in_data[93:82], celloutsig_0_5z } | in_data[50:38];
  assign celloutsig_0_19z = celloutsig_0_2z[20:3] | { celloutsig_0_17z[4:1], celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_0_25z = celloutsig_0_13z[26:20] | celloutsig_0_13z[24:18];
  assign celloutsig_0_41z = celloutsig_0_40z[3] & celloutsig_0_22z[2];
  assign celloutsig_0_4z = | in_data[83:74];
  assign celloutsig_1_19z = | celloutsig_1_2z[2:0];
  assign celloutsig_1_3z = ^ in_data[170:168];
  assign celloutsig_1_5z = ^ in_data[147:139];
  assign celloutsig_1_11z = ^ { celloutsig_1_10z[5:3], celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_16z = ^ { celloutsig_1_15z[4:3], celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_10z = ^ { celloutsig_0_2z[7:5], celloutsig_0_0z };
  assign celloutsig_0_40z = { celloutsig_0_19z[3:0], celloutsig_0_5z } >> { celloutsig_0_32z[4:1], celloutsig_0_21z };
  assign celloutsig_1_8z = { in_data[127:123], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } >> { in_data[131:113], celloutsig_1_5z };
  assign celloutsig_1_18z = celloutsig_1_2z[10:4] >> { celloutsig_1_7z[4:0], celloutsig_1_16z, celloutsig_1_11z };
  assign celloutsig_0_1z = in_data[31:29] <<< in_data[59:57];
  assign celloutsig_0_27z = celloutsig_0_25z[6:1] <<< celloutsig_0_17z;
  assign celloutsig_0_32z = { celloutsig_0_18z[3:2], celloutsig_0_1z } <<< celloutsig_0_27z[5:1];
  assign celloutsig_1_7z = celloutsig_1_2z[7:0] >>> in_data[108:101];
  assign celloutsig_0_6z = in_data[8:5] >>> { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_12z = celloutsig_0_2z[15:5] >>> { celloutsig_0_2z[12:6], celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[84:64] >>> { in_data[25:8], celloutsig_0_1z };
  assign celloutsig_0_37z = { celloutsig_0_2z[6:5], celloutsig_0_9z, celloutsig_0_32z } - celloutsig_0_19z[16:9];
  always_latch
    if (clkin_data[128]) celloutsig_1_10z = 7'h00;
    else if (!clkin_data[64]) celloutsig_1_10z = celloutsig_1_9z[6:0];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_13z = 29'h00000000;
    else if (clkin_data[0]) celloutsig_0_13z = { celloutsig_0_8z[10:4], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_18z = 20'h00000;
    else if (clkin_data[32]) celloutsig_0_18z = { celloutsig_0_13z[20:10], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_17z };
  assign { out_data[134:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
