
ï
*v++_link_kernel0_xilinx_u280_xdma_201920_1$068a455e-3cc3-4cc0-8312-d419daa60c812◊Œ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/.tlog/v++_link_kernel0_xilinx_u280_xdma_201920_1.xtl 2±®/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.xclbin.link_summary 2≤´/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.xclbin.link_summary.pb ´/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.xclbin.link_summary.pb"Wed Apr 14 12:01:11 2021(¸∏œ˛å/bÛ%
$0ab2d4fd-6180-462a-b280-977b561c13d5v++≠/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/link.steps.log"ÿ/xilinx/software/Vitis/2019.2/bin/unwrapped/lnx64.o/v++  --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "vivado_prop:run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --xp vivado_prop:run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_prop:run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_param:project.writeIntermediateCheckpoints=1 --xp "misc:report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}" --xp "param:compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}" --xp "misc:report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}" --link --output /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.xclbin --kernel kernel0 --platform xilinx_u280_xdma_201920_1 --target hw --report_level 2 --temp_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp --optimize 3 --connectivity.nk kernel0:1:kernel0_1 --max_memory_ports kernel0 --save-temps /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo --connectivity.sp kernel0_1.A:HBM[0] --connectivity.sp kernel0_1.L:HBM[1] --connectivity.sp kernel0_1.U:HBM[2] --kernel_frequency 400 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/constraint.tcl *--link*--output*õ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.xclbin*--kernel*kernel0*
--platform*xilinx_u280_xdma_201920_1*--target*hw*--report_level*2*
--temp_dir*ô/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp*
--optimize*3*--connectivity.nk*kernel0:1:kernel0_1*--max_memory_ports*kernel0*--save-temps*o/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo*--connectivity.sp*kernel0_1.A:HBM[0]*--connectivity.sp*kernel0_1.L:HBM[1]*--connectivity.sp*kernel0_1.U:HBM[2]*--kernel_frequency*400*--vivado.prop*órun.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/constraint.tcl"Wed Apr 14 12:01:11 2021(˝∏œ˛å/r(
$0ab2d4fd-6180-462a-b280-977b561c13d5"Wed Apr 14 12:01:26 2021(èØ–˛å/Z¨
xilinx_u280_xdma_201920_1.xpfmxilinx_u280_xdma_201920_1.xsa//opt/xilinx/platforms/xilinx_u280_xdma_201920_1"OpenCL*Linux08Bƒ
¡!kernel0_xilinx_u280_xdma_201920_1õ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.xclbinJﬂ
|kernel0o/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo”/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/xo/kernel0/kernel0/cpu_sources/kernel_kernel.cpp	kernel0_1"Wed Apr 14 12:01:27 2021(‚±–˛å/bÕ
$540b1a2b-547a-4cc7-a87f-f64cbd77fa2asystem_link"âsystem_link --xo /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo -keep --config /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_1/xilinx_u280_xdma_201920_1.xpfm --target hw --output_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int --temp_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/sys_link*--xo*o/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo*-keep*--config*¥/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/syslinkConfig.ini*--xpfm*N/opt/xilinx/platforms/xilinx_u280_xdma_201920_1/xilinx_u280_xdma_201920_1.xpfm*--target*hw*--output_dir*¢/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int*
--temp_dir*ß/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/sys_link"Wed Apr 14 12:01:27 2021(‚±–˛å/r(
$540b1a2b-547a-4cc7-a87f-f64cbd77fa2a"Wed Apr 14 12:01:40 2021(îò—˛å/r(
$540b1a2b-547a-4cc7-a87f-f64cbd77fa2a"Wed Apr 14 12:01:40 2021(ïò—˛å/bÔ
$cabe968f-596c-4910-87ff-34815824d320cf2sw"‹cf2sw -sdsl /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/sdsl.dat -rtd /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/cf2sw.rtd -xclbin /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/xclbin_orig.xml -o /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/xclbin_orig.1.xml*-sdsl*´/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/sdsl.dat*-rtd*¨/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/cf2sw.rtd*-xclbin*≤/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/xclbin_orig.xml*-o*¥/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/xclbin_orig.1.xml"Wed Apr 14 12:01:40 2021(ïò—˛å/r(
$cabe968f-596c-4910-87ff-34815824d320"Wed Apr 14 12:01:41 2021(´§—˛å/r(
$cabe968f-596c-4910-87ff-34815824d320"Wed Apr 14 12:01:41 2021(¨§—˛å/bπ
$63eca658-eb77-4a71-9524-8b1924b52917rtd2_system_diagram"˙rtd2SystemDiagram --rtdJsonFileName /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/cf2sw.rtd --diagramJsonFileName /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u280_xdma_201920_1/xilinx_u280_xdma_201920_1.xpfm --generatedByName v++ --generatedByVersion 2019.2.1 --generatedByChangeList 2729669 --generatedByTimeStamp Thu Dec  5 04:48:12 MST 2019 --generatedByOptions /xilinx/software/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ --link --output /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.xclbin --kernel kernel0 --platform xilinx_u280_xdma_201920_1 --target hw --report_level 2 --temp_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp --optimize 3 --connectivity.nk kernel0:1:kernel0_1 --max_memory_ports kernel0 --save-temps /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo --connectivity.sp kernel0_1.A:HBM[0] --connectivity.sp kernel0_1.L:HBM[1] --connectivity.sp kernel0_1.U:HBM[2] --kernel_frequency 400 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/constraint.tcl  --generatedByXclbinName kernel0_xilinx_u280_xdma_201920_1 --kernelInfoDataFileName /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel_info.dat*--rtdJsonFileName*¨/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/cf2sw.rtd*--diagramJsonFileName*∫/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/systemDiagramModel.json*--platformFilePath*N/opt/xilinx/platforms/xilinx_u280_xdma_201920_1/xilinx_u280_xdma_201920_1.xpfm*--generatedByName*v++*--generatedByVersion*2019.2.1*--generatedByChangeList*2729669*--generatedByTimeStamp*Thu Dec  5 04:48:12 MST 2019*--generatedByOptions*”/xilinx/software/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ --link --output /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.xclbin --kernel kernel0 --platform xilinx_u280_xdma_201920_1 --target hw --report_level 2 --temp_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp --optimize 3 --connectivity.nk kernel0:1:kernel0_1 --max_memory_ports kernel0 --save-temps /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo --connectivity.sp kernel0_1.A:HBM[0] --connectivity.sp kernel0_1.L:HBM[1] --connectivity.sp kernel0_1.U:HBM[2] --kernel_frequency 400 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/constraint.tcl *--generatedByXclbinName*!kernel0_xilinx_u280_xdma_201920_1*--kernelInfoDataFileName*≤/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel_info.dat"Wed Apr 14 12:01:41 2021(¨§—˛å/r(
$63eca658-eb77-4a71-9524-8b1924b52917"Wed Apr 14 12:01:43 2021(Ï±—˛å/j¡
∫/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/systemDiagramModel.json !"Wed Apr 14 12:01:43 2021(Û±—˛å/r(
$63eca658-eb77-4a71-9524-8b1924b52917"Wed Apr 14 12:01:43 2021(Ù±—˛å/bà
$4be270f4-1bde-4f99-9d53-7a03715c5419vpl"õvpl -t hw -f xilinx_u280_xdma_201920_1 --kernel_frequency 400 -s --output_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int --log_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/logs/link --report_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link --config /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/vplConfig.ini -k /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link --no-info --tlog_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/.tlog/v++_link_kernel0_xilinx_u280_xdma_201920_1 --iprepo /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/xo/ip_repo/xilinx_com_hls_kernel0_1_0 --messageDb /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/run_link/vpl.pb /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/dr.bd.tcl*-t*hw*-f*xilinx_u280_xdma_201920_1*--kernel_frequency*400*-s*--output_dir*¢/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int*	--log_dir*£/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/logs/link*--report_dir*¶/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link*--config*∞/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/vplConfig.ini*-k*≤/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel_info.dat*--webtalk_flag*Vitis*
--temp_dir*û/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link*	--no-info*
--tlog_dir* /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/.tlog/v++_link_kernel0_xilinx_u280_xdma_201920_1*--iprepo*»/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/xo/ip_repo/xilinx_com_hls_kernel0_1_0*--messageDb*Æ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/run_link/vpl.pb*¨/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/dr.bd.tcl"Wed Apr 14 12:01:43 2021(ı±—˛å/r(
$4be270f4-1bde-4f99-9d53-7a03715c5419"Wed Apr 14 12:01:44 2021(©Ω—˛å/bÆ
$cc7e93fb-cbb6-4f8d-9e2d-8cfa391c38fdvpl≠/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/link.steps.log"–/xilinx/software/Vitis/2019.2/bin/unwrapped/lnx64.o/vpl -t hw -f xilinx_u280_xdma_201920_1 --kernel_frequency 400 -s --output_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int --log_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/logs/link --report_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link --config /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/vplConfig.ini -k /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link --no-info --tlog_dir /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/.tlog/v++_link_kernel0_xilinx_u280_xdma_201920_1 --iprepo /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/xo/ip_repo/xilinx_com_hls_kernel0_1_0 --messageDb /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/run_link/vpl.pb /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/dr.bd.tcl "Wed Apr 14 12:01:44 2021(©Ω—˛å/r(
$cc7e93fb-cbb6-4f8d-9e2d-8cfa391c38fd"Wed Apr 14 12:01:55 2021(ñî“˛å/bß
$e304b4d2-c15f-4af5-933f-4cd27811176dvivado¥/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/vivado/vpl/vivado.log"]vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace*-log*
vivado.log*-applog* -m64*
-messageDb*	vivado.pb*-mode*batch*-source*vpl.tcl*-notrace"Wed Apr 14 12:01:55 2021(óî“˛å/r(
$e304b4d2-c15f-4af5-933f-4cd27811176d"Wed Apr 14 13:37:16 2021(√§ØÅç/j◊
–/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/vivado/vpl/output/systemDiagramModel_synthed.json $"Wed Apr 14 14:26:59 2021(†ÆÂÇç/j÷
œ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/vivado/vpl/output/systemDiagramModel_placed.json $"Wed Apr 14 15:24:26 2021(ñ„∑Ñç/j÷
œ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/vivado/vpl/output/systemDiagramModel_routed.json $"Wed Apr 14 15:54:31 2021(Ù¯•Öç/r(
$e304b4d2-c15f-4af5-933f-4cd27811176d"Wed Apr 14 15:54:31 2021(Ã˘•Öç/jÀ
ƒ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/kernel_util_synthed.xutil "Wed Apr 14 15:54:31 2021(Õ˘•Öç/j 
√/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/kernel_util_placed.xutil "Wed Apr 14 15:54:31 2021(Õ˘•Öç/j»
¡/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/kernel_util_placed.rpt "Wed Apr 14 15:54:31 2021(Õ˘•Öç/j 
√/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/kernel_util_routed.xutil "Wed Apr 14 15:54:31 2021(Œ˘•Öç/j»
¡/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/kernel_util_routed.rpt "Wed Apr 14 15:54:31 2021(Ù˘•Öç/jË
·/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_debug_bridge_xsdbm_0_utilization_synth.rpt "Wed Apr 14 15:54:31 2021(Ñ˙•Öç/j‹
’/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_hmss_0_0_utilization_synth.rpt "Wed Apr 14 15:54:31 2021(ñ˙•Öç/jÏ
Â/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_axilite_user_input_reg_0_utilization_synth.rpt "Wed Apr 14 15:54:31 2021(¢˙•Öç/jÈ
‚/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_axi_vip_ctrl_userpf_0_utilization_synth.rpt "Wed Apr 14 15:54:31 2021(Ø˙•Öç/j‚
€/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_axi_vip_data_0_utilization_synth.rpt "Wed Apr 14 15:54:31 2021(ª˙•Öç/j‰
›/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_util_and2_slr0_0_utilization_synth.rpt "Wed Apr 14 15:54:31 2021( ˙•Öç/jÍ
„/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_data_0_utilization_synth.rpt "Wed Apr 14 15:54:31 2021(ﬂ˙•Öç/jÌ
Ê/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_dataclk_0_utilization_synth.rpt "Wed Apr 14 15:54:31 2021(Ú˙•Öç/jË
·/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_axi_gpio_null_slr0_0_utilization_synth.rpt "Wed Apr 14 15:54:31 2021(Ä˚•Öç/jÔ
Ë/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_utilization_synth.rpt "Wed Apr 14 15:54:31 2021(è˚•Öç/jÛ
Ï/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_utilization_synth.rpt "Wed Apr 14 15:54:31 2021(ù˚•Öç/jÊ
ﬂ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_init_combine_mss_0_utilization_synth.rpt "Wed Apr 14 15:54:31 2021(™˚•Öç/jÊ
ﬂ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_memory_subsystem_0_utilization_synth.rpt "Wed Apr 14 15:54:31 2021(Ω˚•Öç/jÌ
Ê/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_kernel2_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(À˚•Öç/jÌ
Ê/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_control_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(”˚•Öç/jÏ
Â/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_kernel_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(›˚•Öç/j‰
›/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_logic_reset_op_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(Á˚•Öç/jÌ
Ê/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(Ë˚•Öç/j‚
€/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_axi_cdc_xdma_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(Ò˚•Öç/jÌ
Ê/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_control_1_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(É¸•Öç/jÍ
„/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_data_1_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(í¸•Öç/jÌ
Ê/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_dataclk_1_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(£¸•Öç/jÏ
Â/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_kernel_1_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(≥¸•Öç/jÌ
Ê/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_kernel2_1_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(«¸•Öç/jÊ
ﬂ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_sdx_mss_regslice_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(◊¸•Öç/j‰
›/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_logic_reset_op_1_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(ÿ¸•Öç/jÌ
Ê/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_control_2_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(„¸•Öç/jÍ
„/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_data_2_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(Û¸•Öç/jÌ
Ê/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_dataclk_2_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(à˝•Öç/jÏ
Â/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_kernel_2_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(ó˝•Öç/jÌ
Ê/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_psreset_gate_pr_kernel2_2_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(¢˝•Öç/j‰
›/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_freq_counter_0_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(£˝•Öç/jÁ
‡/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_xdma_smartconnect_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(∞˝•Öç/j◊
–/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_ebbe_xsdbm_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(Ω˝•Öç/j‹
’/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_ebbe_lut_buffer_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(…˝•Öç/j⁄
”/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_xbar_4_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(“˝•Öç/jË
ÿ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_kernel0_1_0_utilization_synth.rptkernel0 "Wed Apr 14 15:54:32 2021(·˝•Öç/j⁄
”/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_xbar_3_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(Ì˝•Öç/j⁄
”/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_xbar_2_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(ı˝•Öç/j‡
Ÿ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_d216_psr_aclk1_SLR2_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(Ñ˛•Öç/jÍ
„/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_d216_interconnect_ddrmem_ctrl_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(ï˛•Öç/jÁ
‡/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_d216_psr_ctrl_interconnect_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(§˛•Öç/j›
÷/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_d216_S00_AXI_mmu_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(∂˛•Öç/j·
⁄/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_5dca_interconnect3_2_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(∆˛•Öç/j⁄
”/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_5dca_slice3_2_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(“˛•Öç/j·
⁄/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_5dca_interconnect0_3_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(ﬂ˛•Öç/j⁄
”/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_5dca_slice0_3_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(˛•Öç/j·
⁄/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_5dca_interconnect2_1_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(Çˇ•Öç/jÂ
ﬁ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_5dca_axi_apb_bridge_inst_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(ãˇ•Öç/j·
⁄/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_5dca_interconnect1_0_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(ñˇ•Öç/j„
‹/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_s00_regslice_17_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(°ˇ•Öç/j›
÷/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_auto_cc_1_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(Øˇ•Öç/j„
‹/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_m01_regslice_12_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(ºˇ•Öç/j„
‹/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_m01_regslice_11_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(æˇ•Öç/j„
‹/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_m01_regslice_10_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(«ˇ•Öç/j›
÷/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/pfm_dynamic_auto_cc_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(ÿˇ•Öç/j›
÷/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_5dca_init_reduce_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(Ëˇ•Öç/jﬂ
ÿ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_d216_psr_aclk_SLR1_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(ˆˇ•Öç/jﬂ
ÿ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_d216_psr_aclk_SLR2_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(áÄ¶Öç/j‡
Ÿ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_d216_psr_aclk1_SLR0_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(óÄ¶Öç/j‡
Ÿ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_d216_psr_aclk1_SLR1_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(ßÄ¶Öç/jﬂ
ÿ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_d216_psr_aclk_SLR0_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(∑Ä¶Öç/jŸ
“/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_5dca_vip_S00_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(¬Ä¶Öç/j⁄
”/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_5dca_hbm_inst_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(¬Ä¶Öç/jÂ
ﬁ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/syn/bd_5dca_hbm_reset_sync_SLR0_0_utilization_synth.rpt "Wed Apr 14 15:54:32 2021(ÀÄ¶Öç/jœ
»/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/init_report_utilization_0.rpt "Wed Apr 14 15:54:32 2021(öÅ¶Öç/jÌ
Ê/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_timing_summary_init.rpt "Wed Apr 14 15:54:32 2021(öÅ¶Öç/j„
‹/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_io_placed.rpt "Wed Apr 14 15:54:32 2021(õÅ¶Öç/jÏ
Â/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_utilization_placed.rpt "Wed Apr 14 15:54:32 2021(õÅ¶Öç/jΩ
Â/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_utilization_placed.rptŒ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked "Wed Apr 14 15:54:32 2021(†Å¶Öç/jÌ
Ê/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_control_sets_placed.rpt "Wed Apr 14 15:54:32 2021(ßÅ¶Öç/jÔ
Ë/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_timing_summary_placed.rpt "Wed Apr 14 15:54:32 2021(®Å¶Öç/j‰
›/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_drc_routed.rpt 	"Wed Apr 14 15:54:32 2021(®Å¶Öç/j
È/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_methodology_drc_routed.rpt "Wed Apr 14 15:54:32 2021(®Å¶Öç/jÊ
ﬂ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_power_routed.rpt "Wed Apr 14 15:54:32 2021(©Å¶Öç/jÊ
ﬂ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_route_status.rpt "Wed Apr 14 15:54:32 2021(ØÅ¶Öç/jÔ
Ë/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_timing_summary_routed.rpt "Wed Apr 14 15:54:32 2021(ØÅ¶Öç/jÚ
Î/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_clock_utilization_routed.rpt "Wed Apr 14 15:54:32 2021(∞Å¶Öç/j…
Î/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_clock_utilization_routed.rpt‘/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_clock "Wed Apr 14 15:54:32 2021(≤Å¶Öç/jÈ
‚/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_bus_skew_routed.rpt "Wed Apr 14 15:54:32 2021(∏Å¶Öç/j¸
ı/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/imp/xilinx_u280_xdma_201920_1_bb_locked_timing_summary_postroute_physopted.rpt "Wed Apr 14 15:54:32 2021(‚Å¶Öç/r(
$cc7e93fb-cbb6-4f8d-9e2d-8cfa391c38fd"Wed Apr 14 15:54:32 2021(ÚÅ¶Öç/r(
$4be270f4-1bde-4f99-9d53-7a03715c5419"Wed Apr 14 15:54:32 2021(ÛÅ¶Öç/b6
$a083a278-8c3f-46ce-95e2-ba34f3c0b081rtdgen"rtdgen"Wed Apr 14 15:54:32 2021(ÛÅ¶Öç/r(
$a083a278-8c3f-46ce-95e2-ba34f3c0b081"Wed Apr 14 15:54:32 2021(¯Å¶Öç/j”
Ã/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1_xml.rtd %"Wed Apr 14 15:54:32 2021(¯Å¶Öç/bæ
$84e481f2-21e5-425a-8eb1-24984c2402cbcf2sw"¬cf2sw -a /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/address_map.xml -sdsl /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/sdsl.dat -xclbin /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/xclbin_orig.xml -rtd /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.rtd -o /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.xml*-a*≤/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/address_map.xml*-sdsl*´/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/sdsl.dat*-xclbin*≤/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/xclbin_orig.xml*-rtd*»/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.rtd*-o*»/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.xml"Wed Apr 14 15:54:32 2021(˘Å¶Öç/r(
$84e481f2-21e5-425a-8eb1-24984c2402cb"Wed Apr 14 15:54:34 2021(±è¶Öç/r(
$84e481f2-21e5-425a-8eb1-24984c2402cb"Wed Apr 14 15:54:34 2021(≤è¶Öç/b∞
$fb8878ee-571a-4018-a137-d2372fb87230rtd2_system_diagram"Ωrtd2SystemDiagram --rtdJsonFileName /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.rtd --diagramJsonFileName /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/systemDiagramModel_resource_use.json --diagramWithAddressesAndSlrsJsonFileName /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/systemDiagramModelSlrBaseAddress.json*--rtdJsonFileName*»/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.rtd*--diagramJsonFileName*«/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/systemDiagramModel_resource_use.json*)--diagramWithAddressesAndSlrsJsonFileName*»/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/systemDiagramModelSlrBaseAddress.json"Wed Apr 14 15:54:34 2021(≤è¶Öç/r(
$fb8878ee-571a-4018-a137-d2372fb87230"Wed Apr 14 15:54:36 2021(ùú¶Öç/jœ
»/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/systemDiagramModelSlrBaseAddress.json $"Wed Apr 14 15:54:36 2021(£ú¶Öç/r(
$fb8878ee-571a-4018-a137-d2372fb87230"Wed Apr 14 15:54:36 2021(£ú¶Öç/r(
$a083a278-8c3f-46ce-95e2-ba34f3c0b081"Wed Apr 14 15:54:36 2021(§ú¶Öç/b¨
$be313bff-de29-4072-b7cc-0516ddcd5d9c
xclbinutil"≥xclbinutil --add-section BITSTREAM:RAW:/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/partial.bit --force --key-value SYS:mode:hw_pr --add-section :JSON:/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.rtd --append-section :JSON:/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1_xml.rtd --add-section BUILD_METADATA:JSON:/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.xml --add-section SYSTEM_METADATA:RAW:/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/systemDiagramModelSlrBaseAddress.json --output /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.xclbin*--add-section*ºBITSTREAM:RAW:/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/partial.bit*--force*--key-value*SYS:mode:hw_pr*--add-section*Œ:JSON:/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.rtd*--append-section*∫:JSON:/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/appendSection.rtd*--add-section*ÂCLOCK_FREQ_TOPOLOGY:JSON:/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1_xml.rtd*--add-section*‚BUILD_METADATA:JSON:/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1_build.rtd*--add-section*ﬁEMBEDDED_METADATA:RAW:/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.xml*--add-section*‹SYSTEM_METADATA:RAW:/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/systemDiagramModelSlrBaseAddress.json*--output*À/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.xclbin"Wed Apr 14 15:54:36 2021(•ú¶Öç/r(
$be313bff-de29-4072-b7cc-0516ddcd5d9c"Wed Apr 14 15:54:36 2021(çù¶Öç/r(
$be313bff-de29-4072-b7cc-0516ddcd5d9c"Wed Apr 14 15:54:36 2021(éù¶Öç/b≤
$2921674b-a194-40d0-86dc-c4d75ead65cbxclbinutilinfo"æxclbinutil --quiet --info /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.xclbin.info --input /home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.xclbin*--quiet*--info*–/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.xclbin.info*--input*À/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/link/int/kernel0_xilinx_u280_xdma_201920_1.xclbin"Wed Apr 14 15:54:36 2021(éù¶Öç/r(
$2921674b-a194-40d0-86dc-c4d75ead65cb"Wed Apr 14 15:54:36 2021(‡ü¶Öç/r(
$2921674b-a194-40d0-86dc-c4d75ead65cb"Wed Apr 14 15:54:36 2021(¶†¶Öç/j‰
›/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/system_estimate_kernel0_xilinx_u280_xdma_201920_1.xtxt "Wed Apr 14 15:54:36 2021(ﬂ†¶Öç/jÊ
ﬂ/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/reports/link/v++_link_kernel0_xilinx_u280_xdma_201920_1_guidance.html "Wed Apr 14 15:54:36 2021(‡†¶Öç/j◊
–/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/v++_link_kernel0_xilinx_u280_xdma_201920_1_guidance.pb "Wed Apr 14 15:54:37 2021(ı£¶Öç/j∏
±/home/users/veronica.grosso/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u280_xdma_201920_1.temp/logs/optraceViewer.html ""Wed Apr 14 15:54:37 2021(ˆ£¶Öç/r(
$0ab2d4fd-6180-462a-b280-977b561c13d5