<table class="sphinxhide" width="100%">
 <tr width="100%">
    <td align="center"><img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-logo.png?raw=true" width="30%"/><h1>Versal™ Adaptive SoC Architecture Tutorials</h1>
    <a href="https://www.xilinx.com/products/design-tools/vivado.html">See Vivado™ Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>

# NoC HBM Design Flow

***Version: Vivado 2023.2***

## Tutorial Overview

This tutorial introduces different design aspects for the NoC High Bandwidth Memory (HBM) controller by providing step-by-step instructions to create different designs and run simulations.


## Module 01 - Intro to Basic HBM Design and Simulation

This module illustrates incorporating an HBM controller in a design using the IP Integrator (IPI) flow and simulating it. 

[Read more...](Module_01_Intro_to_Basic_HBM_Design_and_Simulation)

## Module 02 - Synthesis and Implementing HBM Design

This module guides through the steps to synthesize, implement and, generate the device image (PDI). It also demonstrates programming the PDI on AMD Versal&trade; VHK158 Evaluation Platform.

[Read more...](Module_02_Synthesis_and_Implementing_HBM_Design)


## Module 03 - Connectivity and QoS

This module focuses on the effects of NoC routing in AMD Versal&trade; HBM designs. It also highlights the relationship between connectivity and QoS in the NoC, with particular focus on bandwidth, routing and, latency.

[Read more...](Module_03_Connectivity_and_QoS)


<hr class="sphinxhide"></hr>

<p class="sphinxhide" align="center"><sub>Copyright © 2023–2024 Advanced Micro Devices, Inc.</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
