// Seed: 2035476610
module module_0 (
    input uwire id_0,
    input wor   id_1,
    input wor   id_2
);
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1,
    input  wire id_2,
    output tri0 id_3
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1
  );
  logic [7:0][-1 : 1] id_5;
  assign id_5[-1'h0] = -1 ? id_5 & id_5 : id_5;
endmodule
module module_2 #(
    parameter id_4 = 32'd6,
    parameter id_5 = 32'd46
) (
    input wire id_0,
    output tri1 id_1,
    output supply0 id_2,
    output wand id_3,
    input wor _id_4,
    input tri1 _id_5
);
  localparam [-1 : -1] id_7 = -1'd0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  logic [1 : id_4] id_8;
  wand id_9;
  genvar id_10;
  logic [7:0][id_5 : 1] id_11;
  assign id_9 = -1;
  assign id_1 = 1 - id_11[1];
  assign id_9 = id_4;
  logic [1 : -1] id_12;
  ;
  wire id_13;
  id_14 :
  assert property (@(posedge 1'd0) id_12)
  else $clog2(60);
  ;
endmodule
