Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 19 09:36:05 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file key_debounce_control_sets_placed.rpt
| Design       : key_debounce
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              36 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+----------------------------------+------------------+------------------+----------------+
|  Clock Signal |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+----------------------------------+------------------+------------------+----------------+
|  sys_clk_BUFG | ax_debounce_m0/E[0]              | count10_m0/AR[0] |                1 |              4 |
|  sys_clk_BUFG |                                  | count10_m0/AR[0] |                3 |              5 |
|  sys_clk_BUFG | ax_debounce_m0/q_reg[31]_i_1_n_0 | count10_m0/AR[0] |                7 |             32 |
+---------------+----------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


