# vtrve


Just a very terrible RISC-V Emulator!
<br>
Code Writtten in Rust [Licensed Under AGPL-3.0; See LICENSE]
<br>
<br>
Milestones ðŸ“«:
1. <del>Basic CPU with *add* and *addi* instructions implemented</del>
2. Actually make a memory and bus system instead of DRAM in CPU ðŸ¤£: In progress
3. Implement CSR: Halted till v2.
4. Privilege Mode: Halted till v3.
5. Exception: Halted till v4.
6. Implement PLIC & CLINT: Halted till v5
7. UART: Halted till v6.
8. Interrupt: Halted till v7.
9. Virtio: Halted till v8.
10. Page Table: Halted till v9. [Final Version; No changes afterwards]
