# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../hdl/R1.v" \
"../../../../project_1.srcs/sources_1/new/MAR.v" \
"../../../../../hdl/pc_module.v" \
"../../../../../hdl/ir_module.v" \
"../../../../../hdl/cu.v" \
"../../../../project_1.srcs/sources_1/new/clockgen.v" \
"../../../../project_1.srcs/sources_1/new/ROW.v" \
"../../../../project_1.srcs/sources_1/new/COL.v" \
"../../../../../hdl/MDR_Mux.v" \
"../../../../../hdl/Decoder.v" \
"../../../../../hdl/data_ram.v" \
"../../../../project_1.srcs/sources_1/imports/hdl/imem_ram.v" \
"../../../../project_1.srcs/sources_1/imports/hdl/Mux.v" \
"../../../../../hdl/alu_16bit.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_R1_0_0/sim/design_1_R1_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_R1_2_0/sim/design_1_R1_2_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_R1_3_0/sim/design_1_R1_3_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_R1_4_0/sim/design_1_R1_4_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_R1_5_0/sim/design_1_R1_5_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_R1_8_0/sim/design_1_R1_8_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_R1_9_0/sim/design_1_R1_9_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_MAR_0_0/sim/design_1_MAR_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_PC_0_0/sim/design_1_PC_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_ir_module_0_0/sim/design_1_ir_module_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_cu_0_0/sim/design_1_cu_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_clockgen_0_0/sim/design_1_clockgen_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_ROW_0_0/sim/design_1_ROW_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_COL_0_0/sim/design_1_COL_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_MDR_Mux_0_0/sim/design_1_MDR_Mux_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_Decoder_0_0/sim/design_1_Decoder_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_data_ram_1_0/sim/design_1_data_ram_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_imem_ram_0_0/sim/design_1_imem_ram_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_mux_0_0/sim/design_1_mux_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_mux_1_0/sim/design_1_mux_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_alu_16bit_0_0/sim/design_1_alu_16bit_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
