-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.3
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dataflow_in_channels is
port (
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    weights_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    image_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    curr_layer_in_w : IN STD_LOGIC_VECTOR (31 downto 0);
    curr_layer_in_h : IN STD_LOGIC_VECTOR (31 downto 0);
    curr_layer_out_w : IN STD_LOGIC_VECTOR (31 downto 0);
    curr_layer_out_h : IN STD_LOGIC_VECTOR (31 downto 0);
    curr_layer_in_ch : IN STD_LOGIC_VECTOR (31 downto 0);
    curr_layer_out_ch : IN STD_LOGIC_VECTOR (31 downto 0);
    curr_layer_ker_w : IN STD_LOGIC_VECTOR (31 downto 0);
    curr_layer_ker_h : IN STD_LOGIC_VECTOR (31 downto 0);
    curr_layer_str_w : IN STD_LOGIC_VECTOR (31 downto 0);
    curr_layer_str_h : IN STD_LOGIC_VECTOR (31 downto 0);
    to_r : IN STD_LOGIC_VECTOR (31 downto 0);
    ti : IN STD_LOGIC_VECTOR (31 downto 0);
    row : IN STD_LOGIC_VECTOR (31 downto 0);
    col : IN STD_LOGIC_VECTOR (31 downto 0);
    partial_outputfm_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_0_ce0 : OUT STD_LOGIC;
    partial_outputfm_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_0_we0 : OUT STD_LOGIC;
    partial_outputfm_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_0_ce1 : OUT STD_LOGIC;
    partial_outputfm_0_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_0_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_0_we1 : OUT STD_LOGIC;
    partial_outputfm_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_1_ce0 : OUT STD_LOGIC;
    partial_outputfm_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_1_we0 : OUT STD_LOGIC;
    partial_outputfm_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_1_ce1 : OUT STD_LOGIC;
    partial_outputfm_1_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_1_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_1_we1 : OUT STD_LOGIC;
    partial_outputfm_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_2_ce0 : OUT STD_LOGIC;
    partial_outputfm_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_2_we0 : OUT STD_LOGIC;
    partial_outputfm_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_2_ce1 : OUT STD_LOGIC;
    partial_outputfm_2_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_2_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_2_we1 : OUT STD_LOGIC;
    partial_outputfm_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_3_ce0 : OUT STD_LOGIC;
    partial_outputfm_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_3_we0 : OUT STD_LOGIC;
    partial_outputfm_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_3_ce1 : OUT STD_LOGIC;
    partial_outputfm_3_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_3_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_3_we1 : OUT STD_LOGIC;
    partial_outputfm_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_4_ce0 : OUT STD_LOGIC;
    partial_outputfm_4_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_4_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_4_we0 : OUT STD_LOGIC;
    partial_outputfm_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_4_ce1 : OUT STD_LOGIC;
    partial_outputfm_4_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_4_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_4_we1 : OUT STD_LOGIC;
    partial_outputfm_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_5_ce0 : OUT STD_LOGIC;
    partial_outputfm_5_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_5_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_5_we0 : OUT STD_LOGIC;
    partial_outputfm_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_5_ce1 : OUT STD_LOGIC;
    partial_outputfm_5_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_5_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_5_we1 : OUT STD_LOGIC;
    partial_outputfm_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_6_ce0 : OUT STD_LOGIC;
    partial_outputfm_6_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_6_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_6_we0 : OUT STD_LOGIC;
    partial_outputfm_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_6_ce1 : OUT STD_LOGIC;
    partial_outputfm_6_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_6_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_6_we1 : OUT STD_LOGIC;
    partial_outputfm_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_7_ce0 : OUT STD_LOGIC;
    partial_outputfm_7_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_7_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_7_we0 : OUT STD_LOGIC;
    partial_outputfm_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_7_ce1 : OUT STD_LOGIC;
    partial_outputfm_7_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_7_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_7_we1 : OUT STD_LOGIC;
    partial_outputfm_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_8_ce0 : OUT STD_LOGIC;
    partial_outputfm_8_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_8_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_8_we0 : OUT STD_LOGIC;
    partial_outputfm_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_8_ce1 : OUT STD_LOGIC;
    partial_outputfm_8_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_8_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_8_we1 : OUT STD_LOGIC;
    partial_outputfm_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_9_ce0 : OUT STD_LOGIC;
    partial_outputfm_9_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_9_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_9_we0 : OUT STD_LOGIC;
    partial_outputfm_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_9_ce1 : OUT STD_LOGIC;
    partial_outputfm_9_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_9_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_9_we1 : OUT STD_LOGIC;
    partial_outputfm_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_10_ce0 : OUT STD_LOGIC;
    partial_outputfm_10_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_10_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_10_we0 : OUT STD_LOGIC;
    partial_outputfm_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_10_ce1 : OUT STD_LOGIC;
    partial_outputfm_10_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_10_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_10_we1 : OUT STD_LOGIC;
    partial_outputfm_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_11_ce0 : OUT STD_LOGIC;
    partial_outputfm_11_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_11_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_11_we0 : OUT STD_LOGIC;
    partial_outputfm_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_11_ce1 : OUT STD_LOGIC;
    partial_outputfm_11_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_11_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_11_we1 : OUT STD_LOGIC;
    partial_outputfm_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_12_ce0 : OUT STD_LOGIC;
    partial_outputfm_12_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_12_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_12_we0 : OUT STD_LOGIC;
    partial_outputfm_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_12_ce1 : OUT STD_LOGIC;
    partial_outputfm_12_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_12_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_12_we1 : OUT STD_LOGIC;
    partial_outputfm_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_13_ce0 : OUT STD_LOGIC;
    partial_outputfm_13_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_13_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_13_we0 : OUT STD_LOGIC;
    partial_outputfm_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_13_ce1 : OUT STD_LOGIC;
    partial_outputfm_13_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_13_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_13_we1 : OUT STD_LOGIC;
    partial_outputfm_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_14_ce0 : OUT STD_LOGIC;
    partial_outputfm_14_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_14_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_14_we0 : OUT STD_LOGIC;
    partial_outputfm_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_14_ce1 : OUT STD_LOGIC;
    partial_outputfm_14_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_14_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_14_we1 : OUT STD_LOGIC;
    partial_outputfm_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_15_ce0 : OUT STD_LOGIC;
    partial_outputfm_15_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_15_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_15_we0 : OUT STD_LOGIC;
    partial_outputfm_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_15_ce1 : OUT STD_LOGIC;
    partial_outputfm_15_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_15_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_15_we1 : OUT STD_LOGIC;
    partial_outputfm_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_16_ce0 : OUT STD_LOGIC;
    partial_outputfm_16_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_16_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_16_we0 : OUT STD_LOGIC;
    partial_outputfm_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_16_ce1 : OUT STD_LOGIC;
    partial_outputfm_16_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_16_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_16_we1 : OUT STD_LOGIC;
    partial_outputfm_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_17_ce0 : OUT STD_LOGIC;
    partial_outputfm_17_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_17_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_17_we0 : OUT STD_LOGIC;
    partial_outputfm_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_17_ce1 : OUT STD_LOGIC;
    partial_outputfm_17_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_17_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_17_we1 : OUT STD_LOGIC;
    partial_outputfm_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_18_ce0 : OUT STD_LOGIC;
    partial_outputfm_18_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_18_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_18_we0 : OUT STD_LOGIC;
    partial_outputfm_18_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_18_ce1 : OUT STD_LOGIC;
    partial_outputfm_18_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_18_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_18_we1 : OUT STD_LOGIC;
    partial_outputfm_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_19_ce0 : OUT STD_LOGIC;
    partial_outputfm_19_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_19_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_19_we0 : OUT STD_LOGIC;
    partial_outputfm_19_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_19_ce1 : OUT STD_LOGIC;
    partial_outputfm_19_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_19_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_19_we1 : OUT STD_LOGIC;
    partial_outputfm_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_20_ce0 : OUT STD_LOGIC;
    partial_outputfm_20_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_20_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_20_we0 : OUT STD_LOGIC;
    partial_outputfm_20_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_20_ce1 : OUT STD_LOGIC;
    partial_outputfm_20_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_20_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_20_we1 : OUT STD_LOGIC;
    partial_outputfm_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_21_ce0 : OUT STD_LOGIC;
    partial_outputfm_21_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_21_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_21_we0 : OUT STD_LOGIC;
    partial_outputfm_21_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_21_ce1 : OUT STD_LOGIC;
    partial_outputfm_21_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_21_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_21_we1 : OUT STD_LOGIC;
    partial_outputfm_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_22_ce0 : OUT STD_LOGIC;
    partial_outputfm_22_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_22_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_22_we0 : OUT STD_LOGIC;
    partial_outputfm_22_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_22_ce1 : OUT STD_LOGIC;
    partial_outputfm_22_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_22_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_22_we1 : OUT STD_LOGIC;
    partial_outputfm_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_23_ce0 : OUT STD_LOGIC;
    partial_outputfm_23_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_23_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_23_we0 : OUT STD_LOGIC;
    partial_outputfm_23_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_23_ce1 : OUT STD_LOGIC;
    partial_outputfm_23_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_23_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_23_we1 : OUT STD_LOGIC;
    partial_outputfm_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_24_ce0 : OUT STD_LOGIC;
    partial_outputfm_24_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_24_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_24_we0 : OUT STD_LOGIC;
    partial_outputfm_24_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_24_ce1 : OUT STD_LOGIC;
    partial_outputfm_24_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_24_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_24_we1 : OUT STD_LOGIC;
    partial_outputfm_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_25_ce0 : OUT STD_LOGIC;
    partial_outputfm_25_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_25_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_25_we0 : OUT STD_LOGIC;
    partial_outputfm_25_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_25_ce1 : OUT STD_LOGIC;
    partial_outputfm_25_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_25_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_25_we1 : OUT STD_LOGIC;
    partial_outputfm_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_26_ce0 : OUT STD_LOGIC;
    partial_outputfm_26_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_26_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_26_we0 : OUT STD_LOGIC;
    partial_outputfm_26_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_26_ce1 : OUT STD_LOGIC;
    partial_outputfm_26_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_26_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_26_we1 : OUT STD_LOGIC;
    partial_outputfm_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_27_ce0 : OUT STD_LOGIC;
    partial_outputfm_27_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_27_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_27_we0 : OUT STD_LOGIC;
    partial_outputfm_27_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    partial_outputfm_27_ce1 : OUT STD_LOGIC;
    partial_outputfm_27_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_27_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    partial_outputfm_27_we1 : OUT STD_LOGIC;
    input_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_offset_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    outputfm_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_0_ce0 : OUT STD_LOGIC;
    outputfm_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_0_we0 : OUT STD_LOGIC;
    outputfm_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_0_ce1 : OUT STD_LOGIC;
    outputfm_0_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_0_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_0_we1 : OUT STD_LOGIC;
    outputfm_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_1_ce0 : OUT STD_LOGIC;
    outputfm_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_1_we0 : OUT STD_LOGIC;
    outputfm_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_1_ce1 : OUT STD_LOGIC;
    outputfm_1_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_1_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_1_we1 : OUT STD_LOGIC;
    outputfm_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_2_ce0 : OUT STD_LOGIC;
    outputfm_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_2_we0 : OUT STD_LOGIC;
    outputfm_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_2_ce1 : OUT STD_LOGIC;
    outputfm_2_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_2_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_2_we1 : OUT STD_LOGIC;
    outputfm_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_3_ce0 : OUT STD_LOGIC;
    outputfm_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_3_we0 : OUT STD_LOGIC;
    outputfm_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_3_ce1 : OUT STD_LOGIC;
    outputfm_3_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_3_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_3_we1 : OUT STD_LOGIC;
    outputfm_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_4_ce0 : OUT STD_LOGIC;
    outputfm_4_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_4_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_4_we0 : OUT STD_LOGIC;
    outputfm_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_4_ce1 : OUT STD_LOGIC;
    outputfm_4_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_4_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_4_we1 : OUT STD_LOGIC;
    outputfm_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_5_ce0 : OUT STD_LOGIC;
    outputfm_5_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_5_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_5_we0 : OUT STD_LOGIC;
    outputfm_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_5_ce1 : OUT STD_LOGIC;
    outputfm_5_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_5_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_5_we1 : OUT STD_LOGIC;
    outputfm_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_6_ce0 : OUT STD_LOGIC;
    outputfm_6_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_6_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_6_we0 : OUT STD_LOGIC;
    outputfm_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_6_ce1 : OUT STD_LOGIC;
    outputfm_6_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_6_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_6_we1 : OUT STD_LOGIC;
    outputfm_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_7_ce0 : OUT STD_LOGIC;
    outputfm_7_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_7_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_7_we0 : OUT STD_LOGIC;
    outputfm_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_7_ce1 : OUT STD_LOGIC;
    outputfm_7_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_7_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_7_we1 : OUT STD_LOGIC;
    outputfm_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_8_ce0 : OUT STD_LOGIC;
    outputfm_8_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_8_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_8_we0 : OUT STD_LOGIC;
    outputfm_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_8_ce1 : OUT STD_LOGIC;
    outputfm_8_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_8_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_8_we1 : OUT STD_LOGIC;
    outputfm_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_9_ce0 : OUT STD_LOGIC;
    outputfm_9_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_9_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_9_we0 : OUT STD_LOGIC;
    outputfm_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_9_ce1 : OUT STD_LOGIC;
    outputfm_9_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_9_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_9_we1 : OUT STD_LOGIC;
    outputfm_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_10_ce0 : OUT STD_LOGIC;
    outputfm_10_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_10_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_10_we0 : OUT STD_LOGIC;
    outputfm_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_10_ce1 : OUT STD_LOGIC;
    outputfm_10_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_10_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_10_we1 : OUT STD_LOGIC;
    outputfm_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_11_ce0 : OUT STD_LOGIC;
    outputfm_11_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_11_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_11_we0 : OUT STD_LOGIC;
    outputfm_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_11_ce1 : OUT STD_LOGIC;
    outputfm_11_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_11_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_11_we1 : OUT STD_LOGIC;
    outputfm_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_12_ce0 : OUT STD_LOGIC;
    outputfm_12_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_12_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_12_we0 : OUT STD_LOGIC;
    outputfm_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_12_ce1 : OUT STD_LOGIC;
    outputfm_12_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_12_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_12_we1 : OUT STD_LOGIC;
    outputfm_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_13_ce0 : OUT STD_LOGIC;
    outputfm_13_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_13_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_13_we0 : OUT STD_LOGIC;
    outputfm_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_13_ce1 : OUT STD_LOGIC;
    outputfm_13_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_13_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_13_we1 : OUT STD_LOGIC;
    outputfm_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_14_ce0 : OUT STD_LOGIC;
    outputfm_14_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_14_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_14_we0 : OUT STD_LOGIC;
    outputfm_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_14_ce1 : OUT STD_LOGIC;
    outputfm_14_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_14_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_14_we1 : OUT STD_LOGIC;
    outputfm_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_15_ce0 : OUT STD_LOGIC;
    outputfm_15_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_15_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_15_we0 : OUT STD_LOGIC;
    outputfm_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_15_ce1 : OUT STD_LOGIC;
    outputfm_15_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_15_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_15_we1 : OUT STD_LOGIC;
    outputfm_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_16_ce0 : OUT STD_LOGIC;
    outputfm_16_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_16_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_16_we0 : OUT STD_LOGIC;
    outputfm_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_16_ce1 : OUT STD_LOGIC;
    outputfm_16_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_16_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_16_we1 : OUT STD_LOGIC;
    outputfm_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_17_ce0 : OUT STD_LOGIC;
    outputfm_17_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_17_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_17_we0 : OUT STD_LOGIC;
    outputfm_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_17_ce1 : OUT STD_LOGIC;
    outputfm_17_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_17_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_17_we1 : OUT STD_LOGIC;
    outputfm_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_18_ce0 : OUT STD_LOGIC;
    outputfm_18_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_18_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_18_we0 : OUT STD_LOGIC;
    outputfm_18_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_18_ce1 : OUT STD_LOGIC;
    outputfm_18_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_18_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_18_we1 : OUT STD_LOGIC;
    outputfm_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_19_ce0 : OUT STD_LOGIC;
    outputfm_19_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_19_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_19_we0 : OUT STD_LOGIC;
    outputfm_19_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_19_ce1 : OUT STD_LOGIC;
    outputfm_19_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_19_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_19_we1 : OUT STD_LOGIC;
    outputfm_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_20_ce0 : OUT STD_LOGIC;
    outputfm_20_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_20_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_20_we0 : OUT STD_LOGIC;
    outputfm_20_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_20_ce1 : OUT STD_LOGIC;
    outputfm_20_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_20_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_20_we1 : OUT STD_LOGIC;
    outputfm_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_21_ce0 : OUT STD_LOGIC;
    outputfm_21_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_21_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_21_we0 : OUT STD_LOGIC;
    outputfm_21_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_21_ce1 : OUT STD_LOGIC;
    outputfm_21_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_21_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_21_we1 : OUT STD_LOGIC;
    outputfm_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_22_ce0 : OUT STD_LOGIC;
    outputfm_22_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_22_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_22_we0 : OUT STD_LOGIC;
    outputfm_22_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_22_ce1 : OUT STD_LOGIC;
    outputfm_22_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_22_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_22_we1 : OUT STD_LOGIC;
    outputfm_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_23_ce0 : OUT STD_LOGIC;
    outputfm_23_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_23_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_23_we0 : OUT STD_LOGIC;
    outputfm_23_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_23_ce1 : OUT STD_LOGIC;
    outputfm_23_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_23_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_23_we1 : OUT STD_LOGIC;
    outputfm_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_24_ce0 : OUT STD_LOGIC;
    outputfm_24_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_24_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_24_we0 : OUT STD_LOGIC;
    outputfm_24_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_24_ce1 : OUT STD_LOGIC;
    outputfm_24_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_24_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_24_we1 : OUT STD_LOGIC;
    outputfm_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_25_ce0 : OUT STD_LOGIC;
    outputfm_25_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_25_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_25_we0 : OUT STD_LOGIC;
    outputfm_25_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_25_ce1 : OUT STD_LOGIC;
    outputfm_25_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_25_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_25_we1 : OUT STD_LOGIC;
    outputfm_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_26_ce0 : OUT STD_LOGIC;
    outputfm_26_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_26_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_26_we0 : OUT STD_LOGIC;
    outputfm_26_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_26_ce1 : OUT STD_LOGIC;
    outputfm_26_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_26_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_26_we1 : OUT STD_LOGIC;
    outputfm_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_27_ce0 : OUT STD_LOGIC;
    outputfm_27_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_27_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_27_we0 : OUT STD_LOGIC;
    outputfm_27_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputfm_27_ce1 : OUT STD_LOGIC;
    outputfm_27_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    outputfm_27_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputfm_27_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    weights_offset_ap_vld : IN STD_LOGIC;
    image_offset_ap_vld : IN STD_LOGIC;
    curr_layer_in_w_ap_vld : IN STD_LOGIC;
    curr_layer_in_h_ap_vld : IN STD_LOGIC;
    curr_layer_in_ch_ap_vld : IN STD_LOGIC;
    curr_layer_out_ch_ap_vld : IN STD_LOGIC;
    curr_layer_ker_w_ap_vld : IN STD_LOGIC;
    curr_layer_ker_h_ap_vld : IN STD_LOGIC;
    curr_layer_str_w_ap_vld : IN STD_LOGIC;
    curr_layer_str_h_ap_vld : IN STD_LOGIC;
    to_r_ap_vld : IN STD_LOGIC;
    ti_ap_vld : IN STD_LOGIC;
    row_ap_vld : IN STD_LOGIC;
    col_ap_vld : IN STD_LOGIC;
    input_offset_ap_vld : IN STD_LOGIC;
    weights_offset_11_ap_vld : IN STD_LOGIC;
    curr_layer_out_w_ap_vld : IN STD_LOGIC;
    curr_layer_out_h_ap_vld : IN STD_LOGIC;
    outputfm_0_full_n : IN STD_LOGIC;
    outputfm_0_write : OUT STD_LOGIC;
    outputfm_1_full_n : IN STD_LOGIC;
    outputfm_1_write : OUT STD_LOGIC;
    outputfm_2_full_n : IN STD_LOGIC;
    outputfm_2_write : OUT STD_LOGIC;
    outputfm_3_full_n : IN STD_LOGIC;
    outputfm_3_write : OUT STD_LOGIC;
    outputfm_4_full_n : IN STD_LOGIC;
    outputfm_4_write : OUT STD_LOGIC;
    outputfm_5_full_n : IN STD_LOGIC;
    outputfm_5_write : OUT STD_LOGIC;
    outputfm_6_full_n : IN STD_LOGIC;
    outputfm_6_write : OUT STD_LOGIC;
    outputfm_7_full_n : IN STD_LOGIC;
    outputfm_7_write : OUT STD_LOGIC;
    outputfm_8_full_n : IN STD_LOGIC;
    outputfm_8_write : OUT STD_LOGIC;
    outputfm_9_full_n : IN STD_LOGIC;
    outputfm_9_write : OUT STD_LOGIC;
    outputfm_10_full_n : IN STD_LOGIC;
    outputfm_10_write : OUT STD_LOGIC;
    outputfm_11_full_n : IN STD_LOGIC;
    outputfm_11_write : OUT STD_LOGIC;
    outputfm_12_full_n : IN STD_LOGIC;
    outputfm_12_write : OUT STD_LOGIC;
    outputfm_13_full_n : IN STD_LOGIC;
    outputfm_13_write : OUT STD_LOGIC;
    outputfm_14_full_n : IN STD_LOGIC;
    outputfm_14_write : OUT STD_LOGIC;
    outputfm_15_full_n : IN STD_LOGIC;
    outputfm_15_write : OUT STD_LOGIC;
    outputfm_16_full_n : IN STD_LOGIC;
    outputfm_16_write : OUT STD_LOGIC;
    outputfm_17_full_n : IN STD_LOGIC;
    outputfm_17_write : OUT STD_LOGIC;
    outputfm_18_full_n : IN STD_LOGIC;
    outputfm_18_write : OUT STD_LOGIC;
    outputfm_19_full_n : IN STD_LOGIC;
    outputfm_19_write : OUT STD_LOGIC;
    outputfm_20_full_n : IN STD_LOGIC;
    outputfm_20_write : OUT STD_LOGIC;
    outputfm_21_full_n : IN STD_LOGIC;
    outputfm_21_write : OUT STD_LOGIC;
    outputfm_22_full_n : IN STD_LOGIC;
    outputfm_22_write : OUT STD_LOGIC;
    outputfm_23_full_n : IN STD_LOGIC;
    outputfm_23_write : OUT STD_LOGIC;
    outputfm_24_full_n : IN STD_LOGIC;
    outputfm_24_write : OUT STD_LOGIC;
    outputfm_25_full_n : IN STD_LOGIC;
    outputfm_25_write : OUT STD_LOGIC;
    outputfm_26_full_n : IN STD_LOGIC;
    outputfm_26_write : OUT STD_LOGIC;
    outputfm_27_full_n : IN STD_LOGIC;
    outputfm_27_write : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of dataflow_in_channels is 
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal read_in_wh45_U0_ap_start : STD_LOGIC;
    signal read_in_wh45_U0_ap_done : STD_LOGIC;
    signal read_in_wh45_U0_ap_continue : STD_LOGIC;
    signal read_in_wh45_U0_ap_idle : STD_LOGIC;
    signal read_in_wh45_U0_ap_ready : STD_LOGIC;
    signal read_in_wh45_U0_m_axi_weights_AWVALID : STD_LOGIC;
    signal read_in_wh45_U0_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_wh45_U0_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_wh45_U0_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_wh45_U0_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_in_wh45_U0_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_in_wh45_U0_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_in_wh45_U0_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_in_wh45_U0_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_wh45_U0_m_axi_weights_WVALID : STD_LOGIC;
    signal read_in_wh45_U0_m_axi_weights_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal read_in_wh45_U0_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_wh45_U0_m_axi_weights_WLAST : STD_LOGIC;
    signal read_in_wh45_U0_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_wh45_U0_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_wh45_U0_m_axi_weights_ARVALID : STD_LOGIC;
    signal read_in_wh45_U0_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_wh45_U0_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_wh45_U0_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_wh45_U0_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal read_in_wh45_U0_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal read_in_wh45_U0_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal read_in_wh45_U0_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal read_in_wh45_U0_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal read_in_wh45_U0_m_axi_weights_RREADY : STD_LOGIC;
    signal read_in_wh45_U0_m_axi_weights_BREADY : STD_LOGIC;
    signal read_in_wh45_U0_curr_layer_ker_w_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_wh45_U0_curr_layer_ker_w_out_write : STD_LOGIC;
    signal read_in_wh45_U0_curr_layer_ker_h_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_wh45_U0_curr_layer_ker_h_out_write : STD_LOGIC;
    signal read_in_wh45_U0_curr_layer_str_w_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_wh45_U0_curr_layer_str_w_out_write : STD_LOGIC;
    signal read_in_wh45_U0_curr_layer_str_h_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_wh45_U0_curr_layer_str_h_out_write : STD_LOGIC;
    signal read_in_wh45_U0_row_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_wh45_U0_row_out_write : STD_LOGIC;
    signal read_in_wh45_U0_col_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_wh45_U0_col_out_write : STD_LOGIC;
    signal read_in_wh45_U0_curr_layer_out_w_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_wh45_U0_curr_layer_out_w_out_write : STD_LOGIC;
    signal read_in_wh45_U0_curr_layer_out_h_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal read_in_wh45_U0_curr_layer_out_h_out_write : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_0_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_0_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_0_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_0_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_0_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_0_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_0_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_0_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_0_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_0_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_0_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_0_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_1_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_1_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_1_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_1_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_1_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_1_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_1_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_1_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_1_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_1_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_1_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_1_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_2_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_2_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_2_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_2_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_2_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_2_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_2_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_2_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_2_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_2_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_2_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_2_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_3_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_3_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_3_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_3_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_3_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_3_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_3_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_3_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_3_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_3_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_3_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_3_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_4_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_4_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_4_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_4_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_4_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_4_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_4_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_4_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_4_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_4_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_4_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_4_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_5_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_5_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_5_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_5_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_5_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_5_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_5_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_5_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_5_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_5_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_5_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_5_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_6_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_6_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_6_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_6_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_6_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_6_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_6_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_6_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_6_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_6_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_6_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_6_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_7_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_7_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_7_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_7_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_7_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_7_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_7_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_7_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_7_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_7_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_7_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_7_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_8_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_8_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_8_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_8_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_8_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_8_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_8_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_8_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_8_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_8_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_8_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_8_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_9_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_9_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_9_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_9_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_9_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_9_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_9_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_9_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_9_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_9_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_9_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_9_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_10_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_10_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_10_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_10_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_10_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_10_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_10_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_10_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_10_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_10_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_10_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_10_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_11_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_11_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_11_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_11_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_11_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_11_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_11_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_11_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_11_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_11_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_11_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_11_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_12_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_12_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_12_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_12_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_12_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_12_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_12_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_12_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_12_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_12_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_12_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_12_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_13_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_13_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_13_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_13_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_13_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_13_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_13_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_13_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_13_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_13_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_13_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_13_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_14_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_14_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_14_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_14_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_14_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_14_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_14_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_14_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_14_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_14_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_14_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_14_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_15_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_15_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_15_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_15_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_15_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_15_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_15_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_15_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_15_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_15_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_15_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_15_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_16_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_16_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_16_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_16_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_16_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_16_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_16_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_16_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_16_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_16_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_16_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_16_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_17_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_17_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_17_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_17_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_17_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_17_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_17_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_17_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_17_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_17_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_17_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_17_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_18_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_18_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_18_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_18_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_18_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_18_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_18_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_18_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_18_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_18_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_18_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_18_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_19_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_19_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_19_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_19_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_19_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_19_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_19_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_19_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_19_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_19_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_19_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_19_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_20_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_20_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_20_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_20_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_20_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_20_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_20_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_20_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_20_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_20_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_20_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_20_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_21_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_21_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_21_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_21_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_21_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_21_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_21_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_21_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_21_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_21_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_21_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_21_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_22_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_22_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_22_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_22_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_22_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_22_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_22_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_22_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_22_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_22_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_22_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_22_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_23_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_23_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_23_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_23_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_23_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_23_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_23_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_23_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_23_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_23_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_23_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_23_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_24_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_24_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_24_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_24_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_24_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_24_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_24_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_24_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_24_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_24_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_24_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_24_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_25_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_25_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_25_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_25_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_25_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_25_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_25_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_25_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_25_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_25_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_25_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_25_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_26_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_26_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_26_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_26_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_26_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_26_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_26_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_26_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_26_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_26_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_26_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_26_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_27_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_27_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_27_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_27_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_27_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_27_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_27_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_27_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_weightsbuf_27_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_in_wh45_U0_weightsbuf_27_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_27_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_27_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_inputfm_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal read_in_wh45_U0_inputfm_0_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_inputfm_0_we0 : STD_LOGIC;
    signal read_in_wh45_U0_inputfm_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_inputfm_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal read_in_wh45_U0_inputfm_1_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_inputfm_1_we0 : STD_LOGIC;
    signal read_in_wh45_U0_inputfm_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_in_wh45_U0_inputfm_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal read_in_wh45_U0_inputfm_2_ce0 : STD_LOGIC;
    signal read_in_wh45_U0_inputfm_2_we0 : STD_LOGIC;
    signal read_in_wh45_U0_inputfm_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_channel_done_inputfm_2 : STD_LOGIC;
    signal read_in_wh45_U0_inputfm_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_inputfm_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_inputfm_2 : STD_LOGIC;
    signal ap_channel_done_inputfm_1 : STD_LOGIC;
    signal read_in_wh45_U0_inputfm_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_inputfm_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_inputfm_1 : STD_LOGIC;
    signal ap_channel_done_inputfm_0 : STD_LOGIC;
    signal read_in_wh45_U0_inputfm_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_inputfm_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_inputfm_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_27_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_27_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_27_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_27_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_27_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_27_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_27_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_27_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_27_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_27_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_27_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_27_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_26_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_26_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_26_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_26_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_26_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_26_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_26_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_26_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_26_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_26_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_26_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_26_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_25_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_25_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_25_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_25_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_25_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_25_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_25_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_25_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_25_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_25_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_25_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_25_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_24_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_24_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_24_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_24_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_24_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_24_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_24_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_24_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_24_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_24_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_24_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_24_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_23_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_23_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_23_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_23_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_23_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_23_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_23_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_23_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_23_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_23_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_23_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_23_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_22_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_22_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_22_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_22_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_22_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_22_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_22_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_22_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_22_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_22_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_22_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_22_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_21_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_21_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_21_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_21_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_21_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_21_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_21_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_21_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_21_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_21_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_21_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_21_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_20_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_20_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_20_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_20_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_20_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_20_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_20_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_20_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_20_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_20_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_20_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_20_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_19_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_19_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_19_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_19_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_19_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_19_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_19_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_19_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_19_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_19_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_19_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_19_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_18_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_18_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_18_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_18_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_18_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_18_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_18_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_18_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_18_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_18_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_18_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_18_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_17_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_17_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_17_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_17_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_17_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_17_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_17_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_17_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_17_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_17_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_17_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_17_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_16_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_16_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_16_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_16_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_16_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_16_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_16_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_16_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_16_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_16_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_16_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_16_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_15_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_15_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_15_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_15_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_15_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_15_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_15_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_15_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_15_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_15_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_15_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_15_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_14_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_14_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_14_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_14_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_14_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_14_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_14_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_14_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_14_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_14_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_14_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_14_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_13_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_13_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_13_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_13_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_13_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_13_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_13_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_13_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_13_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_13_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_13_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_13_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_12_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_12_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_12_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_12_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_12_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_12_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_12_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_12_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_12_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_12_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_12_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_12_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_11_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_11_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_11_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_11_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_11_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_11_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_11_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_11_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_11_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_11_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_11_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_11_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_10_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_10_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_10_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_10_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_10_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_10_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_10_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_10_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_10_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_10_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_10_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_10_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_9_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_9_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_9_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_9_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_9_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_9_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_9_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_9_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_9_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_9_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_9_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_9_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_8_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_8_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_8_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_8_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_8_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_8_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_8_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_8_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_8_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_8_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_8_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_8_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_7_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_7_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_7_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_7_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_7_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_7_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_7_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_7_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_7_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_7_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_7_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_7_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_6_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_6_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_6_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_6_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_6_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_6_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_6_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_6_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_6_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_6_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_6_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_6_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_5_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_5_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_5_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_5_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_5_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_5_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_5_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_5_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_5_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_5_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_5_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_5_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_4_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_4_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_4_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_4_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_4_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_4_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_4_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_4_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_4_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_4_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_4_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_4_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_3_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_3_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_3_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_3_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_3_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_3_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_3_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_3_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_3_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_3_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_3_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_3_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_2_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_2_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_2_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_2_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_2_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_2_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_2_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_2_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_2_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_2_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_2_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_2_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_1_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_1_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_1_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_1_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_1_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_1_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_1_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_1_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_1_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_1_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_1_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_1_0 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_0_2 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_0_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_0_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_0_2 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_0_1 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_0_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_0_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_0_1 : STD_LOGIC;
    signal ap_channel_done_weightsbuf_0_0 : STD_LOGIC;
    signal read_in_wh45_U0_weightsbuf_0_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_weightsbuf_0_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_weightsbuf_0_0 : STD_LOGIC;
    signal convolve4_U0_ap_start : STD_LOGIC;
    signal convolve4_U0_ap_done : STD_LOGIC;
    signal convolve4_U0_ap_continue : STD_LOGIC;
    signal convolve4_U0_ap_idle : STD_LOGIC;
    signal convolve4_U0_ap_ready : STD_LOGIC;
    signal convolve4_U0_curr_layer_out_w_read : STD_LOGIC;
    signal convolve4_U0_curr_layer_out_h_read : STD_LOGIC;
    signal convolve4_U0_curr_layer_ker_w_read : STD_LOGIC;
    signal convolve4_U0_curr_layer_ker_h_read : STD_LOGIC;
    signal convolve4_U0_curr_layer_str_w_read : STD_LOGIC;
    signal convolve4_U0_curr_layer_str_h_read : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_0_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_0_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_0_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_0_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_1_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_1_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_1_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_1_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_2_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_2_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_2_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_2_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_3_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_3_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_3_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_3_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_4_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_4_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_4_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_4_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_5_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_5_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_5_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_5_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_6_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_6_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_6_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_6_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_7_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_7_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_7_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_7_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_8_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_8_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_8_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_8_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_9_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_9_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_9_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_9_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_10_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_10_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_10_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_10_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_11_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_11_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_11_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_11_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_12_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_12_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_12_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_12_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_13_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_13_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_13_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_13_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_14_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_14_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_14_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_14_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_15_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_15_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_15_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_15_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_16_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_16_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_16_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_16_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_16_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_17_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_17_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_17_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_17_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_18_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_18_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_18_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_18_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_18_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_19_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_19_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_19_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_19_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_19_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_20_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_20_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_20_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_20_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_20_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_21_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_21_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_21_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_21_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_21_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_22_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_22_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_22_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_22_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_22_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_23_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_23_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_23_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_23_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_23_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_24_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_24_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_24_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_24_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_24_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_25_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_25_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_25_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_25_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_25_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_26_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_26_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_26_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_26_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_26_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_partial_outputfm_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_27_ce0 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_27_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_partial_outputfm_27_ce1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_27_we1 : STD_LOGIC;
    signal convolve4_U0_partial_outputfm_27_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_row_read : STD_LOGIC;
    signal convolve4_U0_col_read : STD_LOGIC;
    signal convolve4_U0_inputfm_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal convolve4_U0_inputfm_0_ce0 : STD_LOGIC;
    signal convolve4_U0_inputfm_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal convolve4_U0_inputfm_1_ce0 : STD_LOGIC;
    signal convolve4_U0_inputfm_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal convolve4_U0_inputfm_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_0_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_0_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_0_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_0_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_0_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_0_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_1_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_1_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_1_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_1_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_1_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_1_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_10_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_10_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_10_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_10_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_10_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_10_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_11_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_11_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_11_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_11_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_11_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_11_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_12_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_12_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_12_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_12_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_12_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_12_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_13_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_13_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_13_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_13_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_13_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_13_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_14_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_14_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_14_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_14_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_14_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_14_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_15_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_15_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_15_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_15_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_15_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_15_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_16_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_16_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_16_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_16_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_16_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_16_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_17_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_17_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_17_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_17_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_17_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_17_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_18_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_18_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_18_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_18_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_18_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_18_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_19_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_19_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_19_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_19_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_19_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_19_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_2_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_2_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_2_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_2_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_2_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_2_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_20_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_20_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_20_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_20_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_20_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_20_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_21_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_21_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_21_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_21_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_21_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_21_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_22_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_22_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_22_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_22_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_22_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_22_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_23_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_23_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_23_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_23_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_23_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_23_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_24_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_24_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_24_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_24_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_24_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_24_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_25_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_25_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_25_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_25_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_25_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_25_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_26_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_26_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_26_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_26_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_26_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_26_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_27_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_27_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_27_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_27_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_27_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_27_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_3_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_3_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_3_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_3_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_3_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_3_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_4_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_4_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_4_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_4_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_4_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_4_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_5_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_5_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_5_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_5_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_5_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_5_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_6_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_6_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_6_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_6_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_6_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_6_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_7_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_7_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_7_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_7_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_7_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_7_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_8_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_8_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_8_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_8_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_8_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_8_2_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_9_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_9_0_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_9_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_9_1_ce0 : STD_LOGIC;
    signal convolve4_U0_weightsbuf_9_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal convolve4_U0_weightsbuf_9_2_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_0_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_0_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_1_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_1_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_2_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_2_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_3_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_3_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_4_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_4_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_4_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_5_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_5_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_5_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_6_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_6_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_6_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_7_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_7_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_7_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_8_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_8_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_8_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_9_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_9_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_9_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_10_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_10_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_10_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_11_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_11_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_11_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_12_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_12_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_12_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_13_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_13_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_13_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_14_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_14_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_14_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_15_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_15_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_15_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_16_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_16_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_16_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_17_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_17_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_17_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_18_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_18_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_18_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_19_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_19_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_19_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_20_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_20_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_20_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_21_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_21_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_21_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_22_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_22_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_22_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_23_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_23_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_23_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_24_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_24_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_24_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_25_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_25_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_25_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_26_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_26_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_26_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal convolve4_U0_outputfm_27_ce0 : STD_LOGIC;
    signal convolve4_U0_outputfm_27_we0 : STD_LOGIC;
    signal convolve4_U0_outputfm_27_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convolve4_U0_outputfm_0_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_0_write : STD_LOGIC;
    signal convolve4_U0_outputfm_1_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_1_write : STD_LOGIC;
    signal convolve4_U0_outputfm_2_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_2_write : STD_LOGIC;
    signal convolve4_U0_outputfm_3_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_3_write : STD_LOGIC;
    signal convolve4_U0_outputfm_4_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_4_write : STD_LOGIC;
    signal convolve4_U0_outputfm_5_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_5_write : STD_LOGIC;
    signal convolve4_U0_outputfm_6_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_6_write : STD_LOGIC;
    signal convolve4_U0_outputfm_7_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_7_write : STD_LOGIC;
    signal convolve4_U0_outputfm_8_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_8_write : STD_LOGIC;
    signal convolve4_U0_outputfm_9_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_9_write : STD_LOGIC;
    signal convolve4_U0_outputfm_10_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_10_write : STD_LOGIC;
    signal convolve4_U0_outputfm_11_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_11_write : STD_LOGIC;
    signal convolve4_U0_outputfm_12_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_12_write : STD_LOGIC;
    signal convolve4_U0_outputfm_13_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_13_write : STD_LOGIC;
    signal convolve4_U0_outputfm_14_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_14_write : STD_LOGIC;
    signal convolve4_U0_outputfm_15_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_15_write : STD_LOGIC;
    signal convolve4_U0_outputfm_16_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_16_write : STD_LOGIC;
    signal convolve4_U0_outputfm_17_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_17_write : STD_LOGIC;
    signal convolve4_U0_outputfm_18_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_18_write : STD_LOGIC;
    signal convolve4_U0_outputfm_19_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_19_write : STD_LOGIC;
    signal convolve4_U0_outputfm_20_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_20_write : STD_LOGIC;
    signal convolve4_U0_outputfm_21_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_21_write : STD_LOGIC;
    signal convolve4_U0_outputfm_22_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_22_write : STD_LOGIC;
    signal convolve4_U0_outputfm_23_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_23_write : STD_LOGIC;
    signal convolve4_U0_outputfm_24_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_24_write : STD_LOGIC;
    signal convolve4_U0_outputfm_25_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_25_write : STD_LOGIC;
    signal convolve4_U0_outputfm_26_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_26_write : STD_LOGIC;
    signal convolve4_U0_outputfm_27_full_n : STD_LOGIC;
    signal convolve4_U0_outputfm_27_write : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal weightsbuf_0_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_0_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_0_0_i_full_n : STD_LOGIC;
    signal weightsbuf_0_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_0_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_0_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_0_1_i_full_n : STD_LOGIC;
    signal weightsbuf_0_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_0_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_0_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_0_2_i_full_n : STD_LOGIC;
    signal weightsbuf_0_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_1_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_1_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_1_0_i_full_n : STD_LOGIC;
    signal weightsbuf_1_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_1_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_1_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_1_1_i_full_n : STD_LOGIC;
    signal weightsbuf_1_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_1_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_1_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_1_2_i_full_n : STD_LOGIC;
    signal weightsbuf_1_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_2_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_2_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_2_0_i_full_n : STD_LOGIC;
    signal weightsbuf_2_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_2_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_2_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_2_1_i_full_n : STD_LOGIC;
    signal weightsbuf_2_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_2_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_2_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_2_2_i_full_n : STD_LOGIC;
    signal weightsbuf_2_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_3_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_3_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_3_0_i_full_n : STD_LOGIC;
    signal weightsbuf_3_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_3_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_3_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_3_1_i_full_n : STD_LOGIC;
    signal weightsbuf_3_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_3_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_3_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_3_2_i_full_n : STD_LOGIC;
    signal weightsbuf_3_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_4_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_4_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_4_0_i_full_n : STD_LOGIC;
    signal weightsbuf_4_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_4_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_4_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_4_1_i_full_n : STD_LOGIC;
    signal weightsbuf_4_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_4_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_4_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_4_2_i_full_n : STD_LOGIC;
    signal weightsbuf_4_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_5_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_5_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_5_0_i_full_n : STD_LOGIC;
    signal weightsbuf_5_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_5_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_5_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_5_1_i_full_n : STD_LOGIC;
    signal weightsbuf_5_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_5_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_5_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_5_2_i_full_n : STD_LOGIC;
    signal weightsbuf_5_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_6_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_6_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_6_0_i_full_n : STD_LOGIC;
    signal weightsbuf_6_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_6_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_6_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_6_1_i_full_n : STD_LOGIC;
    signal weightsbuf_6_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_6_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_6_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_6_2_i_full_n : STD_LOGIC;
    signal weightsbuf_6_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_7_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_7_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_7_0_i_full_n : STD_LOGIC;
    signal weightsbuf_7_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_7_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_7_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_7_1_i_full_n : STD_LOGIC;
    signal weightsbuf_7_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_7_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_7_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_7_2_i_full_n : STD_LOGIC;
    signal weightsbuf_7_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_8_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_8_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_8_0_i_full_n : STD_LOGIC;
    signal weightsbuf_8_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_8_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_8_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_8_1_i_full_n : STD_LOGIC;
    signal weightsbuf_8_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_8_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_8_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_8_2_i_full_n : STD_LOGIC;
    signal weightsbuf_8_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_9_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_9_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_9_0_i_full_n : STD_LOGIC;
    signal weightsbuf_9_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_9_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_9_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_9_1_i_full_n : STD_LOGIC;
    signal weightsbuf_9_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_9_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_9_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_9_2_i_full_n : STD_LOGIC;
    signal weightsbuf_9_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_10_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_10_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_10_0_i_full_n : STD_LOGIC;
    signal weightsbuf_10_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_10_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_10_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_10_1_i_full_n : STD_LOGIC;
    signal weightsbuf_10_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_10_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_10_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_10_2_i_full_n : STD_LOGIC;
    signal weightsbuf_10_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_11_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_11_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_11_0_i_full_n : STD_LOGIC;
    signal weightsbuf_11_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_11_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_11_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_11_1_i_full_n : STD_LOGIC;
    signal weightsbuf_11_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_11_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_11_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_11_2_i_full_n : STD_LOGIC;
    signal weightsbuf_11_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_12_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_12_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_12_0_i_full_n : STD_LOGIC;
    signal weightsbuf_12_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_12_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_12_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_12_1_i_full_n : STD_LOGIC;
    signal weightsbuf_12_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_12_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_12_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_12_2_i_full_n : STD_LOGIC;
    signal weightsbuf_12_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_13_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_13_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_13_0_i_full_n : STD_LOGIC;
    signal weightsbuf_13_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_13_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_13_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_13_1_i_full_n : STD_LOGIC;
    signal weightsbuf_13_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_13_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_13_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_13_2_i_full_n : STD_LOGIC;
    signal weightsbuf_13_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_14_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_14_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_14_0_i_full_n : STD_LOGIC;
    signal weightsbuf_14_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_14_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_14_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_14_1_i_full_n : STD_LOGIC;
    signal weightsbuf_14_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_14_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_14_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_14_2_i_full_n : STD_LOGIC;
    signal weightsbuf_14_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_15_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_15_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_15_0_i_full_n : STD_LOGIC;
    signal weightsbuf_15_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_15_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_15_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_15_1_i_full_n : STD_LOGIC;
    signal weightsbuf_15_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_15_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_15_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_15_2_i_full_n : STD_LOGIC;
    signal weightsbuf_15_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_16_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_16_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_16_0_i_full_n : STD_LOGIC;
    signal weightsbuf_16_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_16_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_16_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_16_1_i_full_n : STD_LOGIC;
    signal weightsbuf_16_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_16_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_16_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_16_2_i_full_n : STD_LOGIC;
    signal weightsbuf_16_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_17_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_17_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_17_0_i_full_n : STD_LOGIC;
    signal weightsbuf_17_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_17_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_17_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_17_1_i_full_n : STD_LOGIC;
    signal weightsbuf_17_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_17_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_17_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_17_2_i_full_n : STD_LOGIC;
    signal weightsbuf_17_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_18_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_18_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_18_0_i_full_n : STD_LOGIC;
    signal weightsbuf_18_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_18_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_18_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_18_1_i_full_n : STD_LOGIC;
    signal weightsbuf_18_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_18_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_18_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_18_2_i_full_n : STD_LOGIC;
    signal weightsbuf_18_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_19_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_19_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_19_0_i_full_n : STD_LOGIC;
    signal weightsbuf_19_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_19_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_19_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_19_1_i_full_n : STD_LOGIC;
    signal weightsbuf_19_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_19_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_19_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_19_2_i_full_n : STD_LOGIC;
    signal weightsbuf_19_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_20_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_20_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_20_0_i_full_n : STD_LOGIC;
    signal weightsbuf_20_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_20_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_20_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_20_1_i_full_n : STD_LOGIC;
    signal weightsbuf_20_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_20_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_20_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_20_2_i_full_n : STD_LOGIC;
    signal weightsbuf_20_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_21_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_21_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_21_0_i_full_n : STD_LOGIC;
    signal weightsbuf_21_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_21_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_21_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_21_1_i_full_n : STD_LOGIC;
    signal weightsbuf_21_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_21_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_21_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_21_2_i_full_n : STD_LOGIC;
    signal weightsbuf_21_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_22_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_22_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_22_0_i_full_n : STD_LOGIC;
    signal weightsbuf_22_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_22_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_22_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_22_1_i_full_n : STD_LOGIC;
    signal weightsbuf_22_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_22_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_22_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_22_2_i_full_n : STD_LOGIC;
    signal weightsbuf_22_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_23_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_23_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_23_0_i_full_n : STD_LOGIC;
    signal weightsbuf_23_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_23_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_23_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_23_1_i_full_n : STD_LOGIC;
    signal weightsbuf_23_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_23_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_23_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_23_2_i_full_n : STD_LOGIC;
    signal weightsbuf_23_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_24_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_24_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_24_0_i_full_n : STD_LOGIC;
    signal weightsbuf_24_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_24_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_24_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_24_1_i_full_n : STD_LOGIC;
    signal weightsbuf_24_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_24_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_24_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_24_2_i_full_n : STD_LOGIC;
    signal weightsbuf_24_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_25_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_25_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_25_0_i_full_n : STD_LOGIC;
    signal weightsbuf_25_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_25_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_25_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_25_1_i_full_n : STD_LOGIC;
    signal weightsbuf_25_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_25_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_25_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_25_2_i_full_n : STD_LOGIC;
    signal weightsbuf_25_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_26_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_26_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_26_0_i_full_n : STD_LOGIC;
    signal weightsbuf_26_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_26_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_26_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_26_1_i_full_n : STD_LOGIC;
    signal weightsbuf_26_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_26_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_26_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_26_2_i_full_n : STD_LOGIC;
    signal weightsbuf_26_2_t_empty_n : STD_LOGIC;
    signal weightsbuf_27_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_27_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_27_0_i_full_n : STD_LOGIC;
    signal weightsbuf_27_0_t_empty_n : STD_LOGIC;
    signal weightsbuf_27_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_27_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_27_1_i_full_n : STD_LOGIC;
    signal weightsbuf_27_1_t_empty_n : STD_LOGIC;
    signal weightsbuf_27_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_27_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal weightsbuf_27_2_i_full_n : STD_LOGIC;
    signal weightsbuf_27_2_t_empty_n : STD_LOGIC;
    signal inputfm_0_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inputfm_0_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inputfm_0_i_full_n : STD_LOGIC;
    signal inputfm_0_t_empty_n : STD_LOGIC;
    signal inputfm_1_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inputfm_1_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inputfm_1_i_full_n : STD_LOGIC;
    signal inputfm_1_t_empty_n : STD_LOGIC;
    signal inputfm_2_i_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inputfm_2_t_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inputfm_2_i_full_n : STD_LOGIC;
    signal inputfm_2_t_empty_n : STD_LOGIC;
    signal curr_layer_ker_w_c_full_n : STD_LOGIC;
    signal curr_layer_ker_w_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_layer_ker_w_c_empty_n : STD_LOGIC;
    signal curr_layer_ker_h_c_full_n : STD_LOGIC;
    signal curr_layer_ker_h_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_layer_ker_h_c_empty_n : STD_LOGIC;
    signal curr_layer_str_w_c_full_n : STD_LOGIC;
    signal curr_layer_str_w_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_layer_str_w_c_empty_n : STD_LOGIC;
    signal curr_layer_str_h_c_full_n : STD_LOGIC;
    signal curr_layer_str_h_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_layer_str_h_c_empty_n : STD_LOGIC;
    signal row_c_full_n : STD_LOGIC;
    signal row_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal row_c_empty_n : STD_LOGIC;
    signal col_c_full_n : STD_LOGIC;
    signal col_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal col_c_empty_n : STD_LOGIC;
    signal curr_layer_out_w_c_full_n : STD_LOGIC;
    signal curr_layer_out_w_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_layer_out_w_c_empty_n : STD_LOGIC;
    signal curr_layer_out_h_c_full_n : STD_LOGIC;
    signal curr_layer_out_h_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_layer_out_h_c_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_read_in_wh45_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_read_in_wh45_U0_ap_ready : STD_LOGIC;
    signal read_in_wh45_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_convolve4_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_convolve4_U0_ap_ready : STD_LOGIC;
    signal convolve4_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal read_in_wh45_U0_start_full_n : STD_LOGIC;
    signal read_in_wh45_U0_start_write : STD_LOGIC;
    signal convolve4_U0_start_full_n : STD_LOGIC;
    signal convolve4_U0_start_write : STD_LOGIC;

    component read_in_wh45 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        weights_offset : IN STD_LOGIC_VECTOR (31 downto 0);
        image_offset : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_in_w : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_in_h : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_in_ch : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_out_ch : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_ker_w : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_ker_h : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_str_w : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_str_h : IN STD_LOGIC_VECTOR (31 downto 0);
        to_r : IN STD_LOGIC_VECTOR (31 downto 0);
        ti : IN STD_LOGIC_VECTOR (31 downto 0);
        row : IN STD_LOGIC_VECTOR (31 downto 0);
        col : IN STD_LOGIC_VECTOR (31 downto 0);
        input_offset : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_offset_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_out_w : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_out_h : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_ker_w_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_ker_w_out_full_n : IN STD_LOGIC;
        curr_layer_ker_w_out_write : OUT STD_LOGIC;
        curr_layer_ker_h_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_ker_h_out_full_n : IN STD_LOGIC;
        curr_layer_ker_h_out_write : OUT STD_LOGIC;
        curr_layer_str_w_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_str_w_out_full_n : IN STD_LOGIC;
        curr_layer_str_w_out_write : OUT STD_LOGIC;
        curr_layer_str_h_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_str_h_out_full_n : IN STD_LOGIC;
        curr_layer_str_h_out_write : OUT STD_LOGIC;
        row_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        row_out_full_n : IN STD_LOGIC;
        row_out_write : OUT STD_LOGIC;
        col_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        col_out_full_n : IN STD_LOGIC;
        col_out_write : OUT STD_LOGIC;
        curr_layer_out_w_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_out_w_out_full_n : IN STD_LOGIC;
        curr_layer_out_w_out_write : OUT STD_LOGIC;
        curr_layer_out_h_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_out_h_out_full_n : IN STD_LOGIC;
        curr_layer_out_h_out_write : OUT STD_LOGIC;
        weightsbuf_0_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_0_0_ce0 : OUT STD_LOGIC;
        weightsbuf_0_0_we0 : OUT STD_LOGIC;
        weightsbuf_0_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_0_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_0_1_ce0 : OUT STD_LOGIC;
        weightsbuf_0_1_we0 : OUT STD_LOGIC;
        weightsbuf_0_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_0_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_0_2_ce0 : OUT STD_LOGIC;
        weightsbuf_0_2_we0 : OUT STD_LOGIC;
        weightsbuf_0_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_1_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_1_0_ce0 : OUT STD_LOGIC;
        weightsbuf_1_0_we0 : OUT STD_LOGIC;
        weightsbuf_1_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_1_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_1_1_ce0 : OUT STD_LOGIC;
        weightsbuf_1_1_we0 : OUT STD_LOGIC;
        weightsbuf_1_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_1_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_1_2_ce0 : OUT STD_LOGIC;
        weightsbuf_1_2_we0 : OUT STD_LOGIC;
        weightsbuf_1_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_2_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_2_0_ce0 : OUT STD_LOGIC;
        weightsbuf_2_0_we0 : OUT STD_LOGIC;
        weightsbuf_2_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_2_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_2_1_ce0 : OUT STD_LOGIC;
        weightsbuf_2_1_we0 : OUT STD_LOGIC;
        weightsbuf_2_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_2_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_2_2_ce0 : OUT STD_LOGIC;
        weightsbuf_2_2_we0 : OUT STD_LOGIC;
        weightsbuf_2_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_3_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_3_0_ce0 : OUT STD_LOGIC;
        weightsbuf_3_0_we0 : OUT STD_LOGIC;
        weightsbuf_3_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_3_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_3_1_ce0 : OUT STD_LOGIC;
        weightsbuf_3_1_we0 : OUT STD_LOGIC;
        weightsbuf_3_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_3_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_3_2_ce0 : OUT STD_LOGIC;
        weightsbuf_3_2_we0 : OUT STD_LOGIC;
        weightsbuf_3_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_4_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_4_0_ce0 : OUT STD_LOGIC;
        weightsbuf_4_0_we0 : OUT STD_LOGIC;
        weightsbuf_4_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_4_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_4_1_ce0 : OUT STD_LOGIC;
        weightsbuf_4_1_we0 : OUT STD_LOGIC;
        weightsbuf_4_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_4_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_4_2_ce0 : OUT STD_LOGIC;
        weightsbuf_4_2_we0 : OUT STD_LOGIC;
        weightsbuf_4_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_5_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_5_0_ce0 : OUT STD_LOGIC;
        weightsbuf_5_0_we0 : OUT STD_LOGIC;
        weightsbuf_5_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_5_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_5_1_ce0 : OUT STD_LOGIC;
        weightsbuf_5_1_we0 : OUT STD_LOGIC;
        weightsbuf_5_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_5_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_5_2_ce0 : OUT STD_LOGIC;
        weightsbuf_5_2_we0 : OUT STD_LOGIC;
        weightsbuf_5_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_6_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_6_0_ce0 : OUT STD_LOGIC;
        weightsbuf_6_0_we0 : OUT STD_LOGIC;
        weightsbuf_6_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_6_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_6_1_ce0 : OUT STD_LOGIC;
        weightsbuf_6_1_we0 : OUT STD_LOGIC;
        weightsbuf_6_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_6_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_6_2_ce0 : OUT STD_LOGIC;
        weightsbuf_6_2_we0 : OUT STD_LOGIC;
        weightsbuf_6_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_7_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_7_0_ce0 : OUT STD_LOGIC;
        weightsbuf_7_0_we0 : OUT STD_LOGIC;
        weightsbuf_7_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_7_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_7_1_ce0 : OUT STD_LOGIC;
        weightsbuf_7_1_we0 : OUT STD_LOGIC;
        weightsbuf_7_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_7_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_7_2_ce0 : OUT STD_LOGIC;
        weightsbuf_7_2_we0 : OUT STD_LOGIC;
        weightsbuf_7_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_8_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_8_0_ce0 : OUT STD_LOGIC;
        weightsbuf_8_0_we0 : OUT STD_LOGIC;
        weightsbuf_8_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_8_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_8_1_ce0 : OUT STD_LOGIC;
        weightsbuf_8_1_we0 : OUT STD_LOGIC;
        weightsbuf_8_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_8_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_8_2_ce0 : OUT STD_LOGIC;
        weightsbuf_8_2_we0 : OUT STD_LOGIC;
        weightsbuf_8_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_9_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_9_0_ce0 : OUT STD_LOGIC;
        weightsbuf_9_0_we0 : OUT STD_LOGIC;
        weightsbuf_9_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_9_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_9_1_ce0 : OUT STD_LOGIC;
        weightsbuf_9_1_we0 : OUT STD_LOGIC;
        weightsbuf_9_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_9_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_9_2_ce0 : OUT STD_LOGIC;
        weightsbuf_9_2_we0 : OUT STD_LOGIC;
        weightsbuf_9_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_10_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_10_0_ce0 : OUT STD_LOGIC;
        weightsbuf_10_0_we0 : OUT STD_LOGIC;
        weightsbuf_10_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_10_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_10_1_ce0 : OUT STD_LOGIC;
        weightsbuf_10_1_we0 : OUT STD_LOGIC;
        weightsbuf_10_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_10_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_10_2_ce0 : OUT STD_LOGIC;
        weightsbuf_10_2_we0 : OUT STD_LOGIC;
        weightsbuf_10_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_11_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_11_0_ce0 : OUT STD_LOGIC;
        weightsbuf_11_0_we0 : OUT STD_LOGIC;
        weightsbuf_11_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_11_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_11_1_ce0 : OUT STD_LOGIC;
        weightsbuf_11_1_we0 : OUT STD_LOGIC;
        weightsbuf_11_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_11_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_11_2_ce0 : OUT STD_LOGIC;
        weightsbuf_11_2_we0 : OUT STD_LOGIC;
        weightsbuf_11_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_12_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_12_0_ce0 : OUT STD_LOGIC;
        weightsbuf_12_0_we0 : OUT STD_LOGIC;
        weightsbuf_12_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_12_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_12_1_ce0 : OUT STD_LOGIC;
        weightsbuf_12_1_we0 : OUT STD_LOGIC;
        weightsbuf_12_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_12_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_12_2_ce0 : OUT STD_LOGIC;
        weightsbuf_12_2_we0 : OUT STD_LOGIC;
        weightsbuf_12_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_13_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_13_0_ce0 : OUT STD_LOGIC;
        weightsbuf_13_0_we0 : OUT STD_LOGIC;
        weightsbuf_13_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_13_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_13_1_ce0 : OUT STD_LOGIC;
        weightsbuf_13_1_we0 : OUT STD_LOGIC;
        weightsbuf_13_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_13_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_13_2_ce0 : OUT STD_LOGIC;
        weightsbuf_13_2_we0 : OUT STD_LOGIC;
        weightsbuf_13_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_14_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_14_0_ce0 : OUT STD_LOGIC;
        weightsbuf_14_0_we0 : OUT STD_LOGIC;
        weightsbuf_14_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_14_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_14_1_ce0 : OUT STD_LOGIC;
        weightsbuf_14_1_we0 : OUT STD_LOGIC;
        weightsbuf_14_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_14_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_14_2_ce0 : OUT STD_LOGIC;
        weightsbuf_14_2_we0 : OUT STD_LOGIC;
        weightsbuf_14_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_15_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_15_0_ce0 : OUT STD_LOGIC;
        weightsbuf_15_0_we0 : OUT STD_LOGIC;
        weightsbuf_15_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_15_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_15_1_ce0 : OUT STD_LOGIC;
        weightsbuf_15_1_we0 : OUT STD_LOGIC;
        weightsbuf_15_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_15_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_15_2_ce0 : OUT STD_LOGIC;
        weightsbuf_15_2_we0 : OUT STD_LOGIC;
        weightsbuf_15_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_16_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_16_0_ce0 : OUT STD_LOGIC;
        weightsbuf_16_0_we0 : OUT STD_LOGIC;
        weightsbuf_16_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_16_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_16_1_ce0 : OUT STD_LOGIC;
        weightsbuf_16_1_we0 : OUT STD_LOGIC;
        weightsbuf_16_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_16_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_16_2_ce0 : OUT STD_LOGIC;
        weightsbuf_16_2_we0 : OUT STD_LOGIC;
        weightsbuf_16_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_17_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_17_0_ce0 : OUT STD_LOGIC;
        weightsbuf_17_0_we0 : OUT STD_LOGIC;
        weightsbuf_17_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_17_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_17_1_ce0 : OUT STD_LOGIC;
        weightsbuf_17_1_we0 : OUT STD_LOGIC;
        weightsbuf_17_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_17_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_17_2_ce0 : OUT STD_LOGIC;
        weightsbuf_17_2_we0 : OUT STD_LOGIC;
        weightsbuf_17_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_18_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_18_0_ce0 : OUT STD_LOGIC;
        weightsbuf_18_0_we0 : OUT STD_LOGIC;
        weightsbuf_18_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_18_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_18_1_ce0 : OUT STD_LOGIC;
        weightsbuf_18_1_we0 : OUT STD_LOGIC;
        weightsbuf_18_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_18_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_18_2_ce0 : OUT STD_LOGIC;
        weightsbuf_18_2_we0 : OUT STD_LOGIC;
        weightsbuf_18_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_19_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_19_0_ce0 : OUT STD_LOGIC;
        weightsbuf_19_0_we0 : OUT STD_LOGIC;
        weightsbuf_19_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_19_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_19_1_ce0 : OUT STD_LOGIC;
        weightsbuf_19_1_we0 : OUT STD_LOGIC;
        weightsbuf_19_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_19_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_19_2_ce0 : OUT STD_LOGIC;
        weightsbuf_19_2_we0 : OUT STD_LOGIC;
        weightsbuf_19_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_20_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_20_0_ce0 : OUT STD_LOGIC;
        weightsbuf_20_0_we0 : OUT STD_LOGIC;
        weightsbuf_20_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_20_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_20_1_ce0 : OUT STD_LOGIC;
        weightsbuf_20_1_we0 : OUT STD_LOGIC;
        weightsbuf_20_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_20_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_20_2_ce0 : OUT STD_LOGIC;
        weightsbuf_20_2_we0 : OUT STD_LOGIC;
        weightsbuf_20_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_21_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_21_0_ce0 : OUT STD_LOGIC;
        weightsbuf_21_0_we0 : OUT STD_LOGIC;
        weightsbuf_21_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_21_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_21_1_ce0 : OUT STD_LOGIC;
        weightsbuf_21_1_we0 : OUT STD_LOGIC;
        weightsbuf_21_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_21_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_21_2_ce0 : OUT STD_LOGIC;
        weightsbuf_21_2_we0 : OUT STD_LOGIC;
        weightsbuf_21_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_22_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_22_0_ce0 : OUT STD_LOGIC;
        weightsbuf_22_0_we0 : OUT STD_LOGIC;
        weightsbuf_22_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_22_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_22_1_ce0 : OUT STD_LOGIC;
        weightsbuf_22_1_we0 : OUT STD_LOGIC;
        weightsbuf_22_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_22_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_22_2_ce0 : OUT STD_LOGIC;
        weightsbuf_22_2_we0 : OUT STD_LOGIC;
        weightsbuf_22_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_23_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_23_0_ce0 : OUT STD_LOGIC;
        weightsbuf_23_0_we0 : OUT STD_LOGIC;
        weightsbuf_23_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_23_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_23_1_ce0 : OUT STD_LOGIC;
        weightsbuf_23_1_we0 : OUT STD_LOGIC;
        weightsbuf_23_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_23_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_23_2_ce0 : OUT STD_LOGIC;
        weightsbuf_23_2_we0 : OUT STD_LOGIC;
        weightsbuf_23_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_24_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_24_0_ce0 : OUT STD_LOGIC;
        weightsbuf_24_0_we0 : OUT STD_LOGIC;
        weightsbuf_24_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_24_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_24_1_ce0 : OUT STD_LOGIC;
        weightsbuf_24_1_we0 : OUT STD_LOGIC;
        weightsbuf_24_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_24_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_24_2_ce0 : OUT STD_LOGIC;
        weightsbuf_24_2_we0 : OUT STD_LOGIC;
        weightsbuf_24_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_25_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_25_0_ce0 : OUT STD_LOGIC;
        weightsbuf_25_0_we0 : OUT STD_LOGIC;
        weightsbuf_25_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_25_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_25_1_ce0 : OUT STD_LOGIC;
        weightsbuf_25_1_we0 : OUT STD_LOGIC;
        weightsbuf_25_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_25_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_25_2_ce0 : OUT STD_LOGIC;
        weightsbuf_25_2_we0 : OUT STD_LOGIC;
        weightsbuf_25_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_26_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_26_0_ce0 : OUT STD_LOGIC;
        weightsbuf_26_0_we0 : OUT STD_LOGIC;
        weightsbuf_26_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_26_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_26_1_ce0 : OUT STD_LOGIC;
        weightsbuf_26_1_we0 : OUT STD_LOGIC;
        weightsbuf_26_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_26_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_26_2_ce0 : OUT STD_LOGIC;
        weightsbuf_26_2_we0 : OUT STD_LOGIC;
        weightsbuf_26_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_27_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_27_0_ce0 : OUT STD_LOGIC;
        weightsbuf_27_0_we0 : OUT STD_LOGIC;
        weightsbuf_27_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_27_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_27_1_ce0 : OUT STD_LOGIC;
        weightsbuf_27_1_we0 : OUT STD_LOGIC;
        weightsbuf_27_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_27_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_27_2_ce0 : OUT STD_LOGIC;
        weightsbuf_27_2_we0 : OUT STD_LOGIC;
        weightsbuf_27_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inputfm_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inputfm_0_ce0 : OUT STD_LOGIC;
        inputfm_0_we0 : OUT STD_LOGIC;
        inputfm_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inputfm_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inputfm_1_ce0 : OUT STD_LOGIC;
        inputfm_1_we0 : OUT STD_LOGIC;
        inputfm_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inputfm_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inputfm_2_ce0 : OUT STD_LOGIC;
        inputfm_2_we0 : OUT STD_LOGIC;
        inputfm_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component convolve4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        curr_layer_out_w_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_out_w_empty_n : IN STD_LOGIC;
        curr_layer_out_w_read : OUT STD_LOGIC;
        curr_layer_out_h_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_out_h_empty_n : IN STD_LOGIC;
        curr_layer_out_h_read : OUT STD_LOGIC;
        curr_layer_ker_w_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_ker_w_empty_n : IN STD_LOGIC;
        curr_layer_ker_w_read : OUT STD_LOGIC;
        curr_layer_ker_h_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_ker_h_empty_n : IN STD_LOGIC;
        curr_layer_ker_h_read : OUT STD_LOGIC;
        curr_layer_str_w_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_str_w_empty_n : IN STD_LOGIC;
        curr_layer_str_w_read : OUT STD_LOGIC;
        curr_layer_str_h_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        curr_layer_str_h_empty_n : IN STD_LOGIC;
        curr_layer_str_h_read : OUT STD_LOGIC;
        partial_outputfm_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_0_ce0 : OUT STD_LOGIC;
        partial_outputfm_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_0_ce1 : OUT STD_LOGIC;
        partial_outputfm_0_we1 : OUT STD_LOGIC;
        partial_outputfm_0_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_1_ce0 : OUT STD_LOGIC;
        partial_outputfm_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_1_ce1 : OUT STD_LOGIC;
        partial_outputfm_1_we1 : OUT STD_LOGIC;
        partial_outputfm_1_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_2_ce0 : OUT STD_LOGIC;
        partial_outputfm_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_2_ce1 : OUT STD_LOGIC;
        partial_outputfm_2_we1 : OUT STD_LOGIC;
        partial_outputfm_2_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_3_ce0 : OUT STD_LOGIC;
        partial_outputfm_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_3_ce1 : OUT STD_LOGIC;
        partial_outputfm_3_we1 : OUT STD_LOGIC;
        partial_outputfm_3_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_4_ce0 : OUT STD_LOGIC;
        partial_outputfm_4_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_4_ce1 : OUT STD_LOGIC;
        partial_outputfm_4_we1 : OUT STD_LOGIC;
        partial_outputfm_4_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_5_ce0 : OUT STD_LOGIC;
        partial_outputfm_5_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_5_ce1 : OUT STD_LOGIC;
        partial_outputfm_5_we1 : OUT STD_LOGIC;
        partial_outputfm_5_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_6_ce0 : OUT STD_LOGIC;
        partial_outputfm_6_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_6_ce1 : OUT STD_LOGIC;
        partial_outputfm_6_we1 : OUT STD_LOGIC;
        partial_outputfm_6_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_7_ce0 : OUT STD_LOGIC;
        partial_outputfm_7_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_7_ce1 : OUT STD_LOGIC;
        partial_outputfm_7_we1 : OUT STD_LOGIC;
        partial_outputfm_7_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_8_ce0 : OUT STD_LOGIC;
        partial_outputfm_8_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_8_ce1 : OUT STD_LOGIC;
        partial_outputfm_8_we1 : OUT STD_LOGIC;
        partial_outputfm_8_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_9_ce0 : OUT STD_LOGIC;
        partial_outputfm_9_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_9_ce1 : OUT STD_LOGIC;
        partial_outputfm_9_we1 : OUT STD_LOGIC;
        partial_outputfm_9_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_10_ce0 : OUT STD_LOGIC;
        partial_outputfm_10_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_10_ce1 : OUT STD_LOGIC;
        partial_outputfm_10_we1 : OUT STD_LOGIC;
        partial_outputfm_10_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_11_ce0 : OUT STD_LOGIC;
        partial_outputfm_11_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_11_ce1 : OUT STD_LOGIC;
        partial_outputfm_11_we1 : OUT STD_LOGIC;
        partial_outputfm_11_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_12_ce0 : OUT STD_LOGIC;
        partial_outputfm_12_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_12_ce1 : OUT STD_LOGIC;
        partial_outputfm_12_we1 : OUT STD_LOGIC;
        partial_outputfm_12_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_13_ce0 : OUT STD_LOGIC;
        partial_outputfm_13_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_13_ce1 : OUT STD_LOGIC;
        partial_outputfm_13_we1 : OUT STD_LOGIC;
        partial_outputfm_13_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_14_ce0 : OUT STD_LOGIC;
        partial_outputfm_14_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_14_ce1 : OUT STD_LOGIC;
        partial_outputfm_14_we1 : OUT STD_LOGIC;
        partial_outputfm_14_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_15_ce0 : OUT STD_LOGIC;
        partial_outputfm_15_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_15_ce1 : OUT STD_LOGIC;
        partial_outputfm_15_we1 : OUT STD_LOGIC;
        partial_outputfm_15_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_16_ce0 : OUT STD_LOGIC;
        partial_outputfm_16_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_16_ce1 : OUT STD_LOGIC;
        partial_outputfm_16_we1 : OUT STD_LOGIC;
        partial_outputfm_16_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_17_ce0 : OUT STD_LOGIC;
        partial_outputfm_17_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_17_ce1 : OUT STD_LOGIC;
        partial_outputfm_17_we1 : OUT STD_LOGIC;
        partial_outputfm_17_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_18_ce0 : OUT STD_LOGIC;
        partial_outputfm_18_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_18_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_18_ce1 : OUT STD_LOGIC;
        partial_outputfm_18_we1 : OUT STD_LOGIC;
        partial_outputfm_18_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_19_ce0 : OUT STD_LOGIC;
        partial_outputfm_19_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_19_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_19_ce1 : OUT STD_LOGIC;
        partial_outputfm_19_we1 : OUT STD_LOGIC;
        partial_outputfm_19_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_20_ce0 : OUT STD_LOGIC;
        partial_outputfm_20_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_20_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_20_ce1 : OUT STD_LOGIC;
        partial_outputfm_20_we1 : OUT STD_LOGIC;
        partial_outputfm_20_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_21_ce0 : OUT STD_LOGIC;
        partial_outputfm_21_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_21_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_21_ce1 : OUT STD_LOGIC;
        partial_outputfm_21_we1 : OUT STD_LOGIC;
        partial_outputfm_21_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_22_ce0 : OUT STD_LOGIC;
        partial_outputfm_22_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_22_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_22_ce1 : OUT STD_LOGIC;
        partial_outputfm_22_we1 : OUT STD_LOGIC;
        partial_outputfm_22_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_23_ce0 : OUT STD_LOGIC;
        partial_outputfm_23_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_23_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_23_ce1 : OUT STD_LOGIC;
        partial_outputfm_23_we1 : OUT STD_LOGIC;
        partial_outputfm_23_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_24_ce0 : OUT STD_LOGIC;
        partial_outputfm_24_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_24_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_24_ce1 : OUT STD_LOGIC;
        partial_outputfm_24_we1 : OUT STD_LOGIC;
        partial_outputfm_24_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_25_ce0 : OUT STD_LOGIC;
        partial_outputfm_25_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_25_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_25_ce1 : OUT STD_LOGIC;
        partial_outputfm_25_we1 : OUT STD_LOGIC;
        partial_outputfm_25_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_26_ce0 : OUT STD_LOGIC;
        partial_outputfm_26_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_26_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_26_ce1 : OUT STD_LOGIC;
        partial_outputfm_26_we1 : OUT STD_LOGIC;
        partial_outputfm_26_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_27_ce0 : OUT STD_LOGIC;
        partial_outputfm_27_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        partial_outputfm_27_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        partial_outputfm_27_ce1 : OUT STD_LOGIC;
        partial_outputfm_27_we1 : OUT STD_LOGIC;
        partial_outputfm_27_d1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        row_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        row_empty_n : IN STD_LOGIC;
        row_read : OUT STD_LOGIC;
        col_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        col_empty_n : IN STD_LOGIC;
        col_read : OUT STD_LOGIC;
        inputfm_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inputfm_0_ce0 : OUT STD_LOGIC;
        inputfm_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        inputfm_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inputfm_1_ce0 : OUT STD_LOGIC;
        inputfm_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        inputfm_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inputfm_2_ce0 : OUT STD_LOGIC;
        inputfm_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_0_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_0_0_ce0 : OUT STD_LOGIC;
        weightsbuf_0_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_0_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_0_1_ce0 : OUT STD_LOGIC;
        weightsbuf_0_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_0_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_0_2_ce0 : OUT STD_LOGIC;
        weightsbuf_0_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_1_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_1_0_ce0 : OUT STD_LOGIC;
        weightsbuf_1_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_1_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_1_1_ce0 : OUT STD_LOGIC;
        weightsbuf_1_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_1_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_1_2_ce0 : OUT STD_LOGIC;
        weightsbuf_1_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_10_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_10_0_ce0 : OUT STD_LOGIC;
        weightsbuf_10_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_10_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_10_1_ce0 : OUT STD_LOGIC;
        weightsbuf_10_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_10_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_10_2_ce0 : OUT STD_LOGIC;
        weightsbuf_10_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_11_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_11_0_ce0 : OUT STD_LOGIC;
        weightsbuf_11_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_11_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_11_1_ce0 : OUT STD_LOGIC;
        weightsbuf_11_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_11_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_11_2_ce0 : OUT STD_LOGIC;
        weightsbuf_11_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_12_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_12_0_ce0 : OUT STD_LOGIC;
        weightsbuf_12_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_12_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_12_1_ce0 : OUT STD_LOGIC;
        weightsbuf_12_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_12_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_12_2_ce0 : OUT STD_LOGIC;
        weightsbuf_12_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_13_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_13_0_ce0 : OUT STD_LOGIC;
        weightsbuf_13_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_13_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_13_1_ce0 : OUT STD_LOGIC;
        weightsbuf_13_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_13_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_13_2_ce0 : OUT STD_LOGIC;
        weightsbuf_13_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_14_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_14_0_ce0 : OUT STD_LOGIC;
        weightsbuf_14_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_14_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_14_1_ce0 : OUT STD_LOGIC;
        weightsbuf_14_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_14_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_14_2_ce0 : OUT STD_LOGIC;
        weightsbuf_14_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_15_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_15_0_ce0 : OUT STD_LOGIC;
        weightsbuf_15_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_15_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_15_1_ce0 : OUT STD_LOGIC;
        weightsbuf_15_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_15_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_15_2_ce0 : OUT STD_LOGIC;
        weightsbuf_15_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_16_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_16_0_ce0 : OUT STD_LOGIC;
        weightsbuf_16_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_16_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_16_1_ce0 : OUT STD_LOGIC;
        weightsbuf_16_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_16_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_16_2_ce0 : OUT STD_LOGIC;
        weightsbuf_16_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_17_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_17_0_ce0 : OUT STD_LOGIC;
        weightsbuf_17_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_17_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_17_1_ce0 : OUT STD_LOGIC;
        weightsbuf_17_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_17_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_17_2_ce0 : OUT STD_LOGIC;
        weightsbuf_17_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_18_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_18_0_ce0 : OUT STD_LOGIC;
        weightsbuf_18_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_18_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_18_1_ce0 : OUT STD_LOGIC;
        weightsbuf_18_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_18_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_18_2_ce0 : OUT STD_LOGIC;
        weightsbuf_18_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_19_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_19_0_ce0 : OUT STD_LOGIC;
        weightsbuf_19_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_19_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_19_1_ce0 : OUT STD_LOGIC;
        weightsbuf_19_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_19_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_19_2_ce0 : OUT STD_LOGIC;
        weightsbuf_19_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_2_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_2_0_ce0 : OUT STD_LOGIC;
        weightsbuf_2_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_2_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_2_1_ce0 : OUT STD_LOGIC;
        weightsbuf_2_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_2_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_2_2_ce0 : OUT STD_LOGIC;
        weightsbuf_2_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_20_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_20_0_ce0 : OUT STD_LOGIC;
        weightsbuf_20_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_20_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_20_1_ce0 : OUT STD_LOGIC;
        weightsbuf_20_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_20_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_20_2_ce0 : OUT STD_LOGIC;
        weightsbuf_20_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_21_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_21_0_ce0 : OUT STD_LOGIC;
        weightsbuf_21_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_21_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_21_1_ce0 : OUT STD_LOGIC;
        weightsbuf_21_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_21_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_21_2_ce0 : OUT STD_LOGIC;
        weightsbuf_21_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_22_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_22_0_ce0 : OUT STD_LOGIC;
        weightsbuf_22_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_22_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_22_1_ce0 : OUT STD_LOGIC;
        weightsbuf_22_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_22_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_22_2_ce0 : OUT STD_LOGIC;
        weightsbuf_22_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_23_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_23_0_ce0 : OUT STD_LOGIC;
        weightsbuf_23_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_23_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_23_1_ce0 : OUT STD_LOGIC;
        weightsbuf_23_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_23_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_23_2_ce0 : OUT STD_LOGIC;
        weightsbuf_23_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_24_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_24_0_ce0 : OUT STD_LOGIC;
        weightsbuf_24_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_24_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_24_1_ce0 : OUT STD_LOGIC;
        weightsbuf_24_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_24_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_24_2_ce0 : OUT STD_LOGIC;
        weightsbuf_24_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_25_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_25_0_ce0 : OUT STD_LOGIC;
        weightsbuf_25_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_25_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_25_1_ce0 : OUT STD_LOGIC;
        weightsbuf_25_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_25_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_25_2_ce0 : OUT STD_LOGIC;
        weightsbuf_25_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_26_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_26_0_ce0 : OUT STD_LOGIC;
        weightsbuf_26_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_26_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_26_1_ce0 : OUT STD_LOGIC;
        weightsbuf_26_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_26_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_26_2_ce0 : OUT STD_LOGIC;
        weightsbuf_26_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_27_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_27_0_ce0 : OUT STD_LOGIC;
        weightsbuf_27_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_27_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_27_1_ce0 : OUT STD_LOGIC;
        weightsbuf_27_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_27_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_27_2_ce0 : OUT STD_LOGIC;
        weightsbuf_27_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_3_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_3_0_ce0 : OUT STD_LOGIC;
        weightsbuf_3_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_3_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_3_1_ce0 : OUT STD_LOGIC;
        weightsbuf_3_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_3_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_3_2_ce0 : OUT STD_LOGIC;
        weightsbuf_3_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_4_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_4_0_ce0 : OUT STD_LOGIC;
        weightsbuf_4_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_4_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_4_1_ce0 : OUT STD_LOGIC;
        weightsbuf_4_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_4_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_4_2_ce0 : OUT STD_LOGIC;
        weightsbuf_4_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_5_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_5_0_ce0 : OUT STD_LOGIC;
        weightsbuf_5_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_5_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_5_1_ce0 : OUT STD_LOGIC;
        weightsbuf_5_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_5_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_5_2_ce0 : OUT STD_LOGIC;
        weightsbuf_5_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_6_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_6_0_ce0 : OUT STD_LOGIC;
        weightsbuf_6_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_6_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_6_1_ce0 : OUT STD_LOGIC;
        weightsbuf_6_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_6_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_6_2_ce0 : OUT STD_LOGIC;
        weightsbuf_6_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_7_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_7_0_ce0 : OUT STD_LOGIC;
        weightsbuf_7_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_7_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_7_1_ce0 : OUT STD_LOGIC;
        weightsbuf_7_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_7_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_7_2_ce0 : OUT STD_LOGIC;
        weightsbuf_7_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_8_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_8_0_ce0 : OUT STD_LOGIC;
        weightsbuf_8_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_8_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_8_1_ce0 : OUT STD_LOGIC;
        weightsbuf_8_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_8_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_8_2_ce0 : OUT STD_LOGIC;
        weightsbuf_8_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_9_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_9_0_ce0 : OUT STD_LOGIC;
        weightsbuf_9_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_9_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_9_1_ce0 : OUT STD_LOGIC;
        weightsbuf_9_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        weightsbuf_9_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightsbuf_9_2_ce0 : OUT STD_LOGIC;
        weightsbuf_9_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        outputfm_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_0_ce0 : OUT STD_LOGIC;
        outputfm_0_we0 : OUT STD_LOGIC;
        outputfm_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_1_ce0 : OUT STD_LOGIC;
        outputfm_1_we0 : OUT STD_LOGIC;
        outputfm_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_2_ce0 : OUT STD_LOGIC;
        outputfm_2_we0 : OUT STD_LOGIC;
        outputfm_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_3_ce0 : OUT STD_LOGIC;
        outputfm_3_we0 : OUT STD_LOGIC;
        outputfm_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_4_ce0 : OUT STD_LOGIC;
        outputfm_4_we0 : OUT STD_LOGIC;
        outputfm_4_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_5_ce0 : OUT STD_LOGIC;
        outputfm_5_we0 : OUT STD_LOGIC;
        outputfm_5_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_6_ce0 : OUT STD_LOGIC;
        outputfm_6_we0 : OUT STD_LOGIC;
        outputfm_6_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_7_ce0 : OUT STD_LOGIC;
        outputfm_7_we0 : OUT STD_LOGIC;
        outputfm_7_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_8_ce0 : OUT STD_LOGIC;
        outputfm_8_we0 : OUT STD_LOGIC;
        outputfm_8_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_9_ce0 : OUT STD_LOGIC;
        outputfm_9_we0 : OUT STD_LOGIC;
        outputfm_9_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_10_ce0 : OUT STD_LOGIC;
        outputfm_10_we0 : OUT STD_LOGIC;
        outputfm_10_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_11_ce0 : OUT STD_LOGIC;
        outputfm_11_we0 : OUT STD_LOGIC;
        outputfm_11_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_12_ce0 : OUT STD_LOGIC;
        outputfm_12_we0 : OUT STD_LOGIC;
        outputfm_12_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_13_ce0 : OUT STD_LOGIC;
        outputfm_13_we0 : OUT STD_LOGIC;
        outputfm_13_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_14_ce0 : OUT STD_LOGIC;
        outputfm_14_we0 : OUT STD_LOGIC;
        outputfm_14_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_15_ce0 : OUT STD_LOGIC;
        outputfm_15_we0 : OUT STD_LOGIC;
        outputfm_15_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_16_ce0 : OUT STD_LOGIC;
        outputfm_16_we0 : OUT STD_LOGIC;
        outputfm_16_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_17_ce0 : OUT STD_LOGIC;
        outputfm_17_we0 : OUT STD_LOGIC;
        outputfm_17_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_18_ce0 : OUT STD_LOGIC;
        outputfm_18_we0 : OUT STD_LOGIC;
        outputfm_18_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_19_ce0 : OUT STD_LOGIC;
        outputfm_19_we0 : OUT STD_LOGIC;
        outputfm_19_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_20_ce0 : OUT STD_LOGIC;
        outputfm_20_we0 : OUT STD_LOGIC;
        outputfm_20_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_21_ce0 : OUT STD_LOGIC;
        outputfm_21_we0 : OUT STD_LOGIC;
        outputfm_21_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_22_ce0 : OUT STD_LOGIC;
        outputfm_22_we0 : OUT STD_LOGIC;
        outputfm_22_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_23_ce0 : OUT STD_LOGIC;
        outputfm_23_we0 : OUT STD_LOGIC;
        outputfm_23_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_24_ce0 : OUT STD_LOGIC;
        outputfm_24_we0 : OUT STD_LOGIC;
        outputfm_24_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_25_ce0 : OUT STD_LOGIC;
        outputfm_25_we0 : OUT STD_LOGIC;
        outputfm_25_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_26_ce0 : OUT STD_LOGIC;
        outputfm_26_we0 : OUT STD_LOGIC;
        outputfm_26_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        outputfm_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        outputfm_27_ce0 : OUT STD_LOGIC;
        outputfm_27_we0 : OUT STD_LOGIC;
        outputfm_27_d0 : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component dataflow_in_channibs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component dataflow_in_channbEo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    read_in_wh45_U0 : component read_in_wh45
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => read_in_wh45_U0_ap_start,
        ap_done => read_in_wh45_U0_ap_done,
        ap_continue => read_in_wh45_U0_ap_continue,
        ap_idle => read_in_wh45_U0_ap_idle,
        ap_ready => read_in_wh45_U0_ap_ready,
        m_axi_weights_AWVALID => read_in_wh45_U0_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => read_in_wh45_U0_m_axi_weights_AWADDR,
        m_axi_weights_AWID => read_in_wh45_U0_m_axi_weights_AWID,
        m_axi_weights_AWLEN => read_in_wh45_U0_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => read_in_wh45_U0_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => read_in_wh45_U0_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => read_in_wh45_U0_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => read_in_wh45_U0_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => read_in_wh45_U0_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => read_in_wh45_U0_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => read_in_wh45_U0_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => read_in_wh45_U0_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => read_in_wh45_U0_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => read_in_wh45_U0_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => read_in_wh45_U0_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => read_in_wh45_U0_m_axi_weights_WLAST,
        m_axi_weights_WID => read_in_wh45_U0_m_axi_weights_WID,
        m_axi_weights_WUSER => read_in_wh45_U0_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => read_in_wh45_U0_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => m_axi_weights_ARREADY,
        m_axi_weights_ARADDR => read_in_wh45_U0_m_axi_weights_ARADDR,
        m_axi_weights_ARID => read_in_wh45_U0_m_axi_weights_ARID,
        m_axi_weights_ARLEN => read_in_wh45_U0_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => read_in_wh45_U0_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => read_in_wh45_U0_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => read_in_wh45_U0_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => read_in_wh45_U0_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => read_in_wh45_U0_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => read_in_wh45_U0_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => read_in_wh45_U0_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => read_in_wh45_U0_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => m_axi_weights_RVALID,
        m_axi_weights_RREADY => read_in_wh45_U0_m_axi_weights_RREADY,
        m_axi_weights_RDATA => m_axi_weights_RDATA,
        m_axi_weights_RLAST => m_axi_weights_RLAST,
        m_axi_weights_RID => m_axi_weights_RID,
        m_axi_weights_RUSER => m_axi_weights_RUSER,
        m_axi_weights_RRESP => m_axi_weights_RRESP,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => read_in_wh45_U0_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        weights_offset => weights_offset,
        image_offset => image_offset,
        curr_layer_in_w => curr_layer_in_w,
        curr_layer_in_h => curr_layer_in_h,
        curr_layer_in_ch => curr_layer_in_ch,
        curr_layer_out_ch => curr_layer_out_ch,
        curr_layer_ker_w => curr_layer_ker_w,
        curr_layer_ker_h => curr_layer_ker_h,
        curr_layer_str_w => curr_layer_str_w,
        curr_layer_str_h => curr_layer_str_h,
        to_r => to_r,
        ti => ti,
        row => row,
        col => col,
        input_offset => input_offset,
        weights_offset_2 => weights_offset_11,
        curr_layer_out_w => curr_layer_out_w,
        curr_layer_out_h => curr_layer_out_h,
        curr_layer_ker_w_out_din => read_in_wh45_U0_curr_layer_ker_w_out_din,
        curr_layer_ker_w_out_full_n => curr_layer_ker_w_c_full_n,
        curr_layer_ker_w_out_write => read_in_wh45_U0_curr_layer_ker_w_out_write,
        curr_layer_ker_h_out_din => read_in_wh45_U0_curr_layer_ker_h_out_din,
        curr_layer_ker_h_out_full_n => curr_layer_ker_h_c_full_n,
        curr_layer_ker_h_out_write => read_in_wh45_U0_curr_layer_ker_h_out_write,
        curr_layer_str_w_out_din => read_in_wh45_U0_curr_layer_str_w_out_din,
        curr_layer_str_w_out_full_n => curr_layer_str_w_c_full_n,
        curr_layer_str_w_out_write => read_in_wh45_U0_curr_layer_str_w_out_write,
        curr_layer_str_h_out_din => read_in_wh45_U0_curr_layer_str_h_out_din,
        curr_layer_str_h_out_full_n => curr_layer_str_h_c_full_n,
        curr_layer_str_h_out_write => read_in_wh45_U0_curr_layer_str_h_out_write,
        row_out_din => read_in_wh45_U0_row_out_din,
        row_out_full_n => row_c_full_n,
        row_out_write => read_in_wh45_U0_row_out_write,
        col_out_din => read_in_wh45_U0_col_out_din,
        col_out_full_n => col_c_full_n,
        col_out_write => read_in_wh45_U0_col_out_write,
        curr_layer_out_w_out_din => read_in_wh45_U0_curr_layer_out_w_out_din,
        curr_layer_out_w_out_full_n => curr_layer_out_w_c_full_n,
        curr_layer_out_w_out_write => read_in_wh45_U0_curr_layer_out_w_out_write,
        curr_layer_out_h_out_din => read_in_wh45_U0_curr_layer_out_h_out_din,
        curr_layer_out_h_out_full_n => curr_layer_out_h_c_full_n,
        curr_layer_out_h_out_write => read_in_wh45_U0_curr_layer_out_h_out_write,
        weightsbuf_0_0_address0 => read_in_wh45_U0_weightsbuf_0_0_address0,
        weightsbuf_0_0_ce0 => read_in_wh45_U0_weightsbuf_0_0_ce0,
        weightsbuf_0_0_we0 => read_in_wh45_U0_weightsbuf_0_0_we0,
        weightsbuf_0_0_d0 => read_in_wh45_U0_weightsbuf_0_0_d0,
        weightsbuf_0_1_address0 => read_in_wh45_U0_weightsbuf_0_1_address0,
        weightsbuf_0_1_ce0 => read_in_wh45_U0_weightsbuf_0_1_ce0,
        weightsbuf_0_1_we0 => read_in_wh45_U0_weightsbuf_0_1_we0,
        weightsbuf_0_1_d0 => read_in_wh45_U0_weightsbuf_0_1_d0,
        weightsbuf_0_2_address0 => read_in_wh45_U0_weightsbuf_0_2_address0,
        weightsbuf_0_2_ce0 => read_in_wh45_U0_weightsbuf_0_2_ce0,
        weightsbuf_0_2_we0 => read_in_wh45_U0_weightsbuf_0_2_we0,
        weightsbuf_0_2_d0 => read_in_wh45_U0_weightsbuf_0_2_d0,
        weightsbuf_1_0_address0 => read_in_wh45_U0_weightsbuf_1_0_address0,
        weightsbuf_1_0_ce0 => read_in_wh45_U0_weightsbuf_1_0_ce0,
        weightsbuf_1_0_we0 => read_in_wh45_U0_weightsbuf_1_0_we0,
        weightsbuf_1_0_d0 => read_in_wh45_U0_weightsbuf_1_0_d0,
        weightsbuf_1_1_address0 => read_in_wh45_U0_weightsbuf_1_1_address0,
        weightsbuf_1_1_ce0 => read_in_wh45_U0_weightsbuf_1_1_ce0,
        weightsbuf_1_1_we0 => read_in_wh45_U0_weightsbuf_1_1_we0,
        weightsbuf_1_1_d0 => read_in_wh45_U0_weightsbuf_1_1_d0,
        weightsbuf_1_2_address0 => read_in_wh45_U0_weightsbuf_1_2_address0,
        weightsbuf_1_2_ce0 => read_in_wh45_U0_weightsbuf_1_2_ce0,
        weightsbuf_1_2_we0 => read_in_wh45_U0_weightsbuf_1_2_we0,
        weightsbuf_1_2_d0 => read_in_wh45_U0_weightsbuf_1_2_d0,
        weightsbuf_2_0_address0 => read_in_wh45_U0_weightsbuf_2_0_address0,
        weightsbuf_2_0_ce0 => read_in_wh45_U0_weightsbuf_2_0_ce0,
        weightsbuf_2_0_we0 => read_in_wh45_U0_weightsbuf_2_0_we0,
        weightsbuf_2_0_d0 => read_in_wh45_U0_weightsbuf_2_0_d0,
        weightsbuf_2_1_address0 => read_in_wh45_U0_weightsbuf_2_1_address0,
        weightsbuf_2_1_ce0 => read_in_wh45_U0_weightsbuf_2_1_ce0,
        weightsbuf_2_1_we0 => read_in_wh45_U0_weightsbuf_2_1_we0,
        weightsbuf_2_1_d0 => read_in_wh45_U0_weightsbuf_2_1_d0,
        weightsbuf_2_2_address0 => read_in_wh45_U0_weightsbuf_2_2_address0,
        weightsbuf_2_2_ce0 => read_in_wh45_U0_weightsbuf_2_2_ce0,
        weightsbuf_2_2_we0 => read_in_wh45_U0_weightsbuf_2_2_we0,
        weightsbuf_2_2_d0 => read_in_wh45_U0_weightsbuf_2_2_d0,
        weightsbuf_3_0_address0 => read_in_wh45_U0_weightsbuf_3_0_address0,
        weightsbuf_3_0_ce0 => read_in_wh45_U0_weightsbuf_3_0_ce0,
        weightsbuf_3_0_we0 => read_in_wh45_U0_weightsbuf_3_0_we0,
        weightsbuf_3_0_d0 => read_in_wh45_U0_weightsbuf_3_0_d0,
        weightsbuf_3_1_address0 => read_in_wh45_U0_weightsbuf_3_1_address0,
        weightsbuf_3_1_ce0 => read_in_wh45_U0_weightsbuf_3_1_ce0,
        weightsbuf_3_1_we0 => read_in_wh45_U0_weightsbuf_3_1_we0,
        weightsbuf_3_1_d0 => read_in_wh45_U0_weightsbuf_3_1_d0,
        weightsbuf_3_2_address0 => read_in_wh45_U0_weightsbuf_3_2_address0,
        weightsbuf_3_2_ce0 => read_in_wh45_U0_weightsbuf_3_2_ce0,
        weightsbuf_3_2_we0 => read_in_wh45_U0_weightsbuf_3_2_we0,
        weightsbuf_3_2_d0 => read_in_wh45_U0_weightsbuf_3_2_d0,
        weightsbuf_4_0_address0 => read_in_wh45_U0_weightsbuf_4_0_address0,
        weightsbuf_4_0_ce0 => read_in_wh45_U0_weightsbuf_4_0_ce0,
        weightsbuf_4_0_we0 => read_in_wh45_U0_weightsbuf_4_0_we0,
        weightsbuf_4_0_d0 => read_in_wh45_U0_weightsbuf_4_0_d0,
        weightsbuf_4_1_address0 => read_in_wh45_U0_weightsbuf_4_1_address0,
        weightsbuf_4_1_ce0 => read_in_wh45_U0_weightsbuf_4_1_ce0,
        weightsbuf_4_1_we0 => read_in_wh45_U0_weightsbuf_4_1_we0,
        weightsbuf_4_1_d0 => read_in_wh45_U0_weightsbuf_4_1_d0,
        weightsbuf_4_2_address0 => read_in_wh45_U0_weightsbuf_4_2_address0,
        weightsbuf_4_2_ce0 => read_in_wh45_U0_weightsbuf_4_2_ce0,
        weightsbuf_4_2_we0 => read_in_wh45_U0_weightsbuf_4_2_we0,
        weightsbuf_4_2_d0 => read_in_wh45_U0_weightsbuf_4_2_d0,
        weightsbuf_5_0_address0 => read_in_wh45_U0_weightsbuf_5_0_address0,
        weightsbuf_5_0_ce0 => read_in_wh45_U0_weightsbuf_5_0_ce0,
        weightsbuf_5_0_we0 => read_in_wh45_U0_weightsbuf_5_0_we0,
        weightsbuf_5_0_d0 => read_in_wh45_U0_weightsbuf_5_0_d0,
        weightsbuf_5_1_address0 => read_in_wh45_U0_weightsbuf_5_1_address0,
        weightsbuf_5_1_ce0 => read_in_wh45_U0_weightsbuf_5_1_ce0,
        weightsbuf_5_1_we0 => read_in_wh45_U0_weightsbuf_5_1_we0,
        weightsbuf_5_1_d0 => read_in_wh45_U0_weightsbuf_5_1_d0,
        weightsbuf_5_2_address0 => read_in_wh45_U0_weightsbuf_5_2_address0,
        weightsbuf_5_2_ce0 => read_in_wh45_U0_weightsbuf_5_2_ce0,
        weightsbuf_5_2_we0 => read_in_wh45_U0_weightsbuf_5_2_we0,
        weightsbuf_5_2_d0 => read_in_wh45_U0_weightsbuf_5_2_d0,
        weightsbuf_6_0_address0 => read_in_wh45_U0_weightsbuf_6_0_address0,
        weightsbuf_6_0_ce0 => read_in_wh45_U0_weightsbuf_6_0_ce0,
        weightsbuf_6_0_we0 => read_in_wh45_U0_weightsbuf_6_0_we0,
        weightsbuf_6_0_d0 => read_in_wh45_U0_weightsbuf_6_0_d0,
        weightsbuf_6_1_address0 => read_in_wh45_U0_weightsbuf_6_1_address0,
        weightsbuf_6_1_ce0 => read_in_wh45_U0_weightsbuf_6_1_ce0,
        weightsbuf_6_1_we0 => read_in_wh45_U0_weightsbuf_6_1_we0,
        weightsbuf_6_1_d0 => read_in_wh45_U0_weightsbuf_6_1_d0,
        weightsbuf_6_2_address0 => read_in_wh45_U0_weightsbuf_6_2_address0,
        weightsbuf_6_2_ce0 => read_in_wh45_U0_weightsbuf_6_2_ce0,
        weightsbuf_6_2_we0 => read_in_wh45_U0_weightsbuf_6_2_we0,
        weightsbuf_6_2_d0 => read_in_wh45_U0_weightsbuf_6_2_d0,
        weightsbuf_7_0_address0 => read_in_wh45_U0_weightsbuf_7_0_address0,
        weightsbuf_7_0_ce0 => read_in_wh45_U0_weightsbuf_7_0_ce0,
        weightsbuf_7_0_we0 => read_in_wh45_U0_weightsbuf_7_0_we0,
        weightsbuf_7_0_d0 => read_in_wh45_U0_weightsbuf_7_0_d0,
        weightsbuf_7_1_address0 => read_in_wh45_U0_weightsbuf_7_1_address0,
        weightsbuf_7_1_ce0 => read_in_wh45_U0_weightsbuf_7_1_ce0,
        weightsbuf_7_1_we0 => read_in_wh45_U0_weightsbuf_7_1_we0,
        weightsbuf_7_1_d0 => read_in_wh45_U0_weightsbuf_7_1_d0,
        weightsbuf_7_2_address0 => read_in_wh45_U0_weightsbuf_7_2_address0,
        weightsbuf_7_2_ce0 => read_in_wh45_U0_weightsbuf_7_2_ce0,
        weightsbuf_7_2_we0 => read_in_wh45_U0_weightsbuf_7_2_we0,
        weightsbuf_7_2_d0 => read_in_wh45_U0_weightsbuf_7_2_d0,
        weightsbuf_8_0_address0 => read_in_wh45_U0_weightsbuf_8_0_address0,
        weightsbuf_8_0_ce0 => read_in_wh45_U0_weightsbuf_8_0_ce0,
        weightsbuf_8_0_we0 => read_in_wh45_U0_weightsbuf_8_0_we0,
        weightsbuf_8_0_d0 => read_in_wh45_U0_weightsbuf_8_0_d0,
        weightsbuf_8_1_address0 => read_in_wh45_U0_weightsbuf_8_1_address0,
        weightsbuf_8_1_ce0 => read_in_wh45_U0_weightsbuf_8_1_ce0,
        weightsbuf_8_1_we0 => read_in_wh45_U0_weightsbuf_8_1_we0,
        weightsbuf_8_1_d0 => read_in_wh45_U0_weightsbuf_8_1_d0,
        weightsbuf_8_2_address0 => read_in_wh45_U0_weightsbuf_8_2_address0,
        weightsbuf_8_2_ce0 => read_in_wh45_U0_weightsbuf_8_2_ce0,
        weightsbuf_8_2_we0 => read_in_wh45_U0_weightsbuf_8_2_we0,
        weightsbuf_8_2_d0 => read_in_wh45_U0_weightsbuf_8_2_d0,
        weightsbuf_9_0_address0 => read_in_wh45_U0_weightsbuf_9_0_address0,
        weightsbuf_9_0_ce0 => read_in_wh45_U0_weightsbuf_9_0_ce0,
        weightsbuf_9_0_we0 => read_in_wh45_U0_weightsbuf_9_0_we0,
        weightsbuf_9_0_d0 => read_in_wh45_U0_weightsbuf_9_0_d0,
        weightsbuf_9_1_address0 => read_in_wh45_U0_weightsbuf_9_1_address0,
        weightsbuf_9_1_ce0 => read_in_wh45_U0_weightsbuf_9_1_ce0,
        weightsbuf_9_1_we0 => read_in_wh45_U0_weightsbuf_9_1_we0,
        weightsbuf_9_1_d0 => read_in_wh45_U0_weightsbuf_9_1_d0,
        weightsbuf_9_2_address0 => read_in_wh45_U0_weightsbuf_9_2_address0,
        weightsbuf_9_2_ce0 => read_in_wh45_U0_weightsbuf_9_2_ce0,
        weightsbuf_9_2_we0 => read_in_wh45_U0_weightsbuf_9_2_we0,
        weightsbuf_9_2_d0 => read_in_wh45_U0_weightsbuf_9_2_d0,
        weightsbuf_10_0_address0 => read_in_wh45_U0_weightsbuf_10_0_address0,
        weightsbuf_10_0_ce0 => read_in_wh45_U0_weightsbuf_10_0_ce0,
        weightsbuf_10_0_we0 => read_in_wh45_U0_weightsbuf_10_0_we0,
        weightsbuf_10_0_d0 => read_in_wh45_U0_weightsbuf_10_0_d0,
        weightsbuf_10_1_address0 => read_in_wh45_U0_weightsbuf_10_1_address0,
        weightsbuf_10_1_ce0 => read_in_wh45_U0_weightsbuf_10_1_ce0,
        weightsbuf_10_1_we0 => read_in_wh45_U0_weightsbuf_10_1_we0,
        weightsbuf_10_1_d0 => read_in_wh45_U0_weightsbuf_10_1_d0,
        weightsbuf_10_2_address0 => read_in_wh45_U0_weightsbuf_10_2_address0,
        weightsbuf_10_2_ce0 => read_in_wh45_U0_weightsbuf_10_2_ce0,
        weightsbuf_10_2_we0 => read_in_wh45_U0_weightsbuf_10_2_we0,
        weightsbuf_10_2_d0 => read_in_wh45_U0_weightsbuf_10_2_d0,
        weightsbuf_11_0_address0 => read_in_wh45_U0_weightsbuf_11_0_address0,
        weightsbuf_11_0_ce0 => read_in_wh45_U0_weightsbuf_11_0_ce0,
        weightsbuf_11_0_we0 => read_in_wh45_U0_weightsbuf_11_0_we0,
        weightsbuf_11_0_d0 => read_in_wh45_U0_weightsbuf_11_0_d0,
        weightsbuf_11_1_address0 => read_in_wh45_U0_weightsbuf_11_1_address0,
        weightsbuf_11_1_ce0 => read_in_wh45_U0_weightsbuf_11_1_ce0,
        weightsbuf_11_1_we0 => read_in_wh45_U0_weightsbuf_11_1_we0,
        weightsbuf_11_1_d0 => read_in_wh45_U0_weightsbuf_11_1_d0,
        weightsbuf_11_2_address0 => read_in_wh45_U0_weightsbuf_11_2_address0,
        weightsbuf_11_2_ce0 => read_in_wh45_U0_weightsbuf_11_2_ce0,
        weightsbuf_11_2_we0 => read_in_wh45_U0_weightsbuf_11_2_we0,
        weightsbuf_11_2_d0 => read_in_wh45_U0_weightsbuf_11_2_d0,
        weightsbuf_12_0_address0 => read_in_wh45_U0_weightsbuf_12_0_address0,
        weightsbuf_12_0_ce0 => read_in_wh45_U0_weightsbuf_12_0_ce0,
        weightsbuf_12_0_we0 => read_in_wh45_U0_weightsbuf_12_0_we0,
        weightsbuf_12_0_d0 => read_in_wh45_U0_weightsbuf_12_0_d0,
        weightsbuf_12_1_address0 => read_in_wh45_U0_weightsbuf_12_1_address0,
        weightsbuf_12_1_ce0 => read_in_wh45_U0_weightsbuf_12_1_ce0,
        weightsbuf_12_1_we0 => read_in_wh45_U0_weightsbuf_12_1_we0,
        weightsbuf_12_1_d0 => read_in_wh45_U0_weightsbuf_12_1_d0,
        weightsbuf_12_2_address0 => read_in_wh45_U0_weightsbuf_12_2_address0,
        weightsbuf_12_2_ce0 => read_in_wh45_U0_weightsbuf_12_2_ce0,
        weightsbuf_12_2_we0 => read_in_wh45_U0_weightsbuf_12_2_we0,
        weightsbuf_12_2_d0 => read_in_wh45_U0_weightsbuf_12_2_d0,
        weightsbuf_13_0_address0 => read_in_wh45_U0_weightsbuf_13_0_address0,
        weightsbuf_13_0_ce0 => read_in_wh45_U0_weightsbuf_13_0_ce0,
        weightsbuf_13_0_we0 => read_in_wh45_U0_weightsbuf_13_0_we0,
        weightsbuf_13_0_d0 => read_in_wh45_U0_weightsbuf_13_0_d0,
        weightsbuf_13_1_address0 => read_in_wh45_U0_weightsbuf_13_1_address0,
        weightsbuf_13_1_ce0 => read_in_wh45_U0_weightsbuf_13_1_ce0,
        weightsbuf_13_1_we0 => read_in_wh45_U0_weightsbuf_13_1_we0,
        weightsbuf_13_1_d0 => read_in_wh45_U0_weightsbuf_13_1_d0,
        weightsbuf_13_2_address0 => read_in_wh45_U0_weightsbuf_13_2_address0,
        weightsbuf_13_2_ce0 => read_in_wh45_U0_weightsbuf_13_2_ce0,
        weightsbuf_13_2_we0 => read_in_wh45_U0_weightsbuf_13_2_we0,
        weightsbuf_13_2_d0 => read_in_wh45_U0_weightsbuf_13_2_d0,
        weightsbuf_14_0_address0 => read_in_wh45_U0_weightsbuf_14_0_address0,
        weightsbuf_14_0_ce0 => read_in_wh45_U0_weightsbuf_14_0_ce0,
        weightsbuf_14_0_we0 => read_in_wh45_U0_weightsbuf_14_0_we0,
        weightsbuf_14_0_d0 => read_in_wh45_U0_weightsbuf_14_0_d0,
        weightsbuf_14_1_address0 => read_in_wh45_U0_weightsbuf_14_1_address0,
        weightsbuf_14_1_ce0 => read_in_wh45_U0_weightsbuf_14_1_ce0,
        weightsbuf_14_1_we0 => read_in_wh45_U0_weightsbuf_14_1_we0,
        weightsbuf_14_1_d0 => read_in_wh45_U0_weightsbuf_14_1_d0,
        weightsbuf_14_2_address0 => read_in_wh45_U0_weightsbuf_14_2_address0,
        weightsbuf_14_2_ce0 => read_in_wh45_U0_weightsbuf_14_2_ce0,
        weightsbuf_14_2_we0 => read_in_wh45_U0_weightsbuf_14_2_we0,
        weightsbuf_14_2_d0 => read_in_wh45_U0_weightsbuf_14_2_d0,
        weightsbuf_15_0_address0 => read_in_wh45_U0_weightsbuf_15_0_address0,
        weightsbuf_15_0_ce0 => read_in_wh45_U0_weightsbuf_15_0_ce0,
        weightsbuf_15_0_we0 => read_in_wh45_U0_weightsbuf_15_0_we0,
        weightsbuf_15_0_d0 => read_in_wh45_U0_weightsbuf_15_0_d0,
        weightsbuf_15_1_address0 => read_in_wh45_U0_weightsbuf_15_1_address0,
        weightsbuf_15_1_ce0 => read_in_wh45_U0_weightsbuf_15_1_ce0,
        weightsbuf_15_1_we0 => read_in_wh45_U0_weightsbuf_15_1_we0,
        weightsbuf_15_1_d0 => read_in_wh45_U0_weightsbuf_15_1_d0,
        weightsbuf_15_2_address0 => read_in_wh45_U0_weightsbuf_15_2_address0,
        weightsbuf_15_2_ce0 => read_in_wh45_U0_weightsbuf_15_2_ce0,
        weightsbuf_15_2_we0 => read_in_wh45_U0_weightsbuf_15_2_we0,
        weightsbuf_15_2_d0 => read_in_wh45_U0_weightsbuf_15_2_d0,
        weightsbuf_16_0_address0 => read_in_wh45_U0_weightsbuf_16_0_address0,
        weightsbuf_16_0_ce0 => read_in_wh45_U0_weightsbuf_16_0_ce0,
        weightsbuf_16_0_we0 => read_in_wh45_U0_weightsbuf_16_0_we0,
        weightsbuf_16_0_d0 => read_in_wh45_U0_weightsbuf_16_0_d0,
        weightsbuf_16_1_address0 => read_in_wh45_U0_weightsbuf_16_1_address0,
        weightsbuf_16_1_ce0 => read_in_wh45_U0_weightsbuf_16_1_ce0,
        weightsbuf_16_1_we0 => read_in_wh45_U0_weightsbuf_16_1_we0,
        weightsbuf_16_1_d0 => read_in_wh45_U0_weightsbuf_16_1_d0,
        weightsbuf_16_2_address0 => read_in_wh45_U0_weightsbuf_16_2_address0,
        weightsbuf_16_2_ce0 => read_in_wh45_U0_weightsbuf_16_2_ce0,
        weightsbuf_16_2_we0 => read_in_wh45_U0_weightsbuf_16_2_we0,
        weightsbuf_16_2_d0 => read_in_wh45_U0_weightsbuf_16_2_d0,
        weightsbuf_17_0_address0 => read_in_wh45_U0_weightsbuf_17_0_address0,
        weightsbuf_17_0_ce0 => read_in_wh45_U0_weightsbuf_17_0_ce0,
        weightsbuf_17_0_we0 => read_in_wh45_U0_weightsbuf_17_0_we0,
        weightsbuf_17_0_d0 => read_in_wh45_U0_weightsbuf_17_0_d0,
        weightsbuf_17_1_address0 => read_in_wh45_U0_weightsbuf_17_1_address0,
        weightsbuf_17_1_ce0 => read_in_wh45_U0_weightsbuf_17_1_ce0,
        weightsbuf_17_1_we0 => read_in_wh45_U0_weightsbuf_17_1_we0,
        weightsbuf_17_1_d0 => read_in_wh45_U0_weightsbuf_17_1_d0,
        weightsbuf_17_2_address0 => read_in_wh45_U0_weightsbuf_17_2_address0,
        weightsbuf_17_2_ce0 => read_in_wh45_U0_weightsbuf_17_2_ce0,
        weightsbuf_17_2_we0 => read_in_wh45_U0_weightsbuf_17_2_we0,
        weightsbuf_17_2_d0 => read_in_wh45_U0_weightsbuf_17_2_d0,
        weightsbuf_18_0_address0 => read_in_wh45_U0_weightsbuf_18_0_address0,
        weightsbuf_18_0_ce0 => read_in_wh45_U0_weightsbuf_18_0_ce0,
        weightsbuf_18_0_we0 => read_in_wh45_U0_weightsbuf_18_0_we0,
        weightsbuf_18_0_d0 => read_in_wh45_U0_weightsbuf_18_0_d0,
        weightsbuf_18_1_address0 => read_in_wh45_U0_weightsbuf_18_1_address0,
        weightsbuf_18_1_ce0 => read_in_wh45_U0_weightsbuf_18_1_ce0,
        weightsbuf_18_1_we0 => read_in_wh45_U0_weightsbuf_18_1_we0,
        weightsbuf_18_1_d0 => read_in_wh45_U0_weightsbuf_18_1_d0,
        weightsbuf_18_2_address0 => read_in_wh45_U0_weightsbuf_18_2_address0,
        weightsbuf_18_2_ce0 => read_in_wh45_U0_weightsbuf_18_2_ce0,
        weightsbuf_18_2_we0 => read_in_wh45_U0_weightsbuf_18_2_we0,
        weightsbuf_18_2_d0 => read_in_wh45_U0_weightsbuf_18_2_d0,
        weightsbuf_19_0_address0 => read_in_wh45_U0_weightsbuf_19_0_address0,
        weightsbuf_19_0_ce0 => read_in_wh45_U0_weightsbuf_19_0_ce0,
        weightsbuf_19_0_we0 => read_in_wh45_U0_weightsbuf_19_0_we0,
        weightsbuf_19_0_d0 => read_in_wh45_U0_weightsbuf_19_0_d0,
        weightsbuf_19_1_address0 => read_in_wh45_U0_weightsbuf_19_1_address0,
        weightsbuf_19_1_ce0 => read_in_wh45_U0_weightsbuf_19_1_ce0,
        weightsbuf_19_1_we0 => read_in_wh45_U0_weightsbuf_19_1_we0,
        weightsbuf_19_1_d0 => read_in_wh45_U0_weightsbuf_19_1_d0,
        weightsbuf_19_2_address0 => read_in_wh45_U0_weightsbuf_19_2_address0,
        weightsbuf_19_2_ce0 => read_in_wh45_U0_weightsbuf_19_2_ce0,
        weightsbuf_19_2_we0 => read_in_wh45_U0_weightsbuf_19_2_we0,
        weightsbuf_19_2_d0 => read_in_wh45_U0_weightsbuf_19_2_d0,
        weightsbuf_20_0_address0 => read_in_wh45_U0_weightsbuf_20_0_address0,
        weightsbuf_20_0_ce0 => read_in_wh45_U0_weightsbuf_20_0_ce0,
        weightsbuf_20_0_we0 => read_in_wh45_U0_weightsbuf_20_0_we0,
        weightsbuf_20_0_d0 => read_in_wh45_U0_weightsbuf_20_0_d0,
        weightsbuf_20_1_address0 => read_in_wh45_U0_weightsbuf_20_1_address0,
        weightsbuf_20_1_ce0 => read_in_wh45_U0_weightsbuf_20_1_ce0,
        weightsbuf_20_1_we0 => read_in_wh45_U0_weightsbuf_20_1_we0,
        weightsbuf_20_1_d0 => read_in_wh45_U0_weightsbuf_20_1_d0,
        weightsbuf_20_2_address0 => read_in_wh45_U0_weightsbuf_20_2_address0,
        weightsbuf_20_2_ce0 => read_in_wh45_U0_weightsbuf_20_2_ce0,
        weightsbuf_20_2_we0 => read_in_wh45_U0_weightsbuf_20_2_we0,
        weightsbuf_20_2_d0 => read_in_wh45_U0_weightsbuf_20_2_d0,
        weightsbuf_21_0_address0 => read_in_wh45_U0_weightsbuf_21_0_address0,
        weightsbuf_21_0_ce0 => read_in_wh45_U0_weightsbuf_21_0_ce0,
        weightsbuf_21_0_we0 => read_in_wh45_U0_weightsbuf_21_0_we0,
        weightsbuf_21_0_d0 => read_in_wh45_U0_weightsbuf_21_0_d0,
        weightsbuf_21_1_address0 => read_in_wh45_U0_weightsbuf_21_1_address0,
        weightsbuf_21_1_ce0 => read_in_wh45_U0_weightsbuf_21_1_ce0,
        weightsbuf_21_1_we0 => read_in_wh45_U0_weightsbuf_21_1_we0,
        weightsbuf_21_1_d0 => read_in_wh45_U0_weightsbuf_21_1_d0,
        weightsbuf_21_2_address0 => read_in_wh45_U0_weightsbuf_21_2_address0,
        weightsbuf_21_2_ce0 => read_in_wh45_U0_weightsbuf_21_2_ce0,
        weightsbuf_21_2_we0 => read_in_wh45_U0_weightsbuf_21_2_we0,
        weightsbuf_21_2_d0 => read_in_wh45_U0_weightsbuf_21_2_d0,
        weightsbuf_22_0_address0 => read_in_wh45_U0_weightsbuf_22_0_address0,
        weightsbuf_22_0_ce0 => read_in_wh45_U0_weightsbuf_22_0_ce0,
        weightsbuf_22_0_we0 => read_in_wh45_U0_weightsbuf_22_0_we0,
        weightsbuf_22_0_d0 => read_in_wh45_U0_weightsbuf_22_0_d0,
        weightsbuf_22_1_address0 => read_in_wh45_U0_weightsbuf_22_1_address0,
        weightsbuf_22_1_ce0 => read_in_wh45_U0_weightsbuf_22_1_ce0,
        weightsbuf_22_1_we0 => read_in_wh45_U0_weightsbuf_22_1_we0,
        weightsbuf_22_1_d0 => read_in_wh45_U0_weightsbuf_22_1_d0,
        weightsbuf_22_2_address0 => read_in_wh45_U0_weightsbuf_22_2_address0,
        weightsbuf_22_2_ce0 => read_in_wh45_U0_weightsbuf_22_2_ce0,
        weightsbuf_22_2_we0 => read_in_wh45_U0_weightsbuf_22_2_we0,
        weightsbuf_22_2_d0 => read_in_wh45_U0_weightsbuf_22_2_d0,
        weightsbuf_23_0_address0 => read_in_wh45_U0_weightsbuf_23_0_address0,
        weightsbuf_23_0_ce0 => read_in_wh45_U0_weightsbuf_23_0_ce0,
        weightsbuf_23_0_we0 => read_in_wh45_U0_weightsbuf_23_0_we0,
        weightsbuf_23_0_d0 => read_in_wh45_U0_weightsbuf_23_0_d0,
        weightsbuf_23_1_address0 => read_in_wh45_U0_weightsbuf_23_1_address0,
        weightsbuf_23_1_ce0 => read_in_wh45_U0_weightsbuf_23_1_ce0,
        weightsbuf_23_1_we0 => read_in_wh45_U0_weightsbuf_23_1_we0,
        weightsbuf_23_1_d0 => read_in_wh45_U0_weightsbuf_23_1_d0,
        weightsbuf_23_2_address0 => read_in_wh45_U0_weightsbuf_23_2_address0,
        weightsbuf_23_2_ce0 => read_in_wh45_U0_weightsbuf_23_2_ce0,
        weightsbuf_23_2_we0 => read_in_wh45_U0_weightsbuf_23_2_we0,
        weightsbuf_23_2_d0 => read_in_wh45_U0_weightsbuf_23_2_d0,
        weightsbuf_24_0_address0 => read_in_wh45_U0_weightsbuf_24_0_address0,
        weightsbuf_24_0_ce0 => read_in_wh45_U0_weightsbuf_24_0_ce0,
        weightsbuf_24_0_we0 => read_in_wh45_U0_weightsbuf_24_0_we0,
        weightsbuf_24_0_d0 => read_in_wh45_U0_weightsbuf_24_0_d0,
        weightsbuf_24_1_address0 => read_in_wh45_U0_weightsbuf_24_1_address0,
        weightsbuf_24_1_ce0 => read_in_wh45_U0_weightsbuf_24_1_ce0,
        weightsbuf_24_1_we0 => read_in_wh45_U0_weightsbuf_24_1_we0,
        weightsbuf_24_1_d0 => read_in_wh45_U0_weightsbuf_24_1_d0,
        weightsbuf_24_2_address0 => read_in_wh45_U0_weightsbuf_24_2_address0,
        weightsbuf_24_2_ce0 => read_in_wh45_U0_weightsbuf_24_2_ce0,
        weightsbuf_24_2_we0 => read_in_wh45_U0_weightsbuf_24_2_we0,
        weightsbuf_24_2_d0 => read_in_wh45_U0_weightsbuf_24_2_d0,
        weightsbuf_25_0_address0 => read_in_wh45_U0_weightsbuf_25_0_address0,
        weightsbuf_25_0_ce0 => read_in_wh45_U0_weightsbuf_25_0_ce0,
        weightsbuf_25_0_we0 => read_in_wh45_U0_weightsbuf_25_0_we0,
        weightsbuf_25_0_d0 => read_in_wh45_U0_weightsbuf_25_0_d0,
        weightsbuf_25_1_address0 => read_in_wh45_U0_weightsbuf_25_1_address0,
        weightsbuf_25_1_ce0 => read_in_wh45_U0_weightsbuf_25_1_ce0,
        weightsbuf_25_1_we0 => read_in_wh45_U0_weightsbuf_25_1_we0,
        weightsbuf_25_1_d0 => read_in_wh45_U0_weightsbuf_25_1_d0,
        weightsbuf_25_2_address0 => read_in_wh45_U0_weightsbuf_25_2_address0,
        weightsbuf_25_2_ce0 => read_in_wh45_U0_weightsbuf_25_2_ce0,
        weightsbuf_25_2_we0 => read_in_wh45_U0_weightsbuf_25_2_we0,
        weightsbuf_25_2_d0 => read_in_wh45_U0_weightsbuf_25_2_d0,
        weightsbuf_26_0_address0 => read_in_wh45_U0_weightsbuf_26_0_address0,
        weightsbuf_26_0_ce0 => read_in_wh45_U0_weightsbuf_26_0_ce0,
        weightsbuf_26_0_we0 => read_in_wh45_U0_weightsbuf_26_0_we0,
        weightsbuf_26_0_d0 => read_in_wh45_U0_weightsbuf_26_0_d0,
        weightsbuf_26_1_address0 => read_in_wh45_U0_weightsbuf_26_1_address0,
        weightsbuf_26_1_ce0 => read_in_wh45_U0_weightsbuf_26_1_ce0,
        weightsbuf_26_1_we0 => read_in_wh45_U0_weightsbuf_26_1_we0,
        weightsbuf_26_1_d0 => read_in_wh45_U0_weightsbuf_26_1_d0,
        weightsbuf_26_2_address0 => read_in_wh45_U0_weightsbuf_26_2_address0,
        weightsbuf_26_2_ce0 => read_in_wh45_U0_weightsbuf_26_2_ce0,
        weightsbuf_26_2_we0 => read_in_wh45_U0_weightsbuf_26_2_we0,
        weightsbuf_26_2_d0 => read_in_wh45_U0_weightsbuf_26_2_d0,
        weightsbuf_27_0_address0 => read_in_wh45_U0_weightsbuf_27_0_address0,
        weightsbuf_27_0_ce0 => read_in_wh45_U0_weightsbuf_27_0_ce0,
        weightsbuf_27_0_we0 => read_in_wh45_U0_weightsbuf_27_0_we0,
        weightsbuf_27_0_d0 => read_in_wh45_U0_weightsbuf_27_0_d0,
        weightsbuf_27_1_address0 => read_in_wh45_U0_weightsbuf_27_1_address0,
        weightsbuf_27_1_ce0 => read_in_wh45_U0_weightsbuf_27_1_ce0,
        weightsbuf_27_1_we0 => read_in_wh45_U0_weightsbuf_27_1_we0,
        weightsbuf_27_1_d0 => read_in_wh45_U0_weightsbuf_27_1_d0,
        weightsbuf_27_2_address0 => read_in_wh45_U0_weightsbuf_27_2_address0,
        weightsbuf_27_2_ce0 => read_in_wh45_U0_weightsbuf_27_2_ce0,
        weightsbuf_27_2_we0 => read_in_wh45_U0_weightsbuf_27_2_we0,
        weightsbuf_27_2_d0 => read_in_wh45_U0_weightsbuf_27_2_d0,
        inputfm_0_address0 => read_in_wh45_U0_inputfm_0_address0,
        inputfm_0_ce0 => read_in_wh45_U0_inputfm_0_ce0,
        inputfm_0_we0 => read_in_wh45_U0_inputfm_0_we0,
        inputfm_0_d0 => read_in_wh45_U0_inputfm_0_d0,
        inputfm_1_address0 => read_in_wh45_U0_inputfm_1_address0,
        inputfm_1_ce0 => read_in_wh45_U0_inputfm_1_ce0,
        inputfm_1_we0 => read_in_wh45_U0_inputfm_1_we0,
        inputfm_1_d0 => read_in_wh45_U0_inputfm_1_d0,
        inputfm_2_address0 => read_in_wh45_U0_inputfm_2_address0,
        inputfm_2_ce0 => read_in_wh45_U0_inputfm_2_ce0,
        inputfm_2_we0 => read_in_wh45_U0_inputfm_2_we0,
        inputfm_2_d0 => read_in_wh45_U0_inputfm_2_d0);

    convolve4_U0 : component convolve4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => convolve4_U0_ap_start,
        ap_done => convolve4_U0_ap_done,
        ap_continue => convolve4_U0_ap_continue,
        ap_idle => convolve4_U0_ap_idle,
        ap_ready => convolve4_U0_ap_ready,
        curr_layer_out_w_dout => curr_layer_out_w_c_dout,
        curr_layer_out_w_empty_n => curr_layer_out_w_c_empty_n,
        curr_layer_out_w_read => convolve4_U0_curr_layer_out_w_read,
        curr_layer_out_h_dout => curr_layer_out_h_c_dout,
        curr_layer_out_h_empty_n => curr_layer_out_h_c_empty_n,
        curr_layer_out_h_read => convolve4_U0_curr_layer_out_h_read,
        curr_layer_ker_w_dout => curr_layer_ker_w_c_dout,
        curr_layer_ker_w_empty_n => curr_layer_ker_w_c_empty_n,
        curr_layer_ker_w_read => convolve4_U0_curr_layer_ker_w_read,
        curr_layer_ker_h_dout => curr_layer_ker_h_c_dout,
        curr_layer_ker_h_empty_n => curr_layer_ker_h_c_empty_n,
        curr_layer_ker_h_read => convolve4_U0_curr_layer_ker_h_read,
        curr_layer_str_w_dout => curr_layer_str_w_c_dout,
        curr_layer_str_w_empty_n => curr_layer_str_w_c_empty_n,
        curr_layer_str_w_read => convolve4_U0_curr_layer_str_w_read,
        curr_layer_str_h_dout => curr_layer_str_h_c_dout,
        curr_layer_str_h_empty_n => curr_layer_str_h_c_empty_n,
        curr_layer_str_h_read => convolve4_U0_curr_layer_str_h_read,
        partial_outputfm_0_address0 => convolve4_U0_partial_outputfm_0_address0,
        partial_outputfm_0_ce0 => convolve4_U0_partial_outputfm_0_ce0,
        partial_outputfm_0_q0 => partial_outputfm_0_q0,
        partial_outputfm_0_address1 => convolve4_U0_partial_outputfm_0_address1,
        partial_outputfm_0_ce1 => convolve4_U0_partial_outputfm_0_ce1,
        partial_outputfm_0_we1 => convolve4_U0_partial_outputfm_0_we1,
        partial_outputfm_0_d1 => convolve4_U0_partial_outputfm_0_d1,
        partial_outputfm_1_address0 => convolve4_U0_partial_outputfm_1_address0,
        partial_outputfm_1_ce0 => convolve4_U0_partial_outputfm_1_ce0,
        partial_outputfm_1_q0 => partial_outputfm_1_q0,
        partial_outputfm_1_address1 => convolve4_U0_partial_outputfm_1_address1,
        partial_outputfm_1_ce1 => convolve4_U0_partial_outputfm_1_ce1,
        partial_outputfm_1_we1 => convolve4_U0_partial_outputfm_1_we1,
        partial_outputfm_1_d1 => convolve4_U0_partial_outputfm_1_d1,
        partial_outputfm_2_address0 => convolve4_U0_partial_outputfm_2_address0,
        partial_outputfm_2_ce0 => convolve4_U0_partial_outputfm_2_ce0,
        partial_outputfm_2_q0 => partial_outputfm_2_q0,
        partial_outputfm_2_address1 => convolve4_U0_partial_outputfm_2_address1,
        partial_outputfm_2_ce1 => convolve4_U0_partial_outputfm_2_ce1,
        partial_outputfm_2_we1 => convolve4_U0_partial_outputfm_2_we1,
        partial_outputfm_2_d1 => convolve4_U0_partial_outputfm_2_d1,
        partial_outputfm_3_address0 => convolve4_U0_partial_outputfm_3_address0,
        partial_outputfm_3_ce0 => convolve4_U0_partial_outputfm_3_ce0,
        partial_outputfm_3_q0 => partial_outputfm_3_q0,
        partial_outputfm_3_address1 => convolve4_U0_partial_outputfm_3_address1,
        partial_outputfm_3_ce1 => convolve4_U0_partial_outputfm_3_ce1,
        partial_outputfm_3_we1 => convolve4_U0_partial_outputfm_3_we1,
        partial_outputfm_3_d1 => convolve4_U0_partial_outputfm_3_d1,
        partial_outputfm_4_address0 => convolve4_U0_partial_outputfm_4_address0,
        partial_outputfm_4_ce0 => convolve4_U0_partial_outputfm_4_ce0,
        partial_outputfm_4_q0 => partial_outputfm_4_q0,
        partial_outputfm_4_address1 => convolve4_U0_partial_outputfm_4_address1,
        partial_outputfm_4_ce1 => convolve4_U0_partial_outputfm_4_ce1,
        partial_outputfm_4_we1 => convolve4_U0_partial_outputfm_4_we1,
        partial_outputfm_4_d1 => convolve4_U0_partial_outputfm_4_d1,
        partial_outputfm_5_address0 => convolve4_U0_partial_outputfm_5_address0,
        partial_outputfm_5_ce0 => convolve4_U0_partial_outputfm_5_ce0,
        partial_outputfm_5_q0 => partial_outputfm_5_q0,
        partial_outputfm_5_address1 => convolve4_U0_partial_outputfm_5_address1,
        partial_outputfm_5_ce1 => convolve4_U0_partial_outputfm_5_ce1,
        partial_outputfm_5_we1 => convolve4_U0_partial_outputfm_5_we1,
        partial_outputfm_5_d1 => convolve4_U0_partial_outputfm_5_d1,
        partial_outputfm_6_address0 => convolve4_U0_partial_outputfm_6_address0,
        partial_outputfm_6_ce0 => convolve4_U0_partial_outputfm_6_ce0,
        partial_outputfm_6_q0 => partial_outputfm_6_q0,
        partial_outputfm_6_address1 => convolve4_U0_partial_outputfm_6_address1,
        partial_outputfm_6_ce1 => convolve4_U0_partial_outputfm_6_ce1,
        partial_outputfm_6_we1 => convolve4_U0_partial_outputfm_6_we1,
        partial_outputfm_6_d1 => convolve4_U0_partial_outputfm_6_d1,
        partial_outputfm_7_address0 => convolve4_U0_partial_outputfm_7_address0,
        partial_outputfm_7_ce0 => convolve4_U0_partial_outputfm_7_ce0,
        partial_outputfm_7_q0 => partial_outputfm_7_q0,
        partial_outputfm_7_address1 => convolve4_U0_partial_outputfm_7_address1,
        partial_outputfm_7_ce1 => convolve4_U0_partial_outputfm_7_ce1,
        partial_outputfm_7_we1 => convolve4_U0_partial_outputfm_7_we1,
        partial_outputfm_7_d1 => convolve4_U0_partial_outputfm_7_d1,
        partial_outputfm_8_address0 => convolve4_U0_partial_outputfm_8_address0,
        partial_outputfm_8_ce0 => convolve4_U0_partial_outputfm_8_ce0,
        partial_outputfm_8_q0 => partial_outputfm_8_q0,
        partial_outputfm_8_address1 => convolve4_U0_partial_outputfm_8_address1,
        partial_outputfm_8_ce1 => convolve4_U0_partial_outputfm_8_ce1,
        partial_outputfm_8_we1 => convolve4_U0_partial_outputfm_8_we1,
        partial_outputfm_8_d1 => convolve4_U0_partial_outputfm_8_d1,
        partial_outputfm_9_address0 => convolve4_U0_partial_outputfm_9_address0,
        partial_outputfm_9_ce0 => convolve4_U0_partial_outputfm_9_ce0,
        partial_outputfm_9_q0 => partial_outputfm_9_q0,
        partial_outputfm_9_address1 => convolve4_U0_partial_outputfm_9_address1,
        partial_outputfm_9_ce1 => convolve4_U0_partial_outputfm_9_ce1,
        partial_outputfm_9_we1 => convolve4_U0_partial_outputfm_9_we1,
        partial_outputfm_9_d1 => convolve4_U0_partial_outputfm_9_d1,
        partial_outputfm_10_address0 => convolve4_U0_partial_outputfm_10_address0,
        partial_outputfm_10_ce0 => convolve4_U0_partial_outputfm_10_ce0,
        partial_outputfm_10_q0 => partial_outputfm_10_q0,
        partial_outputfm_10_address1 => convolve4_U0_partial_outputfm_10_address1,
        partial_outputfm_10_ce1 => convolve4_U0_partial_outputfm_10_ce1,
        partial_outputfm_10_we1 => convolve4_U0_partial_outputfm_10_we1,
        partial_outputfm_10_d1 => convolve4_U0_partial_outputfm_10_d1,
        partial_outputfm_11_address0 => convolve4_U0_partial_outputfm_11_address0,
        partial_outputfm_11_ce0 => convolve4_U0_partial_outputfm_11_ce0,
        partial_outputfm_11_q0 => partial_outputfm_11_q0,
        partial_outputfm_11_address1 => convolve4_U0_partial_outputfm_11_address1,
        partial_outputfm_11_ce1 => convolve4_U0_partial_outputfm_11_ce1,
        partial_outputfm_11_we1 => convolve4_U0_partial_outputfm_11_we1,
        partial_outputfm_11_d1 => convolve4_U0_partial_outputfm_11_d1,
        partial_outputfm_12_address0 => convolve4_U0_partial_outputfm_12_address0,
        partial_outputfm_12_ce0 => convolve4_U0_partial_outputfm_12_ce0,
        partial_outputfm_12_q0 => partial_outputfm_12_q0,
        partial_outputfm_12_address1 => convolve4_U0_partial_outputfm_12_address1,
        partial_outputfm_12_ce1 => convolve4_U0_partial_outputfm_12_ce1,
        partial_outputfm_12_we1 => convolve4_U0_partial_outputfm_12_we1,
        partial_outputfm_12_d1 => convolve4_U0_partial_outputfm_12_d1,
        partial_outputfm_13_address0 => convolve4_U0_partial_outputfm_13_address0,
        partial_outputfm_13_ce0 => convolve4_U0_partial_outputfm_13_ce0,
        partial_outputfm_13_q0 => partial_outputfm_13_q0,
        partial_outputfm_13_address1 => convolve4_U0_partial_outputfm_13_address1,
        partial_outputfm_13_ce1 => convolve4_U0_partial_outputfm_13_ce1,
        partial_outputfm_13_we1 => convolve4_U0_partial_outputfm_13_we1,
        partial_outputfm_13_d1 => convolve4_U0_partial_outputfm_13_d1,
        partial_outputfm_14_address0 => convolve4_U0_partial_outputfm_14_address0,
        partial_outputfm_14_ce0 => convolve4_U0_partial_outputfm_14_ce0,
        partial_outputfm_14_q0 => partial_outputfm_14_q0,
        partial_outputfm_14_address1 => convolve4_U0_partial_outputfm_14_address1,
        partial_outputfm_14_ce1 => convolve4_U0_partial_outputfm_14_ce1,
        partial_outputfm_14_we1 => convolve4_U0_partial_outputfm_14_we1,
        partial_outputfm_14_d1 => convolve4_U0_partial_outputfm_14_d1,
        partial_outputfm_15_address0 => convolve4_U0_partial_outputfm_15_address0,
        partial_outputfm_15_ce0 => convolve4_U0_partial_outputfm_15_ce0,
        partial_outputfm_15_q0 => partial_outputfm_15_q0,
        partial_outputfm_15_address1 => convolve4_U0_partial_outputfm_15_address1,
        partial_outputfm_15_ce1 => convolve4_U0_partial_outputfm_15_ce1,
        partial_outputfm_15_we1 => convolve4_U0_partial_outputfm_15_we1,
        partial_outputfm_15_d1 => convolve4_U0_partial_outputfm_15_d1,
        partial_outputfm_16_address0 => convolve4_U0_partial_outputfm_16_address0,
        partial_outputfm_16_ce0 => convolve4_U0_partial_outputfm_16_ce0,
        partial_outputfm_16_q0 => partial_outputfm_16_q0,
        partial_outputfm_16_address1 => convolve4_U0_partial_outputfm_16_address1,
        partial_outputfm_16_ce1 => convolve4_U0_partial_outputfm_16_ce1,
        partial_outputfm_16_we1 => convolve4_U0_partial_outputfm_16_we1,
        partial_outputfm_16_d1 => convolve4_U0_partial_outputfm_16_d1,
        partial_outputfm_17_address0 => convolve4_U0_partial_outputfm_17_address0,
        partial_outputfm_17_ce0 => convolve4_U0_partial_outputfm_17_ce0,
        partial_outputfm_17_q0 => partial_outputfm_17_q0,
        partial_outputfm_17_address1 => convolve4_U0_partial_outputfm_17_address1,
        partial_outputfm_17_ce1 => convolve4_U0_partial_outputfm_17_ce1,
        partial_outputfm_17_we1 => convolve4_U0_partial_outputfm_17_we1,
        partial_outputfm_17_d1 => convolve4_U0_partial_outputfm_17_d1,
        partial_outputfm_18_address0 => convolve4_U0_partial_outputfm_18_address0,
        partial_outputfm_18_ce0 => convolve4_U0_partial_outputfm_18_ce0,
        partial_outputfm_18_q0 => partial_outputfm_18_q0,
        partial_outputfm_18_address1 => convolve4_U0_partial_outputfm_18_address1,
        partial_outputfm_18_ce1 => convolve4_U0_partial_outputfm_18_ce1,
        partial_outputfm_18_we1 => convolve4_U0_partial_outputfm_18_we1,
        partial_outputfm_18_d1 => convolve4_U0_partial_outputfm_18_d1,
        partial_outputfm_19_address0 => convolve4_U0_partial_outputfm_19_address0,
        partial_outputfm_19_ce0 => convolve4_U0_partial_outputfm_19_ce0,
        partial_outputfm_19_q0 => partial_outputfm_19_q0,
        partial_outputfm_19_address1 => convolve4_U0_partial_outputfm_19_address1,
        partial_outputfm_19_ce1 => convolve4_U0_partial_outputfm_19_ce1,
        partial_outputfm_19_we1 => convolve4_U0_partial_outputfm_19_we1,
        partial_outputfm_19_d1 => convolve4_U0_partial_outputfm_19_d1,
        partial_outputfm_20_address0 => convolve4_U0_partial_outputfm_20_address0,
        partial_outputfm_20_ce0 => convolve4_U0_partial_outputfm_20_ce0,
        partial_outputfm_20_q0 => partial_outputfm_20_q0,
        partial_outputfm_20_address1 => convolve4_U0_partial_outputfm_20_address1,
        partial_outputfm_20_ce1 => convolve4_U0_partial_outputfm_20_ce1,
        partial_outputfm_20_we1 => convolve4_U0_partial_outputfm_20_we1,
        partial_outputfm_20_d1 => convolve4_U0_partial_outputfm_20_d1,
        partial_outputfm_21_address0 => convolve4_U0_partial_outputfm_21_address0,
        partial_outputfm_21_ce0 => convolve4_U0_partial_outputfm_21_ce0,
        partial_outputfm_21_q0 => partial_outputfm_21_q0,
        partial_outputfm_21_address1 => convolve4_U0_partial_outputfm_21_address1,
        partial_outputfm_21_ce1 => convolve4_U0_partial_outputfm_21_ce1,
        partial_outputfm_21_we1 => convolve4_U0_partial_outputfm_21_we1,
        partial_outputfm_21_d1 => convolve4_U0_partial_outputfm_21_d1,
        partial_outputfm_22_address0 => convolve4_U0_partial_outputfm_22_address0,
        partial_outputfm_22_ce0 => convolve4_U0_partial_outputfm_22_ce0,
        partial_outputfm_22_q0 => partial_outputfm_22_q0,
        partial_outputfm_22_address1 => convolve4_U0_partial_outputfm_22_address1,
        partial_outputfm_22_ce1 => convolve4_U0_partial_outputfm_22_ce1,
        partial_outputfm_22_we1 => convolve4_U0_partial_outputfm_22_we1,
        partial_outputfm_22_d1 => convolve4_U0_partial_outputfm_22_d1,
        partial_outputfm_23_address0 => convolve4_U0_partial_outputfm_23_address0,
        partial_outputfm_23_ce0 => convolve4_U0_partial_outputfm_23_ce0,
        partial_outputfm_23_q0 => partial_outputfm_23_q0,
        partial_outputfm_23_address1 => convolve4_U0_partial_outputfm_23_address1,
        partial_outputfm_23_ce1 => convolve4_U0_partial_outputfm_23_ce1,
        partial_outputfm_23_we1 => convolve4_U0_partial_outputfm_23_we1,
        partial_outputfm_23_d1 => convolve4_U0_partial_outputfm_23_d1,
        partial_outputfm_24_address0 => convolve4_U0_partial_outputfm_24_address0,
        partial_outputfm_24_ce0 => convolve4_U0_partial_outputfm_24_ce0,
        partial_outputfm_24_q0 => partial_outputfm_24_q0,
        partial_outputfm_24_address1 => convolve4_U0_partial_outputfm_24_address1,
        partial_outputfm_24_ce1 => convolve4_U0_partial_outputfm_24_ce1,
        partial_outputfm_24_we1 => convolve4_U0_partial_outputfm_24_we1,
        partial_outputfm_24_d1 => convolve4_U0_partial_outputfm_24_d1,
        partial_outputfm_25_address0 => convolve4_U0_partial_outputfm_25_address0,
        partial_outputfm_25_ce0 => convolve4_U0_partial_outputfm_25_ce0,
        partial_outputfm_25_q0 => partial_outputfm_25_q0,
        partial_outputfm_25_address1 => convolve4_U0_partial_outputfm_25_address1,
        partial_outputfm_25_ce1 => convolve4_U0_partial_outputfm_25_ce1,
        partial_outputfm_25_we1 => convolve4_U0_partial_outputfm_25_we1,
        partial_outputfm_25_d1 => convolve4_U0_partial_outputfm_25_d1,
        partial_outputfm_26_address0 => convolve4_U0_partial_outputfm_26_address0,
        partial_outputfm_26_ce0 => convolve4_U0_partial_outputfm_26_ce0,
        partial_outputfm_26_q0 => partial_outputfm_26_q0,
        partial_outputfm_26_address1 => convolve4_U0_partial_outputfm_26_address1,
        partial_outputfm_26_ce1 => convolve4_U0_partial_outputfm_26_ce1,
        partial_outputfm_26_we1 => convolve4_U0_partial_outputfm_26_we1,
        partial_outputfm_26_d1 => convolve4_U0_partial_outputfm_26_d1,
        partial_outputfm_27_address0 => convolve4_U0_partial_outputfm_27_address0,
        partial_outputfm_27_ce0 => convolve4_U0_partial_outputfm_27_ce0,
        partial_outputfm_27_q0 => partial_outputfm_27_q0,
        partial_outputfm_27_address1 => convolve4_U0_partial_outputfm_27_address1,
        partial_outputfm_27_ce1 => convolve4_U0_partial_outputfm_27_ce1,
        partial_outputfm_27_we1 => convolve4_U0_partial_outputfm_27_we1,
        partial_outputfm_27_d1 => convolve4_U0_partial_outputfm_27_d1,
        row_dout => row_c_dout,
        row_empty_n => row_c_empty_n,
        row_read => convolve4_U0_row_read,
        col_dout => col_c_dout,
        col_empty_n => col_c_empty_n,
        col_read => convolve4_U0_col_read,
        inputfm_0_address0 => convolve4_U0_inputfm_0_address0,
        inputfm_0_ce0 => convolve4_U0_inputfm_0_ce0,
        inputfm_0_q0 => inputfm_0_t_q0,
        inputfm_1_address0 => convolve4_U0_inputfm_1_address0,
        inputfm_1_ce0 => convolve4_U0_inputfm_1_ce0,
        inputfm_1_q0 => inputfm_1_t_q0,
        inputfm_2_address0 => convolve4_U0_inputfm_2_address0,
        inputfm_2_ce0 => convolve4_U0_inputfm_2_ce0,
        inputfm_2_q0 => inputfm_2_t_q0,
        weightsbuf_0_0_address0 => convolve4_U0_weightsbuf_0_0_address0,
        weightsbuf_0_0_ce0 => convolve4_U0_weightsbuf_0_0_ce0,
        weightsbuf_0_0_q0 => weightsbuf_0_0_t_q0,
        weightsbuf_0_1_address0 => convolve4_U0_weightsbuf_0_1_address0,
        weightsbuf_0_1_ce0 => convolve4_U0_weightsbuf_0_1_ce0,
        weightsbuf_0_1_q0 => weightsbuf_0_1_t_q0,
        weightsbuf_0_2_address0 => convolve4_U0_weightsbuf_0_2_address0,
        weightsbuf_0_2_ce0 => convolve4_U0_weightsbuf_0_2_ce0,
        weightsbuf_0_2_q0 => weightsbuf_0_2_t_q0,
        weightsbuf_1_0_address0 => convolve4_U0_weightsbuf_1_0_address0,
        weightsbuf_1_0_ce0 => convolve4_U0_weightsbuf_1_0_ce0,
        weightsbuf_1_0_q0 => weightsbuf_1_0_t_q0,
        weightsbuf_1_1_address0 => convolve4_U0_weightsbuf_1_1_address0,
        weightsbuf_1_1_ce0 => convolve4_U0_weightsbuf_1_1_ce0,
        weightsbuf_1_1_q0 => weightsbuf_1_1_t_q0,
        weightsbuf_1_2_address0 => convolve4_U0_weightsbuf_1_2_address0,
        weightsbuf_1_2_ce0 => convolve4_U0_weightsbuf_1_2_ce0,
        weightsbuf_1_2_q0 => weightsbuf_1_2_t_q0,
        weightsbuf_10_0_address0 => convolve4_U0_weightsbuf_10_0_address0,
        weightsbuf_10_0_ce0 => convolve4_U0_weightsbuf_10_0_ce0,
        weightsbuf_10_0_q0 => weightsbuf_10_0_t_q0,
        weightsbuf_10_1_address0 => convolve4_U0_weightsbuf_10_1_address0,
        weightsbuf_10_1_ce0 => convolve4_U0_weightsbuf_10_1_ce0,
        weightsbuf_10_1_q0 => weightsbuf_10_1_t_q0,
        weightsbuf_10_2_address0 => convolve4_U0_weightsbuf_10_2_address0,
        weightsbuf_10_2_ce0 => convolve4_U0_weightsbuf_10_2_ce0,
        weightsbuf_10_2_q0 => weightsbuf_10_2_t_q0,
        weightsbuf_11_0_address0 => convolve4_U0_weightsbuf_11_0_address0,
        weightsbuf_11_0_ce0 => convolve4_U0_weightsbuf_11_0_ce0,
        weightsbuf_11_0_q0 => weightsbuf_11_0_t_q0,
        weightsbuf_11_1_address0 => convolve4_U0_weightsbuf_11_1_address0,
        weightsbuf_11_1_ce0 => convolve4_U0_weightsbuf_11_1_ce0,
        weightsbuf_11_1_q0 => weightsbuf_11_1_t_q0,
        weightsbuf_11_2_address0 => convolve4_U0_weightsbuf_11_2_address0,
        weightsbuf_11_2_ce0 => convolve4_U0_weightsbuf_11_2_ce0,
        weightsbuf_11_2_q0 => weightsbuf_11_2_t_q0,
        weightsbuf_12_0_address0 => convolve4_U0_weightsbuf_12_0_address0,
        weightsbuf_12_0_ce0 => convolve4_U0_weightsbuf_12_0_ce0,
        weightsbuf_12_0_q0 => weightsbuf_12_0_t_q0,
        weightsbuf_12_1_address0 => convolve4_U0_weightsbuf_12_1_address0,
        weightsbuf_12_1_ce0 => convolve4_U0_weightsbuf_12_1_ce0,
        weightsbuf_12_1_q0 => weightsbuf_12_1_t_q0,
        weightsbuf_12_2_address0 => convolve4_U0_weightsbuf_12_2_address0,
        weightsbuf_12_2_ce0 => convolve4_U0_weightsbuf_12_2_ce0,
        weightsbuf_12_2_q0 => weightsbuf_12_2_t_q0,
        weightsbuf_13_0_address0 => convolve4_U0_weightsbuf_13_0_address0,
        weightsbuf_13_0_ce0 => convolve4_U0_weightsbuf_13_0_ce0,
        weightsbuf_13_0_q0 => weightsbuf_13_0_t_q0,
        weightsbuf_13_1_address0 => convolve4_U0_weightsbuf_13_1_address0,
        weightsbuf_13_1_ce0 => convolve4_U0_weightsbuf_13_1_ce0,
        weightsbuf_13_1_q0 => weightsbuf_13_1_t_q0,
        weightsbuf_13_2_address0 => convolve4_U0_weightsbuf_13_2_address0,
        weightsbuf_13_2_ce0 => convolve4_U0_weightsbuf_13_2_ce0,
        weightsbuf_13_2_q0 => weightsbuf_13_2_t_q0,
        weightsbuf_14_0_address0 => convolve4_U0_weightsbuf_14_0_address0,
        weightsbuf_14_0_ce0 => convolve4_U0_weightsbuf_14_0_ce0,
        weightsbuf_14_0_q0 => weightsbuf_14_0_t_q0,
        weightsbuf_14_1_address0 => convolve4_U0_weightsbuf_14_1_address0,
        weightsbuf_14_1_ce0 => convolve4_U0_weightsbuf_14_1_ce0,
        weightsbuf_14_1_q0 => weightsbuf_14_1_t_q0,
        weightsbuf_14_2_address0 => convolve4_U0_weightsbuf_14_2_address0,
        weightsbuf_14_2_ce0 => convolve4_U0_weightsbuf_14_2_ce0,
        weightsbuf_14_2_q0 => weightsbuf_14_2_t_q0,
        weightsbuf_15_0_address0 => convolve4_U0_weightsbuf_15_0_address0,
        weightsbuf_15_0_ce0 => convolve4_U0_weightsbuf_15_0_ce0,
        weightsbuf_15_0_q0 => weightsbuf_15_0_t_q0,
        weightsbuf_15_1_address0 => convolve4_U0_weightsbuf_15_1_address0,
        weightsbuf_15_1_ce0 => convolve4_U0_weightsbuf_15_1_ce0,
        weightsbuf_15_1_q0 => weightsbuf_15_1_t_q0,
        weightsbuf_15_2_address0 => convolve4_U0_weightsbuf_15_2_address0,
        weightsbuf_15_2_ce0 => convolve4_U0_weightsbuf_15_2_ce0,
        weightsbuf_15_2_q0 => weightsbuf_15_2_t_q0,
        weightsbuf_16_0_address0 => convolve4_U0_weightsbuf_16_0_address0,
        weightsbuf_16_0_ce0 => convolve4_U0_weightsbuf_16_0_ce0,
        weightsbuf_16_0_q0 => weightsbuf_16_0_t_q0,
        weightsbuf_16_1_address0 => convolve4_U0_weightsbuf_16_1_address0,
        weightsbuf_16_1_ce0 => convolve4_U0_weightsbuf_16_1_ce0,
        weightsbuf_16_1_q0 => weightsbuf_16_1_t_q0,
        weightsbuf_16_2_address0 => convolve4_U0_weightsbuf_16_2_address0,
        weightsbuf_16_2_ce0 => convolve4_U0_weightsbuf_16_2_ce0,
        weightsbuf_16_2_q0 => weightsbuf_16_2_t_q0,
        weightsbuf_17_0_address0 => convolve4_U0_weightsbuf_17_0_address0,
        weightsbuf_17_0_ce0 => convolve4_U0_weightsbuf_17_0_ce0,
        weightsbuf_17_0_q0 => weightsbuf_17_0_t_q0,
        weightsbuf_17_1_address0 => convolve4_U0_weightsbuf_17_1_address0,
        weightsbuf_17_1_ce0 => convolve4_U0_weightsbuf_17_1_ce0,
        weightsbuf_17_1_q0 => weightsbuf_17_1_t_q0,
        weightsbuf_17_2_address0 => convolve4_U0_weightsbuf_17_2_address0,
        weightsbuf_17_2_ce0 => convolve4_U0_weightsbuf_17_2_ce0,
        weightsbuf_17_2_q0 => weightsbuf_17_2_t_q0,
        weightsbuf_18_0_address0 => convolve4_U0_weightsbuf_18_0_address0,
        weightsbuf_18_0_ce0 => convolve4_U0_weightsbuf_18_0_ce0,
        weightsbuf_18_0_q0 => weightsbuf_18_0_t_q0,
        weightsbuf_18_1_address0 => convolve4_U0_weightsbuf_18_1_address0,
        weightsbuf_18_1_ce0 => convolve4_U0_weightsbuf_18_1_ce0,
        weightsbuf_18_1_q0 => weightsbuf_18_1_t_q0,
        weightsbuf_18_2_address0 => convolve4_U0_weightsbuf_18_2_address0,
        weightsbuf_18_2_ce0 => convolve4_U0_weightsbuf_18_2_ce0,
        weightsbuf_18_2_q0 => weightsbuf_18_2_t_q0,
        weightsbuf_19_0_address0 => convolve4_U0_weightsbuf_19_0_address0,
        weightsbuf_19_0_ce0 => convolve4_U0_weightsbuf_19_0_ce0,
        weightsbuf_19_0_q0 => weightsbuf_19_0_t_q0,
        weightsbuf_19_1_address0 => convolve4_U0_weightsbuf_19_1_address0,
        weightsbuf_19_1_ce0 => convolve4_U0_weightsbuf_19_1_ce0,
        weightsbuf_19_1_q0 => weightsbuf_19_1_t_q0,
        weightsbuf_19_2_address0 => convolve4_U0_weightsbuf_19_2_address0,
        weightsbuf_19_2_ce0 => convolve4_U0_weightsbuf_19_2_ce0,
        weightsbuf_19_2_q0 => weightsbuf_19_2_t_q0,
        weightsbuf_2_0_address0 => convolve4_U0_weightsbuf_2_0_address0,
        weightsbuf_2_0_ce0 => convolve4_U0_weightsbuf_2_0_ce0,
        weightsbuf_2_0_q0 => weightsbuf_2_0_t_q0,
        weightsbuf_2_1_address0 => convolve4_U0_weightsbuf_2_1_address0,
        weightsbuf_2_1_ce0 => convolve4_U0_weightsbuf_2_1_ce0,
        weightsbuf_2_1_q0 => weightsbuf_2_1_t_q0,
        weightsbuf_2_2_address0 => convolve4_U0_weightsbuf_2_2_address0,
        weightsbuf_2_2_ce0 => convolve4_U0_weightsbuf_2_2_ce0,
        weightsbuf_2_2_q0 => weightsbuf_2_2_t_q0,
        weightsbuf_20_0_address0 => convolve4_U0_weightsbuf_20_0_address0,
        weightsbuf_20_0_ce0 => convolve4_U0_weightsbuf_20_0_ce0,
        weightsbuf_20_0_q0 => weightsbuf_20_0_t_q0,
        weightsbuf_20_1_address0 => convolve4_U0_weightsbuf_20_1_address0,
        weightsbuf_20_1_ce0 => convolve4_U0_weightsbuf_20_1_ce0,
        weightsbuf_20_1_q0 => weightsbuf_20_1_t_q0,
        weightsbuf_20_2_address0 => convolve4_U0_weightsbuf_20_2_address0,
        weightsbuf_20_2_ce0 => convolve4_U0_weightsbuf_20_2_ce0,
        weightsbuf_20_2_q0 => weightsbuf_20_2_t_q0,
        weightsbuf_21_0_address0 => convolve4_U0_weightsbuf_21_0_address0,
        weightsbuf_21_0_ce0 => convolve4_U0_weightsbuf_21_0_ce0,
        weightsbuf_21_0_q0 => weightsbuf_21_0_t_q0,
        weightsbuf_21_1_address0 => convolve4_U0_weightsbuf_21_1_address0,
        weightsbuf_21_1_ce0 => convolve4_U0_weightsbuf_21_1_ce0,
        weightsbuf_21_1_q0 => weightsbuf_21_1_t_q0,
        weightsbuf_21_2_address0 => convolve4_U0_weightsbuf_21_2_address0,
        weightsbuf_21_2_ce0 => convolve4_U0_weightsbuf_21_2_ce0,
        weightsbuf_21_2_q0 => weightsbuf_21_2_t_q0,
        weightsbuf_22_0_address0 => convolve4_U0_weightsbuf_22_0_address0,
        weightsbuf_22_0_ce0 => convolve4_U0_weightsbuf_22_0_ce0,
        weightsbuf_22_0_q0 => weightsbuf_22_0_t_q0,
        weightsbuf_22_1_address0 => convolve4_U0_weightsbuf_22_1_address0,
        weightsbuf_22_1_ce0 => convolve4_U0_weightsbuf_22_1_ce0,
        weightsbuf_22_1_q0 => weightsbuf_22_1_t_q0,
        weightsbuf_22_2_address0 => convolve4_U0_weightsbuf_22_2_address0,
        weightsbuf_22_2_ce0 => convolve4_U0_weightsbuf_22_2_ce0,
        weightsbuf_22_2_q0 => weightsbuf_22_2_t_q0,
        weightsbuf_23_0_address0 => convolve4_U0_weightsbuf_23_0_address0,
        weightsbuf_23_0_ce0 => convolve4_U0_weightsbuf_23_0_ce0,
        weightsbuf_23_0_q0 => weightsbuf_23_0_t_q0,
        weightsbuf_23_1_address0 => convolve4_U0_weightsbuf_23_1_address0,
        weightsbuf_23_1_ce0 => convolve4_U0_weightsbuf_23_1_ce0,
        weightsbuf_23_1_q0 => weightsbuf_23_1_t_q0,
        weightsbuf_23_2_address0 => convolve4_U0_weightsbuf_23_2_address0,
        weightsbuf_23_2_ce0 => convolve4_U0_weightsbuf_23_2_ce0,
        weightsbuf_23_2_q0 => weightsbuf_23_2_t_q0,
        weightsbuf_24_0_address0 => convolve4_U0_weightsbuf_24_0_address0,
        weightsbuf_24_0_ce0 => convolve4_U0_weightsbuf_24_0_ce0,
        weightsbuf_24_0_q0 => weightsbuf_24_0_t_q0,
        weightsbuf_24_1_address0 => convolve4_U0_weightsbuf_24_1_address0,
        weightsbuf_24_1_ce0 => convolve4_U0_weightsbuf_24_1_ce0,
        weightsbuf_24_1_q0 => weightsbuf_24_1_t_q0,
        weightsbuf_24_2_address0 => convolve4_U0_weightsbuf_24_2_address0,
        weightsbuf_24_2_ce0 => convolve4_U0_weightsbuf_24_2_ce0,
        weightsbuf_24_2_q0 => weightsbuf_24_2_t_q0,
        weightsbuf_25_0_address0 => convolve4_U0_weightsbuf_25_0_address0,
        weightsbuf_25_0_ce0 => convolve4_U0_weightsbuf_25_0_ce0,
        weightsbuf_25_0_q0 => weightsbuf_25_0_t_q0,
        weightsbuf_25_1_address0 => convolve4_U0_weightsbuf_25_1_address0,
        weightsbuf_25_1_ce0 => convolve4_U0_weightsbuf_25_1_ce0,
        weightsbuf_25_1_q0 => weightsbuf_25_1_t_q0,
        weightsbuf_25_2_address0 => convolve4_U0_weightsbuf_25_2_address0,
        weightsbuf_25_2_ce0 => convolve4_U0_weightsbuf_25_2_ce0,
        weightsbuf_25_2_q0 => weightsbuf_25_2_t_q0,
        weightsbuf_26_0_address0 => convolve4_U0_weightsbuf_26_0_address0,
        weightsbuf_26_0_ce0 => convolve4_U0_weightsbuf_26_0_ce0,
        weightsbuf_26_0_q0 => weightsbuf_26_0_t_q0,
        weightsbuf_26_1_address0 => convolve4_U0_weightsbuf_26_1_address0,
        weightsbuf_26_1_ce0 => convolve4_U0_weightsbuf_26_1_ce0,
        weightsbuf_26_1_q0 => weightsbuf_26_1_t_q0,
        weightsbuf_26_2_address0 => convolve4_U0_weightsbuf_26_2_address0,
        weightsbuf_26_2_ce0 => convolve4_U0_weightsbuf_26_2_ce0,
        weightsbuf_26_2_q0 => weightsbuf_26_2_t_q0,
        weightsbuf_27_0_address0 => convolve4_U0_weightsbuf_27_0_address0,
        weightsbuf_27_0_ce0 => convolve4_U0_weightsbuf_27_0_ce0,
        weightsbuf_27_0_q0 => weightsbuf_27_0_t_q0,
        weightsbuf_27_1_address0 => convolve4_U0_weightsbuf_27_1_address0,
        weightsbuf_27_1_ce0 => convolve4_U0_weightsbuf_27_1_ce0,
        weightsbuf_27_1_q0 => weightsbuf_27_1_t_q0,
        weightsbuf_27_2_address0 => convolve4_U0_weightsbuf_27_2_address0,
        weightsbuf_27_2_ce0 => convolve4_U0_weightsbuf_27_2_ce0,
        weightsbuf_27_2_q0 => weightsbuf_27_2_t_q0,
        weightsbuf_3_0_address0 => convolve4_U0_weightsbuf_3_0_address0,
        weightsbuf_3_0_ce0 => convolve4_U0_weightsbuf_3_0_ce0,
        weightsbuf_3_0_q0 => weightsbuf_3_0_t_q0,
        weightsbuf_3_1_address0 => convolve4_U0_weightsbuf_3_1_address0,
        weightsbuf_3_1_ce0 => convolve4_U0_weightsbuf_3_1_ce0,
        weightsbuf_3_1_q0 => weightsbuf_3_1_t_q0,
        weightsbuf_3_2_address0 => convolve4_U0_weightsbuf_3_2_address0,
        weightsbuf_3_2_ce0 => convolve4_U0_weightsbuf_3_2_ce0,
        weightsbuf_3_2_q0 => weightsbuf_3_2_t_q0,
        weightsbuf_4_0_address0 => convolve4_U0_weightsbuf_4_0_address0,
        weightsbuf_4_0_ce0 => convolve4_U0_weightsbuf_4_0_ce0,
        weightsbuf_4_0_q0 => weightsbuf_4_0_t_q0,
        weightsbuf_4_1_address0 => convolve4_U0_weightsbuf_4_1_address0,
        weightsbuf_4_1_ce0 => convolve4_U0_weightsbuf_4_1_ce0,
        weightsbuf_4_1_q0 => weightsbuf_4_1_t_q0,
        weightsbuf_4_2_address0 => convolve4_U0_weightsbuf_4_2_address0,
        weightsbuf_4_2_ce0 => convolve4_U0_weightsbuf_4_2_ce0,
        weightsbuf_4_2_q0 => weightsbuf_4_2_t_q0,
        weightsbuf_5_0_address0 => convolve4_U0_weightsbuf_5_0_address0,
        weightsbuf_5_0_ce0 => convolve4_U0_weightsbuf_5_0_ce0,
        weightsbuf_5_0_q0 => weightsbuf_5_0_t_q0,
        weightsbuf_5_1_address0 => convolve4_U0_weightsbuf_5_1_address0,
        weightsbuf_5_1_ce0 => convolve4_U0_weightsbuf_5_1_ce0,
        weightsbuf_5_1_q0 => weightsbuf_5_1_t_q0,
        weightsbuf_5_2_address0 => convolve4_U0_weightsbuf_5_2_address0,
        weightsbuf_5_2_ce0 => convolve4_U0_weightsbuf_5_2_ce0,
        weightsbuf_5_2_q0 => weightsbuf_5_2_t_q0,
        weightsbuf_6_0_address0 => convolve4_U0_weightsbuf_6_0_address0,
        weightsbuf_6_0_ce0 => convolve4_U0_weightsbuf_6_0_ce0,
        weightsbuf_6_0_q0 => weightsbuf_6_0_t_q0,
        weightsbuf_6_1_address0 => convolve4_U0_weightsbuf_6_1_address0,
        weightsbuf_6_1_ce0 => convolve4_U0_weightsbuf_6_1_ce0,
        weightsbuf_6_1_q0 => weightsbuf_6_1_t_q0,
        weightsbuf_6_2_address0 => convolve4_U0_weightsbuf_6_2_address0,
        weightsbuf_6_2_ce0 => convolve4_U0_weightsbuf_6_2_ce0,
        weightsbuf_6_2_q0 => weightsbuf_6_2_t_q0,
        weightsbuf_7_0_address0 => convolve4_U0_weightsbuf_7_0_address0,
        weightsbuf_7_0_ce0 => convolve4_U0_weightsbuf_7_0_ce0,
        weightsbuf_7_0_q0 => weightsbuf_7_0_t_q0,
        weightsbuf_7_1_address0 => convolve4_U0_weightsbuf_7_1_address0,
        weightsbuf_7_1_ce0 => convolve4_U0_weightsbuf_7_1_ce0,
        weightsbuf_7_1_q0 => weightsbuf_7_1_t_q0,
        weightsbuf_7_2_address0 => convolve4_U0_weightsbuf_7_2_address0,
        weightsbuf_7_2_ce0 => convolve4_U0_weightsbuf_7_2_ce0,
        weightsbuf_7_2_q0 => weightsbuf_7_2_t_q0,
        weightsbuf_8_0_address0 => convolve4_U0_weightsbuf_8_0_address0,
        weightsbuf_8_0_ce0 => convolve4_U0_weightsbuf_8_0_ce0,
        weightsbuf_8_0_q0 => weightsbuf_8_0_t_q0,
        weightsbuf_8_1_address0 => convolve4_U0_weightsbuf_8_1_address0,
        weightsbuf_8_1_ce0 => convolve4_U0_weightsbuf_8_1_ce0,
        weightsbuf_8_1_q0 => weightsbuf_8_1_t_q0,
        weightsbuf_8_2_address0 => convolve4_U0_weightsbuf_8_2_address0,
        weightsbuf_8_2_ce0 => convolve4_U0_weightsbuf_8_2_ce0,
        weightsbuf_8_2_q0 => weightsbuf_8_2_t_q0,
        weightsbuf_9_0_address0 => convolve4_U0_weightsbuf_9_0_address0,
        weightsbuf_9_0_ce0 => convolve4_U0_weightsbuf_9_0_ce0,
        weightsbuf_9_0_q0 => weightsbuf_9_0_t_q0,
        weightsbuf_9_1_address0 => convolve4_U0_weightsbuf_9_1_address0,
        weightsbuf_9_1_ce0 => convolve4_U0_weightsbuf_9_1_ce0,
        weightsbuf_9_1_q0 => weightsbuf_9_1_t_q0,
        weightsbuf_9_2_address0 => convolve4_U0_weightsbuf_9_2_address0,
        weightsbuf_9_2_ce0 => convolve4_U0_weightsbuf_9_2_ce0,
        weightsbuf_9_2_q0 => weightsbuf_9_2_t_q0,
        outputfm_0_address0 => convolve4_U0_outputfm_0_address0,
        outputfm_0_ce0 => convolve4_U0_outputfm_0_ce0,
        outputfm_0_we0 => convolve4_U0_outputfm_0_we0,
        outputfm_0_d0 => convolve4_U0_outputfm_0_d0,
        outputfm_1_address0 => convolve4_U0_outputfm_1_address0,
        outputfm_1_ce0 => convolve4_U0_outputfm_1_ce0,
        outputfm_1_we0 => convolve4_U0_outputfm_1_we0,
        outputfm_1_d0 => convolve4_U0_outputfm_1_d0,
        outputfm_2_address0 => convolve4_U0_outputfm_2_address0,
        outputfm_2_ce0 => convolve4_U0_outputfm_2_ce0,
        outputfm_2_we0 => convolve4_U0_outputfm_2_we0,
        outputfm_2_d0 => convolve4_U0_outputfm_2_d0,
        outputfm_3_address0 => convolve4_U0_outputfm_3_address0,
        outputfm_3_ce0 => convolve4_U0_outputfm_3_ce0,
        outputfm_3_we0 => convolve4_U0_outputfm_3_we0,
        outputfm_3_d0 => convolve4_U0_outputfm_3_d0,
        outputfm_4_address0 => convolve4_U0_outputfm_4_address0,
        outputfm_4_ce0 => convolve4_U0_outputfm_4_ce0,
        outputfm_4_we0 => convolve4_U0_outputfm_4_we0,
        outputfm_4_d0 => convolve4_U0_outputfm_4_d0,
        outputfm_5_address0 => convolve4_U0_outputfm_5_address0,
        outputfm_5_ce0 => convolve4_U0_outputfm_5_ce0,
        outputfm_5_we0 => convolve4_U0_outputfm_5_we0,
        outputfm_5_d0 => convolve4_U0_outputfm_5_d0,
        outputfm_6_address0 => convolve4_U0_outputfm_6_address0,
        outputfm_6_ce0 => convolve4_U0_outputfm_6_ce0,
        outputfm_6_we0 => convolve4_U0_outputfm_6_we0,
        outputfm_6_d0 => convolve4_U0_outputfm_6_d0,
        outputfm_7_address0 => convolve4_U0_outputfm_7_address0,
        outputfm_7_ce0 => convolve4_U0_outputfm_7_ce0,
        outputfm_7_we0 => convolve4_U0_outputfm_7_we0,
        outputfm_7_d0 => convolve4_U0_outputfm_7_d0,
        outputfm_8_address0 => convolve4_U0_outputfm_8_address0,
        outputfm_8_ce0 => convolve4_U0_outputfm_8_ce0,
        outputfm_8_we0 => convolve4_U0_outputfm_8_we0,
        outputfm_8_d0 => convolve4_U0_outputfm_8_d0,
        outputfm_9_address0 => convolve4_U0_outputfm_9_address0,
        outputfm_9_ce0 => convolve4_U0_outputfm_9_ce0,
        outputfm_9_we0 => convolve4_U0_outputfm_9_we0,
        outputfm_9_d0 => convolve4_U0_outputfm_9_d0,
        outputfm_10_address0 => convolve4_U0_outputfm_10_address0,
        outputfm_10_ce0 => convolve4_U0_outputfm_10_ce0,
        outputfm_10_we0 => convolve4_U0_outputfm_10_we0,
        outputfm_10_d0 => convolve4_U0_outputfm_10_d0,
        outputfm_11_address0 => convolve4_U0_outputfm_11_address0,
        outputfm_11_ce0 => convolve4_U0_outputfm_11_ce0,
        outputfm_11_we0 => convolve4_U0_outputfm_11_we0,
        outputfm_11_d0 => convolve4_U0_outputfm_11_d0,
        outputfm_12_address0 => convolve4_U0_outputfm_12_address0,
        outputfm_12_ce0 => convolve4_U0_outputfm_12_ce0,
        outputfm_12_we0 => convolve4_U0_outputfm_12_we0,
        outputfm_12_d0 => convolve4_U0_outputfm_12_d0,
        outputfm_13_address0 => convolve4_U0_outputfm_13_address0,
        outputfm_13_ce0 => convolve4_U0_outputfm_13_ce0,
        outputfm_13_we0 => convolve4_U0_outputfm_13_we0,
        outputfm_13_d0 => convolve4_U0_outputfm_13_d0,
        outputfm_14_address0 => convolve4_U0_outputfm_14_address0,
        outputfm_14_ce0 => convolve4_U0_outputfm_14_ce0,
        outputfm_14_we0 => convolve4_U0_outputfm_14_we0,
        outputfm_14_d0 => convolve4_U0_outputfm_14_d0,
        outputfm_15_address0 => convolve4_U0_outputfm_15_address0,
        outputfm_15_ce0 => convolve4_U0_outputfm_15_ce0,
        outputfm_15_we0 => convolve4_U0_outputfm_15_we0,
        outputfm_15_d0 => convolve4_U0_outputfm_15_d0,
        outputfm_16_address0 => convolve4_U0_outputfm_16_address0,
        outputfm_16_ce0 => convolve4_U0_outputfm_16_ce0,
        outputfm_16_we0 => convolve4_U0_outputfm_16_we0,
        outputfm_16_d0 => convolve4_U0_outputfm_16_d0,
        outputfm_17_address0 => convolve4_U0_outputfm_17_address0,
        outputfm_17_ce0 => convolve4_U0_outputfm_17_ce0,
        outputfm_17_we0 => convolve4_U0_outputfm_17_we0,
        outputfm_17_d0 => convolve4_U0_outputfm_17_d0,
        outputfm_18_address0 => convolve4_U0_outputfm_18_address0,
        outputfm_18_ce0 => convolve4_U0_outputfm_18_ce0,
        outputfm_18_we0 => convolve4_U0_outputfm_18_we0,
        outputfm_18_d0 => convolve4_U0_outputfm_18_d0,
        outputfm_19_address0 => convolve4_U0_outputfm_19_address0,
        outputfm_19_ce0 => convolve4_U0_outputfm_19_ce0,
        outputfm_19_we0 => convolve4_U0_outputfm_19_we0,
        outputfm_19_d0 => convolve4_U0_outputfm_19_d0,
        outputfm_20_address0 => convolve4_U0_outputfm_20_address0,
        outputfm_20_ce0 => convolve4_U0_outputfm_20_ce0,
        outputfm_20_we0 => convolve4_U0_outputfm_20_we0,
        outputfm_20_d0 => convolve4_U0_outputfm_20_d0,
        outputfm_21_address0 => convolve4_U0_outputfm_21_address0,
        outputfm_21_ce0 => convolve4_U0_outputfm_21_ce0,
        outputfm_21_we0 => convolve4_U0_outputfm_21_we0,
        outputfm_21_d0 => convolve4_U0_outputfm_21_d0,
        outputfm_22_address0 => convolve4_U0_outputfm_22_address0,
        outputfm_22_ce0 => convolve4_U0_outputfm_22_ce0,
        outputfm_22_we0 => convolve4_U0_outputfm_22_we0,
        outputfm_22_d0 => convolve4_U0_outputfm_22_d0,
        outputfm_23_address0 => convolve4_U0_outputfm_23_address0,
        outputfm_23_ce0 => convolve4_U0_outputfm_23_ce0,
        outputfm_23_we0 => convolve4_U0_outputfm_23_we0,
        outputfm_23_d0 => convolve4_U0_outputfm_23_d0,
        outputfm_24_address0 => convolve4_U0_outputfm_24_address0,
        outputfm_24_ce0 => convolve4_U0_outputfm_24_ce0,
        outputfm_24_we0 => convolve4_U0_outputfm_24_we0,
        outputfm_24_d0 => convolve4_U0_outputfm_24_d0,
        outputfm_25_address0 => convolve4_U0_outputfm_25_address0,
        outputfm_25_ce0 => convolve4_U0_outputfm_25_ce0,
        outputfm_25_we0 => convolve4_U0_outputfm_25_we0,
        outputfm_25_d0 => convolve4_U0_outputfm_25_d0,
        outputfm_26_address0 => convolve4_U0_outputfm_26_address0,
        outputfm_26_ce0 => convolve4_U0_outputfm_26_ce0,
        outputfm_26_we0 => convolve4_U0_outputfm_26_we0,
        outputfm_26_d0 => convolve4_U0_outputfm_26_d0,
        outputfm_27_address0 => convolve4_U0_outputfm_27_address0,
        outputfm_27_ce0 => convolve4_U0_outputfm_27_ce0,
        outputfm_27_we0 => convolve4_U0_outputfm_27_we0,
        outputfm_27_d0 => convolve4_U0_outputfm_27_d0);

    weightsbuf_0_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_0_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_0_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_0_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_0_0_d0,
        i_q0 => weightsbuf_0_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_0_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_0_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_0_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_0_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_0_0,
        t_empty_n => weightsbuf_0_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_0_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_0_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_0_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_0_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_0_1_d0,
        i_q0 => weightsbuf_0_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_0_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_0_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_0_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_0_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_0_1,
        t_empty_n => weightsbuf_0_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_0_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_0_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_0_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_0_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_0_2_d0,
        i_q0 => weightsbuf_0_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_0_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_0_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_0_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_0_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_0_2,
        t_empty_n => weightsbuf_0_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_1_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_1_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_1_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_1_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_1_0_d0,
        i_q0 => weightsbuf_1_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_1_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_1_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_1_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_1_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_1_0,
        t_empty_n => weightsbuf_1_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_1_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_1_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_1_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_1_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_1_1_d0,
        i_q0 => weightsbuf_1_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_1_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_1_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_1_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_1_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_1_1,
        t_empty_n => weightsbuf_1_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_1_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_1_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_1_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_1_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_1_2_d0,
        i_q0 => weightsbuf_1_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_1_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_1_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_1_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_1_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_1_2,
        t_empty_n => weightsbuf_1_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_2_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_2_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_2_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_2_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_2_0_d0,
        i_q0 => weightsbuf_2_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_2_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_2_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_2_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_2_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_2_0,
        t_empty_n => weightsbuf_2_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_2_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_2_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_2_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_2_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_2_1_d0,
        i_q0 => weightsbuf_2_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_2_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_2_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_2_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_2_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_2_1,
        t_empty_n => weightsbuf_2_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_2_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_2_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_2_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_2_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_2_2_d0,
        i_q0 => weightsbuf_2_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_2_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_2_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_2_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_2_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_2_2,
        t_empty_n => weightsbuf_2_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_3_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_3_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_3_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_3_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_3_0_d0,
        i_q0 => weightsbuf_3_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_3_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_3_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_3_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_3_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_3_0,
        t_empty_n => weightsbuf_3_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_3_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_3_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_3_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_3_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_3_1_d0,
        i_q0 => weightsbuf_3_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_3_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_3_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_3_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_3_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_3_1,
        t_empty_n => weightsbuf_3_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_3_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_3_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_3_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_3_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_3_2_d0,
        i_q0 => weightsbuf_3_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_3_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_3_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_3_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_3_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_3_2,
        t_empty_n => weightsbuf_3_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_4_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_4_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_4_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_4_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_4_0_d0,
        i_q0 => weightsbuf_4_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_4_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_4_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_4_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_4_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_4_0,
        t_empty_n => weightsbuf_4_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_4_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_4_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_4_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_4_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_4_1_d0,
        i_q0 => weightsbuf_4_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_4_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_4_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_4_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_4_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_4_1,
        t_empty_n => weightsbuf_4_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_4_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_4_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_4_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_4_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_4_2_d0,
        i_q0 => weightsbuf_4_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_4_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_4_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_4_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_4_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_4_2,
        t_empty_n => weightsbuf_4_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_5_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_5_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_5_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_5_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_5_0_d0,
        i_q0 => weightsbuf_5_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_5_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_5_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_5_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_5_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_5_0,
        t_empty_n => weightsbuf_5_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_5_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_5_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_5_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_5_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_5_1_d0,
        i_q0 => weightsbuf_5_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_5_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_5_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_5_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_5_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_5_1,
        t_empty_n => weightsbuf_5_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_5_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_5_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_5_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_5_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_5_2_d0,
        i_q0 => weightsbuf_5_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_5_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_5_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_5_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_5_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_5_2,
        t_empty_n => weightsbuf_5_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_6_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_6_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_6_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_6_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_6_0_d0,
        i_q0 => weightsbuf_6_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_6_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_6_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_6_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_6_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_6_0,
        t_empty_n => weightsbuf_6_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_6_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_6_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_6_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_6_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_6_1_d0,
        i_q0 => weightsbuf_6_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_6_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_6_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_6_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_6_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_6_1,
        t_empty_n => weightsbuf_6_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_6_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_6_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_6_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_6_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_6_2_d0,
        i_q0 => weightsbuf_6_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_6_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_6_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_6_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_6_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_6_2,
        t_empty_n => weightsbuf_6_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_7_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_7_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_7_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_7_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_7_0_d0,
        i_q0 => weightsbuf_7_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_7_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_7_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_7_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_7_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_7_0,
        t_empty_n => weightsbuf_7_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_7_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_7_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_7_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_7_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_7_1_d0,
        i_q0 => weightsbuf_7_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_7_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_7_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_7_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_7_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_7_1,
        t_empty_n => weightsbuf_7_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_7_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_7_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_7_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_7_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_7_2_d0,
        i_q0 => weightsbuf_7_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_7_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_7_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_7_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_7_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_7_2,
        t_empty_n => weightsbuf_7_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_8_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_8_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_8_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_8_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_8_0_d0,
        i_q0 => weightsbuf_8_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_8_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_8_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_8_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_8_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_8_0,
        t_empty_n => weightsbuf_8_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_8_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_8_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_8_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_8_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_8_1_d0,
        i_q0 => weightsbuf_8_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_8_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_8_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_8_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_8_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_8_1,
        t_empty_n => weightsbuf_8_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_8_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_8_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_8_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_8_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_8_2_d0,
        i_q0 => weightsbuf_8_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_8_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_8_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_8_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_8_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_8_2,
        t_empty_n => weightsbuf_8_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_9_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_9_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_9_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_9_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_9_0_d0,
        i_q0 => weightsbuf_9_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_9_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_9_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_9_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_9_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_9_0,
        t_empty_n => weightsbuf_9_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_9_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_9_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_9_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_9_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_9_1_d0,
        i_q0 => weightsbuf_9_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_9_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_9_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_9_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_9_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_9_1,
        t_empty_n => weightsbuf_9_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_9_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_9_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_9_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_9_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_9_2_d0,
        i_q0 => weightsbuf_9_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_9_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_9_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_9_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_9_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_9_2,
        t_empty_n => weightsbuf_9_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_10_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_10_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_10_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_10_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_10_0_d0,
        i_q0 => weightsbuf_10_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_10_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_10_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_10_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_10_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_10_0,
        t_empty_n => weightsbuf_10_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_10_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_10_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_10_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_10_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_10_1_d0,
        i_q0 => weightsbuf_10_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_10_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_10_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_10_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_10_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_10_1,
        t_empty_n => weightsbuf_10_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_10_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_10_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_10_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_10_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_10_2_d0,
        i_q0 => weightsbuf_10_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_10_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_10_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_10_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_10_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_10_2,
        t_empty_n => weightsbuf_10_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_11_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_11_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_11_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_11_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_11_0_d0,
        i_q0 => weightsbuf_11_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_11_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_11_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_11_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_11_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_11_0,
        t_empty_n => weightsbuf_11_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_11_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_11_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_11_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_11_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_11_1_d0,
        i_q0 => weightsbuf_11_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_11_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_11_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_11_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_11_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_11_1,
        t_empty_n => weightsbuf_11_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_11_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_11_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_11_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_11_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_11_2_d0,
        i_q0 => weightsbuf_11_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_11_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_11_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_11_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_11_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_11_2,
        t_empty_n => weightsbuf_11_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_12_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_12_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_12_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_12_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_12_0_d0,
        i_q0 => weightsbuf_12_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_12_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_12_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_12_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_12_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_12_0,
        t_empty_n => weightsbuf_12_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_12_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_12_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_12_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_12_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_12_1_d0,
        i_q0 => weightsbuf_12_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_12_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_12_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_12_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_12_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_12_1,
        t_empty_n => weightsbuf_12_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_12_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_12_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_12_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_12_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_12_2_d0,
        i_q0 => weightsbuf_12_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_12_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_12_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_12_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_12_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_12_2,
        t_empty_n => weightsbuf_12_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_13_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_13_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_13_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_13_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_13_0_d0,
        i_q0 => weightsbuf_13_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_13_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_13_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_13_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_13_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_13_0,
        t_empty_n => weightsbuf_13_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_13_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_13_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_13_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_13_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_13_1_d0,
        i_q0 => weightsbuf_13_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_13_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_13_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_13_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_13_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_13_1,
        t_empty_n => weightsbuf_13_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_13_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_13_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_13_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_13_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_13_2_d0,
        i_q0 => weightsbuf_13_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_13_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_13_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_13_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_13_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_13_2,
        t_empty_n => weightsbuf_13_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_14_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_14_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_14_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_14_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_14_0_d0,
        i_q0 => weightsbuf_14_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_14_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_14_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_14_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_14_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_14_0,
        t_empty_n => weightsbuf_14_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_14_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_14_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_14_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_14_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_14_1_d0,
        i_q0 => weightsbuf_14_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_14_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_14_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_14_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_14_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_14_1,
        t_empty_n => weightsbuf_14_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_14_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_14_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_14_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_14_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_14_2_d0,
        i_q0 => weightsbuf_14_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_14_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_14_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_14_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_14_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_14_2,
        t_empty_n => weightsbuf_14_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_15_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_15_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_15_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_15_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_15_0_d0,
        i_q0 => weightsbuf_15_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_15_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_15_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_15_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_15_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_15_0,
        t_empty_n => weightsbuf_15_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_15_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_15_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_15_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_15_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_15_1_d0,
        i_q0 => weightsbuf_15_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_15_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_15_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_15_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_15_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_15_1,
        t_empty_n => weightsbuf_15_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_15_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_15_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_15_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_15_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_15_2_d0,
        i_q0 => weightsbuf_15_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_15_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_15_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_15_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_15_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_15_2,
        t_empty_n => weightsbuf_15_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_16_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_16_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_16_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_16_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_16_0_d0,
        i_q0 => weightsbuf_16_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_16_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_16_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_16_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_16_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_16_0,
        t_empty_n => weightsbuf_16_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_16_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_16_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_16_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_16_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_16_1_d0,
        i_q0 => weightsbuf_16_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_16_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_16_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_16_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_16_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_16_1,
        t_empty_n => weightsbuf_16_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_16_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_16_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_16_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_16_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_16_2_d0,
        i_q0 => weightsbuf_16_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_16_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_16_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_16_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_16_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_16_2,
        t_empty_n => weightsbuf_16_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_17_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_17_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_17_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_17_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_17_0_d0,
        i_q0 => weightsbuf_17_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_17_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_17_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_17_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_17_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_17_0,
        t_empty_n => weightsbuf_17_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_17_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_17_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_17_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_17_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_17_1_d0,
        i_q0 => weightsbuf_17_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_17_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_17_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_17_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_17_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_17_1,
        t_empty_n => weightsbuf_17_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_17_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_17_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_17_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_17_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_17_2_d0,
        i_q0 => weightsbuf_17_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_17_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_17_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_17_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_17_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_17_2,
        t_empty_n => weightsbuf_17_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_18_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_18_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_18_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_18_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_18_0_d0,
        i_q0 => weightsbuf_18_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_18_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_18_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_18_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_18_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_18_0,
        t_empty_n => weightsbuf_18_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_18_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_18_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_18_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_18_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_18_1_d0,
        i_q0 => weightsbuf_18_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_18_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_18_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_18_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_18_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_18_1,
        t_empty_n => weightsbuf_18_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_18_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_18_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_18_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_18_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_18_2_d0,
        i_q0 => weightsbuf_18_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_18_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_18_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_18_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_18_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_18_2,
        t_empty_n => weightsbuf_18_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_19_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_19_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_19_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_19_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_19_0_d0,
        i_q0 => weightsbuf_19_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_19_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_19_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_19_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_19_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_19_0,
        t_empty_n => weightsbuf_19_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_19_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_19_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_19_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_19_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_19_1_d0,
        i_q0 => weightsbuf_19_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_19_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_19_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_19_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_19_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_19_1,
        t_empty_n => weightsbuf_19_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_19_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_19_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_19_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_19_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_19_2_d0,
        i_q0 => weightsbuf_19_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_19_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_19_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_19_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_19_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_19_2,
        t_empty_n => weightsbuf_19_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_20_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_20_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_20_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_20_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_20_0_d0,
        i_q0 => weightsbuf_20_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_20_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_20_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_20_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_20_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_20_0,
        t_empty_n => weightsbuf_20_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_20_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_20_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_20_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_20_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_20_1_d0,
        i_q0 => weightsbuf_20_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_20_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_20_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_20_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_20_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_20_1,
        t_empty_n => weightsbuf_20_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_20_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_20_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_20_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_20_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_20_2_d0,
        i_q0 => weightsbuf_20_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_20_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_20_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_20_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_20_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_20_2,
        t_empty_n => weightsbuf_20_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_21_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_21_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_21_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_21_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_21_0_d0,
        i_q0 => weightsbuf_21_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_21_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_21_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_21_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_21_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_21_0,
        t_empty_n => weightsbuf_21_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_21_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_21_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_21_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_21_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_21_1_d0,
        i_q0 => weightsbuf_21_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_21_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_21_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_21_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_21_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_21_1,
        t_empty_n => weightsbuf_21_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_21_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_21_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_21_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_21_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_21_2_d0,
        i_q0 => weightsbuf_21_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_21_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_21_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_21_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_21_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_21_2,
        t_empty_n => weightsbuf_21_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_22_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_22_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_22_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_22_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_22_0_d0,
        i_q0 => weightsbuf_22_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_22_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_22_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_22_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_22_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_22_0,
        t_empty_n => weightsbuf_22_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_22_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_22_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_22_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_22_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_22_1_d0,
        i_q0 => weightsbuf_22_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_22_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_22_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_22_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_22_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_22_1,
        t_empty_n => weightsbuf_22_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_22_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_22_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_22_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_22_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_22_2_d0,
        i_q0 => weightsbuf_22_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_22_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_22_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_22_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_22_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_22_2,
        t_empty_n => weightsbuf_22_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_23_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_23_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_23_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_23_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_23_0_d0,
        i_q0 => weightsbuf_23_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_23_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_23_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_23_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_23_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_23_0,
        t_empty_n => weightsbuf_23_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_23_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_23_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_23_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_23_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_23_1_d0,
        i_q0 => weightsbuf_23_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_23_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_23_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_23_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_23_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_23_1,
        t_empty_n => weightsbuf_23_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_23_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_23_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_23_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_23_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_23_2_d0,
        i_q0 => weightsbuf_23_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_23_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_23_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_23_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_23_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_23_2,
        t_empty_n => weightsbuf_23_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_24_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_24_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_24_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_24_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_24_0_d0,
        i_q0 => weightsbuf_24_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_24_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_24_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_24_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_24_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_24_0,
        t_empty_n => weightsbuf_24_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_24_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_24_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_24_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_24_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_24_1_d0,
        i_q0 => weightsbuf_24_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_24_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_24_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_24_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_24_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_24_1,
        t_empty_n => weightsbuf_24_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_24_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_24_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_24_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_24_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_24_2_d0,
        i_q0 => weightsbuf_24_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_24_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_24_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_24_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_24_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_24_2,
        t_empty_n => weightsbuf_24_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_25_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_25_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_25_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_25_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_25_0_d0,
        i_q0 => weightsbuf_25_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_25_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_25_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_25_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_25_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_25_0,
        t_empty_n => weightsbuf_25_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_25_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_25_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_25_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_25_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_25_1_d0,
        i_q0 => weightsbuf_25_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_25_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_25_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_25_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_25_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_25_1,
        t_empty_n => weightsbuf_25_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_25_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_25_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_25_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_25_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_25_2_d0,
        i_q0 => weightsbuf_25_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_25_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_25_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_25_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_25_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_25_2,
        t_empty_n => weightsbuf_25_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_26_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_26_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_26_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_26_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_26_0_d0,
        i_q0 => weightsbuf_26_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_26_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_26_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_26_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_26_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_26_0,
        t_empty_n => weightsbuf_26_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_26_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_26_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_26_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_26_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_26_1_d0,
        i_q0 => weightsbuf_26_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_26_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_26_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_26_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_26_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_26_1,
        t_empty_n => weightsbuf_26_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_26_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_26_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_26_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_26_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_26_2_d0,
        i_q0 => weightsbuf_26_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_26_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_26_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_26_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_26_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_26_2,
        t_empty_n => weightsbuf_26_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_27_0_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_27_0_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_27_0_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_27_0_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_27_0_d0,
        i_q0 => weightsbuf_27_0_i_q0,
        t_address0 => convolve4_U0_weightsbuf_27_0_address0,
        t_ce0 => convolve4_U0_weightsbuf_27_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_27_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_27_0_i_full_n,
        i_write => ap_channel_done_weightsbuf_27_0,
        t_empty_n => weightsbuf_27_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_27_1_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_27_1_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_27_1_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_27_1_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_27_1_d0,
        i_q0 => weightsbuf_27_1_i_q0,
        t_address0 => convolve4_U0_weightsbuf_27_1_address0,
        t_ce0 => convolve4_U0_weightsbuf_27_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_27_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_27_1_i_full_n,
        i_write => ap_channel_done_weightsbuf_27_1,
        t_empty_n => weightsbuf_27_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    weightsbuf_27_2_U : component dataflow_in_channibs
    generic map (
        DataWidth => 10,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_weightsbuf_27_2_address0,
        i_ce0 => read_in_wh45_U0_weightsbuf_27_2_ce0,
        i_we0 => read_in_wh45_U0_weightsbuf_27_2_we0,
        i_d0 => read_in_wh45_U0_weightsbuf_27_2_d0,
        i_q0 => weightsbuf_27_2_i_q0,
        t_address0 => convolve4_U0_weightsbuf_27_2_address0,
        t_ce0 => convolve4_U0_weightsbuf_27_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => weightsbuf_27_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => weightsbuf_27_2_i_full_n,
        i_write => ap_channel_done_weightsbuf_27_2,
        t_empty_n => weightsbuf_27_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    inputfm_0_U : component dataflow_in_channbEo
    generic map (
        DataWidth => 10,
        AddressRange => 1131,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_inputfm_0_address0,
        i_ce0 => read_in_wh45_U0_inputfm_0_ce0,
        i_we0 => read_in_wh45_U0_inputfm_0_we0,
        i_d0 => read_in_wh45_U0_inputfm_0_d0,
        i_q0 => inputfm_0_i_q0,
        t_address0 => convolve4_U0_inputfm_0_address0,
        t_ce0 => convolve4_U0_inputfm_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => inputfm_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => inputfm_0_i_full_n,
        i_write => ap_channel_done_inputfm_0,
        t_empty_n => inputfm_0_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    inputfm_1_U : component dataflow_in_channbEo
    generic map (
        DataWidth => 10,
        AddressRange => 1131,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_inputfm_1_address0,
        i_ce0 => read_in_wh45_U0_inputfm_1_ce0,
        i_we0 => read_in_wh45_U0_inputfm_1_we0,
        i_d0 => read_in_wh45_U0_inputfm_1_d0,
        i_q0 => inputfm_1_i_q0,
        t_address0 => convolve4_U0_inputfm_1_address0,
        t_ce0 => convolve4_U0_inputfm_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => inputfm_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => inputfm_1_i_full_n,
        i_write => ap_channel_done_inputfm_1,
        t_empty_n => inputfm_1_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    inputfm_2_U : component dataflow_in_channbEo
    generic map (
        DataWidth => 10,
        AddressRange => 1131,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => read_in_wh45_U0_inputfm_2_address0,
        i_ce0 => read_in_wh45_U0_inputfm_2_ce0,
        i_we0 => read_in_wh45_U0_inputfm_2_we0,
        i_d0 => read_in_wh45_U0_inputfm_2_d0,
        i_q0 => inputfm_2_i_q0,
        t_address0 => convolve4_U0_inputfm_2_address0,
        t_ce0 => convolve4_U0_inputfm_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv10_0,
        t_q0 => inputfm_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => inputfm_2_i_full_n,
        i_write => ap_channel_done_inputfm_2,
        t_empty_n => inputfm_2_t_empty_n,
        t_read => convolve4_U0_ap_ready);

    curr_layer_ker_w_c_U : component fifo_w32_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_in_wh45_U0_curr_layer_ker_w_out_din,
        if_full_n => curr_layer_ker_w_c_full_n,
        if_write => read_in_wh45_U0_curr_layer_ker_w_out_write,
        if_dout => curr_layer_ker_w_c_dout,
        if_empty_n => curr_layer_ker_w_c_empty_n,
        if_read => convolve4_U0_curr_layer_ker_w_read);

    curr_layer_ker_h_c_U : component fifo_w32_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_in_wh45_U0_curr_layer_ker_h_out_din,
        if_full_n => curr_layer_ker_h_c_full_n,
        if_write => read_in_wh45_U0_curr_layer_ker_h_out_write,
        if_dout => curr_layer_ker_h_c_dout,
        if_empty_n => curr_layer_ker_h_c_empty_n,
        if_read => convolve4_U0_curr_layer_ker_h_read);

    curr_layer_str_w_c_U : component fifo_w32_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_in_wh45_U0_curr_layer_str_w_out_din,
        if_full_n => curr_layer_str_w_c_full_n,
        if_write => read_in_wh45_U0_curr_layer_str_w_out_write,
        if_dout => curr_layer_str_w_c_dout,
        if_empty_n => curr_layer_str_w_c_empty_n,
        if_read => convolve4_U0_curr_layer_str_w_read);

    curr_layer_str_h_c_U : component fifo_w32_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_in_wh45_U0_curr_layer_str_h_out_din,
        if_full_n => curr_layer_str_h_c_full_n,
        if_write => read_in_wh45_U0_curr_layer_str_h_out_write,
        if_dout => curr_layer_str_h_c_dout,
        if_empty_n => curr_layer_str_h_c_empty_n,
        if_read => convolve4_U0_curr_layer_str_h_read);

    row_c_U : component fifo_w32_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_in_wh45_U0_row_out_din,
        if_full_n => row_c_full_n,
        if_write => read_in_wh45_U0_row_out_write,
        if_dout => row_c_dout,
        if_empty_n => row_c_empty_n,
        if_read => convolve4_U0_row_read);

    col_c_U : component fifo_w32_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_in_wh45_U0_col_out_din,
        if_full_n => col_c_full_n,
        if_write => read_in_wh45_U0_col_out_write,
        if_dout => col_c_dout,
        if_empty_n => col_c_empty_n,
        if_read => convolve4_U0_col_read);

    curr_layer_out_w_c_U : component fifo_w32_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_in_wh45_U0_curr_layer_out_w_out_din,
        if_full_n => curr_layer_out_w_c_full_n,
        if_write => read_in_wh45_U0_curr_layer_out_w_out_write,
        if_dout => curr_layer_out_w_c_dout,
        if_empty_n => curr_layer_out_w_c_empty_n,
        if_read => convolve4_U0_curr_layer_out_w_read);

    curr_layer_out_h_c_U : component fifo_w32_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_in_wh45_U0_curr_layer_out_h_out_din,
        if_full_n => curr_layer_out_h_c_full_n,
        if_write => read_in_wh45_U0_curr_layer_out_h_out_write,
        if_dout => curr_layer_out_h_c_dout,
        if_empty_n => curr_layer_out_h_c_empty_n,
        if_read => convolve4_U0_curr_layer_out_h_read);





    ap_sync_reg_channel_write_inputfm_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_inputfm_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_inputfm_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_inputfm_0 <= ap_sync_channel_write_inputfm_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_inputfm_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_inputfm_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_inputfm_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_inputfm_1 <= ap_sync_channel_write_inputfm_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_inputfm_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_inputfm_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_inputfm_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_inputfm_2 <= ap_sync_channel_write_inputfm_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_0_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_0_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_0_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_0_0 <= ap_sync_channel_write_weightsbuf_0_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_0_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_0_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_0_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_0_1 <= ap_sync_channel_write_weightsbuf_0_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_0_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_0_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_0_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_0_2 <= ap_sync_channel_write_weightsbuf_0_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_10_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_10_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_10_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_10_0 <= ap_sync_channel_write_weightsbuf_10_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_10_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_10_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_10_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_10_1 <= ap_sync_channel_write_weightsbuf_10_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_10_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_10_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_10_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_10_2 <= ap_sync_channel_write_weightsbuf_10_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_11_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_11_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_11_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_11_0 <= ap_sync_channel_write_weightsbuf_11_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_11_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_11_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_11_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_11_1 <= ap_sync_channel_write_weightsbuf_11_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_11_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_11_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_11_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_11_2 <= ap_sync_channel_write_weightsbuf_11_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_12_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_12_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_12_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_12_0 <= ap_sync_channel_write_weightsbuf_12_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_12_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_12_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_12_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_12_1 <= ap_sync_channel_write_weightsbuf_12_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_12_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_12_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_12_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_12_2 <= ap_sync_channel_write_weightsbuf_12_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_13_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_13_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_13_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_13_0 <= ap_sync_channel_write_weightsbuf_13_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_13_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_13_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_13_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_13_1 <= ap_sync_channel_write_weightsbuf_13_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_13_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_13_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_13_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_13_2 <= ap_sync_channel_write_weightsbuf_13_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_14_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_14_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_14_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_14_0 <= ap_sync_channel_write_weightsbuf_14_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_14_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_14_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_14_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_14_1 <= ap_sync_channel_write_weightsbuf_14_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_14_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_14_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_14_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_14_2 <= ap_sync_channel_write_weightsbuf_14_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_15_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_15_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_15_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_15_0 <= ap_sync_channel_write_weightsbuf_15_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_15_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_15_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_15_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_15_1 <= ap_sync_channel_write_weightsbuf_15_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_15_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_15_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_15_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_15_2 <= ap_sync_channel_write_weightsbuf_15_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_16_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_16_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_16_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_16_0 <= ap_sync_channel_write_weightsbuf_16_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_16_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_16_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_16_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_16_1 <= ap_sync_channel_write_weightsbuf_16_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_16_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_16_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_16_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_16_2 <= ap_sync_channel_write_weightsbuf_16_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_17_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_17_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_17_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_17_0 <= ap_sync_channel_write_weightsbuf_17_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_17_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_17_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_17_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_17_1 <= ap_sync_channel_write_weightsbuf_17_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_17_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_17_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_17_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_17_2 <= ap_sync_channel_write_weightsbuf_17_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_18_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_18_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_18_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_18_0 <= ap_sync_channel_write_weightsbuf_18_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_18_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_18_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_18_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_18_1 <= ap_sync_channel_write_weightsbuf_18_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_18_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_18_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_18_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_18_2 <= ap_sync_channel_write_weightsbuf_18_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_19_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_19_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_19_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_19_0 <= ap_sync_channel_write_weightsbuf_19_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_19_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_19_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_19_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_19_1 <= ap_sync_channel_write_weightsbuf_19_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_19_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_19_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_19_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_19_2 <= ap_sync_channel_write_weightsbuf_19_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_1_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_1_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_1_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_1_0 <= ap_sync_channel_write_weightsbuf_1_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_1_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_1_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_1_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_1_1 <= ap_sync_channel_write_weightsbuf_1_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_1_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_1_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_1_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_1_2 <= ap_sync_channel_write_weightsbuf_1_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_20_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_20_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_20_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_20_0 <= ap_sync_channel_write_weightsbuf_20_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_20_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_20_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_20_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_20_1 <= ap_sync_channel_write_weightsbuf_20_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_20_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_20_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_20_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_20_2 <= ap_sync_channel_write_weightsbuf_20_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_21_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_21_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_21_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_21_0 <= ap_sync_channel_write_weightsbuf_21_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_21_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_21_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_21_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_21_1 <= ap_sync_channel_write_weightsbuf_21_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_21_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_21_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_21_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_21_2 <= ap_sync_channel_write_weightsbuf_21_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_22_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_22_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_22_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_22_0 <= ap_sync_channel_write_weightsbuf_22_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_22_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_22_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_22_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_22_1 <= ap_sync_channel_write_weightsbuf_22_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_22_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_22_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_22_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_22_2 <= ap_sync_channel_write_weightsbuf_22_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_23_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_23_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_23_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_23_0 <= ap_sync_channel_write_weightsbuf_23_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_23_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_23_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_23_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_23_1 <= ap_sync_channel_write_weightsbuf_23_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_23_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_23_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_23_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_23_2 <= ap_sync_channel_write_weightsbuf_23_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_24_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_24_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_24_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_24_0 <= ap_sync_channel_write_weightsbuf_24_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_24_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_24_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_24_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_24_1 <= ap_sync_channel_write_weightsbuf_24_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_24_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_24_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_24_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_24_2 <= ap_sync_channel_write_weightsbuf_24_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_25_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_25_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_25_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_25_0 <= ap_sync_channel_write_weightsbuf_25_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_25_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_25_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_25_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_25_1 <= ap_sync_channel_write_weightsbuf_25_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_25_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_25_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_25_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_25_2 <= ap_sync_channel_write_weightsbuf_25_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_26_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_26_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_26_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_26_0 <= ap_sync_channel_write_weightsbuf_26_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_26_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_26_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_26_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_26_1 <= ap_sync_channel_write_weightsbuf_26_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_26_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_26_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_26_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_26_2 <= ap_sync_channel_write_weightsbuf_26_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_27_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_27_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_27_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_27_0 <= ap_sync_channel_write_weightsbuf_27_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_27_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_27_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_27_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_27_1 <= ap_sync_channel_write_weightsbuf_27_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_27_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_27_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_27_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_27_2 <= ap_sync_channel_write_weightsbuf_27_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_2_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_2_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_2_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_2_0 <= ap_sync_channel_write_weightsbuf_2_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_2_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_2_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_2_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_2_1 <= ap_sync_channel_write_weightsbuf_2_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_2_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_2_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_2_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_2_2 <= ap_sync_channel_write_weightsbuf_2_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_3_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_3_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_3_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_3_0 <= ap_sync_channel_write_weightsbuf_3_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_3_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_3_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_3_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_3_1 <= ap_sync_channel_write_weightsbuf_3_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_3_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_3_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_3_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_3_2 <= ap_sync_channel_write_weightsbuf_3_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_4_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_4_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_4_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_4_0 <= ap_sync_channel_write_weightsbuf_4_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_4_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_4_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_4_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_4_1 <= ap_sync_channel_write_weightsbuf_4_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_4_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_4_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_4_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_4_2 <= ap_sync_channel_write_weightsbuf_4_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_5_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_5_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_5_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_5_0 <= ap_sync_channel_write_weightsbuf_5_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_5_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_5_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_5_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_5_1 <= ap_sync_channel_write_weightsbuf_5_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_5_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_5_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_5_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_5_2 <= ap_sync_channel_write_weightsbuf_5_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_6_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_6_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_6_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_6_0 <= ap_sync_channel_write_weightsbuf_6_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_6_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_6_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_6_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_6_1 <= ap_sync_channel_write_weightsbuf_6_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_6_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_6_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_6_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_6_2 <= ap_sync_channel_write_weightsbuf_6_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_7_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_7_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_7_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_7_0 <= ap_sync_channel_write_weightsbuf_7_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_7_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_7_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_7_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_7_1 <= ap_sync_channel_write_weightsbuf_7_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_7_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_7_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_7_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_7_2 <= ap_sync_channel_write_weightsbuf_7_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_8_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_8_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_8_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_8_0 <= ap_sync_channel_write_weightsbuf_8_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_8_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_8_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_8_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_8_1 <= ap_sync_channel_write_weightsbuf_8_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_8_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_8_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_8_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_8_2 <= ap_sync_channel_write_weightsbuf_8_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_9_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_9_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_9_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_9_0 <= ap_sync_channel_write_weightsbuf_9_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_9_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_9_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_9_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_9_1 <= ap_sync_channel_write_weightsbuf_9_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_weightsbuf_9_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_weightsbuf_9_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (read_in_wh45_U0_ap_done and read_in_wh45_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_weightsbuf_9_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_weightsbuf_9_2 <= ap_sync_channel_write_weightsbuf_9_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_convolve4_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_convolve4_U0_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (ap_sync_ready and ap_start))) then 
                    ap_sync_reg_convolve4_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_convolve4_U0_ap_ready <= ap_sync_convolve4_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_read_in_wh45_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_read_in_wh45_U0_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (ap_sync_ready and ap_start))) then 
                    ap_sync_reg_read_in_wh45_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_read_in_wh45_U0_ap_ready <= ap_sync_read_in_wh45_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    convolve4_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = convolve4_U0_ap_ready) and (ap_const_logic_1 = ap_sync_ready))) then 
                convolve4_U0_ap_ready_count <= std_logic_vector(unsigned(convolve4_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_0 = ap_sync_ready) and (ap_const_logic_1 = convolve4_U0_ap_ready))) then 
                convolve4_U0_ap_ready_count <= std_logic_vector(unsigned(convolve4_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    read_in_wh45_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = read_in_wh45_U0_ap_ready) and (ap_const_logic_1 = ap_sync_ready))) then 
                read_in_wh45_U0_ap_ready_count <= std_logic_vector(unsigned(read_in_wh45_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_0 = ap_sync_ready) and (read_in_wh45_U0_ap_ready = ap_const_logic_1))) then 
                read_in_wh45_U0_ap_ready_count <= std_logic_vector(unsigned(read_in_wh45_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    ap_channel_done_inputfm_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_inputfm_0 xor ap_const_logic_1));
    ap_channel_done_inputfm_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_inputfm_1 xor ap_const_logic_1));
    ap_channel_done_inputfm_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_inputfm_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_0_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_0_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_0_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_0_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_0_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_0_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_10_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_10_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_10_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_10_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_10_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_10_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_11_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_11_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_11_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_11_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_11_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_11_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_12_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_12_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_12_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_12_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_12_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_12_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_13_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_13_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_13_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_13_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_13_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_13_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_14_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_14_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_14_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_14_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_14_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_14_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_15_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_15_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_15_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_15_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_15_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_15_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_16_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_16_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_16_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_16_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_16_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_16_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_17_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_17_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_17_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_17_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_17_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_17_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_18_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_18_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_18_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_18_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_18_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_18_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_19_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_19_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_19_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_19_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_19_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_19_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_1_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_1_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_1_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_1_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_1_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_1_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_20_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_20_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_20_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_20_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_20_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_20_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_21_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_21_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_21_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_21_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_21_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_21_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_22_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_22_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_22_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_22_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_22_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_22_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_23_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_23_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_23_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_23_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_23_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_23_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_24_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_24_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_24_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_24_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_24_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_24_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_25_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_25_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_25_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_25_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_25_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_25_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_26_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_26_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_26_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_26_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_26_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_26_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_27_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_27_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_27_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_27_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_27_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_27_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_2_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_2_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_2_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_2_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_2_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_2_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_3_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_3_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_3_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_3_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_3_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_3_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_4_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_4_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_4_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_4_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_4_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_4_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_5_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_5_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_5_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_5_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_5_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_5_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_6_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_6_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_6_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_6_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_6_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_6_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_7_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_7_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_7_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_7_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_7_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_7_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_8_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_8_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_8_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_8_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_8_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_8_2 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_9_0 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_9_0 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_9_1 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_9_1 xor ap_const_logic_1));
    ap_channel_done_weightsbuf_9_2 <= (read_in_wh45_U0_ap_done and (ap_sync_reg_channel_write_weightsbuf_9_2 xor ap_const_logic_1));
    ap_done <= convolve4_U0_ap_done;
    ap_idle <= (read_in_wh45_U0_ap_idle and (inputfm_2_t_empty_n xor ap_const_logic_1) and (inputfm_1_t_empty_n xor ap_const_logic_1) and (inputfm_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_27_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_27_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_27_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_26_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_26_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_26_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_25_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_25_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_25_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_24_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_24_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_24_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_23_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_23_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_23_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_22_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_22_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_22_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_21_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_21_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_21_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_20_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_20_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_20_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_19_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_19_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_19_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_18_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_18_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_18_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_17_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_17_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_17_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_16_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_16_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_16_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_15_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_15_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_15_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_14_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_14_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_14_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_13_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_13_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_13_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_12_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_12_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_12_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_11_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_11_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_11_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_10_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_10_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_10_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_9_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_9_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_9_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_8_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_8_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_8_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_7_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_7_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_7_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_6_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_6_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_6_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_5_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_5_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_5_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_4_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_4_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_4_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_3_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_3_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_3_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_2_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_2_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_2_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_1_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_1_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_1_0_t_empty_n xor ap_const_logic_1) and (weightsbuf_0_2_t_empty_n xor ap_const_logic_1) and (weightsbuf_0_1_t_empty_n xor ap_const_logic_1) and (weightsbuf_0_0_t_empty_n xor ap_const_logic_1) and convolve4_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_channel_write_inputfm_0 <= ((read_in_wh45_U0_inputfm_0_full_n and ap_channel_done_inputfm_0) or ap_sync_reg_channel_write_inputfm_0);
    ap_sync_channel_write_inputfm_1 <= ((read_in_wh45_U0_inputfm_1_full_n and ap_channel_done_inputfm_1) or ap_sync_reg_channel_write_inputfm_1);
    ap_sync_channel_write_inputfm_2 <= ((read_in_wh45_U0_inputfm_2_full_n and ap_channel_done_inputfm_2) or ap_sync_reg_channel_write_inputfm_2);
    ap_sync_channel_write_weightsbuf_0_0 <= ((read_in_wh45_U0_weightsbuf_0_0_full_n and ap_channel_done_weightsbuf_0_0) or ap_sync_reg_channel_write_weightsbuf_0_0);
    ap_sync_channel_write_weightsbuf_0_1 <= ((read_in_wh45_U0_weightsbuf_0_1_full_n and ap_channel_done_weightsbuf_0_1) or ap_sync_reg_channel_write_weightsbuf_0_1);
    ap_sync_channel_write_weightsbuf_0_2 <= ((read_in_wh45_U0_weightsbuf_0_2_full_n and ap_channel_done_weightsbuf_0_2) or ap_sync_reg_channel_write_weightsbuf_0_2);
    ap_sync_channel_write_weightsbuf_10_0 <= ((read_in_wh45_U0_weightsbuf_10_0_full_n and ap_channel_done_weightsbuf_10_0) or ap_sync_reg_channel_write_weightsbuf_10_0);
    ap_sync_channel_write_weightsbuf_10_1 <= ((read_in_wh45_U0_weightsbuf_10_1_full_n and ap_channel_done_weightsbuf_10_1) or ap_sync_reg_channel_write_weightsbuf_10_1);
    ap_sync_channel_write_weightsbuf_10_2 <= ((read_in_wh45_U0_weightsbuf_10_2_full_n and ap_channel_done_weightsbuf_10_2) or ap_sync_reg_channel_write_weightsbuf_10_2);
    ap_sync_channel_write_weightsbuf_11_0 <= ((read_in_wh45_U0_weightsbuf_11_0_full_n and ap_channel_done_weightsbuf_11_0) or ap_sync_reg_channel_write_weightsbuf_11_0);
    ap_sync_channel_write_weightsbuf_11_1 <= ((read_in_wh45_U0_weightsbuf_11_1_full_n and ap_channel_done_weightsbuf_11_1) or ap_sync_reg_channel_write_weightsbuf_11_1);
    ap_sync_channel_write_weightsbuf_11_2 <= ((read_in_wh45_U0_weightsbuf_11_2_full_n and ap_channel_done_weightsbuf_11_2) or ap_sync_reg_channel_write_weightsbuf_11_2);
    ap_sync_channel_write_weightsbuf_12_0 <= ((read_in_wh45_U0_weightsbuf_12_0_full_n and ap_channel_done_weightsbuf_12_0) or ap_sync_reg_channel_write_weightsbuf_12_0);
    ap_sync_channel_write_weightsbuf_12_1 <= ((read_in_wh45_U0_weightsbuf_12_1_full_n and ap_channel_done_weightsbuf_12_1) or ap_sync_reg_channel_write_weightsbuf_12_1);
    ap_sync_channel_write_weightsbuf_12_2 <= ((read_in_wh45_U0_weightsbuf_12_2_full_n and ap_channel_done_weightsbuf_12_2) or ap_sync_reg_channel_write_weightsbuf_12_2);
    ap_sync_channel_write_weightsbuf_13_0 <= ((read_in_wh45_U0_weightsbuf_13_0_full_n and ap_channel_done_weightsbuf_13_0) or ap_sync_reg_channel_write_weightsbuf_13_0);
    ap_sync_channel_write_weightsbuf_13_1 <= ((read_in_wh45_U0_weightsbuf_13_1_full_n and ap_channel_done_weightsbuf_13_1) or ap_sync_reg_channel_write_weightsbuf_13_1);
    ap_sync_channel_write_weightsbuf_13_2 <= ((read_in_wh45_U0_weightsbuf_13_2_full_n and ap_channel_done_weightsbuf_13_2) or ap_sync_reg_channel_write_weightsbuf_13_2);
    ap_sync_channel_write_weightsbuf_14_0 <= ((read_in_wh45_U0_weightsbuf_14_0_full_n and ap_channel_done_weightsbuf_14_0) or ap_sync_reg_channel_write_weightsbuf_14_0);
    ap_sync_channel_write_weightsbuf_14_1 <= ((read_in_wh45_U0_weightsbuf_14_1_full_n and ap_channel_done_weightsbuf_14_1) or ap_sync_reg_channel_write_weightsbuf_14_1);
    ap_sync_channel_write_weightsbuf_14_2 <= ((read_in_wh45_U0_weightsbuf_14_2_full_n and ap_channel_done_weightsbuf_14_2) or ap_sync_reg_channel_write_weightsbuf_14_2);
    ap_sync_channel_write_weightsbuf_15_0 <= ((read_in_wh45_U0_weightsbuf_15_0_full_n and ap_channel_done_weightsbuf_15_0) or ap_sync_reg_channel_write_weightsbuf_15_0);
    ap_sync_channel_write_weightsbuf_15_1 <= ((read_in_wh45_U0_weightsbuf_15_1_full_n and ap_channel_done_weightsbuf_15_1) or ap_sync_reg_channel_write_weightsbuf_15_1);
    ap_sync_channel_write_weightsbuf_15_2 <= ((read_in_wh45_U0_weightsbuf_15_2_full_n and ap_channel_done_weightsbuf_15_2) or ap_sync_reg_channel_write_weightsbuf_15_2);
    ap_sync_channel_write_weightsbuf_16_0 <= ((read_in_wh45_U0_weightsbuf_16_0_full_n and ap_channel_done_weightsbuf_16_0) or ap_sync_reg_channel_write_weightsbuf_16_0);
    ap_sync_channel_write_weightsbuf_16_1 <= ((read_in_wh45_U0_weightsbuf_16_1_full_n and ap_channel_done_weightsbuf_16_1) or ap_sync_reg_channel_write_weightsbuf_16_1);
    ap_sync_channel_write_weightsbuf_16_2 <= ((read_in_wh45_U0_weightsbuf_16_2_full_n and ap_channel_done_weightsbuf_16_2) or ap_sync_reg_channel_write_weightsbuf_16_2);
    ap_sync_channel_write_weightsbuf_17_0 <= ((read_in_wh45_U0_weightsbuf_17_0_full_n and ap_channel_done_weightsbuf_17_0) or ap_sync_reg_channel_write_weightsbuf_17_0);
    ap_sync_channel_write_weightsbuf_17_1 <= ((read_in_wh45_U0_weightsbuf_17_1_full_n and ap_channel_done_weightsbuf_17_1) or ap_sync_reg_channel_write_weightsbuf_17_1);
    ap_sync_channel_write_weightsbuf_17_2 <= ((read_in_wh45_U0_weightsbuf_17_2_full_n and ap_channel_done_weightsbuf_17_2) or ap_sync_reg_channel_write_weightsbuf_17_2);
    ap_sync_channel_write_weightsbuf_18_0 <= ((read_in_wh45_U0_weightsbuf_18_0_full_n and ap_channel_done_weightsbuf_18_0) or ap_sync_reg_channel_write_weightsbuf_18_0);
    ap_sync_channel_write_weightsbuf_18_1 <= ((read_in_wh45_U0_weightsbuf_18_1_full_n and ap_channel_done_weightsbuf_18_1) or ap_sync_reg_channel_write_weightsbuf_18_1);
    ap_sync_channel_write_weightsbuf_18_2 <= ((read_in_wh45_U0_weightsbuf_18_2_full_n and ap_channel_done_weightsbuf_18_2) or ap_sync_reg_channel_write_weightsbuf_18_2);
    ap_sync_channel_write_weightsbuf_19_0 <= ((read_in_wh45_U0_weightsbuf_19_0_full_n and ap_channel_done_weightsbuf_19_0) or ap_sync_reg_channel_write_weightsbuf_19_0);
    ap_sync_channel_write_weightsbuf_19_1 <= ((read_in_wh45_U0_weightsbuf_19_1_full_n and ap_channel_done_weightsbuf_19_1) or ap_sync_reg_channel_write_weightsbuf_19_1);
    ap_sync_channel_write_weightsbuf_19_2 <= ((read_in_wh45_U0_weightsbuf_19_2_full_n and ap_channel_done_weightsbuf_19_2) or ap_sync_reg_channel_write_weightsbuf_19_2);
    ap_sync_channel_write_weightsbuf_1_0 <= ((read_in_wh45_U0_weightsbuf_1_0_full_n and ap_channel_done_weightsbuf_1_0) or ap_sync_reg_channel_write_weightsbuf_1_0);
    ap_sync_channel_write_weightsbuf_1_1 <= ((read_in_wh45_U0_weightsbuf_1_1_full_n and ap_channel_done_weightsbuf_1_1) or ap_sync_reg_channel_write_weightsbuf_1_1);
    ap_sync_channel_write_weightsbuf_1_2 <= ((read_in_wh45_U0_weightsbuf_1_2_full_n and ap_channel_done_weightsbuf_1_2) or ap_sync_reg_channel_write_weightsbuf_1_2);
    ap_sync_channel_write_weightsbuf_20_0 <= ((read_in_wh45_U0_weightsbuf_20_0_full_n and ap_channel_done_weightsbuf_20_0) or ap_sync_reg_channel_write_weightsbuf_20_0);
    ap_sync_channel_write_weightsbuf_20_1 <= ((read_in_wh45_U0_weightsbuf_20_1_full_n and ap_channel_done_weightsbuf_20_1) or ap_sync_reg_channel_write_weightsbuf_20_1);
    ap_sync_channel_write_weightsbuf_20_2 <= ((read_in_wh45_U0_weightsbuf_20_2_full_n and ap_channel_done_weightsbuf_20_2) or ap_sync_reg_channel_write_weightsbuf_20_2);
    ap_sync_channel_write_weightsbuf_21_0 <= ((read_in_wh45_U0_weightsbuf_21_0_full_n and ap_channel_done_weightsbuf_21_0) or ap_sync_reg_channel_write_weightsbuf_21_0);
    ap_sync_channel_write_weightsbuf_21_1 <= ((read_in_wh45_U0_weightsbuf_21_1_full_n and ap_channel_done_weightsbuf_21_1) or ap_sync_reg_channel_write_weightsbuf_21_1);
    ap_sync_channel_write_weightsbuf_21_2 <= ((read_in_wh45_U0_weightsbuf_21_2_full_n and ap_channel_done_weightsbuf_21_2) or ap_sync_reg_channel_write_weightsbuf_21_2);
    ap_sync_channel_write_weightsbuf_22_0 <= ((read_in_wh45_U0_weightsbuf_22_0_full_n and ap_channel_done_weightsbuf_22_0) or ap_sync_reg_channel_write_weightsbuf_22_0);
    ap_sync_channel_write_weightsbuf_22_1 <= ((read_in_wh45_U0_weightsbuf_22_1_full_n and ap_channel_done_weightsbuf_22_1) or ap_sync_reg_channel_write_weightsbuf_22_1);
    ap_sync_channel_write_weightsbuf_22_2 <= ((read_in_wh45_U0_weightsbuf_22_2_full_n and ap_channel_done_weightsbuf_22_2) or ap_sync_reg_channel_write_weightsbuf_22_2);
    ap_sync_channel_write_weightsbuf_23_0 <= ((read_in_wh45_U0_weightsbuf_23_0_full_n and ap_channel_done_weightsbuf_23_0) or ap_sync_reg_channel_write_weightsbuf_23_0);
    ap_sync_channel_write_weightsbuf_23_1 <= ((read_in_wh45_U0_weightsbuf_23_1_full_n and ap_channel_done_weightsbuf_23_1) or ap_sync_reg_channel_write_weightsbuf_23_1);
    ap_sync_channel_write_weightsbuf_23_2 <= ((read_in_wh45_U0_weightsbuf_23_2_full_n and ap_channel_done_weightsbuf_23_2) or ap_sync_reg_channel_write_weightsbuf_23_2);
    ap_sync_channel_write_weightsbuf_24_0 <= ((read_in_wh45_U0_weightsbuf_24_0_full_n and ap_channel_done_weightsbuf_24_0) or ap_sync_reg_channel_write_weightsbuf_24_0);
    ap_sync_channel_write_weightsbuf_24_1 <= ((read_in_wh45_U0_weightsbuf_24_1_full_n and ap_channel_done_weightsbuf_24_1) or ap_sync_reg_channel_write_weightsbuf_24_1);
    ap_sync_channel_write_weightsbuf_24_2 <= ((read_in_wh45_U0_weightsbuf_24_2_full_n and ap_channel_done_weightsbuf_24_2) or ap_sync_reg_channel_write_weightsbuf_24_2);
    ap_sync_channel_write_weightsbuf_25_0 <= ((read_in_wh45_U0_weightsbuf_25_0_full_n and ap_channel_done_weightsbuf_25_0) or ap_sync_reg_channel_write_weightsbuf_25_0);
    ap_sync_channel_write_weightsbuf_25_1 <= ((read_in_wh45_U0_weightsbuf_25_1_full_n and ap_channel_done_weightsbuf_25_1) or ap_sync_reg_channel_write_weightsbuf_25_1);
    ap_sync_channel_write_weightsbuf_25_2 <= ((read_in_wh45_U0_weightsbuf_25_2_full_n and ap_channel_done_weightsbuf_25_2) or ap_sync_reg_channel_write_weightsbuf_25_2);
    ap_sync_channel_write_weightsbuf_26_0 <= ((read_in_wh45_U0_weightsbuf_26_0_full_n and ap_channel_done_weightsbuf_26_0) or ap_sync_reg_channel_write_weightsbuf_26_0);
    ap_sync_channel_write_weightsbuf_26_1 <= ((read_in_wh45_U0_weightsbuf_26_1_full_n and ap_channel_done_weightsbuf_26_1) or ap_sync_reg_channel_write_weightsbuf_26_1);
    ap_sync_channel_write_weightsbuf_26_2 <= ((read_in_wh45_U0_weightsbuf_26_2_full_n and ap_channel_done_weightsbuf_26_2) or ap_sync_reg_channel_write_weightsbuf_26_2);
    ap_sync_channel_write_weightsbuf_27_0 <= ((read_in_wh45_U0_weightsbuf_27_0_full_n and ap_channel_done_weightsbuf_27_0) or ap_sync_reg_channel_write_weightsbuf_27_0);
    ap_sync_channel_write_weightsbuf_27_1 <= ((read_in_wh45_U0_weightsbuf_27_1_full_n and ap_channel_done_weightsbuf_27_1) or ap_sync_reg_channel_write_weightsbuf_27_1);
    ap_sync_channel_write_weightsbuf_27_2 <= ((read_in_wh45_U0_weightsbuf_27_2_full_n and ap_channel_done_weightsbuf_27_2) or ap_sync_reg_channel_write_weightsbuf_27_2);
    ap_sync_channel_write_weightsbuf_2_0 <= ((read_in_wh45_U0_weightsbuf_2_0_full_n and ap_channel_done_weightsbuf_2_0) or ap_sync_reg_channel_write_weightsbuf_2_0);
    ap_sync_channel_write_weightsbuf_2_1 <= ((read_in_wh45_U0_weightsbuf_2_1_full_n and ap_channel_done_weightsbuf_2_1) or ap_sync_reg_channel_write_weightsbuf_2_1);
    ap_sync_channel_write_weightsbuf_2_2 <= ((read_in_wh45_U0_weightsbuf_2_2_full_n and ap_channel_done_weightsbuf_2_2) or ap_sync_reg_channel_write_weightsbuf_2_2);
    ap_sync_channel_write_weightsbuf_3_0 <= ((read_in_wh45_U0_weightsbuf_3_0_full_n and ap_channel_done_weightsbuf_3_0) or ap_sync_reg_channel_write_weightsbuf_3_0);
    ap_sync_channel_write_weightsbuf_3_1 <= ((read_in_wh45_U0_weightsbuf_3_1_full_n and ap_channel_done_weightsbuf_3_1) or ap_sync_reg_channel_write_weightsbuf_3_1);
    ap_sync_channel_write_weightsbuf_3_2 <= ((read_in_wh45_U0_weightsbuf_3_2_full_n and ap_channel_done_weightsbuf_3_2) or ap_sync_reg_channel_write_weightsbuf_3_2);
    ap_sync_channel_write_weightsbuf_4_0 <= ((read_in_wh45_U0_weightsbuf_4_0_full_n and ap_channel_done_weightsbuf_4_0) or ap_sync_reg_channel_write_weightsbuf_4_0);
    ap_sync_channel_write_weightsbuf_4_1 <= ((read_in_wh45_U0_weightsbuf_4_1_full_n and ap_channel_done_weightsbuf_4_1) or ap_sync_reg_channel_write_weightsbuf_4_1);
    ap_sync_channel_write_weightsbuf_4_2 <= ((read_in_wh45_U0_weightsbuf_4_2_full_n and ap_channel_done_weightsbuf_4_2) or ap_sync_reg_channel_write_weightsbuf_4_2);
    ap_sync_channel_write_weightsbuf_5_0 <= ((read_in_wh45_U0_weightsbuf_5_0_full_n and ap_channel_done_weightsbuf_5_0) or ap_sync_reg_channel_write_weightsbuf_5_0);
    ap_sync_channel_write_weightsbuf_5_1 <= ((read_in_wh45_U0_weightsbuf_5_1_full_n and ap_channel_done_weightsbuf_5_1) or ap_sync_reg_channel_write_weightsbuf_5_1);
    ap_sync_channel_write_weightsbuf_5_2 <= ((read_in_wh45_U0_weightsbuf_5_2_full_n and ap_channel_done_weightsbuf_5_2) or ap_sync_reg_channel_write_weightsbuf_5_2);
    ap_sync_channel_write_weightsbuf_6_0 <= ((read_in_wh45_U0_weightsbuf_6_0_full_n and ap_channel_done_weightsbuf_6_0) or ap_sync_reg_channel_write_weightsbuf_6_0);
    ap_sync_channel_write_weightsbuf_6_1 <= ((read_in_wh45_U0_weightsbuf_6_1_full_n and ap_channel_done_weightsbuf_6_1) or ap_sync_reg_channel_write_weightsbuf_6_1);
    ap_sync_channel_write_weightsbuf_6_2 <= ((read_in_wh45_U0_weightsbuf_6_2_full_n and ap_channel_done_weightsbuf_6_2) or ap_sync_reg_channel_write_weightsbuf_6_2);
    ap_sync_channel_write_weightsbuf_7_0 <= ((read_in_wh45_U0_weightsbuf_7_0_full_n and ap_channel_done_weightsbuf_7_0) or ap_sync_reg_channel_write_weightsbuf_7_0);
    ap_sync_channel_write_weightsbuf_7_1 <= ((read_in_wh45_U0_weightsbuf_7_1_full_n and ap_channel_done_weightsbuf_7_1) or ap_sync_reg_channel_write_weightsbuf_7_1);
    ap_sync_channel_write_weightsbuf_7_2 <= ((read_in_wh45_U0_weightsbuf_7_2_full_n and ap_channel_done_weightsbuf_7_2) or ap_sync_reg_channel_write_weightsbuf_7_2);
    ap_sync_channel_write_weightsbuf_8_0 <= ((read_in_wh45_U0_weightsbuf_8_0_full_n and ap_channel_done_weightsbuf_8_0) or ap_sync_reg_channel_write_weightsbuf_8_0);
    ap_sync_channel_write_weightsbuf_8_1 <= ((read_in_wh45_U0_weightsbuf_8_1_full_n and ap_channel_done_weightsbuf_8_1) or ap_sync_reg_channel_write_weightsbuf_8_1);
    ap_sync_channel_write_weightsbuf_8_2 <= ((read_in_wh45_U0_weightsbuf_8_2_full_n and ap_channel_done_weightsbuf_8_2) or ap_sync_reg_channel_write_weightsbuf_8_2);
    ap_sync_channel_write_weightsbuf_9_0 <= ((read_in_wh45_U0_weightsbuf_9_0_full_n and ap_channel_done_weightsbuf_9_0) or ap_sync_reg_channel_write_weightsbuf_9_0);
    ap_sync_channel_write_weightsbuf_9_1 <= ((read_in_wh45_U0_weightsbuf_9_1_full_n and ap_channel_done_weightsbuf_9_1) or ap_sync_reg_channel_write_weightsbuf_9_1);
    ap_sync_channel_write_weightsbuf_9_2 <= ((read_in_wh45_U0_weightsbuf_9_2_full_n and ap_channel_done_weightsbuf_9_2) or ap_sync_reg_channel_write_weightsbuf_9_2);
    ap_sync_continue <= ap_continue;
    ap_sync_convolve4_U0_ap_ready <= (convolve4_U0_ap_ready or ap_sync_reg_convolve4_U0_ap_ready);
    ap_sync_done <= convolve4_U0_ap_done;
    ap_sync_read_in_wh45_U0_ap_ready <= (read_in_wh45_U0_ap_ready or ap_sync_reg_read_in_wh45_U0_ap_ready);
    ap_sync_ready <= (ap_sync_read_in_wh45_U0_ap_ready and ap_sync_convolve4_U0_ap_ready);
    convolve4_U0_ap_continue <= ap_continue;
    convolve4_U0_ap_start <= (weightsbuf_9_2_t_empty_n and weightsbuf_9_1_t_empty_n and weightsbuf_9_0_t_empty_n and weightsbuf_8_2_t_empty_n and weightsbuf_8_1_t_empty_n and weightsbuf_8_0_t_empty_n and weightsbuf_7_2_t_empty_n and weightsbuf_7_1_t_empty_n and weightsbuf_7_0_t_empty_n and weightsbuf_6_2_t_empty_n and weightsbuf_6_1_t_empty_n and weightsbuf_6_0_t_empty_n and weightsbuf_5_2_t_empty_n and weightsbuf_5_1_t_empty_n and weightsbuf_5_0_t_empty_n and weightsbuf_4_2_t_empty_n and weightsbuf_4_1_t_empty_n and weightsbuf_4_0_t_empty_n and weightsbuf_3_2_t_empty_n and weightsbuf_3_1_t_empty_n and weightsbuf_3_0_t_empty_n and weightsbuf_2_2_t_empty_n and weightsbuf_2_1_t_empty_n and weightsbuf_2_0_t_empty_n and weightsbuf_27_2_t_empty_n and weightsbuf_27_1_t_empty_n and weightsbuf_27_0_t_empty_n and weightsbuf_26_2_t_empty_n and weightsbuf_26_1_t_empty_n and weightsbuf_26_0_t_empty_n and weightsbuf_25_2_t_empty_n and weightsbuf_25_1_t_empty_n and weightsbuf_25_0_t_empty_n and weightsbuf_24_2_t_empty_n and weightsbuf_24_1_t_empty_n and weightsbuf_24_0_t_empty_n and weightsbuf_23_2_t_empty_n and weightsbuf_23_1_t_empty_n and weightsbuf_23_0_t_empty_n and weightsbuf_22_2_t_empty_n and weightsbuf_22_1_t_empty_n and weightsbuf_22_0_t_empty_n and weightsbuf_21_2_t_empty_n and weightsbuf_21_1_t_empty_n and weightsbuf_21_0_t_empty_n and weightsbuf_20_2_t_empty_n and weightsbuf_20_1_t_empty_n and weightsbuf_20_0_t_empty_n and weightsbuf_1_2_t_empty_n and weightsbuf_1_1_t_empty_n and weightsbuf_1_0_t_empty_n and weightsbuf_19_2_t_empty_n and weightsbuf_19_1_t_empty_n and weightsbuf_19_0_t_empty_n and weightsbuf_18_2_t_empty_n and weightsbuf_18_1_t_empty_n and weightsbuf_18_0_t_empty_n and weightsbuf_17_2_t_empty_n and weightsbuf_17_1_t_empty_n and weightsbuf_17_0_t_empty_n and weightsbuf_16_2_t_empty_n and weightsbuf_16_1_t_empty_n and weightsbuf_16_0_t_empty_n and weightsbuf_15_2_t_empty_n and weightsbuf_15_1_t_empty_n and weightsbuf_15_0_t_empty_n and weightsbuf_14_2_t_empty_n and weightsbuf_14_1_t_empty_n and weightsbuf_14_0_t_empty_n and weightsbuf_13_2_t_empty_n and weightsbuf_13_1_t_empty_n and weightsbuf_13_0_t_empty_n and weightsbuf_12_2_t_empty_n and weightsbuf_12_1_t_empty_n and weightsbuf_12_0_t_empty_n and weightsbuf_11_2_t_empty_n and weightsbuf_11_1_t_empty_n and weightsbuf_11_0_t_empty_n and weightsbuf_10_2_t_empty_n and weightsbuf_10_1_t_empty_n and weightsbuf_10_0_t_empty_n and weightsbuf_0_2_t_empty_n and weightsbuf_0_1_t_empty_n and weightsbuf_0_0_t_empty_n and inputfm_2_t_empty_n and inputfm_1_t_empty_n and inputfm_0_t_empty_n and (ap_sync_reg_convolve4_U0_ap_ready xor ap_const_logic_1) and ap_start);
    convolve4_U0_outputfm_0_full_n <= outputfm_0_full_n;
    convolve4_U0_outputfm_0_write <= ap_const_logic_0;
    convolve4_U0_outputfm_10_full_n <= outputfm_10_full_n;
    convolve4_U0_outputfm_10_write <= ap_const_logic_0;
    convolve4_U0_outputfm_11_full_n <= outputfm_11_full_n;
    convolve4_U0_outputfm_11_write <= ap_const_logic_0;
    convolve4_U0_outputfm_12_full_n <= outputfm_12_full_n;
    convolve4_U0_outputfm_12_write <= ap_const_logic_0;
    convolve4_U0_outputfm_13_full_n <= outputfm_13_full_n;
    convolve4_U0_outputfm_13_write <= ap_const_logic_0;
    convolve4_U0_outputfm_14_full_n <= outputfm_14_full_n;
    convolve4_U0_outputfm_14_write <= ap_const_logic_0;
    convolve4_U0_outputfm_15_full_n <= outputfm_15_full_n;
    convolve4_U0_outputfm_15_write <= ap_const_logic_0;
    convolve4_U0_outputfm_16_full_n <= outputfm_16_full_n;
    convolve4_U0_outputfm_16_write <= ap_const_logic_0;
    convolve4_U0_outputfm_17_full_n <= outputfm_17_full_n;
    convolve4_U0_outputfm_17_write <= ap_const_logic_0;
    convolve4_U0_outputfm_18_full_n <= outputfm_18_full_n;
    convolve4_U0_outputfm_18_write <= ap_const_logic_0;
    convolve4_U0_outputfm_19_full_n <= outputfm_19_full_n;
    convolve4_U0_outputfm_19_write <= ap_const_logic_0;
    convolve4_U0_outputfm_1_full_n <= outputfm_1_full_n;
    convolve4_U0_outputfm_1_write <= ap_const_logic_0;
    convolve4_U0_outputfm_20_full_n <= outputfm_20_full_n;
    convolve4_U0_outputfm_20_write <= ap_const_logic_0;
    convolve4_U0_outputfm_21_full_n <= outputfm_21_full_n;
    convolve4_U0_outputfm_21_write <= ap_const_logic_0;
    convolve4_U0_outputfm_22_full_n <= outputfm_22_full_n;
    convolve4_U0_outputfm_22_write <= ap_const_logic_0;
    convolve4_U0_outputfm_23_full_n <= outputfm_23_full_n;
    convolve4_U0_outputfm_23_write <= ap_const_logic_0;
    convolve4_U0_outputfm_24_full_n <= outputfm_24_full_n;
    convolve4_U0_outputfm_24_write <= ap_const_logic_0;
    convolve4_U0_outputfm_25_full_n <= outputfm_25_full_n;
    convolve4_U0_outputfm_25_write <= ap_const_logic_0;
    convolve4_U0_outputfm_26_full_n <= outputfm_26_full_n;
    convolve4_U0_outputfm_26_write <= ap_const_logic_0;
    convolve4_U0_outputfm_27_full_n <= outputfm_27_full_n;
    convolve4_U0_outputfm_27_write <= ap_const_logic_0;
    convolve4_U0_outputfm_2_full_n <= outputfm_2_full_n;
    convolve4_U0_outputfm_2_write <= ap_const_logic_0;
    convolve4_U0_outputfm_3_full_n <= outputfm_3_full_n;
    convolve4_U0_outputfm_3_write <= ap_const_logic_0;
    convolve4_U0_outputfm_4_full_n <= outputfm_4_full_n;
    convolve4_U0_outputfm_4_write <= ap_const_logic_0;
    convolve4_U0_outputfm_5_full_n <= outputfm_5_full_n;
    convolve4_U0_outputfm_5_write <= ap_const_logic_0;
    convolve4_U0_outputfm_6_full_n <= outputfm_6_full_n;
    convolve4_U0_outputfm_6_write <= ap_const_logic_0;
    convolve4_U0_outputfm_7_full_n <= outputfm_7_full_n;
    convolve4_U0_outputfm_7_write <= ap_const_logic_0;
    convolve4_U0_outputfm_8_full_n <= outputfm_8_full_n;
    convolve4_U0_outputfm_8_write <= ap_const_logic_0;
    convolve4_U0_outputfm_9_full_n <= outputfm_9_full_n;
    convolve4_U0_outputfm_9_write <= ap_const_logic_0;
    convolve4_U0_start_full_n <= ap_const_logic_0;
    convolve4_U0_start_write <= ap_const_logic_0;
    m_axi_weights_ARADDR <= read_in_wh45_U0_m_axi_weights_ARADDR;
    m_axi_weights_ARBURST <= read_in_wh45_U0_m_axi_weights_ARBURST;
    m_axi_weights_ARCACHE <= read_in_wh45_U0_m_axi_weights_ARCACHE;
    m_axi_weights_ARID <= read_in_wh45_U0_m_axi_weights_ARID;
    m_axi_weights_ARLEN <= read_in_wh45_U0_m_axi_weights_ARLEN;
    m_axi_weights_ARLOCK <= read_in_wh45_U0_m_axi_weights_ARLOCK;
    m_axi_weights_ARPROT <= read_in_wh45_U0_m_axi_weights_ARPROT;
    m_axi_weights_ARQOS <= read_in_wh45_U0_m_axi_weights_ARQOS;
    m_axi_weights_ARREGION <= read_in_wh45_U0_m_axi_weights_ARREGION;
    m_axi_weights_ARSIZE <= read_in_wh45_U0_m_axi_weights_ARSIZE;
    m_axi_weights_ARUSER <= read_in_wh45_U0_m_axi_weights_ARUSER;
    m_axi_weights_ARVALID <= read_in_wh45_U0_m_axi_weights_ARVALID;
    m_axi_weights_AWADDR <= ap_const_lv32_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;
    m_axi_weights_RREADY <= read_in_wh45_U0_m_axi_weights_RREADY;
    m_axi_weights_WDATA <= ap_const_lv8_0;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv1_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;
    outputfm_0_address0 <= convolve4_U0_outputfm_0_address0;
    outputfm_0_address1 <= ap_const_lv10_0;
    outputfm_0_ce0 <= convolve4_U0_outputfm_0_ce0;
    outputfm_0_ce1 <= ap_const_logic_0;
    outputfm_0_d0 <= convolve4_U0_outputfm_0_d0;
    outputfm_0_d1 <= ap_const_lv27_0;
    outputfm_0_we0 <= convolve4_U0_outputfm_0_we0;
    outputfm_0_we1 <= ap_const_logic_0;
    outputfm_0_write <= convolve4_U0_outputfm_0_write;
    outputfm_10_address0 <= convolve4_U0_outputfm_10_address0;
    outputfm_10_address1 <= ap_const_lv10_0;
    outputfm_10_ce0 <= convolve4_U0_outputfm_10_ce0;
    outputfm_10_ce1 <= ap_const_logic_0;
    outputfm_10_d0 <= convolve4_U0_outputfm_10_d0;
    outputfm_10_d1 <= ap_const_lv27_0;
    outputfm_10_we0 <= convolve4_U0_outputfm_10_we0;
    outputfm_10_we1 <= ap_const_logic_0;
    outputfm_10_write <= convolve4_U0_outputfm_10_write;
    outputfm_11_address0 <= convolve4_U0_outputfm_11_address0;
    outputfm_11_address1 <= ap_const_lv10_0;
    outputfm_11_ce0 <= convolve4_U0_outputfm_11_ce0;
    outputfm_11_ce1 <= ap_const_logic_0;
    outputfm_11_d0 <= convolve4_U0_outputfm_11_d0;
    outputfm_11_d1 <= ap_const_lv27_0;
    outputfm_11_we0 <= convolve4_U0_outputfm_11_we0;
    outputfm_11_we1 <= ap_const_logic_0;
    outputfm_11_write <= convolve4_U0_outputfm_11_write;
    outputfm_12_address0 <= convolve4_U0_outputfm_12_address0;
    outputfm_12_address1 <= ap_const_lv10_0;
    outputfm_12_ce0 <= convolve4_U0_outputfm_12_ce0;
    outputfm_12_ce1 <= ap_const_logic_0;
    outputfm_12_d0 <= convolve4_U0_outputfm_12_d0;
    outputfm_12_d1 <= ap_const_lv27_0;
    outputfm_12_we0 <= convolve4_U0_outputfm_12_we0;
    outputfm_12_we1 <= ap_const_logic_0;
    outputfm_12_write <= convolve4_U0_outputfm_12_write;
    outputfm_13_address0 <= convolve4_U0_outputfm_13_address0;
    outputfm_13_address1 <= ap_const_lv10_0;
    outputfm_13_ce0 <= convolve4_U0_outputfm_13_ce0;
    outputfm_13_ce1 <= ap_const_logic_0;
    outputfm_13_d0 <= convolve4_U0_outputfm_13_d0;
    outputfm_13_d1 <= ap_const_lv27_0;
    outputfm_13_we0 <= convolve4_U0_outputfm_13_we0;
    outputfm_13_we1 <= ap_const_logic_0;
    outputfm_13_write <= convolve4_U0_outputfm_13_write;
    outputfm_14_address0 <= convolve4_U0_outputfm_14_address0;
    outputfm_14_address1 <= ap_const_lv10_0;
    outputfm_14_ce0 <= convolve4_U0_outputfm_14_ce0;
    outputfm_14_ce1 <= ap_const_logic_0;
    outputfm_14_d0 <= convolve4_U0_outputfm_14_d0;
    outputfm_14_d1 <= ap_const_lv27_0;
    outputfm_14_we0 <= convolve4_U0_outputfm_14_we0;
    outputfm_14_we1 <= ap_const_logic_0;
    outputfm_14_write <= convolve4_U0_outputfm_14_write;
    outputfm_15_address0 <= convolve4_U0_outputfm_15_address0;
    outputfm_15_address1 <= ap_const_lv10_0;
    outputfm_15_ce0 <= convolve4_U0_outputfm_15_ce0;
    outputfm_15_ce1 <= ap_const_logic_0;
    outputfm_15_d0 <= convolve4_U0_outputfm_15_d0;
    outputfm_15_d1 <= ap_const_lv27_0;
    outputfm_15_we0 <= convolve4_U0_outputfm_15_we0;
    outputfm_15_we1 <= ap_const_logic_0;
    outputfm_15_write <= convolve4_U0_outputfm_15_write;
    outputfm_16_address0 <= convolve4_U0_outputfm_16_address0;
    outputfm_16_address1 <= ap_const_lv10_0;
    outputfm_16_ce0 <= convolve4_U0_outputfm_16_ce0;
    outputfm_16_ce1 <= ap_const_logic_0;
    outputfm_16_d0 <= convolve4_U0_outputfm_16_d0;
    outputfm_16_d1 <= ap_const_lv27_0;
    outputfm_16_we0 <= convolve4_U0_outputfm_16_we0;
    outputfm_16_we1 <= ap_const_logic_0;
    outputfm_16_write <= convolve4_U0_outputfm_16_write;
    outputfm_17_address0 <= convolve4_U0_outputfm_17_address0;
    outputfm_17_address1 <= ap_const_lv10_0;
    outputfm_17_ce0 <= convolve4_U0_outputfm_17_ce0;
    outputfm_17_ce1 <= ap_const_logic_0;
    outputfm_17_d0 <= convolve4_U0_outputfm_17_d0;
    outputfm_17_d1 <= ap_const_lv27_0;
    outputfm_17_we0 <= convolve4_U0_outputfm_17_we0;
    outputfm_17_we1 <= ap_const_logic_0;
    outputfm_17_write <= convolve4_U0_outputfm_17_write;
    outputfm_18_address0 <= convolve4_U0_outputfm_18_address0;
    outputfm_18_address1 <= ap_const_lv10_0;
    outputfm_18_ce0 <= convolve4_U0_outputfm_18_ce0;
    outputfm_18_ce1 <= ap_const_logic_0;
    outputfm_18_d0 <= convolve4_U0_outputfm_18_d0;
    outputfm_18_d1 <= ap_const_lv27_0;
    outputfm_18_we0 <= convolve4_U0_outputfm_18_we0;
    outputfm_18_we1 <= ap_const_logic_0;
    outputfm_18_write <= convolve4_U0_outputfm_18_write;
    outputfm_19_address0 <= convolve4_U0_outputfm_19_address0;
    outputfm_19_address1 <= ap_const_lv10_0;
    outputfm_19_ce0 <= convolve4_U0_outputfm_19_ce0;
    outputfm_19_ce1 <= ap_const_logic_0;
    outputfm_19_d0 <= convolve4_U0_outputfm_19_d0;
    outputfm_19_d1 <= ap_const_lv27_0;
    outputfm_19_we0 <= convolve4_U0_outputfm_19_we0;
    outputfm_19_we1 <= ap_const_logic_0;
    outputfm_19_write <= convolve4_U0_outputfm_19_write;
    outputfm_1_address0 <= convolve4_U0_outputfm_1_address0;
    outputfm_1_address1 <= ap_const_lv10_0;
    outputfm_1_ce0 <= convolve4_U0_outputfm_1_ce0;
    outputfm_1_ce1 <= ap_const_logic_0;
    outputfm_1_d0 <= convolve4_U0_outputfm_1_d0;
    outputfm_1_d1 <= ap_const_lv27_0;
    outputfm_1_we0 <= convolve4_U0_outputfm_1_we0;
    outputfm_1_we1 <= ap_const_logic_0;
    outputfm_1_write <= convolve4_U0_outputfm_1_write;
    outputfm_20_address0 <= convolve4_U0_outputfm_20_address0;
    outputfm_20_address1 <= ap_const_lv10_0;
    outputfm_20_ce0 <= convolve4_U0_outputfm_20_ce0;
    outputfm_20_ce1 <= ap_const_logic_0;
    outputfm_20_d0 <= convolve4_U0_outputfm_20_d0;
    outputfm_20_d1 <= ap_const_lv27_0;
    outputfm_20_we0 <= convolve4_U0_outputfm_20_we0;
    outputfm_20_we1 <= ap_const_logic_0;
    outputfm_20_write <= convolve4_U0_outputfm_20_write;
    outputfm_21_address0 <= convolve4_U0_outputfm_21_address0;
    outputfm_21_address1 <= ap_const_lv10_0;
    outputfm_21_ce0 <= convolve4_U0_outputfm_21_ce0;
    outputfm_21_ce1 <= ap_const_logic_0;
    outputfm_21_d0 <= convolve4_U0_outputfm_21_d0;
    outputfm_21_d1 <= ap_const_lv27_0;
    outputfm_21_we0 <= convolve4_U0_outputfm_21_we0;
    outputfm_21_we1 <= ap_const_logic_0;
    outputfm_21_write <= convolve4_U0_outputfm_21_write;
    outputfm_22_address0 <= convolve4_U0_outputfm_22_address0;
    outputfm_22_address1 <= ap_const_lv10_0;
    outputfm_22_ce0 <= convolve4_U0_outputfm_22_ce0;
    outputfm_22_ce1 <= ap_const_logic_0;
    outputfm_22_d0 <= convolve4_U0_outputfm_22_d0;
    outputfm_22_d1 <= ap_const_lv27_0;
    outputfm_22_we0 <= convolve4_U0_outputfm_22_we0;
    outputfm_22_we1 <= ap_const_logic_0;
    outputfm_22_write <= convolve4_U0_outputfm_22_write;
    outputfm_23_address0 <= convolve4_U0_outputfm_23_address0;
    outputfm_23_address1 <= ap_const_lv10_0;
    outputfm_23_ce0 <= convolve4_U0_outputfm_23_ce0;
    outputfm_23_ce1 <= ap_const_logic_0;
    outputfm_23_d0 <= convolve4_U0_outputfm_23_d0;
    outputfm_23_d1 <= ap_const_lv27_0;
    outputfm_23_we0 <= convolve4_U0_outputfm_23_we0;
    outputfm_23_we1 <= ap_const_logic_0;
    outputfm_23_write <= convolve4_U0_outputfm_23_write;
    outputfm_24_address0 <= convolve4_U0_outputfm_24_address0;
    outputfm_24_address1 <= ap_const_lv10_0;
    outputfm_24_ce0 <= convolve4_U0_outputfm_24_ce0;
    outputfm_24_ce1 <= ap_const_logic_0;
    outputfm_24_d0 <= convolve4_U0_outputfm_24_d0;
    outputfm_24_d1 <= ap_const_lv27_0;
    outputfm_24_we0 <= convolve4_U0_outputfm_24_we0;
    outputfm_24_we1 <= ap_const_logic_0;
    outputfm_24_write <= convolve4_U0_outputfm_24_write;
    outputfm_25_address0 <= convolve4_U0_outputfm_25_address0;
    outputfm_25_address1 <= ap_const_lv10_0;
    outputfm_25_ce0 <= convolve4_U0_outputfm_25_ce0;
    outputfm_25_ce1 <= ap_const_logic_0;
    outputfm_25_d0 <= convolve4_U0_outputfm_25_d0;
    outputfm_25_d1 <= ap_const_lv27_0;
    outputfm_25_we0 <= convolve4_U0_outputfm_25_we0;
    outputfm_25_we1 <= ap_const_logic_0;
    outputfm_25_write <= convolve4_U0_outputfm_25_write;
    outputfm_26_address0 <= convolve4_U0_outputfm_26_address0;
    outputfm_26_address1 <= ap_const_lv10_0;
    outputfm_26_ce0 <= convolve4_U0_outputfm_26_ce0;
    outputfm_26_ce1 <= ap_const_logic_0;
    outputfm_26_d0 <= convolve4_U0_outputfm_26_d0;
    outputfm_26_d1 <= ap_const_lv27_0;
    outputfm_26_we0 <= convolve4_U0_outputfm_26_we0;
    outputfm_26_we1 <= ap_const_logic_0;
    outputfm_26_write <= convolve4_U0_outputfm_26_write;
    outputfm_27_address0 <= convolve4_U0_outputfm_27_address0;
    outputfm_27_address1 <= ap_const_lv10_0;
    outputfm_27_ce0 <= convolve4_U0_outputfm_27_ce0;
    outputfm_27_ce1 <= ap_const_logic_0;
    outputfm_27_d0 <= convolve4_U0_outputfm_27_d0;
    outputfm_27_d1 <= ap_const_lv27_0;
    outputfm_27_we0 <= convolve4_U0_outputfm_27_we0;
    outputfm_27_we1 <= ap_const_logic_0;
    outputfm_27_write <= convolve4_U0_outputfm_27_write;
    outputfm_2_address0 <= convolve4_U0_outputfm_2_address0;
    outputfm_2_address1 <= ap_const_lv10_0;
    outputfm_2_ce0 <= convolve4_U0_outputfm_2_ce0;
    outputfm_2_ce1 <= ap_const_logic_0;
    outputfm_2_d0 <= convolve4_U0_outputfm_2_d0;
    outputfm_2_d1 <= ap_const_lv27_0;
    outputfm_2_we0 <= convolve4_U0_outputfm_2_we0;
    outputfm_2_we1 <= ap_const_logic_0;
    outputfm_2_write <= convolve4_U0_outputfm_2_write;
    outputfm_3_address0 <= convolve4_U0_outputfm_3_address0;
    outputfm_3_address1 <= ap_const_lv10_0;
    outputfm_3_ce0 <= convolve4_U0_outputfm_3_ce0;
    outputfm_3_ce1 <= ap_const_logic_0;
    outputfm_3_d0 <= convolve4_U0_outputfm_3_d0;
    outputfm_3_d1 <= ap_const_lv27_0;
    outputfm_3_we0 <= convolve4_U0_outputfm_3_we0;
    outputfm_3_we1 <= ap_const_logic_0;
    outputfm_3_write <= convolve4_U0_outputfm_3_write;
    outputfm_4_address0 <= convolve4_U0_outputfm_4_address0;
    outputfm_4_address1 <= ap_const_lv10_0;
    outputfm_4_ce0 <= convolve4_U0_outputfm_4_ce0;
    outputfm_4_ce1 <= ap_const_logic_0;
    outputfm_4_d0 <= convolve4_U0_outputfm_4_d0;
    outputfm_4_d1 <= ap_const_lv27_0;
    outputfm_4_we0 <= convolve4_U0_outputfm_4_we0;
    outputfm_4_we1 <= ap_const_logic_0;
    outputfm_4_write <= convolve4_U0_outputfm_4_write;
    outputfm_5_address0 <= convolve4_U0_outputfm_5_address0;
    outputfm_5_address1 <= ap_const_lv10_0;
    outputfm_5_ce0 <= convolve4_U0_outputfm_5_ce0;
    outputfm_5_ce1 <= ap_const_logic_0;
    outputfm_5_d0 <= convolve4_U0_outputfm_5_d0;
    outputfm_5_d1 <= ap_const_lv27_0;
    outputfm_5_we0 <= convolve4_U0_outputfm_5_we0;
    outputfm_5_we1 <= ap_const_logic_0;
    outputfm_5_write <= convolve4_U0_outputfm_5_write;
    outputfm_6_address0 <= convolve4_U0_outputfm_6_address0;
    outputfm_6_address1 <= ap_const_lv10_0;
    outputfm_6_ce0 <= convolve4_U0_outputfm_6_ce0;
    outputfm_6_ce1 <= ap_const_logic_0;
    outputfm_6_d0 <= convolve4_U0_outputfm_6_d0;
    outputfm_6_d1 <= ap_const_lv27_0;
    outputfm_6_we0 <= convolve4_U0_outputfm_6_we0;
    outputfm_6_we1 <= ap_const_logic_0;
    outputfm_6_write <= convolve4_U0_outputfm_6_write;
    outputfm_7_address0 <= convolve4_U0_outputfm_7_address0;
    outputfm_7_address1 <= ap_const_lv10_0;
    outputfm_7_ce0 <= convolve4_U0_outputfm_7_ce0;
    outputfm_7_ce1 <= ap_const_logic_0;
    outputfm_7_d0 <= convolve4_U0_outputfm_7_d0;
    outputfm_7_d1 <= ap_const_lv27_0;
    outputfm_7_we0 <= convolve4_U0_outputfm_7_we0;
    outputfm_7_we1 <= ap_const_logic_0;
    outputfm_7_write <= convolve4_U0_outputfm_7_write;
    outputfm_8_address0 <= convolve4_U0_outputfm_8_address0;
    outputfm_8_address1 <= ap_const_lv10_0;
    outputfm_8_ce0 <= convolve4_U0_outputfm_8_ce0;
    outputfm_8_ce1 <= ap_const_logic_0;
    outputfm_8_d0 <= convolve4_U0_outputfm_8_d0;
    outputfm_8_d1 <= ap_const_lv27_0;
    outputfm_8_we0 <= convolve4_U0_outputfm_8_we0;
    outputfm_8_we1 <= ap_const_logic_0;
    outputfm_8_write <= convolve4_U0_outputfm_8_write;
    outputfm_9_address0 <= convolve4_U0_outputfm_9_address0;
    outputfm_9_address1 <= ap_const_lv10_0;
    outputfm_9_ce0 <= convolve4_U0_outputfm_9_ce0;
    outputfm_9_ce1 <= ap_const_logic_0;
    outputfm_9_d0 <= convolve4_U0_outputfm_9_d0;
    outputfm_9_d1 <= ap_const_lv27_0;
    outputfm_9_we0 <= convolve4_U0_outputfm_9_we0;
    outputfm_9_we1 <= ap_const_logic_0;
    outputfm_9_write <= convolve4_U0_outputfm_9_write;
    partial_outputfm_0_address0 <= convolve4_U0_partial_outputfm_0_address0;
    partial_outputfm_0_address1 <= convolve4_U0_partial_outputfm_0_address1;
    partial_outputfm_0_ce0 <= convolve4_U0_partial_outputfm_0_ce0;
    partial_outputfm_0_ce1 <= convolve4_U0_partial_outputfm_0_ce1;
    partial_outputfm_0_d0 <= ap_const_lv27_0;
    partial_outputfm_0_d1 <= convolve4_U0_partial_outputfm_0_d1;
    partial_outputfm_0_we0 <= ap_const_logic_0;
    partial_outputfm_0_we1 <= convolve4_U0_partial_outputfm_0_we1;
    partial_outputfm_10_address0 <= convolve4_U0_partial_outputfm_10_address0;
    partial_outputfm_10_address1 <= convolve4_U0_partial_outputfm_10_address1;
    partial_outputfm_10_ce0 <= convolve4_U0_partial_outputfm_10_ce0;
    partial_outputfm_10_ce1 <= convolve4_U0_partial_outputfm_10_ce1;
    partial_outputfm_10_d0 <= ap_const_lv27_0;
    partial_outputfm_10_d1 <= convolve4_U0_partial_outputfm_10_d1;
    partial_outputfm_10_we0 <= ap_const_logic_0;
    partial_outputfm_10_we1 <= convolve4_U0_partial_outputfm_10_we1;
    partial_outputfm_11_address0 <= convolve4_U0_partial_outputfm_11_address0;
    partial_outputfm_11_address1 <= convolve4_U0_partial_outputfm_11_address1;
    partial_outputfm_11_ce0 <= convolve4_U0_partial_outputfm_11_ce0;
    partial_outputfm_11_ce1 <= convolve4_U0_partial_outputfm_11_ce1;
    partial_outputfm_11_d0 <= ap_const_lv27_0;
    partial_outputfm_11_d1 <= convolve4_U0_partial_outputfm_11_d1;
    partial_outputfm_11_we0 <= ap_const_logic_0;
    partial_outputfm_11_we1 <= convolve4_U0_partial_outputfm_11_we1;
    partial_outputfm_12_address0 <= convolve4_U0_partial_outputfm_12_address0;
    partial_outputfm_12_address1 <= convolve4_U0_partial_outputfm_12_address1;
    partial_outputfm_12_ce0 <= convolve4_U0_partial_outputfm_12_ce0;
    partial_outputfm_12_ce1 <= convolve4_U0_partial_outputfm_12_ce1;
    partial_outputfm_12_d0 <= ap_const_lv27_0;
    partial_outputfm_12_d1 <= convolve4_U0_partial_outputfm_12_d1;
    partial_outputfm_12_we0 <= ap_const_logic_0;
    partial_outputfm_12_we1 <= convolve4_U0_partial_outputfm_12_we1;
    partial_outputfm_13_address0 <= convolve4_U0_partial_outputfm_13_address0;
    partial_outputfm_13_address1 <= convolve4_U0_partial_outputfm_13_address1;
    partial_outputfm_13_ce0 <= convolve4_U0_partial_outputfm_13_ce0;
    partial_outputfm_13_ce1 <= convolve4_U0_partial_outputfm_13_ce1;
    partial_outputfm_13_d0 <= ap_const_lv27_0;
    partial_outputfm_13_d1 <= convolve4_U0_partial_outputfm_13_d1;
    partial_outputfm_13_we0 <= ap_const_logic_0;
    partial_outputfm_13_we1 <= convolve4_U0_partial_outputfm_13_we1;
    partial_outputfm_14_address0 <= convolve4_U0_partial_outputfm_14_address0;
    partial_outputfm_14_address1 <= convolve4_U0_partial_outputfm_14_address1;
    partial_outputfm_14_ce0 <= convolve4_U0_partial_outputfm_14_ce0;
    partial_outputfm_14_ce1 <= convolve4_U0_partial_outputfm_14_ce1;
    partial_outputfm_14_d0 <= ap_const_lv27_0;
    partial_outputfm_14_d1 <= convolve4_U0_partial_outputfm_14_d1;
    partial_outputfm_14_we0 <= ap_const_logic_0;
    partial_outputfm_14_we1 <= convolve4_U0_partial_outputfm_14_we1;
    partial_outputfm_15_address0 <= convolve4_U0_partial_outputfm_15_address0;
    partial_outputfm_15_address1 <= convolve4_U0_partial_outputfm_15_address1;
    partial_outputfm_15_ce0 <= convolve4_U0_partial_outputfm_15_ce0;
    partial_outputfm_15_ce1 <= convolve4_U0_partial_outputfm_15_ce1;
    partial_outputfm_15_d0 <= ap_const_lv27_0;
    partial_outputfm_15_d1 <= convolve4_U0_partial_outputfm_15_d1;
    partial_outputfm_15_we0 <= ap_const_logic_0;
    partial_outputfm_15_we1 <= convolve4_U0_partial_outputfm_15_we1;
    partial_outputfm_16_address0 <= convolve4_U0_partial_outputfm_16_address0;
    partial_outputfm_16_address1 <= convolve4_U0_partial_outputfm_16_address1;
    partial_outputfm_16_ce0 <= convolve4_U0_partial_outputfm_16_ce0;
    partial_outputfm_16_ce1 <= convolve4_U0_partial_outputfm_16_ce1;
    partial_outputfm_16_d0 <= ap_const_lv27_0;
    partial_outputfm_16_d1 <= convolve4_U0_partial_outputfm_16_d1;
    partial_outputfm_16_we0 <= ap_const_logic_0;
    partial_outputfm_16_we1 <= convolve4_U0_partial_outputfm_16_we1;
    partial_outputfm_17_address0 <= convolve4_U0_partial_outputfm_17_address0;
    partial_outputfm_17_address1 <= convolve4_U0_partial_outputfm_17_address1;
    partial_outputfm_17_ce0 <= convolve4_U0_partial_outputfm_17_ce0;
    partial_outputfm_17_ce1 <= convolve4_U0_partial_outputfm_17_ce1;
    partial_outputfm_17_d0 <= ap_const_lv27_0;
    partial_outputfm_17_d1 <= convolve4_U0_partial_outputfm_17_d1;
    partial_outputfm_17_we0 <= ap_const_logic_0;
    partial_outputfm_17_we1 <= convolve4_U0_partial_outputfm_17_we1;
    partial_outputfm_18_address0 <= convolve4_U0_partial_outputfm_18_address0;
    partial_outputfm_18_address1 <= convolve4_U0_partial_outputfm_18_address1;
    partial_outputfm_18_ce0 <= convolve4_U0_partial_outputfm_18_ce0;
    partial_outputfm_18_ce1 <= convolve4_U0_partial_outputfm_18_ce1;
    partial_outputfm_18_d0 <= ap_const_lv27_0;
    partial_outputfm_18_d1 <= convolve4_U0_partial_outputfm_18_d1;
    partial_outputfm_18_we0 <= ap_const_logic_0;
    partial_outputfm_18_we1 <= convolve4_U0_partial_outputfm_18_we1;
    partial_outputfm_19_address0 <= convolve4_U0_partial_outputfm_19_address0;
    partial_outputfm_19_address1 <= convolve4_U0_partial_outputfm_19_address1;
    partial_outputfm_19_ce0 <= convolve4_U0_partial_outputfm_19_ce0;
    partial_outputfm_19_ce1 <= convolve4_U0_partial_outputfm_19_ce1;
    partial_outputfm_19_d0 <= ap_const_lv27_0;
    partial_outputfm_19_d1 <= convolve4_U0_partial_outputfm_19_d1;
    partial_outputfm_19_we0 <= ap_const_logic_0;
    partial_outputfm_19_we1 <= convolve4_U0_partial_outputfm_19_we1;
    partial_outputfm_1_address0 <= convolve4_U0_partial_outputfm_1_address0;
    partial_outputfm_1_address1 <= convolve4_U0_partial_outputfm_1_address1;
    partial_outputfm_1_ce0 <= convolve4_U0_partial_outputfm_1_ce0;
    partial_outputfm_1_ce1 <= convolve4_U0_partial_outputfm_1_ce1;
    partial_outputfm_1_d0 <= ap_const_lv27_0;
    partial_outputfm_1_d1 <= convolve4_U0_partial_outputfm_1_d1;
    partial_outputfm_1_we0 <= ap_const_logic_0;
    partial_outputfm_1_we1 <= convolve4_U0_partial_outputfm_1_we1;
    partial_outputfm_20_address0 <= convolve4_U0_partial_outputfm_20_address0;
    partial_outputfm_20_address1 <= convolve4_U0_partial_outputfm_20_address1;
    partial_outputfm_20_ce0 <= convolve4_U0_partial_outputfm_20_ce0;
    partial_outputfm_20_ce1 <= convolve4_U0_partial_outputfm_20_ce1;
    partial_outputfm_20_d0 <= ap_const_lv27_0;
    partial_outputfm_20_d1 <= convolve4_U0_partial_outputfm_20_d1;
    partial_outputfm_20_we0 <= ap_const_logic_0;
    partial_outputfm_20_we1 <= convolve4_U0_partial_outputfm_20_we1;
    partial_outputfm_21_address0 <= convolve4_U0_partial_outputfm_21_address0;
    partial_outputfm_21_address1 <= convolve4_U0_partial_outputfm_21_address1;
    partial_outputfm_21_ce0 <= convolve4_U0_partial_outputfm_21_ce0;
    partial_outputfm_21_ce1 <= convolve4_U0_partial_outputfm_21_ce1;
    partial_outputfm_21_d0 <= ap_const_lv27_0;
    partial_outputfm_21_d1 <= convolve4_U0_partial_outputfm_21_d1;
    partial_outputfm_21_we0 <= ap_const_logic_0;
    partial_outputfm_21_we1 <= convolve4_U0_partial_outputfm_21_we1;
    partial_outputfm_22_address0 <= convolve4_U0_partial_outputfm_22_address0;
    partial_outputfm_22_address1 <= convolve4_U0_partial_outputfm_22_address1;
    partial_outputfm_22_ce0 <= convolve4_U0_partial_outputfm_22_ce0;
    partial_outputfm_22_ce1 <= convolve4_U0_partial_outputfm_22_ce1;
    partial_outputfm_22_d0 <= ap_const_lv27_0;
    partial_outputfm_22_d1 <= convolve4_U0_partial_outputfm_22_d1;
    partial_outputfm_22_we0 <= ap_const_logic_0;
    partial_outputfm_22_we1 <= convolve4_U0_partial_outputfm_22_we1;
    partial_outputfm_23_address0 <= convolve4_U0_partial_outputfm_23_address0;
    partial_outputfm_23_address1 <= convolve4_U0_partial_outputfm_23_address1;
    partial_outputfm_23_ce0 <= convolve4_U0_partial_outputfm_23_ce0;
    partial_outputfm_23_ce1 <= convolve4_U0_partial_outputfm_23_ce1;
    partial_outputfm_23_d0 <= ap_const_lv27_0;
    partial_outputfm_23_d1 <= convolve4_U0_partial_outputfm_23_d1;
    partial_outputfm_23_we0 <= ap_const_logic_0;
    partial_outputfm_23_we1 <= convolve4_U0_partial_outputfm_23_we1;
    partial_outputfm_24_address0 <= convolve4_U0_partial_outputfm_24_address0;
    partial_outputfm_24_address1 <= convolve4_U0_partial_outputfm_24_address1;
    partial_outputfm_24_ce0 <= convolve4_U0_partial_outputfm_24_ce0;
    partial_outputfm_24_ce1 <= convolve4_U0_partial_outputfm_24_ce1;
    partial_outputfm_24_d0 <= ap_const_lv27_0;
    partial_outputfm_24_d1 <= convolve4_U0_partial_outputfm_24_d1;
    partial_outputfm_24_we0 <= ap_const_logic_0;
    partial_outputfm_24_we1 <= convolve4_U0_partial_outputfm_24_we1;
    partial_outputfm_25_address0 <= convolve4_U0_partial_outputfm_25_address0;
    partial_outputfm_25_address1 <= convolve4_U0_partial_outputfm_25_address1;
    partial_outputfm_25_ce0 <= convolve4_U0_partial_outputfm_25_ce0;
    partial_outputfm_25_ce1 <= convolve4_U0_partial_outputfm_25_ce1;
    partial_outputfm_25_d0 <= ap_const_lv27_0;
    partial_outputfm_25_d1 <= convolve4_U0_partial_outputfm_25_d1;
    partial_outputfm_25_we0 <= ap_const_logic_0;
    partial_outputfm_25_we1 <= convolve4_U0_partial_outputfm_25_we1;
    partial_outputfm_26_address0 <= convolve4_U0_partial_outputfm_26_address0;
    partial_outputfm_26_address1 <= convolve4_U0_partial_outputfm_26_address1;
    partial_outputfm_26_ce0 <= convolve4_U0_partial_outputfm_26_ce0;
    partial_outputfm_26_ce1 <= convolve4_U0_partial_outputfm_26_ce1;
    partial_outputfm_26_d0 <= ap_const_lv27_0;
    partial_outputfm_26_d1 <= convolve4_U0_partial_outputfm_26_d1;
    partial_outputfm_26_we0 <= ap_const_logic_0;
    partial_outputfm_26_we1 <= convolve4_U0_partial_outputfm_26_we1;
    partial_outputfm_27_address0 <= convolve4_U0_partial_outputfm_27_address0;
    partial_outputfm_27_address1 <= convolve4_U0_partial_outputfm_27_address1;
    partial_outputfm_27_ce0 <= convolve4_U0_partial_outputfm_27_ce0;
    partial_outputfm_27_ce1 <= convolve4_U0_partial_outputfm_27_ce1;
    partial_outputfm_27_d0 <= ap_const_lv27_0;
    partial_outputfm_27_d1 <= convolve4_U0_partial_outputfm_27_d1;
    partial_outputfm_27_we0 <= ap_const_logic_0;
    partial_outputfm_27_we1 <= convolve4_U0_partial_outputfm_27_we1;
    partial_outputfm_2_address0 <= convolve4_U0_partial_outputfm_2_address0;
    partial_outputfm_2_address1 <= convolve4_U0_partial_outputfm_2_address1;
    partial_outputfm_2_ce0 <= convolve4_U0_partial_outputfm_2_ce0;
    partial_outputfm_2_ce1 <= convolve4_U0_partial_outputfm_2_ce1;
    partial_outputfm_2_d0 <= ap_const_lv27_0;
    partial_outputfm_2_d1 <= convolve4_U0_partial_outputfm_2_d1;
    partial_outputfm_2_we0 <= ap_const_logic_0;
    partial_outputfm_2_we1 <= convolve4_U0_partial_outputfm_2_we1;
    partial_outputfm_3_address0 <= convolve4_U0_partial_outputfm_3_address0;
    partial_outputfm_3_address1 <= convolve4_U0_partial_outputfm_3_address1;
    partial_outputfm_3_ce0 <= convolve4_U0_partial_outputfm_3_ce0;
    partial_outputfm_3_ce1 <= convolve4_U0_partial_outputfm_3_ce1;
    partial_outputfm_3_d0 <= ap_const_lv27_0;
    partial_outputfm_3_d1 <= convolve4_U0_partial_outputfm_3_d1;
    partial_outputfm_3_we0 <= ap_const_logic_0;
    partial_outputfm_3_we1 <= convolve4_U0_partial_outputfm_3_we1;
    partial_outputfm_4_address0 <= convolve4_U0_partial_outputfm_4_address0;
    partial_outputfm_4_address1 <= convolve4_U0_partial_outputfm_4_address1;
    partial_outputfm_4_ce0 <= convolve4_U0_partial_outputfm_4_ce0;
    partial_outputfm_4_ce1 <= convolve4_U0_partial_outputfm_4_ce1;
    partial_outputfm_4_d0 <= ap_const_lv27_0;
    partial_outputfm_4_d1 <= convolve4_U0_partial_outputfm_4_d1;
    partial_outputfm_4_we0 <= ap_const_logic_0;
    partial_outputfm_4_we1 <= convolve4_U0_partial_outputfm_4_we1;
    partial_outputfm_5_address0 <= convolve4_U0_partial_outputfm_5_address0;
    partial_outputfm_5_address1 <= convolve4_U0_partial_outputfm_5_address1;
    partial_outputfm_5_ce0 <= convolve4_U0_partial_outputfm_5_ce0;
    partial_outputfm_5_ce1 <= convolve4_U0_partial_outputfm_5_ce1;
    partial_outputfm_5_d0 <= ap_const_lv27_0;
    partial_outputfm_5_d1 <= convolve4_U0_partial_outputfm_5_d1;
    partial_outputfm_5_we0 <= ap_const_logic_0;
    partial_outputfm_5_we1 <= convolve4_U0_partial_outputfm_5_we1;
    partial_outputfm_6_address0 <= convolve4_U0_partial_outputfm_6_address0;
    partial_outputfm_6_address1 <= convolve4_U0_partial_outputfm_6_address1;
    partial_outputfm_6_ce0 <= convolve4_U0_partial_outputfm_6_ce0;
    partial_outputfm_6_ce1 <= convolve4_U0_partial_outputfm_6_ce1;
    partial_outputfm_6_d0 <= ap_const_lv27_0;
    partial_outputfm_6_d1 <= convolve4_U0_partial_outputfm_6_d1;
    partial_outputfm_6_we0 <= ap_const_logic_0;
    partial_outputfm_6_we1 <= convolve4_U0_partial_outputfm_6_we1;
    partial_outputfm_7_address0 <= convolve4_U0_partial_outputfm_7_address0;
    partial_outputfm_7_address1 <= convolve4_U0_partial_outputfm_7_address1;
    partial_outputfm_7_ce0 <= convolve4_U0_partial_outputfm_7_ce0;
    partial_outputfm_7_ce1 <= convolve4_U0_partial_outputfm_7_ce1;
    partial_outputfm_7_d0 <= ap_const_lv27_0;
    partial_outputfm_7_d1 <= convolve4_U0_partial_outputfm_7_d1;
    partial_outputfm_7_we0 <= ap_const_logic_0;
    partial_outputfm_7_we1 <= convolve4_U0_partial_outputfm_7_we1;
    partial_outputfm_8_address0 <= convolve4_U0_partial_outputfm_8_address0;
    partial_outputfm_8_address1 <= convolve4_U0_partial_outputfm_8_address1;
    partial_outputfm_8_ce0 <= convolve4_U0_partial_outputfm_8_ce0;
    partial_outputfm_8_ce1 <= convolve4_U0_partial_outputfm_8_ce1;
    partial_outputfm_8_d0 <= ap_const_lv27_0;
    partial_outputfm_8_d1 <= convolve4_U0_partial_outputfm_8_d1;
    partial_outputfm_8_we0 <= ap_const_logic_0;
    partial_outputfm_8_we1 <= convolve4_U0_partial_outputfm_8_we1;
    partial_outputfm_9_address0 <= convolve4_U0_partial_outputfm_9_address0;
    partial_outputfm_9_address1 <= convolve4_U0_partial_outputfm_9_address1;
    partial_outputfm_9_ce0 <= convolve4_U0_partial_outputfm_9_ce0;
    partial_outputfm_9_ce1 <= convolve4_U0_partial_outputfm_9_ce1;
    partial_outputfm_9_d0 <= ap_const_lv27_0;
    partial_outputfm_9_d1 <= convolve4_U0_partial_outputfm_9_d1;
    partial_outputfm_9_we0 <= ap_const_logic_0;
    partial_outputfm_9_we1 <= convolve4_U0_partial_outputfm_9_we1;
    read_in_wh45_U0_ap_continue <= (ap_sync_channel_write_weightsbuf_9_2 and ap_sync_channel_write_weightsbuf_9_1 and ap_sync_channel_write_weightsbuf_9_0 and ap_sync_channel_write_weightsbuf_8_2 and ap_sync_channel_write_weightsbuf_8_1 and ap_sync_channel_write_weightsbuf_8_0 and ap_sync_channel_write_weightsbuf_7_2 and ap_sync_channel_write_weightsbuf_7_1 and ap_sync_channel_write_weightsbuf_7_0 and ap_sync_channel_write_weightsbuf_6_2 and ap_sync_channel_write_weightsbuf_6_1 and ap_sync_channel_write_weightsbuf_6_0 and ap_sync_channel_write_weightsbuf_5_2 and ap_sync_channel_write_weightsbuf_5_1 and ap_sync_channel_write_weightsbuf_5_0 and ap_sync_channel_write_weightsbuf_4_2 and ap_sync_channel_write_weightsbuf_4_1 and ap_sync_channel_write_weightsbuf_4_0 and ap_sync_channel_write_weightsbuf_3_2 and ap_sync_channel_write_weightsbuf_3_1 and ap_sync_channel_write_weightsbuf_3_0 and ap_sync_channel_write_weightsbuf_2_2 and ap_sync_channel_write_weightsbuf_2_1 and ap_sync_channel_write_weightsbuf_2_0 and ap_sync_channel_write_weightsbuf_27_2 and ap_sync_channel_write_weightsbuf_27_1 and ap_sync_channel_write_weightsbuf_27_0 and ap_sync_channel_write_weightsbuf_26_2 and ap_sync_channel_write_weightsbuf_26_1 and ap_sync_channel_write_weightsbuf_26_0 and ap_sync_channel_write_weightsbuf_25_2 and ap_sync_channel_write_weightsbuf_25_1 and ap_sync_channel_write_weightsbuf_25_0 and ap_sync_channel_write_weightsbuf_24_2 and ap_sync_channel_write_weightsbuf_24_1 and ap_sync_channel_write_weightsbuf_24_0 and ap_sync_channel_write_weightsbuf_23_2 and ap_sync_channel_write_weightsbuf_23_1 and ap_sync_channel_write_weightsbuf_23_0 and ap_sync_channel_write_weightsbuf_22_2 and ap_sync_channel_write_weightsbuf_22_1 and ap_sync_channel_write_weightsbuf_22_0 and ap_sync_channel_write_weightsbuf_21_2 and ap_sync_channel_write_weightsbuf_21_1 and ap_sync_channel_write_weightsbuf_21_0 and ap_sync_channel_write_weightsbuf_20_2 and ap_sync_channel_write_weightsbuf_20_1 and ap_sync_channel_write_weightsbuf_20_0 and ap_sync_channel_write_weightsbuf_1_2 and ap_sync_channel_write_weightsbuf_1_1 and ap_sync_channel_write_weightsbuf_1_0 and ap_sync_channel_write_weightsbuf_19_2 and ap_sync_channel_write_weightsbuf_19_1 and ap_sync_channel_write_weightsbuf_19_0 and ap_sync_channel_write_weightsbuf_18_2 and ap_sync_channel_write_weightsbuf_18_1 and ap_sync_channel_write_weightsbuf_18_0 and ap_sync_channel_write_weightsbuf_17_2 and ap_sync_channel_write_weightsbuf_17_1 and ap_sync_channel_write_weightsbuf_17_0 and ap_sync_channel_write_weightsbuf_16_2 and ap_sync_channel_write_weightsbuf_16_1 and ap_sync_channel_write_weightsbuf_16_0 and ap_sync_channel_write_weightsbuf_15_2 and ap_sync_channel_write_weightsbuf_15_1 and ap_sync_channel_write_weightsbuf_15_0 and ap_sync_channel_write_weightsbuf_14_2 and ap_sync_channel_write_weightsbuf_14_1 and ap_sync_channel_write_weightsbuf_14_0 and ap_sync_channel_write_weightsbuf_13_2 and ap_sync_channel_write_weightsbuf_13_1 and ap_sync_channel_write_weightsbuf_13_0 and ap_sync_channel_write_weightsbuf_12_2 and ap_sync_channel_write_weightsbuf_12_1 and ap_sync_channel_write_weightsbuf_12_0 and ap_sync_channel_write_weightsbuf_11_2 and ap_sync_channel_write_weightsbuf_11_1 and ap_sync_channel_write_weightsbuf_11_0 and ap_sync_channel_write_weightsbuf_10_2 and ap_sync_channel_write_weightsbuf_10_1 and ap_sync_channel_write_weightsbuf_10_0 and ap_sync_channel_write_weightsbuf_0_2 and ap_sync_channel_write_weightsbuf_0_1 and ap_sync_channel_write_weightsbuf_0_0 and ap_sync_channel_write_inputfm_2 and ap_sync_channel_write_inputfm_1 and ap_sync_channel_write_inputfm_0);
    read_in_wh45_U0_ap_start <= ((ap_sync_reg_read_in_wh45_U0_ap_ready xor ap_const_logic_1) and ap_start);
    read_in_wh45_U0_inputfm_0_full_n <= inputfm_0_i_full_n;
    read_in_wh45_U0_inputfm_1_full_n <= inputfm_1_i_full_n;
    read_in_wh45_U0_inputfm_2_full_n <= inputfm_2_i_full_n;
    read_in_wh45_U0_start_full_n <= ap_const_logic_0;
    read_in_wh45_U0_start_write <= ap_const_logic_0;
    read_in_wh45_U0_weightsbuf_0_0_full_n <= weightsbuf_0_0_i_full_n;
    read_in_wh45_U0_weightsbuf_0_1_full_n <= weightsbuf_0_1_i_full_n;
    read_in_wh45_U0_weightsbuf_0_2_full_n <= weightsbuf_0_2_i_full_n;
    read_in_wh45_U0_weightsbuf_10_0_full_n <= weightsbuf_10_0_i_full_n;
    read_in_wh45_U0_weightsbuf_10_1_full_n <= weightsbuf_10_1_i_full_n;
    read_in_wh45_U0_weightsbuf_10_2_full_n <= weightsbuf_10_2_i_full_n;
    read_in_wh45_U0_weightsbuf_11_0_full_n <= weightsbuf_11_0_i_full_n;
    read_in_wh45_U0_weightsbuf_11_1_full_n <= weightsbuf_11_1_i_full_n;
    read_in_wh45_U0_weightsbuf_11_2_full_n <= weightsbuf_11_2_i_full_n;
    read_in_wh45_U0_weightsbuf_12_0_full_n <= weightsbuf_12_0_i_full_n;
    read_in_wh45_U0_weightsbuf_12_1_full_n <= weightsbuf_12_1_i_full_n;
    read_in_wh45_U0_weightsbuf_12_2_full_n <= weightsbuf_12_2_i_full_n;
    read_in_wh45_U0_weightsbuf_13_0_full_n <= weightsbuf_13_0_i_full_n;
    read_in_wh45_U0_weightsbuf_13_1_full_n <= weightsbuf_13_1_i_full_n;
    read_in_wh45_U0_weightsbuf_13_2_full_n <= weightsbuf_13_2_i_full_n;
    read_in_wh45_U0_weightsbuf_14_0_full_n <= weightsbuf_14_0_i_full_n;
    read_in_wh45_U0_weightsbuf_14_1_full_n <= weightsbuf_14_1_i_full_n;
    read_in_wh45_U0_weightsbuf_14_2_full_n <= weightsbuf_14_2_i_full_n;
    read_in_wh45_U0_weightsbuf_15_0_full_n <= weightsbuf_15_0_i_full_n;
    read_in_wh45_U0_weightsbuf_15_1_full_n <= weightsbuf_15_1_i_full_n;
    read_in_wh45_U0_weightsbuf_15_2_full_n <= weightsbuf_15_2_i_full_n;
    read_in_wh45_U0_weightsbuf_16_0_full_n <= weightsbuf_16_0_i_full_n;
    read_in_wh45_U0_weightsbuf_16_1_full_n <= weightsbuf_16_1_i_full_n;
    read_in_wh45_U0_weightsbuf_16_2_full_n <= weightsbuf_16_2_i_full_n;
    read_in_wh45_U0_weightsbuf_17_0_full_n <= weightsbuf_17_0_i_full_n;
    read_in_wh45_U0_weightsbuf_17_1_full_n <= weightsbuf_17_1_i_full_n;
    read_in_wh45_U0_weightsbuf_17_2_full_n <= weightsbuf_17_2_i_full_n;
    read_in_wh45_U0_weightsbuf_18_0_full_n <= weightsbuf_18_0_i_full_n;
    read_in_wh45_U0_weightsbuf_18_1_full_n <= weightsbuf_18_1_i_full_n;
    read_in_wh45_U0_weightsbuf_18_2_full_n <= weightsbuf_18_2_i_full_n;
    read_in_wh45_U0_weightsbuf_19_0_full_n <= weightsbuf_19_0_i_full_n;
    read_in_wh45_U0_weightsbuf_19_1_full_n <= weightsbuf_19_1_i_full_n;
    read_in_wh45_U0_weightsbuf_19_2_full_n <= weightsbuf_19_2_i_full_n;
    read_in_wh45_U0_weightsbuf_1_0_full_n <= weightsbuf_1_0_i_full_n;
    read_in_wh45_U0_weightsbuf_1_1_full_n <= weightsbuf_1_1_i_full_n;
    read_in_wh45_U0_weightsbuf_1_2_full_n <= weightsbuf_1_2_i_full_n;
    read_in_wh45_U0_weightsbuf_20_0_full_n <= weightsbuf_20_0_i_full_n;
    read_in_wh45_U0_weightsbuf_20_1_full_n <= weightsbuf_20_1_i_full_n;
    read_in_wh45_U0_weightsbuf_20_2_full_n <= weightsbuf_20_2_i_full_n;
    read_in_wh45_U0_weightsbuf_21_0_full_n <= weightsbuf_21_0_i_full_n;
    read_in_wh45_U0_weightsbuf_21_1_full_n <= weightsbuf_21_1_i_full_n;
    read_in_wh45_U0_weightsbuf_21_2_full_n <= weightsbuf_21_2_i_full_n;
    read_in_wh45_U0_weightsbuf_22_0_full_n <= weightsbuf_22_0_i_full_n;
    read_in_wh45_U0_weightsbuf_22_1_full_n <= weightsbuf_22_1_i_full_n;
    read_in_wh45_U0_weightsbuf_22_2_full_n <= weightsbuf_22_2_i_full_n;
    read_in_wh45_U0_weightsbuf_23_0_full_n <= weightsbuf_23_0_i_full_n;
    read_in_wh45_U0_weightsbuf_23_1_full_n <= weightsbuf_23_1_i_full_n;
    read_in_wh45_U0_weightsbuf_23_2_full_n <= weightsbuf_23_2_i_full_n;
    read_in_wh45_U0_weightsbuf_24_0_full_n <= weightsbuf_24_0_i_full_n;
    read_in_wh45_U0_weightsbuf_24_1_full_n <= weightsbuf_24_1_i_full_n;
    read_in_wh45_U0_weightsbuf_24_2_full_n <= weightsbuf_24_2_i_full_n;
    read_in_wh45_U0_weightsbuf_25_0_full_n <= weightsbuf_25_0_i_full_n;
    read_in_wh45_U0_weightsbuf_25_1_full_n <= weightsbuf_25_1_i_full_n;
    read_in_wh45_U0_weightsbuf_25_2_full_n <= weightsbuf_25_2_i_full_n;
    read_in_wh45_U0_weightsbuf_26_0_full_n <= weightsbuf_26_0_i_full_n;
    read_in_wh45_U0_weightsbuf_26_1_full_n <= weightsbuf_26_1_i_full_n;
    read_in_wh45_U0_weightsbuf_26_2_full_n <= weightsbuf_26_2_i_full_n;
    read_in_wh45_U0_weightsbuf_27_0_full_n <= weightsbuf_27_0_i_full_n;
    read_in_wh45_U0_weightsbuf_27_1_full_n <= weightsbuf_27_1_i_full_n;
    read_in_wh45_U0_weightsbuf_27_2_full_n <= weightsbuf_27_2_i_full_n;
    read_in_wh45_U0_weightsbuf_2_0_full_n <= weightsbuf_2_0_i_full_n;
    read_in_wh45_U0_weightsbuf_2_1_full_n <= weightsbuf_2_1_i_full_n;
    read_in_wh45_U0_weightsbuf_2_2_full_n <= weightsbuf_2_2_i_full_n;
    read_in_wh45_U0_weightsbuf_3_0_full_n <= weightsbuf_3_0_i_full_n;
    read_in_wh45_U0_weightsbuf_3_1_full_n <= weightsbuf_3_1_i_full_n;
    read_in_wh45_U0_weightsbuf_3_2_full_n <= weightsbuf_3_2_i_full_n;
    read_in_wh45_U0_weightsbuf_4_0_full_n <= weightsbuf_4_0_i_full_n;
    read_in_wh45_U0_weightsbuf_4_1_full_n <= weightsbuf_4_1_i_full_n;
    read_in_wh45_U0_weightsbuf_4_2_full_n <= weightsbuf_4_2_i_full_n;
    read_in_wh45_U0_weightsbuf_5_0_full_n <= weightsbuf_5_0_i_full_n;
    read_in_wh45_U0_weightsbuf_5_1_full_n <= weightsbuf_5_1_i_full_n;
    read_in_wh45_U0_weightsbuf_5_2_full_n <= weightsbuf_5_2_i_full_n;
    read_in_wh45_U0_weightsbuf_6_0_full_n <= weightsbuf_6_0_i_full_n;
    read_in_wh45_U0_weightsbuf_6_1_full_n <= weightsbuf_6_1_i_full_n;
    read_in_wh45_U0_weightsbuf_6_2_full_n <= weightsbuf_6_2_i_full_n;
    read_in_wh45_U0_weightsbuf_7_0_full_n <= weightsbuf_7_0_i_full_n;
    read_in_wh45_U0_weightsbuf_7_1_full_n <= weightsbuf_7_1_i_full_n;
    read_in_wh45_U0_weightsbuf_7_2_full_n <= weightsbuf_7_2_i_full_n;
    read_in_wh45_U0_weightsbuf_8_0_full_n <= weightsbuf_8_0_i_full_n;
    read_in_wh45_U0_weightsbuf_8_1_full_n <= weightsbuf_8_1_i_full_n;
    read_in_wh45_U0_weightsbuf_8_2_full_n <= weightsbuf_8_2_i_full_n;
    read_in_wh45_U0_weightsbuf_9_0_full_n <= weightsbuf_9_0_i_full_n;
    read_in_wh45_U0_weightsbuf_9_1_full_n <= weightsbuf_9_1_i_full_n;
    read_in_wh45_U0_weightsbuf_9_2_full_n <= weightsbuf_9_2_i_full_n;
end behav;
