--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lab3a.twx lab3a.ncd -o lab3a.twr lab3a.pcf -ucf lab0.ucf

Design file:              lab3a.ncd
Physical constraint file: lab3a.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
enable      |    7.851(R)|      SLOW  |   -2.385(R)|      FAST  |enable_25         |   0.000|
reset       |    6.082(R)|      SLOW  |   -1.923(R)|      FAST  |enable_25         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
rgb_out<0>  |         5.587(R)|      SLOW  |         2.158(R)|      FAST  |enable_25         |   0.000|
rgb_out<1>  |         5.560(R)|      SLOW  |         2.130(R)|      FAST  |enable_25         |   0.000|
rgb_out<2>  |         5.711(R)|      SLOW  |         2.172(R)|      FAST  |enable_25         |   0.000|
rgb_out<3>  |         5.714(R)|      SLOW  |         2.191(R)|      FAST  |enable_25         |   0.000|
rgb_out<4>  |         5.884(R)|      SLOW  |         2.277(R)|      FAST  |enable_25         |   0.000|
rgb_out<5>  |         5.738(R)|      SLOW  |         2.228(R)|      FAST  |enable_25         |   0.000|
rgb_out<6>  |         5.915(R)|      SLOW  |         2.290(R)|      FAST  |enable_25         |   0.000|
rgb_out<7>  |         5.907(R)|      SLOW  |         2.280(R)|      FAST  |enable_25         |   0.000|
rgb_out<8>  |         6.227(R)|      SLOW  |         2.469(R)|      FAST  |enable_25         |   0.000|
rgb_out<9>  |         6.185(R)|      SLOW  |         2.449(R)|      FAST  |enable_25         |   0.000|
rgb_out<10> |         6.151(R)|      SLOW  |         2.430(R)|      FAST  |enable_25         |   0.000|
rgb_out<11> |         5.946(R)|      SLOW  |         2.303(R)|      FAST  |enable_25         |   0.000|
sinc_h      |         6.407(R)|      SLOW  |         2.558(R)|      FAST  |enable_25         |   0.000|
sinc_v      |         6.448(R)|      SLOW  |         2.571(R)|      FAST  |enable_25         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.114|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 25 12:58:46 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5015 MB



