Warning: Design 'sa_processing_element' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sa_processing_element
Version: V-2023.12-SP5
Date   : Sun Oct  5 11:18:52 2025
****************************************

Operating Conditions: typical   Library: NanGate_15nm_OCL
Wire Load Model Mode: top

  Startpoint: fma_i/fma_i/inp_pipe_operands_q_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: fma_i/fma_i/product_ff_q_reg[21]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  fma_i/fma_i/inp_pipe_operands_q_reg[2][0][1]/CLK (DFFRNQ_X1)
                                                          0.00       0.50 r
  fma_i/fma_i/inp_pipe_operands_q_reg[2][0][1]/Q (DFFRNQ_X1)
                                                         23.70      24.20 f
  fma_i/fma_i/multiplier_i/i_a[1] (multiplier_generic_0_0_0_0_0_0000000b_0000000b)
                                                          0.00      24.20 f
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/i_a[1] (multiplier_ideal_0_0_0000000b_0000000b_00000016)
                                                          0.00      24.20 f
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/U29/ZN (NAND2_X1)
                                                          7.44      31.64 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/U30/ZN (OAI21_X1)
                                                          6.43      38.07 f
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/U36/ZN (NOR2_X1)
                                                         10.38      48.45 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/U75/ZN (INV_X1)
                                                          9.42      57.87 f
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/U271/ZN (AOI22_X1)
                                                          5.51      63.39 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/U272/ZN (NOR2_X1)
                                                          3.66      67.05 f
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/U281/S (FA_X1)
                                                         14.26      81.30 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U18/CO (FA_X1)
                                                          9.75      91.05 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U17/CO (FA_X1)
                                                          8.90      99.95 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U16/CO (FA_X1)
                                                          8.90     108.84 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U15/CO (FA_X1)
                                                          8.90     117.74 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U14/CO (FA_X1)
                                                          8.90     126.64 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U13/CO (FA_X1)
                                                          8.90     135.54 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U12/CO (FA_X1)
                                                          8.90     144.43 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U11/CO (FA_X1)
                                                          8.90     153.33 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U10/CO (FA_X1)
                                                          8.90     162.23 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U9/CO (FA_X1)
                                                          8.90     171.13 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U8/CO (FA_X1)
                                                          8.90     180.02 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U7/CO (FA_X1)
                                                          8.90     188.92 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U6/CO (FA_X1)
                                                          8.90     197.82 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U5/CO (FA_X1)
                                                          8.90     206.72 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U4/CO (FA_X1)
                                                          8.90     215.62 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U3/CO (FA_X1)
                                                          8.90     224.51 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/intadd_2/U2/CO (FA_X1)
                                                          9.11     233.63 r
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/U298/ZN (XNOR2_X1)
                                                          7.03     240.65 f
  fma_i/fma_i/multiplier_i/genblk1.multiplier_i/o_prod[21] (multiplier_ideal_0_0_0000000b_0000000b_00000016)
                                                          0.00     240.65 f
  fma_i/fma_i/multiplier_i/o_prod[21] (multiplier_generic_0_0_0_0_0_0000000b_0000000b)
                                                          0.00     240.65 f
  fma_i/fma_i/U1005/ZN (AOI22_X1)                         4.03     244.68 r
  fma_i/fma_i/U1006/ZN (INV_X1)                           2.11     246.79 f
  fma_i/fma_i/product_ff_q_reg[21]/D (DFFRNQ_X1)          0.00     246.79 f
  data arrival time                                                246.79

  clock MAIN_CLOCK (rise edge)                          500.00     500.00
  clock network delay (ideal)                             0.50     500.50
  clock uncertainty                                      -0.30     500.20
  fma_i/fma_i/product_ff_q_reg[21]/CLK (DFFRNQ_X1)        0.00     500.20 r
  library setup time                                     -7.52     492.68
  data required time                                               492.68
  --------------------------------------------------------------------------
  data required time                                               492.68
  data arrival time                                               -246.79
  --------------------------------------------------------------------------
  slack (MET)                                                      245.89


  Startpoint: pipeline_en
              (input port clocked by MAIN_CLOCK)
  Endpoint: a_q_reg[0] (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     0.10       0.60 f
  pipeline_en (in)                         0.00       0.60 f
  U105/Z (BUF_X2)                         13.35      13.95 f
  U106/ZN (NOR2_X1)                       63.30      77.24 r
  U107/ZN (NOR2_X1)                       60.90     138.15 f
  U174/ZN (AOI22_X1)                      10.34     148.49 r
  U175/ZN (INV_X1)                         2.37     150.85 f
  a_q_reg[0]/D (DFFRNQ_X1)                 0.00     150.85 f
  data arrival time                                 150.85

  clock MAIN_CLOCK (rise edge)           500.00     500.00
  clock network delay (ideal)              0.50     500.50
  clock uncertainty                       -0.30     500.20
  a_q_reg[0]/CLK (DFFRNQ_X1)               0.00     500.20 r
  library setup time                      -7.62     492.58
  data required time                                492.58
  -----------------------------------------------------------
  data required time                                492.58
  data arrival time                                -150.85
  -----------------------------------------------------------
  slack (MET)                                       341.72


  Startpoint: mac_q_reg[0]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: c_out[0] (output port clocked by MAIN_CLOCK)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.50       0.50
  mac_q_reg[0]/CLK (DFFRNQ_X1)             0.00       0.50 r
  mac_q_reg[0]/Q (DFFRNQ_X1)              12.90      13.40 r
  U205/Z (BUF_X1)                          3.42      16.82 r
  c_out[0] (out)                           0.00      16.82 r
  data arrival time                                  16.82

  clock MAIN_CLOCK (rise edge)           500.00     500.00
  clock network delay (ideal)              0.50     500.50
  clock uncertainty                       -0.30     500.20
  output external delay                   -0.10     500.10
  data required time                                500.10
  -----------------------------------------------------------
  data required time                                500.10
  data arrival time                                 -16.82
  -----------------------------------------------------------
  slack (MET)                                       483.28


1
