# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall -Wno-UNOPTFLAT --cc -f required_modules.txt config.vlt -Isail-core/include --trace --top-module top_sim --exe top_sim.cpp -Mdir verilator_sim -CFLAGS -g -O3"
S      2078 10252478  1622547941   497092118  1621981967           0 "../include/rv32i-defines.v"
S     11112 10252479  1622547934   701307294  1621981967           0 "../include/sail-core-defines.v"
S   7484256    67167  1620744980   487140539  1581264640           0 "/usr/bin/verilator_bin"
S       144 11520260  1623010695   676767588  1623009182           0 "config.vlt"
S      1997 14094755  1623010704   816475757  1621336664           0 "improved_verilog/CSR.v"
S      1799 14094715  1623010697   300715734  1621336664           0 "improved_verilog/adder.v"
S      3841 14094722  1623010699   116657753  1623003706           0 "improved_verilog/adder_dsp.v"
S      3917 14094745  1623010703   104530419  1623009062           0 "improved_verilog/adder_dsp_cpu.v"
S      5105 14094737  1623010701   428583932  1623003706           0 "improved_verilog/alu.v"
S      6305 14094848  1623010708   988342550  1621336664           0 "improved_verilog/alu_control.v"
S      2056 14094776  1623010707   948375755  1621336664           0 "improved_verilog/branch_decide.v"
S      5209 14094756  1623010705   136465540  1622986188           0 "improved_verilog/branch_predictor.v"
S      1202 14094766  1623010706   616418285  1623008156           0 "improved_verilog/config.v"
S      2665 14094770  1623010707     8405769  1621336664           0 "improved_verilog/control_unit.v"
S     13520 14094733  1623010700   852602324  1623003706           0 "improved_verilog/cpu.v"
S      2268 14094778  1623010708   160368987  1622046780           0 "improved_verilog/dataMem_mask_gen.v"
S      9569 14094751  1623010704   404488911  1623007992           0 "improved_verilog/data_mem.v"
S     14342 14094713  1623010697    64723270  1623008156           0 "improved_verilog/data_mem_cached.v"
S      2928 14094749  1623010703   968502832  1621848265           0 "improved_verilog/forwarding_unit.v"
S      2303 14094780  1623010708   448359791  1621336664           0 "improved_verilog/imm_gen.v"
S      2710 14094816  1623010708   732350724  1623009062           0 "improved_verilog/instruction_RAM_mem_3.v"
S      2550 14094720  1623010698   732670019  1622986188           0 "improved_verilog/instruction_mem.v"
S      1707 14094741  1623010702   232558261  1621336664           0 "improved_verilog/mux2to1.v"
S      3005 14094771  1623010707   280397085  1622391434           0 "improved_verilog/one_bit_branch_predictor.v"
S      3954 14094774  1623010707   676384441  1622986188           0 "improved_verilog/pipeline_registers.v"
S      2178 14094724  1623010699   696639233  1622905113           0 "improved_verilog/program_counter.v"
S      3124 14094773  1623010707   392393509  1621336664           0 "improved_verilog/register_file.v"
S      2559 14094718  1623010698   196687127  1622404776           0 "improved_verilog/static_branch_predictor.v"
S      3846 14094764  1623010706   308428120  1623003706           0 "improved_verilog/subtractor_dsp.v"
S      3165 14094747  1623010703   532516754  1622984172           0 "improved_verilog/two_bit_branch_predictor.v"
S       883 11521604  1623010710   168304874  1623009062           0 "required_modules.txt"
S      3305 11521774  1623010716   720095677  1623009062           0 "toplevel_sim.v"
T    449637 14094861  1623010758   118773820  1623010758   118773820 "verilator_sim/Vtop_sim.cpp"
T     16588 14094872  1623010758   106774203  1623010758   106774203 "verilator_sim/Vtop_sim.h"
T      1815 14094879  1623010758   118773820  1623010758   118773820 "verilator_sim/Vtop_sim.mk"
T       576 14094860  1623010758    98774458  1623010758    98774458 "verilator_sim/Vtop_sim__Syms.cpp"
T       975 14094870  1623010758    98774458  1623010758    98774458 "verilator_sim/Vtop_sim__Syms.h"
T    107625 14094866  1623010758   106774203  1623010758   106774203 "verilator_sim/Vtop_sim__Trace.cpp"
T    132946 14094877  1623010758   102774331  1623010758   102774331 "verilator_sim/Vtop_sim__Trace__Slow.cpp"
T      1284 14094857  1623010758   118773820  1623010758   118773820 "verilator_sim/Vtop_sim__ver.d"
T         0        0  1623010758   118773820  1623010758   118773820 "verilator_sim/Vtop_sim__verFiles.dat"
T      1310 14094873  1623010758   118773820  1623010758   118773820 "verilator_sim/Vtop_sim_classes.mk"
