Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: test_cam.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_cam.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_cam"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : test_cam
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ivan/work04-proyectofinal-grupo-6/hdl/flip_flopD_bajada.v" into library work
Parsing module <flip_flopD_bajada>.
Analyzing Verilog file "/home/ivan/work04-proyectofinal-grupo-6/hdl/flip_flopD.v" into library work
Parsing module <flip_flopD>.
Analyzing Verilog file "/home/ivan/work04-proyectofinal-grupo-6/hdl/conversor1.v" into library work
Parsing module <conversor1>.
Analyzing Verilog file "/home/ivan/work04-proyectofinal-grupo-6/hdl/contador.v" into library work
Parsing module <contador>.
Analyzing Verilog file "/home/ivan/work04-proyectofinal-grupo-6/hdl/cnt_ln_px.v" into library work
Parsing module <cnt_ln_px>.
Analyzing Verilog file "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/VGA_driver.v" into library work
Parsing module <VGA_Driver640x480>.
Analyzing Verilog file "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" into library work
Parsing module <clk24_25_nexys4>.
Analyzing Verilog file "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/cam_read.v" into library work
Parsing module <cam_read>.
Analyzing Verilog file "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/buffer_ram_dp.v" into library work
Parsing module <buffer_ram_dp>.
Analyzing Verilog file "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/test_cam.v" into library work
Parsing module <test_cam>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/test_cam.v" Line 109: Port LOCKED is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/test_cam.v" Line 170: Port inicio is not connected to this instance

Elaborating module <test_cam>.

Elaborating module <clk24_25_nexys4>.

Elaborating module <BUFG>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=12.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=48.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=50,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 132: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 134: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 136: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 137: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 138: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 139: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 140: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 141: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 142: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 143: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 155: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 156: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 162: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 165: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v" Line 166: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <buffer_ram_dp(AW=15,DW=8)>.
Reading initialization file \"src/image.men\".
WARNING:HDLCompiler:1670 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/buffer_ram_dp.v" Line 53: Signal <ram> in initial block is partially initialized.

Elaborating module <VGA_Driver640x480>.
WARNING:HDLCompiler:413 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/VGA_driver.v" Line 68: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/VGA_driver.v" Line 72: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/test_cam.v" Line 162: Result of 17-bit expression is truncated to fit in 15-bit target.

Elaborating module <cam_read(AW=15)>.
WARNING:HDLCompiler:872 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/cam_read.v" Line 47: Using initial value of f1 since it is never assigned

Elaborating module <flip_flopD>.

Elaborating module <flip_flopD_bajada>.

Elaborating module <conversor1>.
WARNING:HDLCompiler:413 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/conversor1.v" Line 49: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <contador>.
WARNING:HDLCompiler:413 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/contador.v" Line 30: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:189 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/cam_read.v" Line 51: Size mismatch in connection of port <counter>. Formal port size is 16-bit while actual signal size is 15-bit.

Elaborating module <cnt_ln_px>.
WARNING:HDLCompiler:413 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/cnt_ln_px.v" Line 27: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:189 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/cam_read.v" Line 52: Size mismatch in connection of port <cont_href>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/cam_read.v" Line 52: Assignment to cont_href ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/test_cam.v" Line 170: Input port inicio is not connected on this instance
WARNING:Xst:2972 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/cam_read.v" line 52. All outputs of instance <m6> of block <cnt_ln_px> are unconnected in block <cam_read>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test_cam>.
    Related source file is "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/test_cam.v".
        CAM_SCREEN_X = 160
        CAM_SCREEN_Y = 120
WARNING:Xst:2898 - Port 'inicio', unconnected in block instance 'ov7076_565_to_332', is tied to GND.
INFO:Xst:3210 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/test_cam.v" line 110: Output port <LOCKED> of the instance <clk25_24> is unconnected or connected to loadless signal.
    Found 16-bit adder for signal <n0023> created at line 162.
    Found 9x7-bit multiplier for signal <n0029> created at line 162.
    Found 10-bit comparator greater for signal <GND_1_o_VGA_posX[9]_LessThan_4_o> created at line 159
    Found 9-bit comparator greater for signal <GND_1_o_VGA_posY[8]_LessThan_5_o> created at line 159
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <test_cam> synthesized.

Synthesizing Unit <clk24_25_nexys4>.
    Related source file is "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/PLL/clk24_25_nexys4.v".
    Summary:
	no macro.
Unit <clk24_25_nexys4> synthesized.

Synthesizing Unit <buffer_ram_dp>.
    Related source file is "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/buffer_ram_dp.v".
        AW = 15
        DW = 8
        imageFILE = "src/image.men"
    Found 32768x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <buffer_ram_dp> synthesized.

Synthesizing Unit <VGA_Driver640x480>.
    Related source file is "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/VGA_driver.v".
    Found 9-bit register for signal <countY>.
    Found 10-bit register for signal <countX>.
    Found 9-bit adder for signal <countY[8]_GND_6_o_add_10_OUT> created at line 68.
    Found 10-bit adder for signal <countX[9]_GND_6_o_add_11_OUT> created at line 72.
    Found 10-bit comparator greater for signal <countX[9]_PWR_6_o_LessThan_3_o> created at line 50
    Found 10-bit comparator lessequal for signal <n0004> created at line 52
    Found 10-bit comparator greater for signal <countX[9]_PWR_6_o_LessThan_6_o> created at line 52
    Found 9-bit comparator lessequal for signal <n0009> created at line 53
    Found 9-bit comparator greater for signal <countY[8]_PWR_6_o_LessThan_8_o> created at line 53
    Found 10-bit comparator greater for signal <n0014> created at line 62
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <VGA_Driver640x480> synthesized.

Synthesizing Unit <cam_read>.
    Related source file is "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/cam_read.v".
        AW = 15
INFO:Xst:3210 - "/home/ivan/work04-proyectofinal-grupo-6/hdl/src/cam_read.v" line 52: Output port <cont_href> of the instance <m6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cam_read> synthesized.

Synthesizing Unit <flip_flopD>.
    Related source file is "/home/ivan/work04-proyectofinal-grupo-6/hdl/flip_flopD.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flip_flopD> synthesized.

Synthesizing Unit <flip_flopD_bajada>.
    Related source file is "/home/ivan/work04-proyectofinal-grupo-6/hdl/flip_flopD_bajada.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flip_flopD_bajada> synthesized.

Synthesizing Unit <conversor1>.
    Related source file is "/home/ivan/work04-proyectofinal-grupo-6/hdl/conversor1.v".
    Found 4-bit adder for signal <cont_flanco[3]_GND_11_o_add_8_OUT> created at line 49.
WARNING:Xst:737 - Found 1-bit latch for signal <cont_flanco<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cont_flanco<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cont_flanco<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add_cnt>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_dt<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_dt<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_dt<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_dt<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_dt<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_dt<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_dt<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_dt<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <write>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PX_byte<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PX_byte<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PX_byte<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PX_byte<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PX_byte<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PX_byte<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PX_byte<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PX_byte<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cont_flanco<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 Latch(s).
	inferred  19 Multiplexer(s).
Unit <conversor1> synthesized.

Synthesizing Unit <contador>.
    Related source file is "/home/ivan/work04-proyectofinal-grupo-6/hdl/contador.v".
WARNING:Xst:647 - Input <in_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inicio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <out_reset>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_34_o_add_4_OUT> created at line 30.
    Found 16-bit comparator greater for signal <counter[15]_GND_34_o_LessThan_4_o> created at line 28
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <contador> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x8-bit dual-port RAM                             : 1
# Multipliers                                          : 1
 9x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 16-bit adder                                          : 2
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 3
 10-bit register                                       : 1
 16-bit register                                       : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 22
 1-bit latch                                           : 22
# Comparators                                          : 9
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 1
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 16
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <VGA_Driver640x480>.
The following registers are absorbed into counter <countX>: 1 register on signal <countX>.
The following registers are absorbed into counter <countY>: 1 register on signal <countY>.
Unit <VGA_Driver640x480> synthesized (advanced).

Synthesizing (advanced) Unit <buffer_ram_dp>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_w>         | rise     |
    |     weA            | connected to signal <regwrite>      | high     |
    |     addrA          | connected to signal <addr_in>       |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_r>         | rise     |
    |     addrB          | connected to signal <addr_out>      |          |
    |     doB            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <buffer_ram_dp> synthesized (advanced).

Synthesizing (advanced) Unit <test_cam>.
	Multiplier <Mmult_n0029> in block <test_cam> and adder/subtractor <Madd_n0023_Madd> in block <test_cam> are combined into a MAC<Maddsub_n0029>.
Unit <test_cam> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x8-bit dual-port block RAM                       : 1
# MACs                                                 : 1
 9x7-to-15-bit MAC                                     : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 2
 10-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 9
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 1
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 16
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_cam> ...

Optimizing unit <conversor1> ...

Optimizing unit <contador> ...

Optimizing unit <VGA_Driver640x480> ...
WARNING:Xst:1293 - FF/Latch <ov7076_565_to_332/m5/counter_15> has a constant value of 0 in block <test_cam>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_cam, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : test_cam.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 269
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 35
#      LUT2                        : 34
#      LUT3                        : 15
#      LUT4                        : 14
#      LUT5                        : 17
#      LUT6                        : 40
#      MUXCY                       : 52
#      VCC                         : 1
#      XORCY                       : 57
# FlipFlops/Latches                : 59
#      FD                          : 17
#      FDC                         : 1
#      FDC_1                       : 1
#      FDR                         : 7
#      FDRE                        : 5
#      FDS                         : 2
#      FDSE                        : 4
#      LD                          : 22
# RAMS                             : 8
#      RAMB36E1                    : 8
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 11
#      IBUFG                       : 1
#      OBUF                        : 17
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              59  out of  126800     0%  
 Number of Slice LUTs:                  158  out of  63400     0%  
    Number used as Logic:               158  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    167
   Number with an unused Flip Flop:     108  out of    167    64%  
   Number with an unused LUT:             9  out of    167     5%  
   Number of fully used LUT-FF pairs:    50  out of    167    29%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    210    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of    135     5%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                                                               | Clock buffer(FF name)                      | Load  |
-----------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
CAM_vsync                                                                                                  | BUFGP                                      | 2     |
ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_109_o(ov7076_565_to_332/m3/Mmux_GND_11_o_GND_11_o_MUX_109_o11:O)| NONE(*)(ov7076_565_to_332/m3/write)        | 1     |
ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_94_o(ov7076_565_to_332/m3/Mmux_GND_11_o_GND_11_o_MUX_94_o1:O)   | NONE(*)(ov7076_565_to_332/m3/add_cnt)      | 1     |
ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_95_o(ov7076_565_to_332/m3/Mmux_GND_11_o_GND_11_o_MUX_95_o11:O)  | NONE(*)(ov7076_565_to_332/m3/out_dt_1)     | 8     |
ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_81_o(ov7076_565_to_332/m3/Mmux_GND_11_o_GND_11_o_MUX_81_o11:O)  | NONE(*)(ov7076_565_to_332/m3/cont_flanco_3)| 4     |
ov7076_565_to_332/m3/GND_11_o_GND_11_o_AND_103_o(ov7076_565_to_332/m3/GND_11_o_GND_11_o_AND_103_o2:O)      | NONE(*)(ov7076_565_to_332/m3/PX_byte_0)    | 2     |
ov7076_565_to_332/m3/GND_11_o_GND_11_o_AND_91_o(ov7076_565_to_332/m3/GND_11_o_GND_11_o_AND_91_o1:O)        | NONE(*)(ov7076_565_to_332/m3/PX_byte_2)    | 6     |
CAM_pclk                                                                                                   | IBUF+BUFG                                  | 24    |
clk25_24/clkout0                                                                                           | BUFG                                       | 27    |
-----------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.453ns (Maximum Frequency: 407.648MHz)
   Minimum input arrival time before clock: 2.070ns
   Maximum output required time after clock: 1.784ns
   Maximum combinational path delay: 0.371ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CAM_vsync'
  Clock period: 1.297ns (frequency: 771.248MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.648ns (Levels of Logic = 0)
  Source:            ov7076_565_to_332/m1/Q (FF)
  Destination:       ov7076_565_to_332/m2/Q (FF)
  Source Clock:      CAM_vsync rising
  Destination Clock: CAM_vsync falling

  Data Path: ov7076_565_to_332/m1/Q to ov7076_565_to_332/m2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.279  ov7076_565_to_332/m1/Q (ov7076_565_to_332/m1/Q)
     FDC_1:D                   0.008          ov7076_565_to_332/m2/Q
    ----------------------------------------
    Total                      0.648ns (0.369ns logic, 0.279ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_81_o'
  Clock period: 1.327ns (frequency: 753.864MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               1.327ns (Levels of Logic = 1)
  Source:            ov7076_565_to_332/m3/cont_flanco_0 (LATCH)
  Destination:       ov7076_565_to_332/m3/cont_flanco_1 (LATCH)
  Source Clock:      ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_81_o falling
  Destination Clock: ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_81_o falling

  Data Path: ov7076_565_to_332/m3/cont_flanco_0 to ov7076_565_to_332/m3/cont_flanco_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.472   0.757  ov7076_565_to_332/m3/cont_flanco_0 (ov7076_565_to_332/m3/cont_flanco_0)
     LUT6:I1->O            1   0.097   0.000  ov7076_565_to_332/m3/Mmux_cont_flanco[3]_cont_flanco[3]_MUX_75_o121 (ov7076_565_to_332/m3/cont_flanco[3]_cont_flanco[3]_MUX_83_o)
     LD:D                     -0.028          ov7076_565_to_332/m3/cont_flanco_1
    ----------------------------------------
    Total                      1.327ns (0.569ns logic, 0.757ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CAM_pclk'
  Clock period: 2.453ns (frequency: 407.648MHz)
  Total number of paths / destination ports: 480 / 23
-------------------------------------------------------------------------
Delay:               2.453ns (Levels of Logic = 11)
  Source:            ov7076_565_to_332/m5/counter_0 (FF)
  Destination:       ov7076_565_to_332/m5/counter_7 (FF)
  Source Clock:      CAM_pclk rising
  Destination Clock: CAM_pclk rising

  Data Path: ov7076_565_to_332/m5/counter_0 to ov7076_565_to_332/m5/counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.361   0.326  ov7076_565_to_332/m5/counter_0 (ov7076_565_to_332/m5/counter_0)
     INV:I->O              1   0.113   0.000  ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_lut<0>_INV_0 (ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_cy<0> (ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_cy<1> (ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_cy<2> (ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_cy<3> (ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_cy<4> (ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_cy<5> (ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_cy<6> (ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_cy<6>)
     XORCY:CI->O           1   0.370   0.295  ov7076_565_to_332/m5/Madd_counter[15]_GND_34_o_add_4_OUT_xor<7> (ov7076_565_to_332/m5/counter[15]_GND_34_o_add_4_OUT<7>)
     LUT6:I5->O            1   0.097   0.295  ov7076_565_to_332/m5/Mmux__n0027151 (ov7076_565_to_332/m5/_n0027<8>)
     LUT2:I1->O            1   0.097   0.000  ov7076_565_to_332/m5/counter_7_rstpot (ov7076_565_to_332/m5/counter_7_rstpot)
     FD:D                      0.008          ov7076_565_to_332/m5/counter_7
    ----------------------------------------
    Total                      2.453ns (1.537ns logic, 0.916ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk25_24/clkout0'
  Clock period: 2.111ns (frequency: 473.709MHz)
  Total number of paths / destination ports: 290 / 28
-------------------------------------------------------------------------
Delay:               2.111ns (Levels of Logic = 3)
  Source:            VGA640x480/countX_3 (FF)
  Destination:       VGA640x480/countX_9 (FF)
  Source Clock:      clk25_24/clkout0 rising
  Destination Clock: clk25_24/clkout0 rising

  Data Path: VGA640x480/countX_3 to VGA640x480/countX_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.361   0.693  VGA640x480/countX_3 (VGA640x480/countX_3)
     LUT5:I0->O            1   0.097   0.295  VGA640x480/Mcount_countX_val13_SW0 (N16)
     LUT6:I5->O           19   0.097   0.463  VGA640x480/Mcount_countX_val13 (VGA640x480/Mcount_countX_val1)
     LUT3:I1->O            1   0.097   0.000  VGA640x480/countX_7_glue_rst (VGA640x480/countX_7_glue_rst)
     FDS:D                     0.008          VGA640x480/countX_7
    ----------------------------------------
    Total                      2.111ns (0.660ns logic, 1.451ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_109_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.063ns (Levels of Logic = 3)
  Source:            CAM_href (PAD)
  Destination:       ov7076_565_to_332/m3/write (LATCH)
  Destination Clock: ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_109_o falling

  Data Path: CAM_href to ov7076_565_to_332/m3/write
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   0.001   0.485  CAM_href_IBUF (CAM_href_IBUF)
     LUT2:I0->O            2   0.097   0.383  ov7076_565_to_332/m3/Mmux_GND_11_o_GND_11_o_MUX_94_o1_SW0 (N8)
     LUT6:I4->O            1   0.097   0.000  ov7076_565_to_332/m3/Mmux_write_write_MUX_104_o1 (ov7076_565_to_332/m3/write_write_MUX_104_o)
     LD:D                     -0.028          ov7076_565_to_332/m3/write
    ----------------------------------------
    Total                      1.063ns (0.195ns logic, 0.868ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_94_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.052ns (Levels of Logic = 3)
  Source:            CAM_pclk (PAD)
  Destination:       ov7076_565_to_332/m3/add_cnt (LATCH)
  Destination Clock: ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_94_o falling

  Data Path: CAM_pclk to ov7076_565_to_332/m3/add_cnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.562  CAM_pclk_IBUF (CAM_pclk_IBUF)
     LUT3:I0->O            1   0.097   0.295  ov7076_565_to_332/m3/Mmux_add_cnt_add_cnt_MUX_91_o1_SW0 (N12)
     LUT6:I5->O            1   0.097   0.000  ov7076_565_to_332/m3/Mmux_add_cnt_add_cnt_MUX_91_o1 (ov7076_565_to_332/m3/add_cnt_add_cnt_MUX_91_o)
     LD:D                     -0.028          ov7076_565_to_332/m3/add_cnt
    ----------------------------------------
    Total                      1.052ns (0.195ns logic, 0.857ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_81_o'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 3)
  Source:            CAM_href (PAD)
  Destination:       ov7076_565_to_332/m3/cont_flanco_3 (LATCH)
  Destination Clock: ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_81_o falling

  Data Path: CAM_href to ov7076_565_to_332/m3/cont_flanco_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   0.001   0.485  CAM_href_IBUF (CAM_href_IBUF)
     LUT3:I1->O            3   0.097   0.703  ov7076_565_to_332/m3/Mmux_cont_flanco[3]_cont_flanco[3]_MUX_75_o1311 (ov7076_565_to_332/m3/Mmux_cont_flanco[3]_cont_flanco[3]_MUX_75_o131)
     LUT6:I0->O            1   0.097   0.000  ov7076_565_to_332/m3/Mmux_cont_flanco[3]_cont_flanco[3]_MUX_75_o14 (ov7076_565_to_332/m3/cont_flanco[3]_cont_flanco[3]_MUX_75_o)
     LD:D                     -0.028          ov7076_565_to_332/m3/cont_flanco_3
    ----------------------------------------
    Total                      1.383ns (0.195ns logic, 1.188ns route)
                                       (14.1% logic, 85.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7076_565_to_332/m3/GND_11_o_GND_11_o_AND_103_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.781ns (Levels of Logic = 2)
  Source:            CAM_px_data<3> (PAD)
  Destination:       ov7076_565_to_332/m3/PX_byte_0 (LATCH)
  Destination Clock: ov7076_565_to_332/m3/GND_11_o_GND_11_o_AND_103_o falling

  Data Path: CAM_px_data<3> to ov7076_565_to_332/m3/PX_byte_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.683  CAM_px_data_3_IBUF (CAM_px_data_3_IBUF)
     LUT6:I1->O            1   0.097   0.000  ov7076_565_to_332/m3/_n0115<7>1 (ov7076_565_to_332/m3/_n0115<7>)
     LD:D                     -0.028          ov7076_565_to_332/m3/PX_byte_0
    ----------------------------------------
    Total                      0.781ns (0.098ns logic, 0.683ns route)
                                       (12.5% logic, 87.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7076_565_to_332/m3/GND_11_o_GND_11_o_AND_91_o'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.791ns (Levels of Logic = 2)
  Source:            CAM_px_data<0> (PAD)
  Destination:       ov7076_565_to_332/m3/PX_byte_2 (LATCH)
  Destination Clock: ov7076_565_to_332/m3/GND_11_o_GND_11_o_AND_91_o falling

  Data Path: CAM_px_data<0> to ov7076_565_to_332/m3/PX_byte_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.693  CAM_px_data_0_IBUF (CAM_px_data_0_IBUF)
     LUT6:I0->O            1   0.097   0.000  ov7076_565_to_332/m3/_n0113<5>1 (ov7076_565_to_332/m3/_n0113<5>)
     LD:D                     -0.028          ov7076_565_to_332/m3/PX_byte_2
    ----------------------------------------
    Total                      0.791ns (0.098ns logic, 0.693ns route)
                                       (12.4% logic, 87.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CAM_pclk'
  Total number of paths / destination ports: 31 / 23
-------------------------------------------------------------------------
Offset:              2.070ns (Levels of Logic = 3)
  Source:            CAM_href (PAD)
  Destination:       ov7076_565_to_332/m5/counter_14 (FF)
  Destination Clock: CAM_pclk rising

  Data Path: CAM_href to ov7076_565_to_332/m5/counter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   0.001   0.799  CAM_href_IBUF (CAM_href_IBUF)
     LUT6:I0->O            1   0.097   0.379  ov7076_565_to_332/m5/GND_34_o_GND_34_o_AND_107_o1 (ov7076_565_to_332/m5/GND_34_o_GND_34_o_AND_107_o1)
     LUT6:I4->O           16   0.097   0.348  ov7076_565_to_332/m5/GND_34_o_GND_34_o_AND_107_o3 (ov7076_565_to_332/m5/GND_34_o_GND_34_o_AND_107_o)
     FDR:R                     0.349          ov7076_565_to_332/m5/counter_8
    ----------------------------------------
    Total                      2.070ns (0.544ns logic, 1.526ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk25_24/clkout0'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              0.720ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       VGA640x480/countY_0 (FF)
  Destination Clock: clk25_24/clkout0 rising

  Data Path: rst to VGA640x480/countY_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.001   0.370  rst_IBUF (rst_IBUF)
     FDRE:R                    0.349          VGA640x480/countY_1
    ----------------------------------------
    Total                      0.720ns (0.350ns logic, 0.370ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk25_24/clkout0'
  Total number of paths / destination ports: 38 / 10
-------------------------------------------------------------------------
Offset:              1.784ns (Levels of Logic = 3)
  Source:            VGA640x480/countY_6 (FF)
  Destination:       VGA_Vsync_n (PAD)
  Source Clock:      clk25_24/clkout0 rising

  Data Path: VGA640x480/countY_6 to VGA_Vsync_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            14   0.361   0.571  VGA640x480/countY_6 (VGA640x480/countY_6)
     LUT3:I0->O            1   0.097   0.379  VGA640x480/Vsync_n_SW0 (N14)
     LUT6:I4->O            1   0.097   0.279  VGA640x480/Vsync_n (VGA_Vsync_n_OBUF)
     OBUF:I->O                 0.000          VGA_Vsync_n_OBUF (VGA_Vsync_n)
    ----------------------------------------
    Total                      1.784ns (0.555ns logic, 1.229ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.371ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       clk25_24/mmcm_adv_inst:RST (PAD)

  Data Path: rst to clk25_24/mmcm_adv_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.001   0.370  rst_IBUF (rst_IBUF)
    MMCME2_ADV:RST             0.000          clk25_24/mmcm_adv_inst
    ----------------------------------------
    Total                      0.371ns (0.001ns logic, 0.370ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CAM_pclk
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CAM_pclk                                       |    2.453|         |         |         |
ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_94_o|         |    1.801|         |         |
ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_95_o|         |    1.328|         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAM_vsync
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAM_pclk       |    1.068|         |    1.068|         |
CAM_vsync      |         |         |    0.648|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25_24/clkout0
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk25_24/clkout0|    2.111|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7076_565_to_332/m3/GND_11_o_GND_11_o_AND_103_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CAM_pclk                                       |         |         |    1.093|         |
ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_81_o|         |         |    1.337|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7076_565_to_332/m3/GND_11_o_GND_11_o_AND_91_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CAM_pclk                                       |         |         |    0.832|         |
ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_81_o|         |         |    1.327|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_109_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CAM_pclk                                       |         |         |    1.230|         |
CAM_vsync                                      |         |         |    1.274|         |
ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_81_o|         |         |    1.312|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_81_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CAM_pclk                                       |         |         |    1.848|         |
CAM_vsync                                      |         |         |    1.594|         |
ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_81_o|         |         |    1.327|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_94_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CAM_pclk                                       |         |         |    0.916|         |
CAM_vsync                                      |         |         |    1.186|         |
ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_81_o|         |         |    1.337|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7076_565_to_332/m3/GND_11_o_GND_11_o_MUX_95_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
ov7076_565_to_332/m3/GND_11_o_GND_11_o_AND_103_o|         |         |    0.751|         |
ov7076_565_to_332/m3/GND_11_o_GND_11_o_AND_91_o |         |         |    0.751|         |
------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 14.68 secs
 
--> 


Total memory usage is 506644 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   57 (   0 filtered)
Number of infos    :    4 (   0 filtered)

