INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB5/Source Code/Lab5_Team2_Traffic_Light_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB5/Source Code/Lab5_Team2_Traffic_Light_Controller_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller_t
