# FPGA Exercise

| 题号 	| 描述                                         	| 难度 	| src                                                           	| sim                                                       	|
|------	|----------------------------------------------	|------	|---------------------------------------------------------------	|-----------------------------------------------------------	|
| VL1  	| 四选一多路器                                 	| 入门 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL1)     	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL1)     	|
| VL2  	| 异步复位的串联T触发器                        	| 简单 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL2)     	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL2)     	|
| VL3  	| 奇偶校验                                     	| 简单 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL3)     	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL3)     	|
| VL4  	| 移位运算与乘法                               	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL4)     	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL4)     	|
| VL5  	| 位拆分与运算                                 	| 简单 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL5)     	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL5)     	|
| VL6  	| 多功能数据处理器                             	| 简单 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL6)     	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL6)     	|
| VL7  	| 求两个数的差值                               	| 简单 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL7)     	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL7)     	|
| VL8  	| 使用generate…for语句简化代码                 	| 简单 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL8)     	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL8)     	|
| VL9  	| 使用子模块实现三输入数的大小比较             	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL9)     	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL9)     	|
| VL10 	| 使用函数实现数据大小端转换                   	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL10)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL10)    	|
| VL11 	| 4位数值比较器电路                            	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL11)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL11)    	|
| VL12 	| 4bit超前进位加法器电路                       	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL12)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL12)    	|
| VL13 	| 优先编码器电路①                              	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL13)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL13)    	|
| VL14 	| 用优先编码器①实现键盘编码电路                	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL14)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL14)    	|
| VL15 	| 优先编码器Ⅰ                                  	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL15)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL15)    	|
| VL16 	| 使用8线-3线优先编码器Ⅰ实现16线-4线优先编码器 	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL16)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL16)    	|
| VL17 	| 用3-8译码器实现全减器                        	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL17)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL17)    	|
| VL18 	| 实现3-8译码器①                               	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL18)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL18)    	|
| VL19 	| 使用3-8译码器①实现逻辑函数                   	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL19)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL19)    	|
| VL20 	| 数据选择器实现逻辑电路                       	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL20)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL20)    	|
| VL21 	| 根据状态转移表实现时序电路                   	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL21)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL21)    	|
| VL22 	| 根据状态转移图实现时序电路                   	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL22)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL22)    	|
| VL23 	| ROM的简单实现                                	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL23)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL23)    	|
| VL24 	| 边沿检测                                     	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/01VerilogIntro/VL24)    	| [sim](FPGAExercise.srcs/sim_1/new/01VerilogIntro/VL24)    	|
| VL25 	| 输入序列连续的序列检测                       	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL25) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL25) 	|
| VL26 	| 含有无关项的序列检测                         	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL26) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL26) 	|
| VL27 	| 不重叠序列检测                               	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL27) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL27) 	|
| VL28 	| 输入序列连续的序列检测                       	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL28) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL28) 	|
| VL29 	| 信号发生器                                   	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL29) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL29) 	|
| VL30 	| 数据串转并电路                               	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL30) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL30) 	|
| VL31 	| 数据累加输出                                 	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL31) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL31) 	|
| VL32 	| 非整数倍数据位宽转换24to128                  	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL32) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL32) 	|
| VL33 	| 非整数倍数据位宽转换8to12                    	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL33) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL33) 	|
| VL34 	| 整数倍数据位宽转换8to16                      	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL34) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL34) 	|
| VL35 	| 状态机-非重叠的序列检测                      	| 简单 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL35) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL35) 	|
| VL36 	| 状态机-重叠序列检测                          	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL36) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL36) 	|
| VL37 	| 时钟分频（偶数）                             	| 简单 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL37) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL37) 	|
| VL38 	| 自动贩售机1                                  	| 简单 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL38) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL38) 	|
| VL39 	| 自动贩售机2                                  	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL39) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL39) 	|
| VL40 	| 占空比50%的奇数分频                          	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL40) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL40) 	|
| VL41 	| 任意小数分频                                 	| 困难 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL41) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL41) 	|
| VL42 	| 无占空比要去的奇数分频                       	| 简单 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL42) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL42) 	|
| VL43 	| 根据状态转移写状态机-三段式                  	| 简单 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL43) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL43) 	|
| VL44 	| 根据状态转移写状态机-二段式                  	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL44) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL44) 	|
| VL45 	| 异步FIFO                                     	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL45) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL45) 	|
| VL46 	| 同步FIFO                                     	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL46) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL46) 	|
| VL47 	| 格雷码计数器                                 	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL47) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL47) 	|
| VL48 	| 多bit MUX同步器                              	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL48) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL48) 	|
| VL49 	| 脉冲同步电路                                 	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL49) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL49) 	|
| VL50 	| 简易秒表                                     	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL50) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL50) 	|
| VL51 	| 可置位计数器                                 	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL51) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL51) 	|
| VL52 	| 加减计数器                                   	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL52) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL52) 	|
| VL53 	| 单端口RAM                                    	| 简单 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL53) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL53) 	|
| VL54 	| RAM的简单实现                                	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL54) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL54) 	|
| VL55 	| Johnson Counter                              	| 中等 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL55) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL55) 	|
| VL56 	| 流水线乘法器                                 	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL56) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL56) 	|
| VL57 	| 交通灯                                       	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL57) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL57) 	|
| VL58 	| 游戏机计费程序                               	| 较难 	| [src](FPGAExercise.srcs/sources_1/new/02VerilogAdvanced/VL58) 	| [sim](FPGAExercise.srcs/sim_1/new/02VerilogAdvanced/VL58) 	|
