Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 0 fs : File "F:/FPGAassignment/signal_delay/signal_delay.srcs/sim_1/new/tb_fifo_top.v" Line 55
