{"vcs1":{"timestamp_begin":1730698841.374631829, "rt":1.81, "ut":0.38, "st":0.28}}
{"vcselab":{"timestamp_begin":1730698843.271188355, "rt":0.97, "ut":0.25, "st":0.17}}
{"link":{"timestamp_begin":1730698844.313192942, "rt":0.32, "ut":0.13, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730698840.670151673}
{"VCS_COMP_START_TIME": 1730698840.670151673}
{"VCS_COMP_END_TIME": 1730698929.298611740}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331844}}
{"stitch_vcselab": {"peak_mem": 223356}}
