# Verification-of-Synchronous-FIFO using Verilog and System Verilog
  
Designing and Verification of Synchronous FIFO\n
By- Hrishika Chakraborty and Girija Hegde
