$date
	Thu Jan 15 22:53:34 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! result [7:0] $end
$var wire 1 " done_ $end
$var reg 1 # clock $end
$var reg 4 $ digit [3:0] $end
$var reg 1 % reset $end
$var reg 1 & start $end
$scope module dut $end
$var wire 4 ' _1 [3:0] $end
$var wire 1 ( _11 $end
$var wire 1 ) _12 $end
$var wire 4 * _20 [3:0] $end
$var wire 4 + _24 [3:0] $end
$var wire 4 , _3 [3:0] $end
$var wire 1 - _30 $end
$var wire 4 . _4 [3:0] $end
$var wire 1 / _7 $end
$var wire 1 0 _9 $end
$var wire 1 # clock $end
$var wire 4 1 digit [3:0] $end
$var wire 1 " done_ $end
$var wire 1 % reset $end
$var wire 8 2 result [7:0] $end
$var wire 1 & start $end
$var wire 1 3 vdd $end
$var wire 1 4 _32 $end
$var wire 8 5 _28 [7:0] $end
$var wire 8 6 _27 [7:0] $end
$var wire 8 7 _25 [7:0] $end
$var wire 4 8 _23 [3:0] $end
$var wire 4 9 _22 [3:0] $end
$var wire 1 : _18 $end
$var reg 4 ; _17 [3:0] $end
$var reg 4 < _21 [3:0] $end
$var reg 1 = _31 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x=
bx <
bx ;
x:
bx 9
bx 8
bx 7
b0xxxx 6
bx 5
x4
13
bx 2
b0 1
00
1/
bx .
0-
b0 ,
b1010 +
b0 *
x)
0(
bx '
0&
1%
b0 $
0#
x"
bx !
$end
#5000
b0 '
b0 9
b0 .
b0 8
0)
04
b0 !
b0 2
b0 5
b0 6
b0 <
0:
b0 7
b0 ;
0"
0=
10
1#
#10000
00
0#
0/
0%
#15000
10
1#
#20000
1)
14
b100 .
b100 8
00
0#
1(
1&
1:
b100 ,
b100 $
b100 1
#25000
0:
b101000 !
b101000 2
b101000 5
b101000 7
b100 ;
1"
1=
10
1#
#30000
00
0#
0(
0&
#35000
10
1#
#40000
b1001 .
b1001 8
b100 '
b100 9
00
0#
1(
1&
1:
b1001 ,
b1001 $
b1001 1
#45000
b100 6
b100 <
0:
b1011110 !
b1011110 2
b1011110 5
b1011010 7
b1001 ;
10
1#
#50000
00
0#
0(
0&
#55000
10
1#
#60000
00
0#
1(
1&
b10 ,
b10 $
b10 1
#65000
10
1#
#70000
00
0#
0(
0&
#75000
10
1#
#80000
00
0#
1(
1&
b111 ,
b111 $
b111 1
#85000
10
1#
#90000
00
0#
0(
0&
#95000
10
1#
#100000
00
0#
#105000
10
1#
#110000
00
0#
#115000
10
1#
#120000
00
0#
#125000
10
1#
#130000
00
0#
#135000
10
1#
#140000
00
0#
