{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640347985632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640347985638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 20:13:05 2021 " "Processing started: Fri Dec 24 20:13:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640347985638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640347985638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off REGSMD -c REGSMD " "Command: quartus_map --read_settings_files=on --write_settings_files=off REGSMD -c REGSMD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640347985638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640347985876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640347985876 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Mycounter.v(10) " "Verilog HDL information at Mycounter.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "../Project4_2/Mycounter.v" "" { Text "G:/computer/Project4_2/Mycounter.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640347993385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/computer/project4_2/mycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /computer/project4_2/mycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mycounter " "Found entity 1: Mycounter" {  } { { "../Project4_2/Mycounter.v" "" { Text "G:/computer/Project4_2/Mycounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640347993386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640347993386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsmd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regsmd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGSMD " "Found entity 1: REGSMD" {  } { { "REGSMD.bdf" "" { Schematic "G:/computer/REGSMD/REGSMD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640347993388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640347993388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REGSMD " "Elaborating entity \"REGSMD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640347993410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst6 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst6\"" {  } { { "REGSMD.bdf" "inst6" { Schematic "G:/computer/REGSMD/REGSMD.bdf" { { 328 712 824 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640347993431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst6 " "Elaborated megafunction instantiation \"LPM_LATCH:inst6\"" {  } { { "REGSMD.bdf" "" { Schematic "G:/computer/REGSMD/REGSMD.bdf" { { 328 712 824 440 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640347993432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst6 " "Instantiated megafunction \"LPM_LATCH:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640347993432 ""}  } { { "REGSMD.bdf" "" { Schematic "G:/computer/REGSMD/REGSMD.bdf" { { 328 712 824 440 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640347993432 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri0.vhd 2 1 " "Using design file lpm_bustri0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "G:/computer/REGSMD/lpm_bustri0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640347993718 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "G:/computer/REGSMD/lpm_bustri0.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640347993718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640347993718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 lpm_bustri0:inst11 " "Elaborating entity \"lpm_bustri0\" for hierarchy \"lpm_bustri0:inst11\"" {  } { { "REGSMD.bdf" "inst11" { Schematic "G:/computer/REGSMD/REGSMD.bdf" { { 296 344 424 336 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640347993722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "G:/computer/REGSMD/lpm_bustri0.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640347993734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "G:/computer/REGSMD/lpm_bustri0.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640347993734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640347993734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640347993734 ""}  } { { "lpm_bustri0.vhd" "" { Text "G:/computer/REGSMD/lpm_bustri0.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640347993734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mycounter Mycounter:inst3 " "Elaborating entity \"Mycounter\" for hierarchy \"Mycounter:inst3\"" {  } { { "REGSMD.bdf" "inst3" { Schematic "G:/computer/REGSMD/REGSMD.bdf" { { 424 312 472 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640347993735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Mycounter.v(22) " "Verilog HDL assignment warning at Mycounter.v(22): truncated value with size 32 to match size of target (8)" {  } { { "../Project4_2/Mycounter.v" "" { Text "G:/computer/Project4_2/Mycounter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640347993736 "|REGSMD|Mycounter:inst3"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[7\] lpm_latch:inst6\|latches\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"lpm_latch:inst6\|latches\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640347994034 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[6\] lpm_latch:inst6\|latches\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"lpm_latch:inst6\|latches\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640347994034 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[5\] lpm_latch:inst6\|latches\[5\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"lpm_latch:inst6\|latches\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640347994034 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[4\] lpm_latch:inst6\|latches\[4\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"lpm_latch:inst6\|latches\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640347994034 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[3\] lpm_latch:inst6\|latches\[3\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"lpm_latch:inst6\|latches\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640347994034 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[2\] lpm_latch:inst6\|latches\[2\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"lpm_latch:inst6\|latches\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640347994034 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[1\] lpm_latch:inst6\|latches\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"lpm_latch:inst6\|latches\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640347994034 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[0\] lpm_latch:inst6\|latches\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"lpm_latch:inst6\|latches\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640347994034 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1640347994034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640347994102 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/computer/REGSMD/output_files/REGSMD.map.smsg " "Generated suppressed messages file G:/computer/REGSMD/output_files/REGSMD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640347994402 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640347994456 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640347994456 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640347994477 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640347994477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640347994477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640347994477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640347994486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 20:13:14 2021 " "Processing ended: Fri Dec 24 20:13:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640347994486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640347994486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640347994486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640347994486 ""}
