\section{L\+T\+D\+C\+\_\+\+Type\+Def Struct Reference}
\label{structLTDC__TypeDef}\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}


L\+C\+D-\/\+T\+FT Display Controller.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D0} [2]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+S\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ B\+P\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+W\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ T\+W\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ G\+CR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D1} [2]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+R\+CR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D2} [1]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ B\+C\+CR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D3} [1]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+ER}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ L\+I\+P\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+P\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+D\+SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+C\+D-\/\+T\+FT Display Controller. 

Definition at line \textbf{ 654} of file \textbf{ stm32f429xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structLTDC__TypeDef_a2277d6936f88a3bbb0b7fd1481b2c2c5}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!A\+W\+CR@{A\+W\+CR}}
\index{A\+W\+CR@{A\+W\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{A\+W\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+W\+CR}

L\+T\+DC Active Width Configuration Register, Address offset\+: 0x10 

Definition at line \textbf{ 659} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_a7a7c554d0c2d78d8b044a699602e37e1}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!B\+C\+CR@{B\+C\+CR}}
\index{B\+C\+CR@{B\+C\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{B\+C\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t B\+C\+CR}

L\+T\+DC Background Color Configuration Register, Address offset\+: 0x2C 

Definition at line \textbf{ 665} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_ab954c16d70935a24b62aad461a664878}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!B\+P\+CR@{B\+P\+CR}}
\index{B\+P\+CR@{B\+P\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{B\+P\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t B\+P\+CR}

L\+T\+DC Back Porch Configuration Register, Address offset\+: 0x0C 

Definition at line \textbf{ 658} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_a5e235993884b3f8d42db5f51d9bd1942}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!C\+D\+SR@{C\+D\+SR}}
\index{C\+D\+SR@{C\+D\+SR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{C\+D\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+D\+SR}

L\+T\+DC Current Display Status Register, Address offset\+: 0x48 

Definition at line \textbf{ 672} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_a140588a82bafbf0bf0c983111aadb351}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!C\+P\+SR@{C\+P\+SR}}
\index{C\+P\+SR@{C\+P\+SR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{C\+P\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+P\+SR}

L\+T\+DC Current Position Status Register, Address offset\+: 0x44 

Definition at line \textbf{ 671} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_aae092d9d07574afe1fbc79c8bf7f7c19}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!G\+CR@{G\+CR}}
\index{G\+CR@{G\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{G\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t G\+CR}

L\+T\+DC Global Control Register, Address offset\+: 0x18 

Definition at line \textbf{ 661} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{I\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+CR}

L\+T\+DC Interrupt Clear Register, Address offset\+: 0x3C 

Definition at line \textbf{ 669} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{I\+ER}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+ER}

L\+T\+DC Interrupt Enable Register, Address offset\+: 0x34 

Definition at line \textbf{ 667} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{I\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+SR}

L\+T\+DC Interrupt Status Register, Address offset\+: 0x38 

Definition at line \textbf{ 668} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_a7d311d182e9cb4a5acd25f6bb3e1422d}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!L\+I\+P\+CR@{L\+I\+P\+CR}}
\index{L\+I\+P\+CR@{L\+I\+P\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{L\+I\+P\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t L\+I\+P\+CR}

L\+T\+DC Line Interrupt Position Configuration Register, Address offset\+: 0x40 

Definition at line \textbf{ 670} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_a8be676577db129a84a9a2689519a8502}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D0}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0[2]}

Reserved, 0x00-\/0x04 

Definition at line \textbf{ 656} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_a28d88d9a08aab1adbebea61c42ef901e}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D1}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1[2]}

Reserved, 0x1\+C-\/0x20 

Definition at line \textbf{ 662} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_a032c71ff46a97d2398e5c15a1b4fa50d}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D2}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2[1]}

Reserved, 0x28 

Definition at line \textbf{ 664} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_ad4a213d23b6c7413d93b180984c5542c}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D3}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3[1]}

Reserved, 0x30 

Definition at line \textbf{ 666} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_a92af0fef30467bfce8d1408f81cfda6d}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!S\+R\+CR@{S\+R\+CR}}
\index{S\+R\+CR@{S\+R\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{S\+R\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+R\+CR}

L\+T\+DC Shadow Reload Configuration Register, Address offset\+: 0x24 

Definition at line \textbf{ 663} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_a3aa8cb3b286c630b9fa126616a1f6498}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!S\+S\+CR@{S\+S\+CR}}
\index{S\+S\+CR@{S\+S\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{S\+S\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+S\+CR}

L\+T\+DC Synchronization Size Configuration Register, Address offset\+: 0x08 

Definition at line \textbf{ 657} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__TypeDef_ace97ea64f6db802fc5488601bb8558ab}} 
\index{L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}!T\+W\+CR@{T\+W\+CR}}
\index{T\+W\+CR@{T\+W\+CR}!L\+T\+D\+C\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{T\+W\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t T\+W\+CR}

L\+T\+DC Total Width Configuration Register, Address offset\+: 0x14 

Definition at line \textbf{ 660} of file \textbf{ stm32f429xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
