\hypertarget{struct_e_x_t_i___type_def}{}\section{Dokumentacja struktury E\+X\+T\+I\+\_\+\+Type\+Def}
\label{struct_e_x_t_i___type_def}\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}


External Interrupt/\+Event Controller.  




{\ttfamily \#include $<$stm32f411xe.\+h$>$}

\subsection*{Atrybuty publiczne}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}{I\+MR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}{E\+MR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}{R\+T\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}{F\+T\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}{S\+W\+I\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}{PR}
\end{DoxyCompactItemize}


\subsection{Opis szczegółowy}
External Interrupt/\+Event Controller. 

Definicja w linii 237 pliku stm32f411xe.\+h.



\subsection{Dokumentacja atrybutów składowych}
\mbox{\Hypertarget{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}\label{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!E\+MR@{E\+MR}}
\index{E\+MR@{E\+MR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{E\+MR}{EMR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+E\+MR}

E\+X\+TI Event mask register, Address offset\+: 0x04 

Definicja w linii 240 pliku stm32f411xe.\+h.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}\label{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!F\+T\+SR@{F\+T\+SR}}
\index{F\+T\+SR@{F\+T\+SR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+T\+SR}{FTSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+F\+T\+SR}

E\+X\+TI Falling trigger selection register, Address offset\+: 0x0C 

Definicja w linii 242 pliku stm32f411xe.\+h.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}\label{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!I\+MR@{I\+MR}}
\index{I\+MR@{I\+MR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+MR}{IMR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+I\+MR}

E\+X\+TI Interrupt mask register, Address offset\+: 0x00 

Definicja w linii 239 pliku stm32f411xe.\+h.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}\label{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!PR@{PR}}
\index{PR@{PR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{PR}{PR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+PR}

E\+X\+TI Pending register, Address offset\+: 0x14 

Definicja w linii 244 pliku stm32f411xe.\+h.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}\label{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!R\+T\+SR@{R\+T\+SR}}
\index{R\+T\+SR@{R\+T\+SR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+T\+SR}{RTSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+R\+T\+SR}

E\+X\+TI Rising trigger selection register, Address offset\+: 0x08 

Definicja w linii 241 pliku stm32f411xe.\+h.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}\label{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}} 
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!S\+W\+I\+ER@{S\+W\+I\+ER}}
\index{S\+W\+I\+ER@{S\+W\+I\+ER}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+W\+I\+ER}{SWIER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+S\+W\+I\+ER}

E\+X\+TI Software interrupt event register, Address offset\+: 0x10 

Definicja w linii 243 pliku stm32f411xe.\+h.



Dokumentacja dla tej struktury została wygenerowana z pliku\+:\begin{DoxyCompactItemize}
\item 
S\+T\+M/\+W\+D\+S\+\_\+\+Kosc\+\_\+\+Linux/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}\end{DoxyCompactItemize}
