
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .text         0000e980  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000420  08016980  08016980  00026980  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08016da0  08016da0  00030ed0  2**0
                  CONTENTS
  5 .ARM          00000008  08016da0  08016da0  00026da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08016da8  08016da8  00030ed0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08016da8  08016da8  00026da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08016dac  08016dac  00026dac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000ed0  20000000  08016db0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00015798  20000ed0  08017c80  00030ed0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20016668  08017c80  00036668  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030ed0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001441f  00000000  00000000  00030f00  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00002cd7  00000000  00000000  0004531f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000014b0  00000000  00000000  00047ff8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001358  00000000  00000000  000494a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00021b3e  00000000  00000000  0004a800  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000ef3c  00000000  00000000  0006c33e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000c862e  00000000  00000000  0007b27a  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  001438a8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000648c  00000000  00000000  00143924  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	20000ed0 	.word	0x20000ed0
 800801c:	00000000 	.word	0x00000000
 8008020:	08016968 	.word	0x08016968

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	20000ed4 	.word	0x20000ed4
 800803c:	08016968 	.word	0x08016968

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2f>:
 8008a18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a20:	bf24      	itt	cs
 8008a22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a2a:	d90d      	bls.n	8008a48 <__aeabi_d2f+0x30>
 8008a2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a40:	bf08      	it	eq
 8008a42:	f020 0001 	biceq.w	r0, r0, #1
 8008a46:	4770      	bx	lr
 8008a48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a4c:	d121      	bne.n	8008a92 <__aeabi_d2f+0x7a>
 8008a4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a52:	bfbc      	itt	lt
 8008a54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a58:	4770      	bxlt	lr
 8008a5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008a62:	f1c2 0218 	rsb	r2, r2, #24
 8008a66:	f1c2 0c20 	rsb	ip, r2, #32
 8008a6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8008a6e:	fa20 f002 	lsr.w	r0, r0, r2
 8008a72:	bf18      	it	ne
 8008a74:	f040 0001 	orrne.w	r0, r0, #1
 8008a78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008a80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008a84:	ea40 000c 	orr.w	r0, r0, ip
 8008a88:	fa23 f302 	lsr.w	r3, r3, r2
 8008a8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a90:	e7cc      	b.n	8008a2c <__aeabi_d2f+0x14>
 8008a92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008a96:	d107      	bne.n	8008aa8 <__aeabi_d2f+0x90>
 8008a98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008a9c:	bf1e      	ittt	ne
 8008a9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008aa2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008aa6:	4770      	bxne	lr
 8008aa8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008ab0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop

08008ab8 <__aeabi_uldivmod>:
 8008ab8:	b953      	cbnz	r3, 8008ad0 <__aeabi_uldivmod+0x18>
 8008aba:	b94a      	cbnz	r2, 8008ad0 <__aeabi_uldivmod+0x18>
 8008abc:	2900      	cmp	r1, #0
 8008abe:	bf08      	it	eq
 8008ac0:	2800      	cmpeq	r0, #0
 8008ac2:	bf1c      	itt	ne
 8008ac4:	f04f 31ff 	movne.w	r1, #4294967295
 8008ac8:	f04f 30ff 	movne.w	r0, #4294967295
 8008acc:	f000 b972 	b.w	8008db4 <__aeabi_idiv0>
 8008ad0:	f1ad 0c08 	sub.w	ip, sp, #8
 8008ad4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008ad8:	f000 f806 	bl	8008ae8 <__udivmoddi4>
 8008adc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008ae0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ae4:	b004      	add	sp, #16
 8008ae6:	4770      	bx	lr

08008ae8 <__udivmoddi4>:
 8008ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008aec:	9e08      	ldr	r6, [sp, #32]
 8008aee:	4604      	mov	r4, r0
 8008af0:	4688      	mov	r8, r1
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d14b      	bne.n	8008b8e <__udivmoddi4+0xa6>
 8008af6:	428a      	cmp	r2, r1
 8008af8:	4615      	mov	r5, r2
 8008afa:	d967      	bls.n	8008bcc <__udivmoddi4+0xe4>
 8008afc:	fab2 f282 	clz	r2, r2
 8008b00:	b14a      	cbz	r2, 8008b16 <__udivmoddi4+0x2e>
 8008b02:	f1c2 0720 	rsb	r7, r2, #32
 8008b06:	fa01 f302 	lsl.w	r3, r1, r2
 8008b0a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b0e:	4095      	lsls	r5, r2
 8008b10:	ea47 0803 	orr.w	r8, r7, r3
 8008b14:	4094      	lsls	r4, r2
 8008b16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b1a:	0c23      	lsrs	r3, r4, #16
 8008b1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b20:	fa1f fc85 	uxth.w	ip, r5
 8008b24:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b2c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b30:	4299      	cmp	r1, r3
 8008b32:	d909      	bls.n	8008b48 <__udivmoddi4+0x60>
 8008b34:	18eb      	adds	r3, r5, r3
 8008b36:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b3a:	f080 811b 	bcs.w	8008d74 <__udivmoddi4+0x28c>
 8008b3e:	4299      	cmp	r1, r3
 8008b40:	f240 8118 	bls.w	8008d74 <__udivmoddi4+0x28c>
 8008b44:	3f02      	subs	r7, #2
 8008b46:	442b      	add	r3, r5
 8008b48:	1a5b      	subs	r3, r3, r1
 8008b4a:	b2a4      	uxth	r4, r4
 8008b4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b50:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b58:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b5c:	45a4      	cmp	ip, r4
 8008b5e:	d909      	bls.n	8008b74 <__udivmoddi4+0x8c>
 8008b60:	192c      	adds	r4, r5, r4
 8008b62:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b66:	f080 8107 	bcs.w	8008d78 <__udivmoddi4+0x290>
 8008b6a:	45a4      	cmp	ip, r4
 8008b6c:	f240 8104 	bls.w	8008d78 <__udivmoddi4+0x290>
 8008b70:	3802      	subs	r0, #2
 8008b72:	442c      	add	r4, r5
 8008b74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008b78:	eba4 040c 	sub.w	r4, r4, ip
 8008b7c:	2700      	movs	r7, #0
 8008b7e:	b11e      	cbz	r6, 8008b88 <__udivmoddi4+0xa0>
 8008b80:	40d4      	lsrs	r4, r2
 8008b82:	2300      	movs	r3, #0
 8008b84:	e9c6 4300 	strd	r4, r3, [r6]
 8008b88:	4639      	mov	r1, r7
 8008b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b8e:	428b      	cmp	r3, r1
 8008b90:	d909      	bls.n	8008ba6 <__udivmoddi4+0xbe>
 8008b92:	2e00      	cmp	r6, #0
 8008b94:	f000 80eb 	beq.w	8008d6e <__udivmoddi4+0x286>
 8008b98:	2700      	movs	r7, #0
 8008b9a:	e9c6 0100 	strd	r0, r1, [r6]
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	4639      	mov	r1, r7
 8008ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ba6:	fab3 f783 	clz	r7, r3
 8008baa:	2f00      	cmp	r7, #0
 8008bac:	d147      	bne.n	8008c3e <__udivmoddi4+0x156>
 8008bae:	428b      	cmp	r3, r1
 8008bb0:	d302      	bcc.n	8008bb8 <__udivmoddi4+0xd0>
 8008bb2:	4282      	cmp	r2, r0
 8008bb4:	f200 80fa 	bhi.w	8008dac <__udivmoddi4+0x2c4>
 8008bb8:	1a84      	subs	r4, r0, r2
 8008bba:	eb61 0303 	sbc.w	r3, r1, r3
 8008bbe:	2001      	movs	r0, #1
 8008bc0:	4698      	mov	r8, r3
 8008bc2:	2e00      	cmp	r6, #0
 8008bc4:	d0e0      	beq.n	8008b88 <__udivmoddi4+0xa0>
 8008bc6:	e9c6 4800 	strd	r4, r8, [r6]
 8008bca:	e7dd      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008bcc:	b902      	cbnz	r2, 8008bd0 <__udivmoddi4+0xe8>
 8008bce:	deff      	udf	#255	; 0xff
 8008bd0:	fab2 f282 	clz	r2, r2
 8008bd4:	2a00      	cmp	r2, #0
 8008bd6:	f040 808f 	bne.w	8008cf8 <__udivmoddi4+0x210>
 8008bda:	1b49      	subs	r1, r1, r5
 8008bdc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008be0:	fa1f f885 	uxth.w	r8, r5
 8008be4:	2701      	movs	r7, #1
 8008be6:	fbb1 fcfe 	udiv	ip, r1, lr
 8008bea:	0c23      	lsrs	r3, r4, #16
 8008bec:	fb0e 111c 	mls	r1, lr, ip, r1
 8008bf0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008bf4:	fb08 f10c 	mul.w	r1, r8, ip
 8008bf8:	4299      	cmp	r1, r3
 8008bfa:	d907      	bls.n	8008c0c <__udivmoddi4+0x124>
 8008bfc:	18eb      	adds	r3, r5, r3
 8008bfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c02:	d202      	bcs.n	8008c0a <__udivmoddi4+0x122>
 8008c04:	4299      	cmp	r1, r3
 8008c06:	f200 80cd 	bhi.w	8008da4 <__udivmoddi4+0x2bc>
 8008c0a:	4684      	mov	ip, r0
 8008c0c:	1a59      	subs	r1, r3, r1
 8008c0e:	b2a3      	uxth	r3, r4
 8008c10:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c14:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c1c:	fb08 f800 	mul.w	r8, r8, r0
 8008c20:	45a0      	cmp	r8, r4
 8008c22:	d907      	bls.n	8008c34 <__udivmoddi4+0x14c>
 8008c24:	192c      	adds	r4, r5, r4
 8008c26:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c2a:	d202      	bcs.n	8008c32 <__udivmoddi4+0x14a>
 8008c2c:	45a0      	cmp	r8, r4
 8008c2e:	f200 80b6 	bhi.w	8008d9e <__udivmoddi4+0x2b6>
 8008c32:	4618      	mov	r0, r3
 8008c34:	eba4 0408 	sub.w	r4, r4, r8
 8008c38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c3c:	e79f      	b.n	8008b7e <__udivmoddi4+0x96>
 8008c3e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c42:	40bb      	lsls	r3, r7
 8008c44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c48:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c4c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c50:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c54:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c5c:	4325      	orrs	r5, r4
 8008c5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008c62:	0c2c      	lsrs	r4, r5, #16
 8008c64:	fb08 3319 	mls	r3, r8, r9, r3
 8008c68:	fa1f fa8e 	uxth.w	sl, lr
 8008c6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008c70:	fb09 f40a 	mul.w	r4, r9, sl
 8008c74:	429c      	cmp	r4, r3
 8008c76:	fa02 f207 	lsl.w	r2, r2, r7
 8008c7a:	fa00 f107 	lsl.w	r1, r0, r7
 8008c7e:	d90b      	bls.n	8008c98 <__udivmoddi4+0x1b0>
 8008c80:	eb1e 0303 	adds.w	r3, lr, r3
 8008c84:	f109 30ff 	add.w	r0, r9, #4294967295
 8008c88:	f080 8087 	bcs.w	8008d9a <__udivmoddi4+0x2b2>
 8008c8c:	429c      	cmp	r4, r3
 8008c8e:	f240 8084 	bls.w	8008d9a <__udivmoddi4+0x2b2>
 8008c92:	f1a9 0902 	sub.w	r9, r9, #2
 8008c96:	4473      	add	r3, lr
 8008c98:	1b1b      	subs	r3, r3, r4
 8008c9a:	b2ad      	uxth	r5, r5
 8008c9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ca0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ca4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ca8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cac:	45a2      	cmp	sl, r4
 8008cae:	d908      	bls.n	8008cc2 <__udivmoddi4+0x1da>
 8008cb0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cb8:	d26b      	bcs.n	8008d92 <__udivmoddi4+0x2aa>
 8008cba:	45a2      	cmp	sl, r4
 8008cbc:	d969      	bls.n	8008d92 <__udivmoddi4+0x2aa>
 8008cbe:	3802      	subs	r0, #2
 8008cc0:	4474      	add	r4, lr
 8008cc2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008cc6:	fba0 8902 	umull	r8, r9, r0, r2
 8008cca:	eba4 040a 	sub.w	r4, r4, sl
 8008cce:	454c      	cmp	r4, r9
 8008cd0:	46c2      	mov	sl, r8
 8008cd2:	464b      	mov	r3, r9
 8008cd4:	d354      	bcc.n	8008d80 <__udivmoddi4+0x298>
 8008cd6:	d051      	beq.n	8008d7c <__udivmoddi4+0x294>
 8008cd8:	2e00      	cmp	r6, #0
 8008cda:	d069      	beq.n	8008db0 <__udivmoddi4+0x2c8>
 8008cdc:	ebb1 050a 	subs.w	r5, r1, sl
 8008ce0:	eb64 0403 	sbc.w	r4, r4, r3
 8008ce4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008ce8:	40fd      	lsrs	r5, r7
 8008cea:	40fc      	lsrs	r4, r7
 8008cec:	ea4c 0505 	orr.w	r5, ip, r5
 8008cf0:	e9c6 5400 	strd	r5, r4, [r6]
 8008cf4:	2700      	movs	r7, #0
 8008cf6:	e747      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008cf8:	f1c2 0320 	rsb	r3, r2, #32
 8008cfc:	fa20 f703 	lsr.w	r7, r0, r3
 8008d00:	4095      	lsls	r5, r2
 8008d02:	fa01 f002 	lsl.w	r0, r1, r2
 8008d06:	fa21 f303 	lsr.w	r3, r1, r3
 8008d0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d0e:	4338      	orrs	r0, r7
 8008d10:	0c01      	lsrs	r1, r0, #16
 8008d12:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d16:	fa1f f885 	uxth.w	r8, r5
 8008d1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d22:	fb07 f308 	mul.w	r3, r7, r8
 8008d26:	428b      	cmp	r3, r1
 8008d28:	fa04 f402 	lsl.w	r4, r4, r2
 8008d2c:	d907      	bls.n	8008d3e <__udivmoddi4+0x256>
 8008d2e:	1869      	adds	r1, r5, r1
 8008d30:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d34:	d22f      	bcs.n	8008d96 <__udivmoddi4+0x2ae>
 8008d36:	428b      	cmp	r3, r1
 8008d38:	d92d      	bls.n	8008d96 <__udivmoddi4+0x2ae>
 8008d3a:	3f02      	subs	r7, #2
 8008d3c:	4429      	add	r1, r5
 8008d3e:	1acb      	subs	r3, r1, r3
 8008d40:	b281      	uxth	r1, r0
 8008d42:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d46:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d4e:	fb00 f308 	mul.w	r3, r0, r8
 8008d52:	428b      	cmp	r3, r1
 8008d54:	d907      	bls.n	8008d66 <__udivmoddi4+0x27e>
 8008d56:	1869      	adds	r1, r5, r1
 8008d58:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d5c:	d217      	bcs.n	8008d8e <__udivmoddi4+0x2a6>
 8008d5e:	428b      	cmp	r3, r1
 8008d60:	d915      	bls.n	8008d8e <__udivmoddi4+0x2a6>
 8008d62:	3802      	subs	r0, #2
 8008d64:	4429      	add	r1, r5
 8008d66:	1ac9      	subs	r1, r1, r3
 8008d68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008d6c:	e73b      	b.n	8008be6 <__udivmoddi4+0xfe>
 8008d6e:	4637      	mov	r7, r6
 8008d70:	4630      	mov	r0, r6
 8008d72:	e709      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008d74:	4607      	mov	r7, r0
 8008d76:	e6e7      	b.n	8008b48 <__udivmoddi4+0x60>
 8008d78:	4618      	mov	r0, r3
 8008d7a:	e6fb      	b.n	8008b74 <__udivmoddi4+0x8c>
 8008d7c:	4541      	cmp	r1, r8
 8008d7e:	d2ab      	bcs.n	8008cd8 <__udivmoddi4+0x1f0>
 8008d80:	ebb8 0a02 	subs.w	sl, r8, r2
 8008d84:	eb69 020e 	sbc.w	r2, r9, lr
 8008d88:	3801      	subs	r0, #1
 8008d8a:	4613      	mov	r3, r2
 8008d8c:	e7a4      	b.n	8008cd8 <__udivmoddi4+0x1f0>
 8008d8e:	4660      	mov	r0, ip
 8008d90:	e7e9      	b.n	8008d66 <__udivmoddi4+0x27e>
 8008d92:	4618      	mov	r0, r3
 8008d94:	e795      	b.n	8008cc2 <__udivmoddi4+0x1da>
 8008d96:	4667      	mov	r7, ip
 8008d98:	e7d1      	b.n	8008d3e <__udivmoddi4+0x256>
 8008d9a:	4681      	mov	r9, r0
 8008d9c:	e77c      	b.n	8008c98 <__udivmoddi4+0x1b0>
 8008d9e:	3802      	subs	r0, #2
 8008da0:	442c      	add	r4, r5
 8008da2:	e747      	b.n	8008c34 <__udivmoddi4+0x14c>
 8008da4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008da8:	442b      	add	r3, r5
 8008daa:	e72f      	b.n	8008c0c <__udivmoddi4+0x124>
 8008dac:	4638      	mov	r0, r7
 8008dae:	e708      	b.n	8008bc2 <__udivmoddi4+0xda>
 8008db0:	4637      	mov	r7, r6
 8008db2:	e6e9      	b.n	8008b88 <__udivmoddi4+0xa0>

08008db4 <__aeabi_idiv0>:
 8008db4:	4770      	bx	lr
 8008db6:	bf00      	nop

08008db8 <Side_Wall_Control>:

float R_velocity, L_velocity;
float Target_R_velo, Target_L_velo;

//
void Side_Wall_Control(float target, float now,float T, float KP, float KI, float KD){
 8008db8:	b590      	push	{r4, r7, lr}
 8008dba:	b087      	sub	sp, #28
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	ed87 0a05 	vstr	s0, [r7, #20]
 8008dc2:	edc7 0a04 	vstr	s1, [r7, #16]
 8008dc6:	ed87 1a03 	vstr	s2, [r7, #12]
 8008dca:	edc7 1a02 	vstr	s3, [r7, #8]
 8008dce:	ed87 2a01 	vstr	s4, [r7, #4]
 8008dd2:	edc7 2a00 	vstr	s5, [r7]

	static float e=0, ei=0, ed=0, e0=0;
	if(error_reset == 0){
 8008dd6:	4b54      	ldr	r3, [pc, #336]	; (8008f28 <Side_Wall_Control+0x170>)
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d10f      	bne.n	8008dfe <Side_Wall_Control+0x46>
		e=0;
 8008dde:	4b53      	ldr	r3, [pc, #332]	; (8008f2c <Side_Wall_Control+0x174>)
 8008de0:	f04f 0200 	mov.w	r2, #0
 8008de4:	601a      	str	r2, [r3, #0]
		ei =0;
 8008de6:	4b52      	ldr	r3, [pc, #328]	; (8008f30 <Side_Wall_Control+0x178>)
 8008de8:	f04f 0200 	mov.w	r2, #0
 8008dec:	601a      	str	r2, [r3, #0]
		ed = 0;
 8008dee:	4b51      	ldr	r3, [pc, #324]	; (8008f34 <Side_Wall_Control+0x17c>)
 8008df0:	f04f 0200 	mov.w	r2, #0
 8008df4:	601a      	str	r2, [r3, #0]
		e0 = 0;
 8008df6:	4b50      	ldr	r3, [pc, #320]	; (8008f38 <Side_Wall_Control+0x180>)
 8008df8:	f04f 0200 	mov.w	r2, #0
 8008dfc:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8008dfe:	4b4a      	ldr	r3, [pc, #296]	; (8008f28 <Side_Wall_Control+0x170>)
 8008e00:	2201      	movs	r2, #1
 8008e02:	701a      	strb	r2, [r3, #0]
	e =  40 + target - now;//r - l
 8008e04:	edd7 7a05 	vldr	s15, [r7, #20]
 8008e08:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8008f3c <Side_Wall_Control+0x184>
 8008e0c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e10:	edd7 7a04 	vldr	s15, [r7, #16]
 8008e14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e18:	4b44      	ldr	r3, [pc, #272]	; (8008f2c <Side_Wall_Control+0x174>)
 8008e1a:	edc3 7a00 	vstr	s15, [r3]
	ei += e * T;
 8008e1e:	4b43      	ldr	r3, [pc, #268]	; (8008f2c <Side_Wall_Control+0x174>)
 8008e20:	ed93 7a00 	vldr	s14, [r3]
 8008e24:	edd7 7a03 	vldr	s15, [r7, #12]
 8008e28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e2c:	4b40      	ldr	r3, [pc, #256]	; (8008f30 <Side_Wall_Control+0x178>)
 8008e2e:	edd3 7a00 	vldr	s15, [r3]
 8008e32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008e36:	4b3e      	ldr	r3, [pc, #248]	; (8008f30 <Side_Wall_Control+0x178>)
 8008e38:	edc3 7a00 	vstr	s15, [r3]
	ed = (e- e0) / T;
 8008e3c:	4b3b      	ldr	r3, [pc, #236]	; (8008f2c <Side_Wall_Control+0x174>)
 8008e3e:	ed93 7a00 	vldr	s14, [r3]
 8008e42:	4b3d      	ldr	r3, [pc, #244]	; (8008f38 <Side_Wall_Control+0x180>)
 8008e44:	edd3 7a00 	vldr	s15, [r3]
 8008e48:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008e4c:	ed97 7a03 	vldr	s14, [r7, #12]
 8008e50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e54:	4b37      	ldr	r3, [pc, #220]	; (8008f34 <Side_Wall_Control+0x17c>)
 8008e56:	edc3 7a00 	vstr	s15, [r3]
	e0 = e;
 8008e5a:	4b34      	ldr	r3, [pc, #208]	; (8008f2c <Side_Wall_Control+0x174>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a36      	ldr	r2, [pc, #216]	; (8008f38 <Side_Wall_Control+0x180>)
 8008e60:	6013      	str	r3, [r2, #0]

	R_wall =  (int16_t)round(KP*e + KI*ei + KD*ed);
 8008e62:	4b32      	ldr	r3, [pc, #200]	; (8008f2c <Side_Wall_Control+0x174>)
 8008e64:	ed93 7a00 	vldr	s14, [r3]
 8008e68:	edd7 7a02 	vldr	s15, [r7, #8]
 8008e6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e70:	4b2f      	ldr	r3, [pc, #188]	; (8008f30 <Side_Wall_Control+0x178>)
 8008e72:	edd3 6a00 	vldr	s13, [r3]
 8008e76:	edd7 7a01 	vldr	s15, [r7, #4]
 8008e7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008e82:	4b2c      	ldr	r3, [pc, #176]	; (8008f34 <Side_Wall_Control+0x17c>)
 8008e84:	edd3 6a00 	vldr	s13, [r3]
 8008e88:	edd7 7a00 	vldr	s15, [r7]
 8008e8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008e94:	ee17 0a90 	vmov	r0, s15
 8008e98:	f7ff fa8e 	bl	80083b8 <__aeabi_f2d>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	460c      	mov	r4, r1
 8008ea0:	ec44 3b10 	vmov	d0, r3, r4
 8008ea4:	f00b f958 	bl	8014158 <round>
 8008ea8:	ec54 3b10 	vmov	r3, r4, d0
 8008eac:	4618      	mov	r0, r3
 8008eae:	4621      	mov	r1, r4
 8008eb0:	f7ff fd8a 	bl	80089c8 <__aeabi_d2iz>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	b21a      	sxth	r2, r3
 8008eb8:	4b21      	ldr	r3, [pc, #132]	; (8008f40 <Side_Wall_Control+0x188>)
 8008eba:	801a      	strh	r2, [r3, #0]
	L_wall = -(int16_t)round(KP*e + KI*ei + KD*ed);
 8008ebc:	4b1b      	ldr	r3, [pc, #108]	; (8008f2c <Side_Wall_Control+0x174>)
 8008ebe:	ed93 7a00 	vldr	s14, [r3]
 8008ec2:	edd7 7a02 	vldr	s15, [r7, #8]
 8008ec6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008eca:	4b19      	ldr	r3, [pc, #100]	; (8008f30 <Side_Wall_Control+0x178>)
 8008ecc:	edd3 6a00 	vldr	s13, [r3]
 8008ed0:	edd7 7a01 	vldr	s15, [r7, #4]
 8008ed4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008ed8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008edc:	4b15      	ldr	r3, [pc, #84]	; (8008f34 <Side_Wall_Control+0x17c>)
 8008ede:	edd3 6a00 	vldr	s13, [r3]
 8008ee2:	edd7 7a00 	vldr	s15, [r7]
 8008ee6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008eea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008eee:	ee17 0a90 	vmov	r0, s15
 8008ef2:	f7ff fa61 	bl	80083b8 <__aeabi_f2d>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	460c      	mov	r4, r1
 8008efa:	ec44 3b10 	vmov	d0, r3, r4
 8008efe:	f00b f92b 	bl	8014158 <round>
 8008f02:	ec54 3b10 	vmov	r3, r4, d0
 8008f06:	4618      	mov	r0, r3
 8008f08:	4621      	mov	r1, r4
 8008f0a:	f7ff fd5d 	bl	80089c8 <__aeabi_d2iz>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	b21b      	sxth	r3, r3
 8008f12:	b29b      	uxth	r3, r3
 8008f14:	425b      	negs	r3, r3
 8008f16:	b29b      	uxth	r3, r3
 8008f18:	b21a      	sxth	r2, r3
 8008f1a:	4b0a      	ldr	r3, [pc, #40]	; (8008f44 <Side_Wall_Control+0x18c>)
 8008f1c:	801a      	strh	r2, [r3, #0]

}
 8008f1e:	bf00      	nop
 8008f20:	371c      	adds	r7, #28
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd90      	pop	{r4, r7, pc}
 8008f26:	bf00      	nop
 8008f28:	20000eec 	.word	0x20000eec
 8008f2c:	20000ef0 	.word	0x20000ef0
 8008f30:	20000ef4 	.word	0x20000ef4
 8008f34:	20000ef8 	.word	0x20000ef8
 8008f38:	20000efc 	.word	0x20000efc
 8008f3c:	42200000 	.word	0x42200000
 8008f40:	20005056 	.word	0x20005056
 8008f44:	20005068 	.word	0x20005068

08008f48 <Left_Wall_Control>:

void Left_Wall_Control(float target, float now,float T, float KP, float KI, float KD){
 8008f48:	b590      	push	{r4, r7, lr}
 8008f4a:	b087      	sub	sp, #28
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	ed87 0a05 	vstr	s0, [r7, #20]
 8008f52:	edc7 0a04 	vstr	s1, [r7, #16]
 8008f56:	ed87 1a03 	vstr	s2, [r7, #12]
 8008f5a:	edc7 1a02 	vstr	s3, [r7, #8]
 8008f5e:	ed87 2a01 	vstr	s4, [r7, #4]
 8008f62:	edc7 2a00 	vstr	s5, [r7]

	static float e=0, ei=0, ed=0, e0=0;
	if(error_reset == 0){
 8008f66:	4b59      	ldr	r3, [pc, #356]	; (80090cc <Left_Wall_Control+0x184>)
 8008f68:	781b      	ldrb	r3, [r3, #0]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d10f      	bne.n	8008f8e <Left_Wall_Control+0x46>
		e=0;
 8008f6e:	4b58      	ldr	r3, [pc, #352]	; (80090d0 <Left_Wall_Control+0x188>)
 8008f70:	f04f 0200 	mov.w	r2, #0
 8008f74:	601a      	str	r2, [r3, #0]
		ei =0;
 8008f76:	4b57      	ldr	r3, [pc, #348]	; (80090d4 <Left_Wall_Control+0x18c>)
 8008f78:	f04f 0200 	mov.w	r2, #0
 8008f7c:	601a      	str	r2, [r3, #0]
		ed = 0;
 8008f7e:	4b56      	ldr	r3, [pc, #344]	; (80090d8 <Left_Wall_Control+0x190>)
 8008f80:	f04f 0200 	mov.w	r2, #0
 8008f84:	601a      	str	r2, [r3, #0]
		e0 = 0;
 8008f86:	4b55      	ldr	r3, [pc, #340]	; (80090dc <Left_Wall_Control+0x194>)
 8008f88:	f04f 0200 	mov.w	r2, #0
 8008f8c:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8008f8e:	4b4f      	ldr	r3, [pc, #316]	; (80090cc <Left_Wall_Control+0x184>)
 8008f90:	2201      	movs	r2, #1
 8008f92:	701a      	strb	r2, [r3, #0]
	e = 1.2*(target - now);
 8008f94:	ed97 7a05 	vldr	s14, [r7, #20]
 8008f98:	edd7 7a04 	vldr	s15, [r7, #16]
 8008f9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008fa0:	ee17 0a90 	vmov	r0, s15
 8008fa4:	f7ff fa08 	bl	80083b8 <__aeabi_f2d>
 8008fa8:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8008fac:	4b4c      	ldr	r3, [pc, #304]	; (80090e0 <Left_Wall_Control+0x198>)
 8008fae:	f7ff fa5b 	bl	8008468 <__aeabi_dmul>
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	460c      	mov	r4, r1
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	4621      	mov	r1, r4
 8008fba:	f7ff fd2d 	bl	8008a18 <__aeabi_d2f>
 8008fbe:	4602      	mov	r2, r0
 8008fc0:	4b43      	ldr	r3, [pc, #268]	; (80090d0 <Left_Wall_Control+0x188>)
 8008fc2:	601a      	str	r2, [r3, #0]
	ei += e * T;
 8008fc4:	4b42      	ldr	r3, [pc, #264]	; (80090d0 <Left_Wall_Control+0x188>)
 8008fc6:	ed93 7a00 	vldr	s14, [r3]
 8008fca:	edd7 7a03 	vldr	s15, [r7, #12]
 8008fce:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008fd2:	4b40      	ldr	r3, [pc, #256]	; (80090d4 <Left_Wall_Control+0x18c>)
 8008fd4:	edd3 7a00 	vldr	s15, [r3]
 8008fd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008fdc:	4b3d      	ldr	r3, [pc, #244]	; (80090d4 <Left_Wall_Control+0x18c>)
 8008fde:	edc3 7a00 	vstr	s15, [r3]
	ed = (e- e0) / T;
 8008fe2:	4b3b      	ldr	r3, [pc, #236]	; (80090d0 <Left_Wall_Control+0x188>)
 8008fe4:	ed93 7a00 	vldr	s14, [r3]
 8008fe8:	4b3c      	ldr	r3, [pc, #240]	; (80090dc <Left_Wall_Control+0x194>)
 8008fea:	edd3 7a00 	vldr	s15, [r3]
 8008fee:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008ff2:	ed97 7a03 	vldr	s14, [r7, #12]
 8008ff6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ffa:	4b37      	ldr	r3, [pc, #220]	; (80090d8 <Left_Wall_Control+0x190>)
 8008ffc:	edc3 7a00 	vstr	s15, [r3]
	e0 = e;
 8009000:	4b33      	ldr	r3, [pc, #204]	; (80090d0 <Left_Wall_Control+0x188>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	4a35      	ldr	r2, [pc, #212]	; (80090dc <Left_Wall_Control+0x194>)
 8009006:	6013      	str	r3, [r2, #0]
	L_leftwall = -(int16_t)round(KP*e + KI*ei + KD*ed);
 8009008:	4b31      	ldr	r3, [pc, #196]	; (80090d0 <Left_Wall_Control+0x188>)
 800900a:	ed93 7a00 	vldr	s14, [r3]
 800900e:	edd7 7a02 	vldr	s15, [r7, #8]
 8009012:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009016:	4b2f      	ldr	r3, [pc, #188]	; (80090d4 <Left_Wall_Control+0x18c>)
 8009018:	edd3 6a00 	vldr	s13, [r3]
 800901c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009020:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009024:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009028:	4b2b      	ldr	r3, [pc, #172]	; (80090d8 <Left_Wall_Control+0x190>)
 800902a:	edd3 6a00 	vldr	s13, [r3]
 800902e:	edd7 7a00 	vldr	s15, [r7]
 8009032:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009036:	ee77 7a27 	vadd.f32	s15, s14, s15
 800903a:	ee17 0a90 	vmov	r0, s15
 800903e:	f7ff f9bb 	bl	80083b8 <__aeabi_f2d>
 8009042:	4603      	mov	r3, r0
 8009044:	460c      	mov	r4, r1
 8009046:	ec44 3b10 	vmov	d0, r3, r4
 800904a:	f00b f885 	bl	8014158 <round>
 800904e:	ec54 3b10 	vmov	r3, r4, d0
 8009052:	4618      	mov	r0, r3
 8009054:	4621      	mov	r1, r4
 8009056:	f7ff fcb7 	bl	80089c8 <__aeabi_d2iz>
 800905a:	4603      	mov	r3, r0
 800905c:	b21b      	sxth	r3, r3
 800905e:	b29b      	uxth	r3, r3
 8009060:	425b      	negs	r3, r3
 8009062:	b29b      	uxth	r3, r3
 8009064:	b21a      	sxth	r2, r3
 8009066:	4b1f      	ldr	r3, [pc, #124]	; (80090e4 <Left_Wall_Control+0x19c>)
 8009068:	801a      	strh	r2, [r3, #0]
	R_leftwall = (int16_t)round(KP*e + KI*ei + KD*ed);
 800906a:	4b19      	ldr	r3, [pc, #100]	; (80090d0 <Left_Wall_Control+0x188>)
 800906c:	ed93 7a00 	vldr	s14, [r3]
 8009070:	edd7 7a02 	vldr	s15, [r7, #8]
 8009074:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009078:	4b16      	ldr	r3, [pc, #88]	; (80090d4 <Left_Wall_Control+0x18c>)
 800907a:	edd3 6a00 	vldr	s13, [r3]
 800907e:	edd7 7a01 	vldr	s15, [r7, #4]
 8009082:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009086:	ee37 7a27 	vadd.f32	s14, s14, s15
 800908a:	4b13      	ldr	r3, [pc, #76]	; (80090d8 <Left_Wall_Control+0x190>)
 800908c:	edd3 6a00 	vldr	s13, [r3]
 8009090:	edd7 7a00 	vldr	s15, [r7]
 8009094:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009098:	ee77 7a27 	vadd.f32	s15, s14, s15
 800909c:	ee17 0a90 	vmov	r0, s15
 80090a0:	f7ff f98a 	bl	80083b8 <__aeabi_f2d>
 80090a4:	4603      	mov	r3, r0
 80090a6:	460c      	mov	r4, r1
 80090a8:	ec44 3b10 	vmov	d0, r3, r4
 80090ac:	f00b f854 	bl	8014158 <round>
 80090b0:	ec54 3b10 	vmov	r3, r4, d0
 80090b4:	4618      	mov	r0, r3
 80090b6:	4621      	mov	r1, r4
 80090b8:	f7ff fc86 	bl	80089c8 <__aeabi_d2iz>
 80090bc:	4603      	mov	r3, r0
 80090be:	b21a      	sxth	r2, r3
 80090c0:	4b09      	ldr	r3, [pc, #36]	; (80090e8 <Left_Wall_Control+0x1a0>)
 80090c2:	801a      	strh	r2, [r3, #0]
}
 80090c4:	bf00      	nop
 80090c6:	371c      	adds	r7, #28
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd90      	pop	{r4, r7, pc}
 80090cc:	20000eec 	.word	0x20000eec
 80090d0:	20000f00 	.word	0x20000f00
 80090d4:	20000f04 	.word	0x20000f04
 80090d8:	20000f08 	.word	0x20000f08
 80090dc:	20000f0c 	.word	0x20000f0c
 80090e0:	3ff33333 	.word	0x3ff33333
 80090e4:	20005052 	.word	0x20005052
 80090e8:	20005074 	.word	0x20005074

080090ec <Right_Wall_Control>:

void Right_Wall_Control(float target, float now,float T, float KP, float KI, float KD){
 80090ec:	b590      	push	{r4, r7, lr}
 80090ee:	b087      	sub	sp, #28
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	ed87 0a05 	vstr	s0, [r7, #20]
 80090f6:	edc7 0a04 	vstr	s1, [r7, #16]
 80090fa:	ed87 1a03 	vstr	s2, [r7, #12]
 80090fe:	edc7 1a02 	vstr	s3, [r7, #8]
 8009102:	ed87 2a01 	vstr	s4, [r7, #4]
 8009106:	edc7 2a00 	vstr	s5, [r7]

	static float e=0, ei=0, ed=0, e0=0;
	if(error_reset == 0){
 800910a:	4b59      	ldr	r3, [pc, #356]	; (8009270 <Right_Wall_Control+0x184>)
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d10f      	bne.n	8009132 <Right_Wall_Control+0x46>
		e=0;
 8009112:	4b58      	ldr	r3, [pc, #352]	; (8009274 <Right_Wall_Control+0x188>)
 8009114:	f04f 0200 	mov.w	r2, #0
 8009118:	601a      	str	r2, [r3, #0]
		ei =0;
 800911a:	4b57      	ldr	r3, [pc, #348]	; (8009278 <Right_Wall_Control+0x18c>)
 800911c:	f04f 0200 	mov.w	r2, #0
 8009120:	601a      	str	r2, [r3, #0]
		ed = 0;
 8009122:	4b56      	ldr	r3, [pc, #344]	; (800927c <Right_Wall_Control+0x190>)
 8009124:	f04f 0200 	mov.w	r2, #0
 8009128:	601a      	str	r2, [r3, #0]
		e0 = 0;
 800912a:	4b55      	ldr	r3, [pc, #340]	; (8009280 <Right_Wall_Control+0x194>)
 800912c:	f04f 0200 	mov.w	r2, #0
 8009130:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8009132:	4b4f      	ldr	r3, [pc, #316]	; (8009270 <Right_Wall_Control+0x184>)
 8009134:	2201      	movs	r2, #1
 8009136:	701a      	strb	r2, [r3, #0]
	e = 1.2*(target - now);
 8009138:	ed97 7a05 	vldr	s14, [r7, #20]
 800913c:	edd7 7a04 	vldr	s15, [r7, #16]
 8009140:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009144:	ee17 0a90 	vmov	r0, s15
 8009148:	f7ff f936 	bl	80083b8 <__aeabi_f2d>
 800914c:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8009150:	4b4c      	ldr	r3, [pc, #304]	; (8009284 <Right_Wall_Control+0x198>)
 8009152:	f7ff f989 	bl	8008468 <__aeabi_dmul>
 8009156:	4603      	mov	r3, r0
 8009158:	460c      	mov	r4, r1
 800915a:	4618      	mov	r0, r3
 800915c:	4621      	mov	r1, r4
 800915e:	f7ff fc5b 	bl	8008a18 <__aeabi_d2f>
 8009162:	4602      	mov	r2, r0
 8009164:	4b43      	ldr	r3, [pc, #268]	; (8009274 <Right_Wall_Control+0x188>)
 8009166:	601a      	str	r2, [r3, #0]
	ei += e * T;
 8009168:	4b42      	ldr	r3, [pc, #264]	; (8009274 <Right_Wall_Control+0x188>)
 800916a:	ed93 7a00 	vldr	s14, [r3]
 800916e:	edd7 7a03 	vldr	s15, [r7, #12]
 8009172:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009176:	4b40      	ldr	r3, [pc, #256]	; (8009278 <Right_Wall_Control+0x18c>)
 8009178:	edd3 7a00 	vldr	s15, [r3]
 800917c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009180:	4b3d      	ldr	r3, [pc, #244]	; (8009278 <Right_Wall_Control+0x18c>)
 8009182:	edc3 7a00 	vstr	s15, [r3]
	ed = (e- e0) / T;
 8009186:	4b3b      	ldr	r3, [pc, #236]	; (8009274 <Right_Wall_Control+0x188>)
 8009188:	ed93 7a00 	vldr	s14, [r3]
 800918c:	4b3c      	ldr	r3, [pc, #240]	; (8009280 <Right_Wall_Control+0x194>)
 800918e:	edd3 7a00 	vldr	s15, [r3]
 8009192:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009196:	ed97 7a03 	vldr	s14, [r7, #12]
 800919a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800919e:	4b37      	ldr	r3, [pc, #220]	; (800927c <Right_Wall_Control+0x190>)
 80091a0:	edc3 7a00 	vstr	s15, [r3]
	e0 = e;
 80091a4:	4b33      	ldr	r3, [pc, #204]	; (8009274 <Right_Wall_Control+0x188>)
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	4a35      	ldr	r2, [pc, #212]	; (8009280 <Right_Wall_Control+0x194>)
 80091aa:	6013      	str	r3, [r2, #0]
	L_rightwall = (int16_t)round(KP*e + KI*ei + KD*ed);
 80091ac:	4b31      	ldr	r3, [pc, #196]	; (8009274 <Right_Wall_Control+0x188>)
 80091ae:	ed93 7a00 	vldr	s14, [r3]
 80091b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80091b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80091ba:	4b2f      	ldr	r3, [pc, #188]	; (8009278 <Right_Wall_Control+0x18c>)
 80091bc:	edd3 6a00 	vldr	s13, [r3]
 80091c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80091c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80091c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80091cc:	4b2b      	ldr	r3, [pc, #172]	; (800927c <Right_Wall_Control+0x190>)
 80091ce:	edd3 6a00 	vldr	s13, [r3]
 80091d2:	edd7 7a00 	vldr	s15, [r7]
 80091d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80091da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80091de:	ee17 0a90 	vmov	r0, s15
 80091e2:	f7ff f8e9 	bl	80083b8 <__aeabi_f2d>
 80091e6:	4603      	mov	r3, r0
 80091e8:	460c      	mov	r4, r1
 80091ea:	ec44 3b10 	vmov	d0, r3, r4
 80091ee:	f00a ffb3 	bl	8014158 <round>
 80091f2:	ec54 3b10 	vmov	r3, r4, d0
 80091f6:	4618      	mov	r0, r3
 80091f8:	4621      	mov	r1, r4
 80091fa:	f7ff fbe5 	bl	80089c8 <__aeabi_d2iz>
 80091fe:	4603      	mov	r3, r0
 8009200:	b21a      	sxth	r2, r3
 8009202:	4b21      	ldr	r3, [pc, #132]	; (8009288 <Right_Wall_Control+0x19c>)
 8009204:	801a      	strh	r2, [r3, #0]
	R_rightwall = -(int16_t)round(KP*e + KI*ei + KD*ed);
 8009206:	4b1b      	ldr	r3, [pc, #108]	; (8009274 <Right_Wall_Control+0x188>)
 8009208:	ed93 7a00 	vldr	s14, [r3]
 800920c:	edd7 7a02 	vldr	s15, [r7, #8]
 8009210:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009214:	4b18      	ldr	r3, [pc, #96]	; (8009278 <Right_Wall_Control+0x18c>)
 8009216:	edd3 6a00 	vldr	s13, [r3]
 800921a:	edd7 7a01 	vldr	s15, [r7, #4]
 800921e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009222:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009226:	4b15      	ldr	r3, [pc, #84]	; (800927c <Right_Wall_Control+0x190>)
 8009228:	edd3 6a00 	vldr	s13, [r3]
 800922c:	edd7 7a00 	vldr	s15, [r7]
 8009230:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009234:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009238:	ee17 0a90 	vmov	r0, s15
 800923c:	f7ff f8bc 	bl	80083b8 <__aeabi_f2d>
 8009240:	4603      	mov	r3, r0
 8009242:	460c      	mov	r4, r1
 8009244:	ec44 3b10 	vmov	d0, r3, r4
 8009248:	f00a ff86 	bl	8014158 <round>
 800924c:	ec54 3b10 	vmov	r3, r4, d0
 8009250:	4618      	mov	r0, r3
 8009252:	4621      	mov	r1, r4
 8009254:	f7ff fbb8 	bl	80089c8 <__aeabi_d2iz>
 8009258:	4603      	mov	r3, r0
 800925a:	b21b      	sxth	r3, r3
 800925c:	b29b      	uxth	r3, r3
 800925e:	425b      	negs	r3, r3
 8009260:	b29b      	uxth	r3, r3
 8009262:	b21a      	sxth	r2, r3
 8009264:	4b09      	ldr	r3, [pc, #36]	; (800928c <Right_Wall_Control+0x1a0>)
 8009266:	801a      	strh	r2, [r3, #0]
}
 8009268:	bf00      	nop
 800926a:	371c      	adds	r7, #28
 800926c:	46bd      	mov	sp, r7
 800926e:	bd90      	pop	{r4, r7, pc}
 8009270:	20000eec 	.word	0x20000eec
 8009274:	20000f10 	.word	0x20000f10
 8009278:	20000f14 	.word	0x20000f14
 800927c:	20000f18 	.word	0x20000f18
 8009280:	20000f1c 	.word	0x20000f1c
 8009284:	3ff33333 	.word	0x3ff33333
 8009288:	20005044 	.word	0x20005044
 800928c:	2000505c 	.word	0x2000505c

08009290 <Velocity_Control>:

//
void Velocity_Control(float target, float now, float T, float KP, float KI, float KD){ //TIM3,4
 8009290:	b590      	push	{r4, r7, lr}
 8009292:	b087      	sub	sp, #28
 8009294:	af00      	add	r7, sp, #0
 8009296:	ed87 0a05 	vstr	s0, [r7, #20]
 800929a:	edc7 0a04 	vstr	s1, [r7, #16]
 800929e:	ed87 1a03 	vstr	s2, [r7, #12]
 80092a2:	edc7 1a02 	vstr	s3, [r7, #8]
 80092a6:	ed87 2a01 	vstr	s4, [r7, #4]
 80092aa:	edc7 2a00 	vstr	s5, [r7]

	static float e=0, ei=0, ed=0, e0=0;

	if(error_reset == 0){
 80092ae:	4b50      	ldr	r3, [pc, #320]	; (80093f0 <Velocity_Control+0x160>)
 80092b0:	781b      	ldrb	r3, [r3, #0]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d10f      	bne.n	80092d6 <Velocity_Control+0x46>
		e=0;
 80092b6:	4b4f      	ldr	r3, [pc, #316]	; (80093f4 <Velocity_Control+0x164>)
 80092b8:	f04f 0200 	mov.w	r2, #0
 80092bc:	601a      	str	r2, [r3, #0]
		ei =0;
 80092be:	4b4e      	ldr	r3, [pc, #312]	; (80093f8 <Velocity_Control+0x168>)
 80092c0:	f04f 0200 	mov.w	r2, #0
 80092c4:	601a      	str	r2, [r3, #0]
		ed = 0;
 80092c6:	4b4d      	ldr	r3, [pc, #308]	; (80093fc <Velocity_Control+0x16c>)
 80092c8:	f04f 0200 	mov.w	r2, #0
 80092cc:	601a      	str	r2, [r3, #0]
		e0 = 0;
 80092ce:	4b4c      	ldr	r3, [pc, #304]	; (8009400 <Velocity_Control+0x170>)
 80092d0:	f04f 0200 	mov.w	r2, #0
 80092d4:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 80092d6:	4b46      	ldr	r3, [pc, #280]	; (80093f0 <Velocity_Control+0x160>)
 80092d8:	2201      	movs	r2, #1
 80092da:	701a      	strb	r2, [r3, #0]
	e = target - now;
 80092dc:	ed97 7a05 	vldr	s14, [r7, #20]
 80092e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80092e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80092e8:	4b42      	ldr	r3, [pc, #264]	; (80093f4 <Velocity_Control+0x164>)
 80092ea:	edc3 7a00 	vstr	s15, [r3]
	ei += e * T;
 80092ee:	4b41      	ldr	r3, [pc, #260]	; (80093f4 <Velocity_Control+0x164>)
 80092f0:	ed93 7a00 	vldr	s14, [r3]
 80092f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80092f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80092fc:	4b3e      	ldr	r3, [pc, #248]	; (80093f8 <Velocity_Control+0x168>)
 80092fe:	edd3 7a00 	vldr	s15, [r3]
 8009302:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009306:	4b3c      	ldr	r3, [pc, #240]	; (80093f8 <Velocity_Control+0x168>)
 8009308:	edc3 7a00 	vstr	s15, [r3]
	ed = (e- e0) / T;
 800930c:	4b39      	ldr	r3, [pc, #228]	; (80093f4 <Velocity_Control+0x164>)
 800930e:	ed93 7a00 	vldr	s14, [r3]
 8009312:	4b3b      	ldr	r3, [pc, #236]	; (8009400 <Velocity_Control+0x170>)
 8009314:	edd3 7a00 	vldr	s15, [r3]
 8009318:	ee77 6a67 	vsub.f32	s13, s14, s15
 800931c:	ed97 7a03 	vldr	s14, [r7, #12]
 8009320:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009324:	4b35      	ldr	r3, [pc, #212]	; (80093fc <Velocity_Control+0x16c>)
 8009326:	edc3 7a00 	vstr	s15, [r3]
	e0 = e;
 800932a:	4b32      	ldr	r3, [pc, #200]	; (80093f4 <Velocity_Control+0x164>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	4a34      	ldr	r2, [pc, #208]	; (8009400 <Velocity_Control+0x170>)
 8009330:	6013      	str	r3, [r2, #0]

    //o PIDPWM
	R_v_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 8009332:	4b30      	ldr	r3, [pc, #192]	; (80093f4 <Velocity_Control+0x164>)
 8009334:	ed93 7a00 	vldr	s14, [r3]
 8009338:	edd7 7a02 	vldr	s15, [r7, #8]
 800933c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009340:	4b2d      	ldr	r3, [pc, #180]	; (80093f8 <Velocity_Control+0x168>)
 8009342:	edd3 6a00 	vldr	s13, [r3]
 8009346:	edd7 7a01 	vldr	s15, [r7, #4]
 800934a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800934e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009352:	4b2a      	ldr	r3, [pc, #168]	; (80093fc <Velocity_Control+0x16c>)
 8009354:	edd3 6a00 	vldr	s13, [r3]
 8009358:	edd7 7a00 	vldr	s15, [r7]
 800935c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009360:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009364:	ee17 0a90 	vmov	r0, s15
 8009368:	f7ff f826 	bl	80083b8 <__aeabi_f2d>
 800936c:	4603      	mov	r3, r0
 800936e:	460c      	mov	r4, r1
 8009370:	ec44 3b10 	vmov	d0, r3, r4
 8009374:	f00a fef0 	bl	8014158 <round>
 8009378:	ec54 3b10 	vmov	r3, r4, d0
 800937c:	4618      	mov	r0, r3
 800937e:	4621      	mov	r1, r4
 8009380:	f7ff fb22 	bl	80089c8 <__aeabi_d2iz>
 8009384:	4603      	mov	r3, r0
 8009386:	b21a      	sxth	r2, r3
 8009388:	4b1e      	ldr	r3, [pc, #120]	; (8009404 <Velocity_Control+0x174>)
 800938a:	801a      	strh	r2, [r3, #0]
	L_v_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 800938c:	4b19      	ldr	r3, [pc, #100]	; (80093f4 <Velocity_Control+0x164>)
 800938e:	ed93 7a00 	vldr	s14, [r3]
 8009392:	edd7 7a02 	vldr	s15, [r7, #8]
 8009396:	ee27 7a27 	vmul.f32	s14, s14, s15
 800939a:	4b17      	ldr	r3, [pc, #92]	; (80093f8 <Velocity_Control+0x168>)
 800939c:	edd3 6a00 	vldr	s13, [r3]
 80093a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80093a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80093a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80093ac:	4b13      	ldr	r3, [pc, #76]	; (80093fc <Velocity_Control+0x16c>)
 80093ae:	edd3 6a00 	vldr	s13, [r3]
 80093b2:	edd7 7a00 	vldr	s15, [r7]
 80093b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80093ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80093be:	ee17 0a90 	vmov	r0, s15
 80093c2:	f7fe fff9 	bl	80083b8 <__aeabi_f2d>
 80093c6:	4603      	mov	r3, r0
 80093c8:	460c      	mov	r4, r1
 80093ca:	ec44 3b10 	vmov	d0, r3, r4
 80093ce:	f00a fec3 	bl	8014158 <round>
 80093d2:	ec54 3b10 	vmov	r3, r4, d0
 80093d6:	4618      	mov	r0, r3
 80093d8:	4621      	mov	r1, r4
 80093da:	f7ff faf5 	bl	80089c8 <__aeabi_d2iz>
 80093de:	4603      	mov	r3, r0
 80093e0:	b21a      	sxth	r2, r3
 80093e2:	4b09      	ldr	r3, [pc, #36]	; (8009408 <Velocity_Control+0x178>)
 80093e4:	801a      	strh	r2, [r3, #0]

	//o
}
 80093e6:	bf00      	nop
 80093e8:	371c      	adds	r7, #28
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd90      	pop	{r4, r7, pc}
 80093ee:	bf00      	nop
 80093f0:	20000eec 	.word	0x20000eec
 80093f4:	20000f20 	.word	0x20000f20
 80093f8:	20000f24 	.word	0x20000f24
 80093fc:	20000f28 	.word	0x20000f28
 8009400:	20000f2c 	.word	0x20000f2c
 8009404:	20005058 	.word	0x20005058
 8009408:	20005050 	.word	0x20005050

0800940c <Right_Velo_Control>:

void Right_Velo_Control(float target, float now, float T, float KP, float KI, float KD){
 800940c:	b590      	push	{r4, r7, lr}
 800940e:	b087      	sub	sp, #28
 8009410:	af00      	add	r7, sp, #0
 8009412:	ed87 0a05 	vstr	s0, [r7, #20]
 8009416:	edc7 0a04 	vstr	s1, [r7, #16]
 800941a:	ed87 1a03 	vstr	s2, [r7, #12]
 800941e:	edc7 1a02 	vstr	s3, [r7, #8]
 8009422:	ed87 2a01 	vstr	s4, [r7, #4]
 8009426:	edc7 2a00 	vstr	s5, [r7]

	static float e, ei, ed, e0;

	if(error_reset == 0){
 800942a:	4b39      	ldr	r3, [pc, #228]	; (8009510 <Right_Velo_Control+0x104>)
 800942c:	781b      	ldrb	r3, [r3, #0]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d10f      	bne.n	8009452 <Right_Velo_Control+0x46>
		e=0;
 8009432:	4b38      	ldr	r3, [pc, #224]	; (8009514 <Right_Velo_Control+0x108>)
 8009434:	f04f 0200 	mov.w	r2, #0
 8009438:	601a      	str	r2, [r3, #0]
		ei =0;
 800943a:	4b37      	ldr	r3, [pc, #220]	; (8009518 <Right_Velo_Control+0x10c>)
 800943c:	f04f 0200 	mov.w	r2, #0
 8009440:	601a      	str	r2, [r3, #0]
		ed = 0;
 8009442:	4b36      	ldr	r3, [pc, #216]	; (800951c <Right_Velo_Control+0x110>)
 8009444:	f04f 0200 	mov.w	r2, #0
 8009448:	601a      	str	r2, [r3, #0]
		e0 = 0;
 800944a:	4b35      	ldr	r3, [pc, #212]	; (8009520 <Right_Velo_Control+0x114>)
 800944c:	f04f 0200 	mov.w	r2, #0
 8009450:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8009452:	4b2f      	ldr	r3, [pc, #188]	; (8009510 <Right_Velo_Control+0x104>)
 8009454:	2201      	movs	r2, #1
 8009456:	701a      	strb	r2, [r3, #0]
	e = target - now;
 8009458:	ed97 7a05 	vldr	s14, [r7, #20]
 800945c:	edd7 7a04 	vldr	s15, [r7, #16]
 8009460:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009464:	4b2b      	ldr	r3, [pc, #172]	; (8009514 <Right_Velo_Control+0x108>)
 8009466:	edc3 7a00 	vstr	s15, [r3]
	ei += e * T;
 800946a:	4b2a      	ldr	r3, [pc, #168]	; (8009514 <Right_Velo_Control+0x108>)
 800946c:	ed93 7a00 	vldr	s14, [r3]
 8009470:	edd7 7a03 	vldr	s15, [r7, #12]
 8009474:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009478:	4b27      	ldr	r3, [pc, #156]	; (8009518 <Right_Velo_Control+0x10c>)
 800947a:	edd3 7a00 	vldr	s15, [r3]
 800947e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009482:	4b25      	ldr	r3, [pc, #148]	; (8009518 <Right_Velo_Control+0x10c>)
 8009484:	edc3 7a00 	vstr	s15, [r3]
	ed = (e - e0) / T;
 8009488:	4b22      	ldr	r3, [pc, #136]	; (8009514 <Right_Velo_Control+0x108>)
 800948a:	ed93 7a00 	vldr	s14, [r3]
 800948e:	4b24      	ldr	r3, [pc, #144]	; (8009520 <Right_Velo_Control+0x114>)
 8009490:	edd3 7a00 	vldr	s15, [r3]
 8009494:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009498:	ed97 7a03 	vldr	s14, [r7, #12]
 800949c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094a0:	4b1e      	ldr	r3, [pc, #120]	; (800951c <Right_Velo_Control+0x110>)
 80094a2:	edc3 7a00 	vstr	s15, [r3]
	e0 = e;
 80094a6:	4b1b      	ldr	r3, [pc, #108]	; (8009514 <Right_Velo_Control+0x108>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	4a1d      	ldr	r2, [pc, #116]	; (8009520 <Right_Velo_Control+0x114>)
 80094ac:	6013      	str	r3, [r2, #0]

	R_velo_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 80094ae:	4b19      	ldr	r3, [pc, #100]	; (8009514 <Right_Velo_Control+0x108>)
 80094b0:	ed93 7a00 	vldr	s14, [r3]
 80094b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80094b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80094bc:	4b16      	ldr	r3, [pc, #88]	; (8009518 <Right_Velo_Control+0x10c>)
 80094be:	edd3 6a00 	vldr	s13, [r3]
 80094c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80094c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80094ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80094ce:	4b13      	ldr	r3, [pc, #76]	; (800951c <Right_Velo_Control+0x110>)
 80094d0:	edd3 6a00 	vldr	s13, [r3]
 80094d4:	edd7 7a00 	vldr	s15, [r7]
 80094d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80094dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80094e0:	ee17 0a90 	vmov	r0, s15
 80094e4:	f7fe ff68 	bl	80083b8 <__aeabi_f2d>
 80094e8:	4603      	mov	r3, r0
 80094ea:	460c      	mov	r4, r1
 80094ec:	ec44 3b10 	vmov	d0, r3, r4
 80094f0:	f00a fe32 	bl	8014158 <round>
 80094f4:	ec54 3b10 	vmov	r3, r4, d0
 80094f8:	4618      	mov	r0, r3
 80094fa:	4621      	mov	r1, r4
 80094fc:	f7ff fa64 	bl	80089c8 <__aeabi_d2iz>
 8009500:	4603      	mov	r3, r0
 8009502:	b21a      	sxth	r2, r3
 8009504:	4b07      	ldr	r3, [pc, #28]	; (8009524 <Right_Velo_Control+0x118>)
 8009506:	801a      	strh	r2, [r3, #0]
}
 8009508:	bf00      	nop
 800950a:	371c      	adds	r7, #28
 800950c:	46bd      	mov	sp, r7
 800950e:	bd90      	pop	{r4, r7, pc}
 8009510:	20000eec 	.word	0x20000eec
 8009514:	20000f30 	.word	0x20000f30
 8009518:	20000f34 	.word	0x20000f34
 800951c:	20000f38 	.word	0x20000f38
 8009520:	20000f3c 	.word	0x20000f3c
 8009524:	20005048 	.word	0x20005048

08009528 <Left_Velo_Control>:

void Left_Velo_Control(float target, float now, float T, float KP, float KI, float KD){
 8009528:	b590      	push	{r4, r7, lr}
 800952a:	b087      	sub	sp, #28
 800952c:	af00      	add	r7, sp, #0
 800952e:	ed87 0a05 	vstr	s0, [r7, #20]
 8009532:	edc7 0a04 	vstr	s1, [r7, #16]
 8009536:	ed87 1a03 	vstr	s2, [r7, #12]
 800953a:	edc7 1a02 	vstr	s3, [r7, #8]
 800953e:	ed87 2a01 	vstr	s4, [r7, #4]
 8009542:	edc7 2a00 	vstr	s5, [r7]

	static float e, ei, ed, e0;

	if(error_reset == 0){
 8009546:	4b39      	ldr	r3, [pc, #228]	; (800962c <Left_Velo_Control+0x104>)
 8009548:	781b      	ldrb	r3, [r3, #0]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d10f      	bne.n	800956e <Left_Velo_Control+0x46>
		e=0;
 800954e:	4b38      	ldr	r3, [pc, #224]	; (8009630 <Left_Velo_Control+0x108>)
 8009550:	f04f 0200 	mov.w	r2, #0
 8009554:	601a      	str	r2, [r3, #0]
		ei =0;
 8009556:	4b37      	ldr	r3, [pc, #220]	; (8009634 <Left_Velo_Control+0x10c>)
 8009558:	f04f 0200 	mov.w	r2, #0
 800955c:	601a      	str	r2, [r3, #0]
		ed = 0;
 800955e:	4b36      	ldr	r3, [pc, #216]	; (8009638 <Left_Velo_Control+0x110>)
 8009560:	f04f 0200 	mov.w	r2, #0
 8009564:	601a      	str	r2, [r3, #0]
		e0 = 0;
 8009566:	4b35      	ldr	r3, [pc, #212]	; (800963c <Left_Velo_Control+0x114>)
 8009568:	f04f 0200 	mov.w	r2, #0
 800956c:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 800956e:	4b2f      	ldr	r3, [pc, #188]	; (800962c <Left_Velo_Control+0x104>)
 8009570:	2201      	movs	r2, #1
 8009572:	701a      	strb	r2, [r3, #0]
	e = target - now;
 8009574:	ed97 7a05 	vldr	s14, [r7, #20]
 8009578:	edd7 7a04 	vldr	s15, [r7, #16]
 800957c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009580:	4b2b      	ldr	r3, [pc, #172]	; (8009630 <Left_Velo_Control+0x108>)
 8009582:	edc3 7a00 	vstr	s15, [r3]
	ei += e * T;
 8009586:	4b2a      	ldr	r3, [pc, #168]	; (8009630 <Left_Velo_Control+0x108>)
 8009588:	ed93 7a00 	vldr	s14, [r3]
 800958c:	edd7 7a03 	vldr	s15, [r7, #12]
 8009590:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009594:	4b27      	ldr	r3, [pc, #156]	; (8009634 <Left_Velo_Control+0x10c>)
 8009596:	edd3 7a00 	vldr	s15, [r3]
 800959a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800959e:	4b25      	ldr	r3, [pc, #148]	; (8009634 <Left_Velo_Control+0x10c>)
 80095a0:	edc3 7a00 	vstr	s15, [r3]
	ed = (e - e0) / T;
 80095a4:	4b22      	ldr	r3, [pc, #136]	; (8009630 <Left_Velo_Control+0x108>)
 80095a6:	ed93 7a00 	vldr	s14, [r3]
 80095aa:	4b24      	ldr	r3, [pc, #144]	; (800963c <Left_Velo_Control+0x114>)
 80095ac:	edd3 7a00 	vldr	s15, [r3]
 80095b0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80095b4:	ed97 7a03 	vldr	s14, [r7, #12]
 80095b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095bc:	4b1e      	ldr	r3, [pc, #120]	; (8009638 <Left_Velo_Control+0x110>)
 80095be:	edc3 7a00 	vstr	s15, [r3]
	e0 = e;
 80095c2:	4b1b      	ldr	r3, [pc, #108]	; (8009630 <Left_Velo_Control+0x108>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4a1d      	ldr	r2, [pc, #116]	; (800963c <Left_Velo_Control+0x114>)
 80095c8:	6013      	str	r3, [r2, #0]

	L_velo_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 80095ca:	4b19      	ldr	r3, [pc, #100]	; (8009630 <Left_Velo_Control+0x108>)
 80095cc:	ed93 7a00 	vldr	s14, [r3]
 80095d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80095d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80095d8:	4b16      	ldr	r3, [pc, #88]	; (8009634 <Left_Velo_Control+0x10c>)
 80095da:	edd3 6a00 	vldr	s13, [r3]
 80095de:	edd7 7a01 	vldr	s15, [r7, #4]
 80095e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80095e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80095ea:	4b13      	ldr	r3, [pc, #76]	; (8009638 <Left_Velo_Control+0x110>)
 80095ec:	edd3 6a00 	vldr	s13, [r3]
 80095f0:	edd7 7a00 	vldr	s15, [r7]
 80095f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80095f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095fc:	ee17 0a90 	vmov	r0, s15
 8009600:	f7fe feda 	bl	80083b8 <__aeabi_f2d>
 8009604:	4603      	mov	r3, r0
 8009606:	460c      	mov	r4, r1
 8009608:	ec44 3b10 	vmov	d0, r3, r4
 800960c:	f00a fda4 	bl	8014158 <round>
 8009610:	ec54 3b10 	vmov	r3, r4, d0
 8009614:	4618      	mov	r0, r3
 8009616:	4621      	mov	r1, r4
 8009618:	f7ff f9d6 	bl	80089c8 <__aeabi_d2iz>
 800961c:	4603      	mov	r3, r0
 800961e:	b21a      	sxth	r2, r3
 8009620:	4b07      	ldr	r3, [pc, #28]	; (8009640 <Left_Velo_Control+0x118>)
 8009622:	801a      	strh	r2, [r3, #0]
}
 8009624:	bf00      	nop
 8009626:	371c      	adds	r7, #28
 8009628:	46bd      	mov	sp, r7
 800962a:	bd90      	pop	{r4, r7, pc}
 800962c:	20000eec 	.word	0x20000eec
 8009630:	20000f40 	.word	0x20000f40
 8009634:	20000f44 	.word	0x20000f44
 8009638:	20000f48 	.word	0x20000f48
 800963c:	20000f4c 	.word	0x20000f4c
 8009640:	2000506a 	.word	0x2000506a

08009644 <Enc_Velo_Control>:
	R_rotate = (int16_t)round(KP*e_R + KI*ei_R + KD*ed_R);
	L_rotate = (int16_t)round(KP*e_L + KI*ei_L + KD*ed_L);

}

void Enc_Velo_Control(float T, float KP, float KI, float KD){
 8009644:	b590      	push	{r4, r7, lr}
 8009646:	b085      	sub	sp, #20
 8009648:	af00      	add	r7, sp, #0
 800964a:	ed87 0a03 	vstr	s0, [r7, #12]
 800964e:	edc7 0a02 	vstr	s1, [r7, #8]
 8009652:	ed87 1a01 	vstr	s2, [r7, #4]
 8009656:	edc7 1a00 	vstr	s3, [r7]

	static float e, ei, ed, e0;

	if(error_reset == 0){
 800965a:	4b53      	ldr	r3, [pc, #332]	; (80097a8 <Enc_Velo_Control+0x164>)
 800965c:	781b      	ldrb	r3, [r3, #0]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d10f      	bne.n	8009682 <Enc_Velo_Control+0x3e>
		e=0;
 8009662:	4b52      	ldr	r3, [pc, #328]	; (80097ac <Enc_Velo_Control+0x168>)
 8009664:	f04f 0200 	mov.w	r2, #0
 8009668:	601a      	str	r2, [r3, #0]
		ei =0;
 800966a:	4b51      	ldr	r3, [pc, #324]	; (80097b0 <Enc_Velo_Control+0x16c>)
 800966c:	f04f 0200 	mov.w	r2, #0
 8009670:	601a      	str	r2, [r3, #0]
		ed = 0;
 8009672:	4b50      	ldr	r3, [pc, #320]	; (80097b4 <Enc_Velo_Control+0x170>)
 8009674:	f04f 0200 	mov.w	r2, #0
 8009678:	601a      	str	r2, [r3, #0]
		e0 = 0;
 800967a:	4b4f      	ldr	r3, [pc, #316]	; (80097b8 <Enc_Velo_Control+0x174>)
 800967c:	f04f 0200 	mov.w	r2, #0
 8009680:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8009682:	4b49      	ldr	r3, [pc, #292]	; (80097a8 <Enc_Velo_Control+0x164>)
 8009684:	2201      	movs	r2, #1
 8009686:	701a      	strb	r2, [r3, #0]
	e = L_velocity - R_velocity;
 8009688:	4b4c      	ldr	r3, [pc, #304]	; (80097bc <Enc_Velo_Control+0x178>)
 800968a:	ed93 7a00 	vldr	s14, [r3]
 800968e:	4b4c      	ldr	r3, [pc, #304]	; (80097c0 <Enc_Velo_Control+0x17c>)
 8009690:	edd3 7a00 	vldr	s15, [r3]
 8009694:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009698:	4b44      	ldr	r3, [pc, #272]	; (80097ac <Enc_Velo_Control+0x168>)
 800969a:	edc3 7a00 	vstr	s15, [r3]
	ei += e * T;
 800969e:	4b43      	ldr	r3, [pc, #268]	; (80097ac <Enc_Velo_Control+0x168>)
 80096a0:	ed93 7a00 	vldr	s14, [r3]
 80096a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80096a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80096ac:	4b40      	ldr	r3, [pc, #256]	; (80097b0 <Enc_Velo_Control+0x16c>)
 80096ae:	edd3 7a00 	vldr	s15, [r3]
 80096b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80096b6:	4b3e      	ldr	r3, [pc, #248]	; (80097b0 <Enc_Velo_Control+0x16c>)
 80096b8:	edc3 7a00 	vstr	s15, [r3]
	ed = (e - e0) / T;
 80096bc:	4b3b      	ldr	r3, [pc, #236]	; (80097ac <Enc_Velo_Control+0x168>)
 80096be:	ed93 7a00 	vldr	s14, [r3]
 80096c2:	4b3d      	ldr	r3, [pc, #244]	; (80097b8 <Enc_Velo_Control+0x174>)
 80096c4:	edd3 7a00 	vldr	s15, [r3]
 80096c8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80096cc:	ed97 7a03 	vldr	s14, [r7, #12]
 80096d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096d4:	4b37      	ldr	r3, [pc, #220]	; (80097b4 <Enc_Velo_Control+0x170>)
 80096d6:	edc3 7a00 	vstr	s15, [r3]
	e0 = e;
 80096da:	4b34      	ldr	r3, [pc, #208]	; (80097ac <Enc_Velo_Control+0x168>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	4a36      	ldr	r2, [pc, #216]	; (80097b8 <Enc_Velo_Control+0x174>)
 80096e0:	6013      	str	r3, [r2, #0]

	R_env_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 80096e2:	4b32      	ldr	r3, [pc, #200]	; (80097ac <Enc_Velo_Control+0x168>)
 80096e4:	ed93 7a00 	vldr	s14, [r3]
 80096e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80096ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80096f0:	4b2f      	ldr	r3, [pc, #188]	; (80097b0 <Enc_Velo_Control+0x16c>)
 80096f2:	edd3 6a00 	vldr	s13, [r3]
 80096f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80096fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80096fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009702:	4b2c      	ldr	r3, [pc, #176]	; (80097b4 <Enc_Velo_Control+0x170>)
 8009704:	edd3 6a00 	vldr	s13, [r3]
 8009708:	edd7 7a00 	vldr	s15, [r7]
 800970c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009710:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009714:	ee17 0a90 	vmov	r0, s15
 8009718:	f7fe fe4e 	bl	80083b8 <__aeabi_f2d>
 800971c:	4603      	mov	r3, r0
 800971e:	460c      	mov	r4, r1
 8009720:	ec44 3b10 	vmov	d0, r3, r4
 8009724:	f00a fd18 	bl	8014158 <round>
 8009728:	ec54 3b10 	vmov	r3, r4, d0
 800972c:	4618      	mov	r0, r3
 800972e:	4621      	mov	r1, r4
 8009730:	f7ff f94a 	bl	80089c8 <__aeabi_d2iz>
 8009734:	4603      	mov	r3, r0
 8009736:	b21a      	sxth	r2, r3
 8009738:	4b22      	ldr	r3, [pc, #136]	; (80097c4 <Enc_Velo_Control+0x180>)
 800973a:	801a      	strh	r2, [r3, #0]
	L_env_control = -(int16_t)round(KP*e + KI*ei + KD*ed);
 800973c:	4b1b      	ldr	r3, [pc, #108]	; (80097ac <Enc_Velo_Control+0x168>)
 800973e:	ed93 7a00 	vldr	s14, [r3]
 8009742:	edd7 7a02 	vldr	s15, [r7, #8]
 8009746:	ee27 7a27 	vmul.f32	s14, s14, s15
 800974a:	4b19      	ldr	r3, [pc, #100]	; (80097b0 <Enc_Velo_Control+0x16c>)
 800974c:	edd3 6a00 	vldr	s13, [r3]
 8009750:	edd7 7a01 	vldr	s15, [r7, #4]
 8009754:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009758:	ee37 7a27 	vadd.f32	s14, s14, s15
 800975c:	4b15      	ldr	r3, [pc, #84]	; (80097b4 <Enc_Velo_Control+0x170>)
 800975e:	edd3 6a00 	vldr	s13, [r3]
 8009762:	edd7 7a00 	vldr	s15, [r7]
 8009766:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800976a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800976e:	ee17 0a90 	vmov	r0, s15
 8009772:	f7fe fe21 	bl	80083b8 <__aeabi_f2d>
 8009776:	4603      	mov	r3, r0
 8009778:	460c      	mov	r4, r1
 800977a:	ec44 3b10 	vmov	d0, r3, r4
 800977e:	f00a fceb 	bl	8014158 <round>
 8009782:	ec54 3b10 	vmov	r3, r4, d0
 8009786:	4618      	mov	r0, r3
 8009788:	4621      	mov	r1, r4
 800978a:	f7ff f91d 	bl	80089c8 <__aeabi_d2iz>
 800978e:	4603      	mov	r3, r0
 8009790:	b21b      	sxth	r3, r3
 8009792:	b29b      	uxth	r3, r3
 8009794:	425b      	negs	r3, r3
 8009796:	b29b      	uxth	r3, r3
 8009798:	b21a      	sxth	r2, r3
 800979a:	4b0b      	ldr	r3, [pc, #44]	; (80097c8 <Enc_Velo_Control+0x184>)
 800979c:	801a      	strh	r2, [r3, #0]
}
 800979e:	bf00      	nop
 80097a0:	3714      	adds	r7, #20
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd90      	pop	{r4, r7, pc}
 80097a6:	bf00      	nop
 80097a8:	20000eec 	.word	0x20000eec
 80097ac:	20000f50 	.word	0x20000f50
 80097b0:	20000f54 	.word	0x20000f54
 80097b4:	20000f58 	.word	0x20000f58
 80097b8:	20000f5c 	.word	0x20000f5c
 80097bc:	20005064 	.word	0x20005064
 80097c0:	20005070 	.word	0x20005070
 80097c4:	20005054 	.word	0x20005054
 80097c8:	20005046 	.word	0x20005046

080097cc <read_byte>:
#include "ICM_20648.h"

volatile int16_t	xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b084      	sub	sp, #16
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	4603      	mov	r3, r0
 80097d4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 80097d6:	79fb      	ldrb	r3, [r7, #7]
 80097d8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80097dc:	b2db      	uxtb	r3, r3
 80097de:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80097e0:	2200      	movs	r2, #0
 80097e2:	2104      	movs	r1, #4
 80097e4:	480d      	ldr	r0, [pc, #52]	; (800981c <read_byte+0x50>)
 80097e6:	f007 fae7 	bl	8010db8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 80097ea:	f107 010f 	add.w	r1, r7, #15
 80097ee:	2364      	movs	r3, #100	; 0x64
 80097f0:	2201      	movs	r2, #1
 80097f2:	480b      	ldr	r0, [pc, #44]	; (8009820 <read_byte+0x54>)
 80097f4:	f007 ffc0 	bl	8011778 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 80097f8:	f107 010e 	add.w	r1, r7, #14
 80097fc:	2364      	movs	r3, #100	; 0x64
 80097fe:	2201      	movs	r2, #1
 8009800:	4807      	ldr	r0, [pc, #28]	; (8009820 <read_byte+0x54>)
 8009802:	f008 f8ed 	bl	80119e0 <HAL_SPI_Receive>
	CS_SET;
 8009806:	2201      	movs	r2, #1
 8009808:	2104      	movs	r1, #4
 800980a:	4804      	ldr	r0, [pc, #16]	; (800981c <read_byte+0x50>)
 800980c:	f007 fad4 	bl	8010db8 <HAL_GPIO_WritePin>

	return val;
 8009810:	7bbb      	ldrb	r3, [r7, #14]
}
 8009812:	4618      	mov	r0, r3
 8009814:	3710      	adds	r7, #16
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}
 800981a:	bf00      	nop
 800981c:	40020c00 	.word	0x40020c00
 8009820:	20015bbc 	.word	0x20015bbc

08009824 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8009824:	b580      	push	{r7, lr}
 8009826:	b084      	sub	sp, #16
 8009828:	af00      	add	r7, sp, #0
 800982a:	4603      	mov	r3, r0
 800982c:	460a      	mov	r2, r1
 800982e:	71fb      	strb	r3, [r7, #7]
 8009830:	4613      	mov	r3, r2
 8009832:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8009834:	79fb      	ldrb	r3, [r7, #7]
 8009836:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800983a:	b2db      	uxtb	r3, r3
 800983c:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800983e:	2200      	movs	r2, #0
 8009840:	2104      	movs	r1, #4
 8009842:	480c      	ldr	r0, [pc, #48]	; (8009874 <write_byte+0x50>)
 8009844:	f007 fab8 	bl	8010db8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 8009848:	f107 010f 	add.w	r1, r7, #15
 800984c:	2364      	movs	r3, #100	; 0x64
 800984e:	2201      	movs	r2, #1
 8009850:	4809      	ldr	r0, [pc, #36]	; (8009878 <write_byte+0x54>)
 8009852:	f007 ff91 	bl	8011778 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 8009856:	1db9      	adds	r1, r7, #6
 8009858:	2364      	movs	r3, #100	; 0x64
 800985a:	2201      	movs	r2, #1
 800985c:	4806      	ldr	r0, [pc, #24]	; (8009878 <write_byte+0x54>)
 800985e:	f007 ff8b 	bl	8011778 <HAL_SPI_Transmit>
	CS_SET;
 8009862:	2201      	movs	r2, #1
 8009864:	2104      	movs	r1, #4
 8009866:	4803      	ldr	r0, [pc, #12]	; (8009874 <write_byte+0x50>)
 8009868:	f007 faa6 	bl	8010db8 <HAL_GPIO_WritePin>
}
 800986c:	bf00      	nop
 800986e:	3710      	adds	r7, #16
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}
 8009874:	40020c00 	.word	0x40020c00
 8009878:	20015bbc 	.word	0x20015bbc

0800987c <IMU_init>:

uint8_t IMU_init() {
 800987c:	b580      	push	{r7, lr}
 800987e:	b082      	sub	sp, #8
 8009880:	af00      	add	r7, sp, #0
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
 8009882:	2000      	movs	r0, #0
 8009884:	f7ff ffa2 	bl	80097cc <read_byte>
 8009888:	4603      	mov	r3, r0
 800988a:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0xE0 ) {
 800988c:	79bb      	ldrb	r3, [r7, #6]
 800988e:	2be0      	cmp	r3, #224	; 0xe0
 8009890:	d119      	bne.n	80098c6 <IMU_init+0x4a>
		ret = 1;
 8009892:	2301      	movs	r3, #1
 8009894:	71fb      	strb	r3, [r7, #7]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 8009896:	2101      	movs	r1, #1
 8009898:	2006      	movs	r0, #6
 800989a:	f7ff ffc3 	bl	8009824 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 800989e:	2110      	movs	r1, #16
 80098a0:	2003      	movs	r0, #3
 80098a2:	f7ff ffbf 	bl	8009824 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 80098a6:	2120      	movs	r1, #32
 80098a8:	207f      	movs	r0, #127	; 0x7f
 80098aa:	f7ff ffbb 	bl	8009824 <write_byte>

		//write_byte(0x01,0x06);	//	2000dps DLPF disable
		//write_byte(0x01,0x07);	//range2000dps DLPF enable DLPFCFG = 0
		//write_byte(0x01,0x0F);	//range2000dps DLPF enable DLPFCFG = 1
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 80098ae:	2117      	movs	r1, #23
 80098b0:	2001      	movs	r0, #1
 80098b2:	f7ff ffb7 	bl	8009824 <write_byte>

		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//	16g
 80098b6:	2106      	movs	r1, #6
 80098b8:	2014      	movs	r0, #20
 80098ba:	f7ff ffb3 	bl	8009824 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 80098be:	2100      	movs	r1, #0
 80098c0:	207f      	movs	r0, #127	; 0x7f
 80098c2:	f7ff ffaf 	bl	8009824 <write_byte>
	}
	return ret;
 80098c6:	79fb      	ldrb	r3, [r7, #7]
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3708      	adds	r7, #8
 80098cc:	46bd      	mov	sp, r7
 80098ce:	bd80      	pop	{r7, pc}

080098d0 <read_gyro_data>:

void read_gyro_data() {
 80098d0:	b598      	push	{r3, r4, r7, lr}
 80098d2:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 80098d4:	2033      	movs	r0, #51	; 0x33
 80098d6:	f7ff ff79 	bl	80097cc <read_byte>
 80098da:	4603      	mov	r3, r0
 80098dc:	021b      	lsls	r3, r3, #8
 80098de:	b21c      	sxth	r4, r3
 80098e0:	2034      	movs	r0, #52	; 0x34
 80098e2:	f7ff ff73 	bl	80097cc <read_byte>
 80098e6:	4603      	mov	r3, r0
 80098e8:	b21b      	sxth	r3, r3
 80098ea:	4323      	orrs	r3, r4
 80098ec:	b21a      	sxth	r2, r3
 80098ee:	4b11      	ldr	r3, [pc, #68]	; (8009934 <read_gyro_data+0x64>)
 80098f0:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 80098f2:	2035      	movs	r0, #53	; 0x35
 80098f4:	f7ff ff6a 	bl	80097cc <read_byte>
 80098f8:	4603      	mov	r3, r0
 80098fa:	021b      	lsls	r3, r3, #8
 80098fc:	b21c      	sxth	r4, r3
 80098fe:	2036      	movs	r0, #54	; 0x36
 8009900:	f7ff ff64 	bl	80097cc <read_byte>
 8009904:	4603      	mov	r3, r0
 8009906:	b21b      	sxth	r3, r3
 8009908:	4323      	orrs	r3, r4
 800990a:	b21a      	sxth	r2, r3
 800990c:	4b0a      	ldr	r3, [pc, #40]	; (8009938 <read_gyro_data+0x68>)
 800990e:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8009910:	2037      	movs	r0, #55	; 0x37
 8009912:	f7ff ff5b 	bl	80097cc <read_byte>
 8009916:	4603      	mov	r3, r0
 8009918:	021b      	lsls	r3, r3, #8
 800991a:	b21c      	sxth	r4, r3
 800991c:	2038      	movs	r0, #56	; 0x38
 800991e:	f7ff ff55 	bl	80097cc <read_byte>
 8009922:	4603      	mov	r3, r0
 8009924:	b21b      	sxth	r3, r3
 8009926:	4323      	orrs	r3, r4
 8009928:	b21a      	sxth	r2, r3
 800992a:	4b04      	ldr	r3, [pc, #16]	; (800993c <read_gyro_data+0x6c>)
 800992c:	801a      	strh	r2, [r3, #0]
}
 800992e:	bf00      	nop
 8009930:	bd98      	pop	{r3, r4, r7, pc}
 8009932:	bf00      	nop
 8009934:	2000507e 	.word	0x2000507e
 8009938:	2000507c 	.word	0x2000507c
 800993c:	20005076 	.word	0x20005076

08009940 <read_accel_data>:

void read_accel_data() {
 8009940:	b598      	push	{r3, r4, r7, lr}
 8009942:	af00      	add	r7, sp, #0
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
 8009944:	202d      	movs	r0, #45	; 0x2d
 8009946:	f7ff ff41 	bl	80097cc <read_byte>
 800994a:	4603      	mov	r3, r0
 800994c:	021b      	lsls	r3, r3, #8
 800994e:	b21c      	sxth	r4, r3
 8009950:	202e      	movs	r0, #46	; 0x2e
 8009952:	f7ff ff3b 	bl	80097cc <read_byte>
 8009956:	4603      	mov	r3, r0
 8009958:	b21b      	sxth	r3, r3
 800995a:	4323      	orrs	r3, r4
 800995c:	b21a      	sxth	r2, r3
 800995e:	4b11      	ldr	r3, [pc, #68]	; (80099a4 <read_accel_data+0x64>)
 8009960:	801a      	strh	r2, [r3, #0]
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
 8009962:	202f      	movs	r0, #47	; 0x2f
 8009964:	f7ff ff32 	bl	80097cc <read_byte>
 8009968:	4603      	mov	r3, r0
 800996a:	021b      	lsls	r3, r3, #8
 800996c:	b21c      	sxth	r4, r3
 800996e:	2030      	movs	r0, #48	; 0x30
 8009970:	f7ff ff2c 	bl	80097cc <read_byte>
 8009974:	4603      	mov	r3, r0
 8009976:	b21b      	sxth	r3, r3
 8009978:	4323      	orrs	r3, r4
 800997a:	b21a      	sxth	r2, r3
 800997c:	4b0a      	ldr	r3, [pc, #40]	; (80099a8 <read_accel_data+0x68>)
 800997e:	801a      	strh	r2, [r3, #0]
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
 8009980:	2031      	movs	r0, #49	; 0x31
 8009982:	f7ff ff23 	bl	80097cc <read_byte>
 8009986:	4603      	mov	r3, r0
 8009988:	021b      	lsls	r3, r3, #8
 800998a:	b21c      	sxth	r4, r3
 800998c:	2032      	movs	r0, #50	; 0x32
 800998e:	f7ff ff1d 	bl	80097cc <read_byte>
 8009992:	4603      	mov	r3, r0
 8009994:	b21b      	sxth	r3, r3
 8009996:	4323      	orrs	r3, r4
 8009998:	b21a      	sxth	r2, r3
 800999a:	4b04      	ldr	r3, [pc, #16]	; (80099ac <read_accel_data+0x6c>)
 800999c:	801a      	strh	r2, [r3, #0]
}
 800999e:	bf00      	nop
 80099a0:	bd98      	pop	{r3, r4, r7, pc}
 80099a2:	bf00      	nop
 80099a4:	2000507a 	.word	0x2000507a
 80099a8:	20005080 	.word	0x20005080
 80099ac:	20005078 	.word	0x20005078

080099b0 <__io_putchar>:
#ifdef __GNUC__
	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /*__GNUC__*/
PUTCHAR_PROTOTYPE {
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b082      	sub	sp, #8
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 80099b8:	1d39      	adds	r1, r7, #4
 80099ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80099be:	2201      	movs	r2, #1
 80099c0:	4803      	ldr	r0, [pc, #12]	; (80099d0 <__io_putchar+0x20>)
 80099c2:	f009 ff69 	bl	8013898 <HAL_UART_Transmit>
	return ch;
 80099c6:	687b      	ldr	r3, [r7, #4]
}
 80099c8:	4618      	mov	r0, r3
 80099ca:	3708      	adds	r7, #8
 80099cc:	46bd      	mov	sp, r7
 80099ce:	bd80      	pop	{r7, pc}
 80099d0:	20015c64 	.word	0x20015c64

080099d4 <Motor_Count_Clear>:
	*R_counter = round(567 * R_Volt);
	*L_counter = round(567 * L_Volt);

}

void Motor_Count_Clear(){
 80099d4:	b480      	push	{r7}
 80099d6:	af00      	add	r7, sp, #0
	 L_motor = L_v_control =  L_wall = L_leftwall = L_rightwall = L_rotate = L_angular_velocity = L_env_control = L_velo_control = 0;
 80099d8:	4b2d      	ldr	r3, [pc, #180]	; (8009a90 <Motor_Count_Clear+0xbc>)
 80099da:	2200      	movs	r2, #0
 80099dc:	801a      	strh	r2, [r3, #0]
 80099de:	4b2c      	ldr	r3, [pc, #176]	; (8009a90 <Motor_Count_Clear+0xbc>)
 80099e0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80099e4:	4b2b      	ldr	r3, [pc, #172]	; (8009a94 <Motor_Count_Clear+0xc0>)
 80099e6:	801a      	strh	r2, [r3, #0]
 80099e8:	4b2a      	ldr	r3, [pc, #168]	; (8009a94 <Motor_Count_Clear+0xc0>)
 80099ea:	f9b3 2000 	ldrsh.w	r2, [r3]
 80099ee:	4b2a      	ldr	r3, [pc, #168]	; (8009a98 <Motor_Count_Clear+0xc4>)
 80099f0:	801a      	strh	r2, [r3, #0]
 80099f2:	4b29      	ldr	r3, [pc, #164]	; (8009a98 <Motor_Count_Clear+0xc4>)
 80099f4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80099f8:	4b28      	ldr	r3, [pc, #160]	; (8009a9c <Motor_Count_Clear+0xc8>)
 80099fa:	801a      	strh	r2, [r3, #0]
 80099fc:	4b27      	ldr	r3, [pc, #156]	; (8009a9c <Motor_Count_Clear+0xc8>)
 80099fe:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a02:	4b27      	ldr	r3, [pc, #156]	; (8009aa0 <Motor_Count_Clear+0xcc>)
 8009a04:	801a      	strh	r2, [r3, #0]
 8009a06:	4b26      	ldr	r3, [pc, #152]	; (8009aa0 <Motor_Count_Clear+0xcc>)
 8009a08:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a0c:	4b25      	ldr	r3, [pc, #148]	; (8009aa4 <Motor_Count_Clear+0xd0>)
 8009a0e:	801a      	strh	r2, [r3, #0]
 8009a10:	4b24      	ldr	r3, [pc, #144]	; (8009aa4 <Motor_Count_Clear+0xd0>)
 8009a12:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a16:	4b24      	ldr	r3, [pc, #144]	; (8009aa8 <Motor_Count_Clear+0xd4>)
 8009a18:	801a      	strh	r2, [r3, #0]
 8009a1a:	4b23      	ldr	r3, [pc, #140]	; (8009aa8 <Motor_Count_Clear+0xd4>)
 8009a1c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a20:	4b22      	ldr	r3, [pc, #136]	; (8009aac <Motor_Count_Clear+0xd8>)
 8009a22:	801a      	strh	r2, [r3, #0]
 8009a24:	4b21      	ldr	r3, [pc, #132]	; (8009aac <Motor_Count_Clear+0xd8>)
 8009a26:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a2a:	4b21      	ldr	r3, [pc, #132]	; (8009ab0 <Motor_Count_Clear+0xdc>)
 8009a2c:	801a      	strh	r2, [r3, #0]
	 R_motor = R_v_control = R_wall = R_leftwall = R_rightwall = R_rotate = R_angular_velocity = R_env_control = R_velo_control = 0;
 8009a2e:	4b21      	ldr	r3, [pc, #132]	; (8009ab4 <Motor_Count_Clear+0xe0>)
 8009a30:	2200      	movs	r2, #0
 8009a32:	801a      	strh	r2, [r3, #0]
 8009a34:	4b1f      	ldr	r3, [pc, #124]	; (8009ab4 <Motor_Count_Clear+0xe0>)
 8009a36:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a3a:	4b1f      	ldr	r3, [pc, #124]	; (8009ab8 <Motor_Count_Clear+0xe4>)
 8009a3c:	801a      	strh	r2, [r3, #0]
 8009a3e:	4b1e      	ldr	r3, [pc, #120]	; (8009ab8 <Motor_Count_Clear+0xe4>)
 8009a40:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a44:	4b1d      	ldr	r3, [pc, #116]	; (8009abc <Motor_Count_Clear+0xe8>)
 8009a46:	801a      	strh	r2, [r3, #0]
 8009a48:	4b1c      	ldr	r3, [pc, #112]	; (8009abc <Motor_Count_Clear+0xe8>)
 8009a4a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a4e:	4b1c      	ldr	r3, [pc, #112]	; (8009ac0 <Motor_Count_Clear+0xec>)
 8009a50:	801a      	strh	r2, [r3, #0]
 8009a52:	4b1b      	ldr	r3, [pc, #108]	; (8009ac0 <Motor_Count_Clear+0xec>)
 8009a54:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a58:	4b1a      	ldr	r3, [pc, #104]	; (8009ac4 <Motor_Count_Clear+0xf0>)
 8009a5a:	801a      	strh	r2, [r3, #0]
 8009a5c:	4b19      	ldr	r3, [pc, #100]	; (8009ac4 <Motor_Count_Clear+0xf0>)
 8009a5e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a62:	4b19      	ldr	r3, [pc, #100]	; (8009ac8 <Motor_Count_Clear+0xf4>)
 8009a64:	801a      	strh	r2, [r3, #0]
 8009a66:	4b18      	ldr	r3, [pc, #96]	; (8009ac8 <Motor_Count_Clear+0xf4>)
 8009a68:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a6c:	4b17      	ldr	r3, [pc, #92]	; (8009acc <Motor_Count_Clear+0xf8>)
 8009a6e:	801a      	strh	r2, [r3, #0]
 8009a70:	4b16      	ldr	r3, [pc, #88]	; (8009acc <Motor_Count_Clear+0xf8>)
 8009a72:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a76:	4b16      	ldr	r3, [pc, #88]	; (8009ad0 <Motor_Count_Clear+0xfc>)
 8009a78:	801a      	strh	r2, [r3, #0]
 8009a7a:	4b15      	ldr	r3, [pc, #84]	; (8009ad0 <Motor_Count_Clear+0xfc>)
 8009a7c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a80:	4b14      	ldr	r3, [pc, #80]	; (8009ad4 <Motor_Count_Clear+0x100>)
 8009a82:	801a      	strh	r2, [r3, #0]
}
 8009a84:	bf00      	nop
 8009a86:	46bd      	mov	sp, r7
 8009a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8c:	4770      	bx	lr
 8009a8e:	bf00      	nop
 8009a90:	2000506a 	.word	0x2000506a
 8009a94:	20005046 	.word	0x20005046
 8009a98:	2000505a 	.word	0x2000505a
 8009a9c:	20005060 	.word	0x20005060
 8009aa0:	20005044 	.word	0x20005044
 8009aa4:	20005052 	.word	0x20005052
 8009aa8:	20005068 	.word	0x20005068
 8009aac:	20005050 	.word	0x20005050
 8009ab0:	200165c0 	.word	0x200165c0
 8009ab4:	20005048 	.word	0x20005048
 8009ab8:	20005054 	.word	0x20005054
 8009abc:	2000505e 	.word	0x2000505e
 8009ac0:	20005062 	.word	0x20005062
 8009ac4:	2000505c 	.word	0x2000505c
 8009ac8:	20005074 	.word	0x20005074
 8009acc:	20005056 	.word	0x20005056
 8009ad0:	20005058 	.word	0x20005058
 8009ad4:	20015b2c 	.word	0x20015b2c

08009ad8 <Tim_Count>:

void Tim_Count(){
 8009ad8:	b598      	push	{r3, r4, r7, lr}
 8009ada:	af00      	add	r7, sp, #0


	if(mode.select%2 != 1){
 8009adc:	4b19      	ldr	r3, [pc, #100]	; (8009b44 <Tim_Count+0x6c>)
 8009ade:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	f003 0301 	and.w	r3, r3, #1
 8009ae8:	bfb8      	it	lt
 8009aea:	425b      	neglt	r3, r3
 8009aec:	b25b      	sxtb	r3, r3
 8009aee:	2b01      	cmp	r3, #1
 8009af0:	d025      	beq.n	8009b3e <Tim_Count+0x66>
		timer += 1;
 8009af2:	4b15      	ldr	r3, [pc, #84]	; (8009b48 <Tim_Count+0x70>)
 8009af4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009af8:	f04f 0200 	mov.w	r2, #0
 8009afc:	4b13      	ldr	r3, [pc, #76]	; (8009b4c <Tim_Count+0x74>)
 8009afe:	f7fe fafd 	bl	80080fc <__adddf3>
 8009b02:	4603      	mov	r3, r0
 8009b04:	460c      	mov	r4, r1
 8009b06:	4a10      	ldr	r2, [pc, #64]	; (8009b48 <Tim_Count+0x70>)
 8009b08:	e9c2 3400 	strd	r3, r4, [r2]
		if(timer == 1000){
 8009b0c:	4b0e      	ldr	r3, [pc, #56]	; (8009b48 <Tim_Count+0x70>)
 8009b0e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009b12:	f04f 0200 	mov.w	r2, #0
 8009b16:	4b0e      	ldr	r3, [pc, #56]	; (8009b50 <Tim_Count+0x78>)
 8009b18:	f7fe ff0e 	bl	8008938 <__aeabi_dcmpeq>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d100      	bne.n	8009b24 <Tim_Count+0x4c>
			self_timer ++;
		}
	}

}
 8009b22:	e00c      	b.n	8009b3e <Tim_Count+0x66>
			self_timer ++;
 8009b24:	4b0b      	ldr	r3, [pc, #44]	; (8009b54 <Tim_Count+0x7c>)
 8009b26:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009b2a:	f04f 0200 	mov.w	r2, #0
 8009b2e:	4b07      	ldr	r3, [pc, #28]	; (8009b4c <Tim_Count+0x74>)
 8009b30:	f7fe fae4 	bl	80080fc <__adddf3>
 8009b34:	4603      	mov	r3, r0
 8009b36:	460c      	mov	r4, r1
 8009b38:	4a06      	ldr	r2, [pc, #24]	; (8009b54 <Tim_Count+0x7c>)
 8009b3a:	e9c2 3400 	strd	r3, r4, [r2]
}
 8009b3e:	bf00      	nop
 8009b40:	bd98      	pop	{r3, r4, r7, pc}
 8009b42:	bf00      	nop
 8009b44:	20000ce8 	.word	0x20000ce8
 8009b48:	20000f90 	.word	0x20000f90
 8009b4c:	3ff00000 	.word	0x3ff00000
 8009b50:	408f4000 	.word	0x408f4000
 8009b54:	20000f88 	.word	0x20000f88

08009b58 <map_init>:

void map_init(){
 8009b58:	b4b0      	push	{r4, r5, r7}
 8009b5a:	af00      	add	r7, sp, #0
	static int i = 0, j=0;

	for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009b5c:	4b35      	ldr	r3, [pc, #212]	; (8009c34 <map_init+0xdc>)
 8009b5e:	2200      	movs	r2, #0
 8009b60:	601a      	str	r2, [r3, #0]
 8009b62:	e05e      	b.n	8009c22 <map_init+0xca>
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 8009b64:	4b34      	ldr	r3, [pc, #208]	; (8009c38 <map_init+0xe0>)
 8009b66:	2200      	movs	r2, #0
 8009b68:	601a      	str	r2, [r3, #0]
 8009b6a:	e051      	b.n	8009c10 <map_init+0xb8>
			wall[i][j].north
			= wall[i][j].east
			= wall[i][j].south
			= wall[i][j].west = UNKNOWN;
 8009b6c:	4b31      	ldr	r3, [pc, #196]	; (8009c34 <map_init+0xdc>)
 8009b6e:	6819      	ldr	r1, [r3, #0]
 8009b70:	4b31      	ldr	r3, [pc, #196]	; (8009c38 <map_init+0xe0>)
 8009b72:	681a      	ldr	r2, [r3, #0]
 8009b74:	4c31      	ldr	r4, [pc, #196]	; (8009c3c <map_init+0xe4>)
 8009b76:	008b      	lsls	r3, r1, #2
 8009b78:	1898      	adds	r0, r3, r2
 8009b7a:	f814 3010 	ldrb.w	r3, [r4, r0, lsl #1]
 8009b7e:	2502      	movs	r5, #2
 8009b80:	f365 1387 	bfi	r3, r5, #6, #2
 8009b84:	f804 3010 	strb.w	r3, [r4, r0, lsl #1]
			= wall[i][j].south
 8009b88:	4b2a      	ldr	r3, [pc, #168]	; (8009c34 <map_init+0xdc>)
 8009b8a:	681c      	ldr	r4, [r3, #0]
 8009b8c:	4b2a      	ldr	r3, [pc, #168]	; (8009c38 <map_init+0xe0>)
 8009b8e:	6818      	ldr	r0, [r3, #0]
			= wall[i][j].west = UNKNOWN;
 8009b90:	4d2a      	ldr	r5, [pc, #168]	; (8009c3c <map_init+0xe4>)
 8009b92:	008b      	lsls	r3, r1, #2
 8009b94:	4413      	add	r3, r2
 8009b96:	f815 3013 	ldrb.w	r3, [r5, r3, lsl #1]
 8009b9a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009b9e:	b2dd      	uxtb	r5, r3
 8009ba0:	4926      	ldr	r1, [pc, #152]	; (8009c3c <map_init+0xe4>)
 8009ba2:	00a3      	lsls	r3, r4, #2
 8009ba4:	181a      	adds	r2, r3, r0
 8009ba6:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 8009baa:	f365 1305 	bfi	r3, r5, #4, #2
 8009bae:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
			= wall[i][j].east
 8009bb2:	4b20      	ldr	r3, [pc, #128]	; (8009c34 <map_init+0xdc>)
 8009bb4:	6819      	ldr	r1, [r3, #0]
 8009bb6:	4b20      	ldr	r3, [pc, #128]	; (8009c38 <map_init+0xe0>)
 8009bb8:	681a      	ldr	r2, [r3, #0]
			= wall[i][j].south
 8009bba:	4d20      	ldr	r5, [pc, #128]	; (8009c3c <map_init+0xe4>)
 8009bbc:	00a3      	lsls	r3, r4, #2
 8009bbe:	4403      	add	r3, r0
 8009bc0:	f815 3013 	ldrb.w	r3, [r5, r3, lsl #1]
 8009bc4:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8009bc8:	b2dd      	uxtb	r5, r3
 8009bca:	4c1c      	ldr	r4, [pc, #112]	; (8009c3c <map_init+0xe4>)
 8009bcc:	008b      	lsls	r3, r1, #2
 8009bce:	1898      	adds	r0, r3, r2
 8009bd0:	f814 3010 	ldrb.w	r3, [r4, r0, lsl #1]
 8009bd4:	f365 0383 	bfi	r3, r5, #2, #2
 8009bd8:	f804 3010 	strb.w	r3, [r4, r0, lsl #1]
			wall[i][j].north
 8009bdc:	4b15      	ldr	r3, [pc, #84]	; (8009c34 <map_init+0xdc>)
 8009bde:	681c      	ldr	r4, [r3, #0]
 8009be0:	4b15      	ldr	r3, [pc, #84]	; (8009c38 <map_init+0xe0>)
 8009be2:	681b      	ldr	r3, [r3, #0]
			= wall[i][j].east
 8009be4:	4815      	ldr	r0, [pc, #84]	; (8009c3c <map_init+0xe4>)
 8009be6:	0089      	lsls	r1, r1, #2
 8009be8:	440a      	add	r2, r1
 8009bea:	f810 2012 	ldrb.w	r2, [r0, r2, lsl #1]
 8009bee:	f3c2 0281 	ubfx	r2, r2, #2, #2
 8009bf2:	b2d0      	uxtb	r0, r2
 8009bf4:	4911      	ldr	r1, [pc, #68]	; (8009c3c <map_init+0xe4>)
 8009bf6:	00a2      	lsls	r2, r4, #2
 8009bf8:	441a      	add	r2, r3
 8009bfa:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 8009bfe:	f360 0301 	bfi	r3, r0, #0, #2
 8009c02:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 8009c06:	4b0c      	ldr	r3, [pc, #48]	; (8009c38 <map_init+0xe0>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	3301      	adds	r3, #1
 8009c0c:	4a0a      	ldr	r2, [pc, #40]	; (8009c38 <map_init+0xe0>)
 8009c0e:	6013      	str	r3, [r2, #0]
 8009c10:	4b09      	ldr	r3, [pc, #36]	; (8009c38 <map_init+0xe0>)
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	2b03      	cmp	r3, #3
 8009c16:	dda9      	ble.n	8009b6c <map_init+0x14>
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009c18:	4b06      	ldr	r3, [pc, #24]	; (8009c34 <map_init+0xdc>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	3301      	adds	r3, #1
 8009c1e:	4a05      	ldr	r2, [pc, #20]	; (8009c34 <map_init+0xdc>)
 8009c20:	6013      	str	r3, [r2, #0]
 8009c22:	4b04      	ldr	r3, [pc, #16]	; (8009c34 <map_init+0xdc>)
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	2b03      	cmp	r3, #3
 8009c28:	dd9c      	ble.n	8009b64 <map_init+0xc>

		}

	}
}
 8009c2a:	bf00      	nop
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bcb0      	pop	{r4, r5, r7}
 8009c30:	4770      	bx	lr
 8009c32:	bf00      	nop
 8009c34:	20004fc4 	.word	0x20004fc4
 8009c38:	20004fc8 	.word	0x20004fc8
 8009c3c:	20016560 	.word	0x20016560

08009c40 <mapcopy>:

void mapcopy(){
 8009c40:	b480      	push	{r7}
 8009c42:	af00      	add	r7, sp, #0
		}

	}
#endif

	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 8009c44:	4b4b      	ldr	r3, [pc, #300]	; (8009d74 <mapcopy+0x134>)
 8009c46:	2203      	movs	r2, #3
 8009c48:	601a      	str	r2, [r3, #0]
 8009c4a:	e05d      	b.n	8009d08 <mapcopy+0xc8>
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009c4c:	4b4a      	ldr	r3, [pc, #296]	; (8009d78 <mapcopy+0x138>)
 8009c4e:	2200      	movs	r2, #0
 8009c50:	601a      	str	r2, [r3, #0]
 8009c52:	e050      	b.n	8009cf6 <mapcopy+0xb6>
			work_ram[k] = wall[i][j].north;
 8009c54:	4b48      	ldr	r3, [pc, #288]	; (8009d78 <mapcopy+0x138>)
 8009c56:	681a      	ldr	r2, [r3, #0]
 8009c58:	4b46      	ldr	r3, [pc, #280]	; (8009d74 <mapcopy+0x134>)
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	4947      	ldr	r1, [pc, #284]	; (8009d7c <mapcopy+0x13c>)
 8009c5e:	0092      	lsls	r2, r2, #2
 8009c60:	4413      	add	r3, r2
 8009c62:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8009c66:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8009c6a:	b2da      	uxtb	r2, r3
 8009c6c:	4b44      	ldr	r3, [pc, #272]	; (8009d80 <mapcopy+0x140>)
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4611      	mov	r1, r2
 8009c72:	4a44      	ldr	r2, [pc, #272]	; (8009d84 <mapcopy+0x144>)
 8009c74:	54d1      	strb	r1, [r2, r3]
			work_ram[k+1] = wall[i][j].east;
 8009c76:	4b40      	ldr	r3, [pc, #256]	; (8009d78 <mapcopy+0x138>)
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	4b3e      	ldr	r3, [pc, #248]	; (8009d74 <mapcopy+0x134>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	493f      	ldr	r1, [pc, #252]	; (8009d7c <mapcopy+0x13c>)
 8009c80:	0092      	lsls	r2, r2, #2
 8009c82:	4413      	add	r3, r2
 8009c84:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8009c88:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8009c8c:	b2da      	uxtb	r2, r3
 8009c8e:	4b3c      	ldr	r3, [pc, #240]	; (8009d80 <mapcopy+0x140>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	3301      	adds	r3, #1
 8009c94:	4611      	mov	r1, r2
 8009c96:	4a3b      	ldr	r2, [pc, #236]	; (8009d84 <mapcopy+0x144>)
 8009c98:	54d1      	strb	r1, [r2, r3]
			work_ram[k+2] = wall[i][j].south;
 8009c9a:	4b37      	ldr	r3, [pc, #220]	; (8009d78 <mapcopy+0x138>)
 8009c9c:	681a      	ldr	r2, [r3, #0]
 8009c9e:	4b35      	ldr	r3, [pc, #212]	; (8009d74 <mapcopy+0x134>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4936      	ldr	r1, [pc, #216]	; (8009d7c <mapcopy+0x13c>)
 8009ca4:	0092      	lsls	r2, r2, #2
 8009ca6:	4413      	add	r3, r2
 8009ca8:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8009cac:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8009cb0:	b2da      	uxtb	r2, r3
 8009cb2:	4b33      	ldr	r3, [pc, #204]	; (8009d80 <mapcopy+0x140>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	3302      	adds	r3, #2
 8009cb8:	4611      	mov	r1, r2
 8009cba:	4a32      	ldr	r2, [pc, #200]	; (8009d84 <mapcopy+0x144>)
 8009cbc:	54d1      	strb	r1, [r2, r3]
			work_ram[k+3] = wall[i][j].west;
 8009cbe:	4b2e      	ldr	r3, [pc, #184]	; (8009d78 <mapcopy+0x138>)
 8009cc0:	681a      	ldr	r2, [r3, #0]
 8009cc2:	4b2c      	ldr	r3, [pc, #176]	; (8009d74 <mapcopy+0x134>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	492d      	ldr	r1, [pc, #180]	; (8009d7c <mapcopy+0x13c>)
 8009cc8:	0092      	lsls	r2, r2, #2
 8009cca:	4413      	add	r3, r2
 8009ccc:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8009cd0:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009cd4:	b2da      	uxtb	r2, r3
 8009cd6:	4b2a      	ldr	r3, [pc, #168]	; (8009d80 <mapcopy+0x140>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	3303      	adds	r3, #3
 8009cdc:	4611      	mov	r1, r2
 8009cde:	4a29      	ldr	r2, [pc, #164]	; (8009d84 <mapcopy+0x144>)
 8009ce0:	54d1      	strb	r1, [r2, r3]
			k+=4;
 8009ce2:	4b27      	ldr	r3, [pc, #156]	; (8009d80 <mapcopy+0x140>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	3304      	adds	r3, #4
 8009ce8:	4a25      	ldr	r2, [pc, #148]	; (8009d80 <mapcopy+0x140>)
 8009cea:	6013      	str	r3, [r2, #0]
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009cec:	4b22      	ldr	r3, [pc, #136]	; (8009d78 <mapcopy+0x138>)
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	3301      	adds	r3, #1
 8009cf2:	4a21      	ldr	r2, [pc, #132]	; (8009d78 <mapcopy+0x138>)
 8009cf4:	6013      	str	r3, [r2, #0]
 8009cf6:	4b20      	ldr	r3, [pc, #128]	; (8009d78 <mapcopy+0x138>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	2b03      	cmp	r3, #3
 8009cfc:	ddaa      	ble.n	8009c54 <mapcopy+0x14>
	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 8009cfe:	4b1d      	ldr	r3, [pc, #116]	; (8009d74 <mapcopy+0x134>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	3b01      	subs	r3, #1
 8009d04:	4a1b      	ldr	r2, [pc, #108]	; (8009d74 <mapcopy+0x134>)
 8009d06:	6013      	str	r3, [r2, #0]
 8009d08:	4b1a      	ldr	r3, [pc, #104]	; (8009d74 <mapcopy+0x134>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	da9d      	bge.n	8009c4c <mapcopy+0xc>
		//?4*NOS*NOS - 1 ??
		//k60?4*NOS*NOS ??

	}

	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 8009d10:	4b18      	ldr	r3, [pc, #96]	; (8009d74 <mapcopy+0x134>)
 8009d12:	2203      	movs	r2, #3
 8009d14:	601a      	str	r2, [r3, #0]
 8009d16:	e023      	b.n	8009d60 <mapcopy+0x120>
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009d18:	4b17      	ldr	r3, [pc, #92]	; (8009d78 <mapcopy+0x138>)
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	601a      	str	r2, [r3, #0]
 8009d1e:	e016      	b.n	8009d4e <mapcopy+0x10e>
			work_ram[k] = walk_map[i][j];
 8009d20:	4b15      	ldr	r3, [pc, #84]	; (8009d78 <mapcopy+0x138>)
 8009d22:	6819      	ldr	r1, [r3, #0]
 8009d24:	4b13      	ldr	r3, [pc, #76]	; (8009d74 <mapcopy+0x134>)
 8009d26:	681a      	ldr	r2, [r3, #0]
 8009d28:	4b15      	ldr	r3, [pc, #84]	; (8009d80 <mapcopy+0x140>)
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	4816      	ldr	r0, [pc, #88]	; (8009d88 <mapcopy+0x148>)
 8009d2e:	0089      	lsls	r1, r1, #2
 8009d30:	4401      	add	r1, r0
 8009d32:	440a      	add	r2, r1
 8009d34:	7811      	ldrb	r1, [r2, #0]
 8009d36:	4a13      	ldr	r2, [pc, #76]	; (8009d84 <mapcopy+0x144>)
 8009d38:	54d1      	strb	r1, [r2, r3]
			k+=1;
 8009d3a:	4b11      	ldr	r3, [pc, #68]	; (8009d80 <mapcopy+0x140>)
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	3301      	adds	r3, #1
 8009d40:	4a0f      	ldr	r2, [pc, #60]	; (8009d80 <mapcopy+0x140>)
 8009d42:	6013      	str	r3, [r2, #0]
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009d44:	4b0c      	ldr	r3, [pc, #48]	; (8009d78 <mapcopy+0x138>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	3301      	adds	r3, #1
 8009d4a:	4a0b      	ldr	r2, [pc, #44]	; (8009d78 <mapcopy+0x138>)
 8009d4c:	6013      	str	r3, [r2, #0]
 8009d4e:	4b0a      	ldr	r3, [pc, #40]	; (8009d78 <mapcopy+0x138>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	2b03      	cmp	r3, #3
 8009d54:	dde4      	ble.n	8009d20 <mapcopy+0xe0>
	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 8009d56:	4b07      	ldr	r3, [pc, #28]	; (8009d74 <mapcopy+0x134>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	3b01      	subs	r3, #1
 8009d5c:	4a05      	ldr	r2, [pc, #20]	; (8009d74 <mapcopy+0x134>)
 8009d5e:	6013      	str	r3, [r2, #0]
 8009d60:	4b04      	ldr	r3, [pc, #16]	; (8009d74 <mapcopy+0x134>)
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	dad7      	bge.n	8009d18 <mapcopy+0xd8>
//	if(i <= 10){
//		work_ram[i][0] = wall[1][1].east;
//		i++;
//	}
//wall[4][4].south = 64? why
}
 8009d68:	bf00      	nop
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d70:	4770      	bx	lr
 8009d72:	bf00      	nop
 8009d74:	20004fcc 	.word	0x20004fcc
 8009d78:	20004fd0 	.word	0x20004fd0
 8009d7c:	20016560 	.word	0x20016560
 8009d80:	20004fd4 	.word	0x20004fd4
 8009d84:	20000fc4 	.word	0x20000fc4
 8009d88:	200160f0 	.word	0x200160f0

08009d8c <mapprint>:

void mapprint(){
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	af00      	add	r7, sp, #0

	static int i = 0, j=0,k=0;
#if 1
	//?
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009d90:	4b3f      	ldr	r3, [pc, #252]	; (8009e90 <mapprint+0x104>)
 8009d92:	2200      	movs	r2, #0
 8009d94:	601a      	str	r2, [r3, #0]
 8009d96:	e041      	b.n	8009e1c <mapprint+0x90>
		for(j=0; j < NUMBER_OF_SQUARES * 4; j++){
 8009d98:	4b3e      	ldr	r3, [pc, #248]	; (8009e94 <mapprint+0x108>)
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	601a      	str	r2, [r3, #0]
 8009d9e:	e031      	b.n	8009e04 <mapprint+0x78>
			printf("%u",work_ram[k]);
 8009da0:	4b3d      	ldr	r3, [pc, #244]	; (8009e98 <mapprint+0x10c>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	4a3d      	ldr	r2, [pc, #244]	; (8009e9c <mapprint+0x110>)
 8009da6:	5cd3      	ldrb	r3, [r2, r3]
 8009da8:	4619      	mov	r1, r3
 8009daa:	483d      	ldr	r0, [pc, #244]	; (8009ea0 <mapprint+0x114>)
 8009dac:	f00a feb8 	bl	8014b20 <iprintf>
			if((k+1)%(NUMBER_OF_SQUARES * 4) != 0){
 8009db0:	4b39      	ldr	r3, [pc, #228]	; (8009e98 <mapprint+0x10c>)
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	3301      	adds	r3, #1
 8009db6:	f003 030f 	and.w	r3, r3, #15
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d00e      	beq.n	8009ddc <mapprint+0x50>
			if((k+1) >= 4 && (k+1)%4 == 0)
 8009dbe:	4b36      	ldr	r3, [pc, #216]	; (8009e98 <mapprint+0x10c>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	3301      	adds	r3, #1
 8009dc4:	2b03      	cmp	r3, #3
 8009dc6:	dd09      	ble.n	8009ddc <mapprint+0x50>
 8009dc8:	4b33      	ldr	r3, [pc, #204]	; (8009e98 <mapprint+0x10c>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	3301      	adds	r3, #1
 8009dce:	f003 0303 	and.w	r3, r3, #3
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d102      	bne.n	8009ddc <mapprint+0x50>
				printf("  ");
 8009dd6:	4833      	ldr	r0, [pc, #204]	; (8009ea4 <mapprint+0x118>)
 8009dd8:	f00a fea2 	bl	8014b20 <iprintf>
			}
			if((k+1)%(NUMBER_OF_SQUARES * 4) == 0){
 8009ddc:	4b2e      	ldr	r3, [pc, #184]	; (8009e98 <mapprint+0x10c>)
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	3301      	adds	r3, #1
 8009de2:	f003 030f 	and.w	r3, r3, #15
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d102      	bne.n	8009df0 <mapprint+0x64>
				printf("\r\n");
 8009dea:	482f      	ldr	r0, [pc, #188]	; (8009ea8 <mapprint+0x11c>)
 8009dec:	f00a ff0c 	bl	8014c08 <puts>
			}
			k++;
 8009df0:	4b29      	ldr	r3, [pc, #164]	; (8009e98 <mapprint+0x10c>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	3301      	adds	r3, #1
 8009df6:	4a28      	ldr	r2, [pc, #160]	; (8009e98 <mapprint+0x10c>)
 8009df8:	6013      	str	r3, [r2, #0]
		for(j=0; j < NUMBER_OF_SQUARES * 4; j++){
 8009dfa:	4b26      	ldr	r3, [pc, #152]	; (8009e94 <mapprint+0x108>)
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	3301      	adds	r3, #1
 8009e00:	4a24      	ldr	r2, [pc, #144]	; (8009e94 <mapprint+0x108>)
 8009e02:	6013      	str	r3, [r2, #0]
 8009e04:	4b23      	ldr	r3, [pc, #140]	; (8009e94 <mapprint+0x108>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	2b0f      	cmp	r3, #15
 8009e0a:	ddc9      	ble.n	8009da0 <mapprint+0x14>
		}
		printf("\r\n");
 8009e0c:	4826      	ldr	r0, [pc, #152]	; (8009ea8 <mapprint+0x11c>)
 8009e0e:	f00a fefb 	bl	8014c08 <puts>
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009e12:	4b1f      	ldr	r3, [pc, #124]	; (8009e90 <mapprint+0x104>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	3301      	adds	r3, #1
 8009e18:	4a1d      	ldr	r2, [pc, #116]	; (8009e90 <mapprint+0x104>)
 8009e1a:	6013      	str	r3, [r2, #0]
 8009e1c:	4b1c      	ldr	r3, [pc, #112]	; (8009e90 <mapprint+0x104>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	2b03      	cmp	r3, #3
 8009e22:	ddb9      	ble.n	8009d98 <mapprint+0xc>
	}

	printf("\r\n");
 8009e24:	4820      	ldr	r0, [pc, #128]	; (8009ea8 <mapprint+0x11c>)
 8009e26:	f00a feef 	bl	8014c08 <puts>
	printf("\r\n");
 8009e2a:	481f      	ldr	r0, [pc, #124]	; (8009ea8 <mapprint+0x11c>)
 8009e2c:	f00a feec 	bl	8014c08 <puts>


	//?
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009e30:	4b17      	ldr	r3, [pc, #92]	; (8009e90 <mapprint+0x104>)
 8009e32:	2200      	movs	r2, #0
 8009e34:	601a      	str	r2, [r3, #0]
 8009e36:	e024      	b.n	8009e82 <mapprint+0xf6>
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 8009e38:	4b16      	ldr	r3, [pc, #88]	; (8009e94 <mapprint+0x108>)
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	601a      	str	r2, [r3, #0]
 8009e3e:	e011      	b.n	8009e64 <mapprint+0xd8>
			printf("%u  ",work_ram[k]);
 8009e40:	4b15      	ldr	r3, [pc, #84]	; (8009e98 <mapprint+0x10c>)
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4a15      	ldr	r2, [pc, #84]	; (8009e9c <mapprint+0x110>)
 8009e46:	5cd3      	ldrb	r3, [r2, r3]
 8009e48:	4619      	mov	r1, r3
 8009e4a:	4818      	ldr	r0, [pc, #96]	; (8009eac <mapprint+0x120>)
 8009e4c:	f00a fe68 	bl	8014b20 <iprintf>
			k++;
 8009e50:	4b11      	ldr	r3, [pc, #68]	; (8009e98 <mapprint+0x10c>)
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	3301      	adds	r3, #1
 8009e56:	4a10      	ldr	r2, [pc, #64]	; (8009e98 <mapprint+0x10c>)
 8009e58:	6013      	str	r3, [r2, #0]
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 8009e5a:	4b0e      	ldr	r3, [pc, #56]	; (8009e94 <mapprint+0x108>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	3301      	adds	r3, #1
 8009e60:	4a0c      	ldr	r2, [pc, #48]	; (8009e94 <mapprint+0x108>)
 8009e62:	6013      	str	r3, [r2, #0]
 8009e64:	4b0b      	ldr	r3, [pc, #44]	; (8009e94 <mapprint+0x108>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	2b03      	cmp	r3, #3
 8009e6a:	dde9      	ble.n	8009e40 <mapprint+0xb4>
		}
		printf("\r\n");
 8009e6c:	480e      	ldr	r0, [pc, #56]	; (8009ea8 <mapprint+0x11c>)
 8009e6e:	f00a fecb 	bl	8014c08 <puts>
		printf("\r\n");
 8009e72:	480d      	ldr	r0, [pc, #52]	; (8009ea8 <mapprint+0x11c>)
 8009e74:	f00a fec8 	bl	8014c08 <puts>
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009e78:	4b05      	ldr	r3, [pc, #20]	; (8009e90 <mapprint+0x104>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	3301      	adds	r3, #1
 8009e7e:	4a04      	ldr	r2, [pc, #16]	; (8009e90 <mapprint+0x104>)
 8009e80:	6013      	str	r3, [r2, #0]
 8009e82:	4b03      	ldr	r3, [pc, #12]	; (8009e90 <mapprint+0x104>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	2b03      	cmp	r3, #3
 8009e88:	ddd6      	ble.n	8009e38 <mapprint+0xac>
	}
#endif
//	for(int i=0; i <=10; i++)
//	printf(" :: %d \r\n",work_ram[i][0]);

}
 8009e8a:	bf00      	nop
 8009e8c:	bd80      	pop	{r7, pc}
 8009e8e:	bf00      	nop
 8009e90:	20004fd8 	.word	0x20004fd8
 8009e94:	20004fdc 	.word	0x20004fdc
 8009e98:	20004fe0 	.word	0x20004fe0
 8009e9c:	20000fc4 	.word	0x20000fc4
 8009ea0:	08016980 	.word	0x08016980
 8009ea4:	08016984 	.word	0x08016984
 8009ea8:	08016988 	.word	0x08016988
 8009eac:	0801698c 	.word	0x0801698c

08009eb0 <Flash_clear>:
// Flashsectoe1
bool Flash_clear()
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b088      	sub	sp, #32
 8009eb4:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 8009eb6:	f006 fb4b 	bl	8010550 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8009eba:	2300      	movs	r3, #0
 8009ebc:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM;
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8009ec2:	2302      	movs	r3, #2
 8009ec4:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	617b      	str	r3, [r7, #20]

    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 8009eca:	1d3a      	adds	r2, r7, #4
 8009ecc:	f107 0308 	add.w	r3, r7, #8
 8009ed0:	4611      	mov	r1, r2
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	f006 fc9c 	bl	8010810 <HAL_FLASHEx_Erase>
 8009ed8:	4603      	mov	r3, r0
 8009eda:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 8009edc:	f006 fb5a 	bl	8010594 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 8009ee0:	7ffb      	ldrb	r3, [r7, #31]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d105      	bne.n	8009ef2 <Flash_clear+0x42>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eec:	d101      	bne.n	8009ef2 <Flash_clear+0x42>
 8009eee:	2301      	movs	r3, #1
 8009ef0:	e000      	b.n	8009ef4 <Flash_clear+0x44>
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	f003 0301 	and.w	r3, r3, #1
 8009ef8:	b2db      	uxtb	r3, r3
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3720      	adds	r7, #32
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}
	...

08009f04 <Flash_load>:

// Flashsector1work_ram
// work_ram
uint8_t* Flash_load() //uint8_t*
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	af00      	add	r7, sp, #0
    memcpy(work_ram, &_backup_flash_start, BACKUP_FLASH_SECTOR_SIZE);//BACKUP_FLASH_SECTOR_SIZE
 8009f08:	4a05      	ldr	r2, [pc, #20]	; (8009f20 <Flash_load+0x1c>)
 8009f0a:	4b06      	ldr	r3, [pc, #24]	; (8009f24 <Flash_load+0x20>)
 8009f0c:	4610      	mov	r0, r2
 8009f0e:	4619      	mov	r1, r3
 8009f10:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009f14:	461a      	mov	r2, r3
 8009f16:	f00a f993 	bl	8014240 <memcpy>
    return work_ram;
 8009f1a:	4b01      	ldr	r3, [pc, #4]	; (8009f20 <Flash_load+0x1c>)
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	bd80      	pop	{r7, pc}
 8009f20:	20000fc4 	.word	0x20000fc4
 8009f24:	08004000 	.word	0x08004000

08009f28 <Flash_store>:

// Flashsector1????
bool Flash_store()
{
 8009f28:	b590      	push	{r4, r7, lr}
 8009f2a:	b085      	sub	sp, #20
 8009f2c:	af00      	add	r7, sp, #0
    // Flashclear
    if (!Flash_clear()) return false;
 8009f2e:	f7ff ffbf 	bl	8009eb0 <Flash_clear>
 8009f32:	4603      	mov	r3, r0
 8009f34:	f083 0301 	eor.w	r3, r3, #1
 8009f38:	b2db      	uxtb	r3, r3
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d001      	beq.n	8009f42 <Flash_store+0x1a>
 8009f3e:	2300      	movs	r3, #0
 8009f40:	e02f      	b.n	8009fa2 <Flash_store+0x7a>

    uint32_t *p_work_ram = (uint32_t*)work_ram;
 8009f42:	4b1a      	ldr	r3, [pc, #104]	; (8009fac <Flash_store+0x84>)
 8009f44:	607b      	str	r3, [r7, #4]

    HAL_FLASH_Unlock();
 8009f46:	f006 fb03 	bl	8010550 <HAL_FLASH_Unlock>

    // work_ram4
    HAL_StatusTypeDef result;
    const size_t write_cnt = BACKUP_FLASH_SECTOR_SIZE / sizeof(uint32_t);
 8009f4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009f4e:	603b      	str	r3, [r7, #0]

    for (size_t i=0; i<write_cnt; i++)
 8009f50:	2300      	movs	r3, #0
 8009f52:	60bb      	str	r3, [r7, #8]
 8009f54:	e017      	b.n	8009f86 <Flash_store+0x5e>
    {
        result = HAL_FLASH_Program(
                    FLASH_TYPEPROGRAM_WORD,
                    (uint32_t)(&_backup_flash_start) + sizeof(uint32_t) * i,
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	009b      	lsls	r3, r3, #2
 8009f5a:	4a15      	ldr	r2, [pc, #84]	; (8009fb0 <Flash_store+0x88>)
        result = HAL_FLASH_Program(
 8009f5c:	1899      	adds	r1, r3, r2
                    p_work_ram[i]
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	009b      	lsls	r3, r3, #2
 8009f62:	687a      	ldr	r2, [r7, #4]
 8009f64:	4413      	add	r3, r2
 8009f66:	681b      	ldr	r3, [r3, #0]
        result = HAL_FLASH_Program(
 8009f68:	f04f 0400 	mov.w	r4, #0
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	4623      	mov	r3, r4
 8009f70:	2002      	movs	r0, #2
 8009f72:	f006 f9e5 	bl	8010340 <HAL_FLASH_Program>
 8009f76:	4603      	mov	r3, r0
 8009f78:	73fb      	strb	r3, [r7, #15]
                );
        if (result != HAL_OK) break;
 8009f7a:	7bfb      	ldrb	r3, [r7, #15]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d107      	bne.n	8009f90 <Flash_store+0x68>
    for (size_t i=0; i<write_cnt; i++)
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	3301      	adds	r3, #1
 8009f84:	60bb      	str	r3, [r7, #8]
 8009f86:	68ba      	ldr	r2, [r7, #8]
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	429a      	cmp	r2, r3
 8009f8c:	d3e3      	bcc.n	8009f56 <Flash_store+0x2e>
 8009f8e:	e000      	b.n	8009f92 <Flash_store+0x6a>
        if (result != HAL_OK) break;
 8009f90:	bf00      	nop
    }

    HAL_FLASH_Lock();
 8009f92:	f006 faff 	bl	8010594 <HAL_FLASH_Lock>

    return result == HAL_OK;
 8009f96:	7bfb      	ldrb	r3, [r7, #15]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	bf0c      	ite	eq
 8009f9c:	2301      	moveq	r3, #1
 8009f9e:	2300      	movne	r3, #0
 8009fa0:	b2db      	uxtb	r3, r3
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	3714      	adds	r7, #20
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd90      	pop	{r4, r7, pc}
 8009faa:	bf00      	nop
 8009fac:	20000fc4 	.word	0x20000fc4
 8009fb0:	08004000 	.word	0x08004000

08009fb4 <Emitter_ON>:
        printf("\r\n");
        HAL_Delay(T3);
}


void Emitter_ON(){  // ?
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	af00      	add	r7, sp, #0
#if 1
  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 8009fb8:	2100      	movs	r1, #0
 8009fba:	4804      	ldr	r0, [pc, #16]	; (8009fcc <Emitter_ON+0x18>)
 8009fbc:	f008 f97c 	bl	80122b8 <HAL_TIM_OC_Start_IT>
  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 8009fc0:	2100      	movs	r1, #0
 8009fc2:	4802      	ldr	r0, [pc, #8]	; (8009fcc <Emitter_ON+0x18>)
 8009fc4:	f009 fa49 	bl	801345a <HAL_TIMEx_OCN_Start_IT>
#endif
}
 8009fc8:	bf00      	nop
 8009fca:	bd80      	pop	{r7, pc}
 8009fcc:	20005090 	.word	0x20005090

08009fd0 <Emitter_OFF>:
void Emitter_OFF(){
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	af00      	add	r7, sp, #0
#if 1
  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 8009fd4:	2100      	movs	r1, #0
 8009fd6:	4804      	ldr	r0, [pc, #16]	; (8009fe8 <Emitter_OFF+0x18>)
 8009fd8:	f008 f9f2 	bl	80123c0 <HAL_TIM_OC_Stop_IT>
  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 8009fdc:	2100      	movs	r1, #0
 8009fde:	4802      	ldr	r0, [pc, #8]	; (8009fe8 <Emitter_OFF+0x18>)
 8009fe0:	f009 fa90 	bl	8013504 <HAL_TIMEx_OCN_Stop_IT>
#endif
}
 8009fe4:	bf00      	nop
 8009fe6:	bd80      	pop	{r7, pc}
 8009fe8:	20005090 	.word	0x20005090

08009fec <ADC_Start>:
void ADC_Start(){  //ADDMA
 8009fec:	b580      	push	{r7, lr}
 8009fee:	af00      	add	r7, sp, #0
#if 1
  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog1, 3) != HAL_OK){
 8009ff0:	2203      	movs	r2, #3
 8009ff2:	490a      	ldr	r1, [pc, #40]	; (800a01c <ADC_Start+0x30>)
 8009ff4:	480a      	ldr	r0, [pc, #40]	; (800a020 <ADC_Start+0x34>)
 8009ff6:	f005 f8af 	bl	800f158 <HAL_ADC_Start_DMA>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d001      	beq.n	800a004 <ADC_Start+0x18>
  		        Error_Handler();
 800a000:	f004 f980 	bl	800e304 <Error_Handler>
  		    }

  if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog2, 2) != HAL_OK){
 800a004:	2202      	movs	r2, #2
 800a006:	4907      	ldr	r1, [pc, #28]	; (800a024 <ADC_Start+0x38>)
 800a008:	4807      	ldr	r0, [pc, #28]	; (800a028 <ADC_Start+0x3c>)
 800a00a:	f005 f8a5 	bl	800f158 <HAL_ADC_Start_DMA>
 800a00e:	4603      	mov	r3, r0
 800a010:	2b00      	cmp	r3, #0
 800a012:	d001      	beq.n	800a018 <ADC_Start+0x2c>
  		    	Error_Handler();
 800a014:	f004 f976 	bl	800e304 <Error_Handler>
 }
#endif
}
 800a018:	bf00      	nop
 800a01a:	bd80      	pop	{r7, pc}
 800a01c:	20000fa8 	.word	0x20000fa8
 800a020:	20015c18 	.word	0x20015c18
 800a024:	20000fb0 	.word	0x20000fb0
 800a028:	20005114 	.word	0x20005114

0800a02c <ADC_Stop>:
void ADC_Stop(){
 800a02c:	b580      	push	{r7, lr}
 800a02e:	af00      	add	r7, sp, #0
#if 1
  if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK){
 800a030:	4808      	ldr	r0, [pc, #32]	; (800a054 <ADC_Stop+0x28>)
 800a032:	f005 f983 	bl	800f33c <HAL_ADC_Stop_DMA>
 800a036:	4603      	mov	r3, r0
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d001      	beq.n	800a040 <ADC_Stop+0x14>
  		        Error_Handler();
 800a03c:	f004 f962 	bl	800e304 <Error_Handler>
  		    }

  if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK){
 800a040:	4805      	ldr	r0, [pc, #20]	; (800a058 <ADC_Stop+0x2c>)
 800a042:	f005 f97b 	bl	800f33c <HAL_ADC_Stop_DMA>
 800a046:	4603      	mov	r3, r0
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d001      	beq.n	800a050 <ADC_Stop+0x24>
  		    	Error_Handler();
 800a04c:	f004 f95a 	bl	800e304 <Error_Handler>
            }
#endif
}
 800a050:	bf00      	nop
 800a052:	bd80      	pop	{r7, pc}
 800a054:	20015c18 	.word	0x20015c18
 800a058:	20005114 	.word	0x20005114

0800a05c <Encoder_Start>:
void Encoder_Start(){  //TIM3_Left, TIM4_Right
 800a05c:	b580      	push	{r7, lr}
 800a05e:	af00      	add	r7, sp, #0
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800a060:	213c      	movs	r1, #60	; 0x3c
 800a062:	4804      	ldr	r0, [pc, #16]	; (800a074 <Encoder_Start+0x18>)
 800a064:	f008 fba4 	bl	80127b0 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800a068:	213c      	movs	r1, #60	; 0x3c
 800a06a:	4803      	ldr	r0, [pc, #12]	; (800a078 <Encoder_Start+0x1c>)
 800a06c:	f008 fba0 	bl	80127b0 <HAL_TIM_Encoder_Start>
}
 800a070:	bf00      	nop
 800a072:	bd80      	pop	{r7, pc}
 800a074:	20015b78 	.word	0x20015b78
 800a078:	200050d4 	.word	0x200050d4

0800a07c <Motor_PWM_Start>:
void Encoder_Stop(){

}
void Motor_PWM_Start(){ // PWMCCR
 800a07c:	b580      	push	{r7, lr}
 800a07e:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK){
 800a080:	210c      	movs	r1, #12
 800a082:	4809      	ldr	r0, [pc, #36]	; (800a0a8 <Motor_PWM_Start+0x2c>)
 800a084:	f008 fa6c 	bl	8012560 <HAL_TIM_PWM_Start>
 800a088:	4603      	mov	r3, r0
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d001      	beq.n	800a092 <Motor_PWM_Start+0x16>
	 	    	            Error_Handler();
 800a08e:	f004 f939 	bl	800e304 <Error_Handler>
	 	    	        }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK){
 800a092:	2104      	movs	r1, #4
 800a094:	4805      	ldr	r0, [pc, #20]	; (800a0ac <Motor_PWM_Start+0x30>)
 800a096:	f008 fa63 	bl	8012560 <HAL_TIM_PWM_Start>
 800a09a:	4603      	mov	r3, r0
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d001      	beq.n	800a0a4 <Motor_PWM_Start+0x28>
	 	    	            Error_Handler();
 800a0a0:	f004 f930 	bl	800e304 <Error_Handler>
	 	    	        }


#endif
}
 800a0a4:	bf00      	nop
 800a0a6:	bd80      	pop	{r7, pc}
 800a0a8:	20016580 	.word	0x20016580
 800a0ac:	20015b34 	.word	0x20015b34

0800a0b0 <Motor_PWM_Stop>:

void Motor_PWM_Stop(){ // PWMCCR
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4) != HAL_OK){
 800a0b4:	210c      	movs	r1, #12
 800a0b6:	4809      	ldr	r0, [pc, #36]	; (800a0dc <Motor_PWM_Stop+0x2c>)
 800a0b8:	f008 fa90 	bl	80125dc <HAL_TIM_PWM_Stop>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d001      	beq.n	800a0c6 <Motor_PWM_Stop+0x16>
	 	    	            Error_Handler();
 800a0c2:	f004 f91f 	bl	800e304 <Error_Handler>
	 }
  if (HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2) != HAL_OK){
 800a0c6:	2104      	movs	r1, #4
 800a0c8:	4805      	ldr	r0, [pc, #20]	; (800a0e0 <Motor_PWM_Stop+0x30>)
 800a0ca:	f008 fa87 	bl	80125dc <HAL_TIM_PWM_Stop>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d001      	beq.n	800a0d8 <Motor_PWM_Stop+0x28>
	 	    	            Error_Handler();
 800a0d4:	f004 f916 	bl	800e304 <Error_Handler>
	 }

#endif
}
 800a0d8:	bf00      	nop
 800a0da:	bd80      	pop	{r7, pc}
 800a0dc:	20016580 	.word	0x20016580
 800a0e0:	20015b34 	.word	0x20015b34

0800a0e4 <Init>:
void PWM_Log(){
//


}
void Init() { // 
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	af00      	add	r7, sp, #0

	Emitter_ON();
 800a0e8:	f7ff ff64 	bl	8009fb4 <Emitter_ON>
	ADC_Start();
 800a0ec:	f7ff ff7e 	bl	8009fec <ADC_Start>
	IMU_init();
 800a0f0:	f7ff fbc4 	bl	800987c <IMU_init>
	Motor_PWM_Start();
 800a0f4:	f7ff ffc2 	bl	800a07c <Motor_PWM_Start>
	 if (HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1) != HAL_OK){
	 	  	  	          Error_Handler();
	 }

#endif
}
 800a0f8:	bf00      	nop
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <lowpass_filter>:



/*---- DEFINING FUNCTION ----*/
double lowpass_filter(float x, float x0, float r)
{
 800a0fc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a100:	b084      	sub	sp, #16
 800a102:	af00      	add	r7, sp, #0
 800a104:	ed87 0a03 	vstr	s0, [r7, #12]
 800a108:	edc7 0a02 	vstr	s1, [r7, #8]
 800a10c:	ed87 1a01 	vstr	s2, [r7, #4]
	return ((r)*(x) + (1.0 - (r))* (x0));
 800a110:	ed97 7a01 	vldr	s14, [r7, #4]
 800a114:	edd7 7a03 	vldr	s15, [r7, #12]
 800a118:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a11c:	ee17 0a90 	vmov	r0, s15
 800a120:	f7fe f94a 	bl	80083b8 <__aeabi_f2d>
 800a124:	4604      	mov	r4, r0
 800a126:	460d      	mov	r5, r1
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	f7fe f945 	bl	80083b8 <__aeabi_f2d>
 800a12e:	4602      	mov	r2, r0
 800a130:	460b      	mov	r3, r1
 800a132:	f04f 0000 	mov.w	r0, #0
 800a136:	4911      	ldr	r1, [pc, #68]	; (800a17c <lowpass_filter+0x80>)
 800a138:	f7fd ffde 	bl	80080f8 <__aeabi_dsub>
 800a13c:	4602      	mov	r2, r0
 800a13e:	460b      	mov	r3, r1
 800a140:	4690      	mov	r8, r2
 800a142:	4699      	mov	r9, r3
 800a144:	68b8      	ldr	r0, [r7, #8]
 800a146:	f7fe f937 	bl	80083b8 <__aeabi_f2d>
 800a14a:	4602      	mov	r2, r0
 800a14c:	460b      	mov	r3, r1
 800a14e:	4640      	mov	r0, r8
 800a150:	4649      	mov	r1, r9
 800a152:	f7fe f989 	bl	8008468 <__aeabi_dmul>
 800a156:	4602      	mov	r2, r0
 800a158:	460b      	mov	r3, r1
 800a15a:	4620      	mov	r0, r4
 800a15c:	4629      	mov	r1, r5
 800a15e:	f7fd ffcd 	bl	80080fc <__adddf3>
 800a162:	4603      	mov	r3, r0
 800a164:	460c      	mov	r4, r1
 800a166:	ec44 3b17 	vmov	d7, r3, r4
}
 800a16a:	eeb0 0a47 	vmov.f32	s0, s14
 800a16e:	eef0 0a67 	vmov.f32	s1, s15
 800a172:	3710      	adds	r7, #16
 800a174:	46bd      	mov	sp, r7
 800a176:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a17a:	bf00      	nop
 800a17c:	3ff00000 	.word	0x3ff00000

0800a180 <IMU_Get_Data>:
double IMU_Get_Data(){// IMU
 800a180:	b5b0      	push	{r4, r5, r7, lr}
 800a182:	af00      	add	r7, sp, #0
	//int i = 0;
	static double  /*imu_pre_angle=0,*/ imu_accel=0, imu_pre_accel=0;
	static double LPF=0, lastLPF=0;
    read_gyro_data();
 800a184:	f7ff fba4 	bl	80098d0 <read_gyro_data>
    read_accel_data();
 800a188:	f7ff fbda 	bl	8009940 <read_accel_data>

    //atan2(za,xa);
    imu_accel =  ( ( (double)zg - offset )/16.4) * PI /180;//rad/s or rad/0.001s
 800a18c:	4b4e      	ldr	r3, [pc, #312]	; (800a2c8 <IMU_Get_Data+0x148>)
 800a18e:	881b      	ldrh	r3, [r3, #0]
 800a190:	b21b      	sxth	r3, r3
 800a192:	4618      	mov	r0, r3
 800a194:	f7fe f8fe 	bl	8008394 <__aeabi_i2d>
 800a198:	4b4c      	ldr	r3, [pc, #304]	; (800a2cc <IMU_Get_Data+0x14c>)
 800a19a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a19e:	461a      	mov	r2, r3
 800a1a0:	4623      	mov	r3, r4
 800a1a2:	f7fd ffa9 	bl	80080f8 <__aeabi_dsub>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	460c      	mov	r4, r1
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	4621      	mov	r1, r4
 800a1ae:	a340      	add	r3, pc, #256	; (adr r3, 800a2b0 <IMU_Get_Data+0x130>)
 800a1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b4:	f7fe fa82 	bl	80086bc <__aeabi_ddiv>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	460c      	mov	r4, r1
 800a1bc:	4618      	mov	r0, r3
 800a1be:	4621      	mov	r1, r4
 800a1c0:	a33d      	add	r3, pc, #244	; (adr r3, 800a2b8 <IMU_Get_Data+0x138>)
 800a1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1c6:	f7fe f94f 	bl	8008468 <__aeabi_dmul>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	460c      	mov	r4, r1
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	4621      	mov	r1, r4
 800a1d2:	f04f 0200 	mov.w	r2, #0
 800a1d6:	4b3e      	ldr	r3, [pc, #248]	; (800a2d0 <IMU_Get_Data+0x150>)
 800a1d8:	f7fe fa70 	bl	80086bc <__aeabi_ddiv>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	460c      	mov	r4, r1
 800a1e0:	4a3c      	ldr	r2, [pc, #240]	; (800a2d4 <IMU_Get_Data+0x154>)
 800a1e2:	e9c2 3400 	strd	r3, r4, [r2]
    LPF = lowpass_filter(imu_accel, lastLPF,0.01);
 800a1e6:	4b3b      	ldr	r3, [pc, #236]	; (800a2d4 <IMU_Get_Data+0x154>)
 800a1e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	4621      	mov	r1, r4
 800a1f0:	f7fe fc12 	bl	8008a18 <__aeabi_d2f>
 800a1f4:	4605      	mov	r5, r0
 800a1f6:	4b38      	ldr	r3, [pc, #224]	; (800a2d8 <IMU_Get_Data+0x158>)
 800a1f8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	4621      	mov	r1, r4
 800a200:	f7fe fc0a 	bl	8008a18 <__aeabi_d2f>
 800a204:	4603      	mov	r3, r0
 800a206:	ed9f 1a35 	vldr	s2, [pc, #212]	; 800a2dc <IMU_Get_Data+0x15c>
 800a20a:	ee00 3a90 	vmov	s1, r3
 800a20e:	ee00 5a10 	vmov	s0, r5
 800a212:	f7ff ff73 	bl	800a0fc <lowpass_filter>
 800a216:	eeb0 7a40 	vmov.f32	s14, s0
 800a21a:	eef0 7a60 	vmov.f32	s15, s1
 800a21e:	4b30      	ldr	r3, [pc, #192]	; (800a2e0 <IMU_Get_Data+0x160>)
 800a220:	ed83 7b00 	vstr	d7, [r3]
    imu_angle += T1*LPF;
 800a224:	4b2e      	ldr	r3, [pc, #184]	; (800a2e0 <IMU_Get_Data+0x160>)
 800a226:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a22a:	a325      	add	r3, pc, #148	; (adr r3, 800a2c0 <IMU_Get_Data+0x140>)
 800a22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a230:	f7fe f91a 	bl	8008468 <__aeabi_dmul>
 800a234:	4603      	mov	r3, r0
 800a236:	460c      	mov	r4, r1
 800a238:	4618      	mov	r0, r3
 800a23a:	4621      	mov	r1, r4
 800a23c:	4b29      	ldr	r3, [pc, #164]	; (800a2e4 <IMU_Get_Data+0x164>)
 800a23e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a242:	461a      	mov	r2, r3
 800a244:	4623      	mov	r3, r4
 800a246:	f7fd ff59 	bl	80080fc <__adddf3>
 800a24a:	4603      	mov	r3, r0
 800a24c:	460c      	mov	r4, r1
 800a24e:	4a25      	ldr	r2, [pc, #148]	; (800a2e4 <IMU_Get_Data+0x164>)
 800a250:	e9c2 3400 	strd	r3, r4, [r2]
    lastLPF = LPF;
 800a254:	4b22      	ldr	r3, [pc, #136]	; (800a2e0 <IMU_Get_Data+0x160>)
 800a256:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a25a:	4a1f      	ldr	r2, [pc, #124]	; (800a2d8 <IMU_Get_Data+0x158>)
 800a25c:	e9c2 3400 	strd	r3, r4, [r2]
	imu_pre_accel = imu_accel;
 800a260:	4b1c      	ldr	r3, [pc, #112]	; (800a2d4 <IMU_Get_Data+0x154>)
 800a262:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a266:	4a20      	ldr	r2, [pc, #128]	; (800a2e8 <IMU_Get_Data+0x168>)
 800a268:	e9c2 3400 	strd	r3, r4, [r2]
	//imu_pre_angle = imu_angle;

	//0.95 * imu_pre_angle + 0.05 * (imu_pre_accel + imu_accel) * T1 / 2;
	Body_angle = imu_angle * 180 / PI;
 800a26c:	4b1d      	ldr	r3, [pc, #116]	; (800a2e4 <IMU_Get_Data+0x164>)
 800a26e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a272:	f04f 0200 	mov.w	r2, #0
 800a276:	4b16      	ldr	r3, [pc, #88]	; (800a2d0 <IMU_Get_Data+0x150>)
 800a278:	f7fe f8f6 	bl	8008468 <__aeabi_dmul>
 800a27c:	4603      	mov	r3, r0
 800a27e:	460c      	mov	r4, r1
 800a280:	4618      	mov	r0, r3
 800a282:	4621      	mov	r1, r4
 800a284:	a30c      	add	r3, pc, #48	; (adr r3, 800a2b8 <IMU_Get_Data+0x138>)
 800a286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a28a:	f7fe fa17 	bl	80086bc <__aeabi_ddiv>
 800a28e:	4603      	mov	r3, r0
 800a290:	460c      	mov	r4, r1
 800a292:	4a16      	ldr	r2, [pc, #88]	; (800a2ec <IMU_Get_Data+0x16c>)
 800a294:	e9c2 3400 	strd	r3, r4, [r2]

	  return imu_accel;
 800a298:	4b0e      	ldr	r3, [pc, #56]	; (800a2d4 <IMU_Get_Data+0x154>)
 800a29a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a29e:	ec44 3b17 	vmov	d7, r3, r4
}
 800a2a2:	eeb0 0a47 	vmov.f32	s0, s14
 800a2a6:	eef0 0a67 	vmov.f32	s1, s15
 800a2aa:	bdb0      	pop	{r4, r5, r7, pc}
 800a2ac:	f3af 8000 	nop.w
 800a2b0:	66666666 	.word	0x66666666
 800a2b4:	40306666 	.word	0x40306666
 800a2b8:	54442d18 	.word	0x54442d18
 800a2bc:	400921fb 	.word	0x400921fb
 800a2c0:	d2f1a9fc 	.word	0xd2f1a9fc
 800a2c4:	3f50624d 	.word	0x3f50624d
 800a2c8:	20005076 	.word	0x20005076
 800a2cc:	20000f80 	.word	0x20000f80
 800a2d0:	40668000 	.word	0x40668000
 800a2d4:	20004fe8 	.word	0x20004fe8
 800a2d8:	20004ff0 	.word	0x20004ff0
 800a2dc:	3c23d70a 	.word	0x3c23d70a
 800a2e0:	20004ff8 	.word	0x20004ff8
 800a2e4:	20000f70 	.word	0x20000f70
 800a2e8:	20005000 	.word	0x20005000
 800a2ec:	20000f68 	.word	0x20000f68

0800a2f0 <IMU_Control>:
void IMU_Control(double target, double now, double T, double KP, double KI, double KD){
 800a2f0:	b5b0      	push	{r4, r5, r7, lr}
 800a2f2:	b08c      	sub	sp, #48	; 0x30
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 800a2fa:	ed87 1b08 	vstr	d1, [r7, #32]
 800a2fe:	ed87 2b06 	vstr	d2, [r7, #24]
 800a302:	ed87 3b04 	vstr	d3, [r7, #16]
 800a306:	ed87 4b02 	vstr	d4, [r7, #8]
 800a30a:	ed87 5b00 	vstr	d5, [r7]

	static double e=0, ei=0, ed=0, e0=0;

	if(mode.imu == 0 || (Target_velocity == 0 && Target_Rad_velo == 0)){
 800a30e:	4b7c      	ldr	r3, [pc, #496]	; (800a500 <IMU_Control+0x210>)
 800a310:	799b      	ldrb	r3, [r3, #6]
 800a312:	f003 0301 	and.w	r3, r3, #1
 800a316:	b2db      	uxtb	r3, r3
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d00f      	beq.n	800a33c <IMU_Control+0x4c>
 800a31c:	4b79      	ldr	r3, [pc, #484]	; (800a504 <IMU_Control+0x214>)
 800a31e:	edd3 7a00 	vldr	s15, [r3]
 800a322:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a32a:	d123      	bne.n	800a374 <IMU_Control+0x84>
 800a32c:	4b76      	ldr	r3, [pc, #472]	; (800a508 <IMU_Control+0x218>)
 800a32e:	edd3 7a00 	vldr	s15, [r3]
 800a332:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a33a:	d11b      	bne.n	800a374 <IMU_Control+0x84>
		e=0;
 800a33c:	4a73      	ldr	r2, [pc, #460]	; (800a50c <IMU_Control+0x21c>)
 800a33e:	f04f 0300 	mov.w	r3, #0
 800a342:	f04f 0400 	mov.w	r4, #0
 800a346:	e9c2 3400 	strd	r3, r4, [r2]
		ei = 0;
 800a34a:	4a71      	ldr	r2, [pc, #452]	; (800a510 <IMU_Control+0x220>)
 800a34c:	f04f 0300 	mov.w	r3, #0
 800a350:	f04f 0400 	mov.w	r4, #0
 800a354:	e9c2 3400 	strd	r3, r4, [r2]
		ed=0;
 800a358:	4a6e      	ldr	r2, [pc, #440]	; (800a514 <IMU_Control+0x224>)
 800a35a:	f04f 0300 	mov.w	r3, #0
 800a35e:	f04f 0400 	mov.w	r4, #0
 800a362:	e9c2 3400 	strd	r3, r4, [r2]
		e0=0;
 800a366:	4a6c      	ldr	r2, [pc, #432]	; (800a518 <IMU_Control+0x228>)
 800a368:	f04f 0300 	mov.w	r3, #0
 800a36c:	f04f 0400 	mov.w	r4, #0
 800a370:	e9c2 3400 	strd	r3, r4, [r2]
	}
	mode.imu = 1;
 800a374:	4a62      	ldr	r2, [pc, #392]	; (800a500 <IMU_Control+0x210>)
 800a376:	7993      	ldrb	r3, [r2, #6]
 800a378:	f043 0301 	orr.w	r3, r3, #1
 800a37c:	7193      	strb	r3, [r2, #6]

	e = target - now;
 800a37e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a382:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a386:	f7fd feb7 	bl	80080f8 <__aeabi_dsub>
 800a38a:	4603      	mov	r3, r0
 800a38c:	460c      	mov	r4, r1
 800a38e:	4a5f      	ldr	r2, [pc, #380]	; (800a50c <IMU_Control+0x21c>)
 800a390:	e9c2 3400 	strd	r3, r4, [r2]
	ei += e * T;
 800a394:	4b5d      	ldr	r3, [pc, #372]	; (800a50c <IMU_Control+0x21c>)
 800a396:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a39a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a39e:	f7fe f863 	bl	8008468 <__aeabi_dmul>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	460c      	mov	r4, r1
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	4621      	mov	r1, r4
 800a3aa:	4b59      	ldr	r3, [pc, #356]	; (800a510 <IMU_Control+0x220>)
 800a3ac:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	4623      	mov	r3, r4
 800a3b4:	f7fd fea2 	bl	80080fc <__adddf3>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	460c      	mov	r4, r1
 800a3bc:	4a54      	ldr	r2, [pc, #336]	; (800a510 <IMU_Control+0x220>)
 800a3be:	e9c2 3400 	strd	r3, r4, [r2]
	ed = (e- e0) / T;
 800a3c2:	4b52      	ldr	r3, [pc, #328]	; (800a50c <IMU_Control+0x21c>)
 800a3c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a3c8:	4b53      	ldr	r3, [pc, #332]	; (800a518 <IMU_Control+0x228>)
 800a3ca:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a3ce:	461a      	mov	r2, r3
 800a3d0:	4623      	mov	r3, r4
 800a3d2:	f7fd fe91 	bl	80080f8 <__aeabi_dsub>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	460c      	mov	r4, r1
 800a3da:	4618      	mov	r0, r3
 800a3dc:	4621      	mov	r1, r4
 800a3de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a3e2:	f7fe f96b 	bl	80086bc <__aeabi_ddiv>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	460c      	mov	r4, r1
 800a3ea:	4a4a      	ldr	r2, [pc, #296]	; (800a514 <IMU_Control+0x224>)
 800a3ec:	e9c2 3400 	strd	r3, r4, [r2]
	e0 = e;
 800a3f0:	4b46      	ldr	r3, [pc, #280]	; (800a50c <IMU_Control+0x21c>)
 800a3f2:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a3f6:	4a48      	ldr	r2, [pc, #288]	; (800a518 <IMU_Control+0x228>)
 800a3f8:	e9c2 3400 	strd	r3, r4, [r2]

	L_angular_velocity = -(int16_t)round(KP*e + KI*ei + KD*ed);
 800a3fc:	4b43      	ldr	r3, [pc, #268]	; (800a50c <IMU_Control+0x21c>)
 800a3fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a402:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a406:	f7fe f82f 	bl	8008468 <__aeabi_dmul>
 800a40a:	4603      	mov	r3, r0
 800a40c:	460c      	mov	r4, r1
 800a40e:	4625      	mov	r5, r4
 800a410:	461c      	mov	r4, r3
 800a412:	4b3f      	ldr	r3, [pc, #252]	; (800a510 <IMU_Control+0x220>)
 800a414:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a418:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a41c:	f7fe f824 	bl	8008468 <__aeabi_dmul>
 800a420:	4602      	mov	r2, r0
 800a422:	460b      	mov	r3, r1
 800a424:	4620      	mov	r0, r4
 800a426:	4629      	mov	r1, r5
 800a428:	f7fd fe68 	bl	80080fc <__adddf3>
 800a42c:	4603      	mov	r3, r0
 800a42e:	460c      	mov	r4, r1
 800a430:	4625      	mov	r5, r4
 800a432:	461c      	mov	r4, r3
 800a434:	4b37      	ldr	r3, [pc, #220]	; (800a514 <IMU_Control+0x224>)
 800a436:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a43a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a43e:	f7fe f813 	bl	8008468 <__aeabi_dmul>
 800a442:	4602      	mov	r2, r0
 800a444:	460b      	mov	r3, r1
 800a446:	4620      	mov	r0, r4
 800a448:	4629      	mov	r1, r5
 800a44a:	f7fd fe57 	bl	80080fc <__adddf3>
 800a44e:	4603      	mov	r3, r0
 800a450:	460c      	mov	r4, r1
 800a452:	ec44 3b17 	vmov	d7, r3, r4
 800a456:	eeb0 0a47 	vmov.f32	s0, s14
 800a45a:	eef0 0a67 	vmov.f32	s1, s15
 800a45e:	f009 fe7b 	bl	8014158 <round>
 800a462:	ec54 3b10 	vmov	r3, r4, d0
 800a466:	4618      	mov	r0, r3
 800a468:	4621      	mov	r1, r4
 800a46a:	f7fe faad 	bl	80089c8 <__aeabi_d2iz>
 800a46e:	4603      	mov	r3, r0
 800a470:	b21b      	sxth	r3, r3
 800a472:	b29b      	uxth	r3, r3
 800a474:	425b      	negs	r3, r3
 800a476:	b29b      	uxth	r3, r3
 800a478:	b21a      	sxth	r2, r3
 800a47a:	4b28      	ldr	r3, [pc, #160]	; (800a51c <IMU_Control+0x22c>)
 800a47c:	801a      	strh	r2, [r3, #0]
	R_angular_velocity =  (int16_t)round(KP*e + KI*ei + KD*ed);
 800a47e:	4b23      	ldr	r3, [pc, #140]	; (800a50c <IMU_Control+0x21c>)
 800a480:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a484:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a488:	f7fd ffee 	bl	8008468 <__aeabi_dmul>
 800a48c:	4603      	mov	r3, r0
 800a48e:	460c      	mov	r4, r1
 800a490:	4625      	mov	r5, r4
 800a492:	461c      	mov	r4, r3
 800a494:	4b1e      	ldr	r3, [pc, #120]	; (800a510 <IMU_Control+0x220>)
 800a496:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a49a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a49e:	f7fd ffe3 	bl	8008468 <__aeabi_dmul>
 800a4a2:	4602      	mov	r2, r0
 800a4a4:	460b      	mov	r3, r1
 800a4a6:	4620      	mov	r0, r4
 800a4a8:	4629      	mov	r1, r5
 800a4aa:	f7fd fe27 	bl	80080fc <__adddf3>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	460c      	mov	r4, r1
 800a4b2:	4625      	mov	r5, r4
 800a4b4:	461c      	mov	r4, r3
 800a4b6:	4b17      	ldr	r3, [pc, #92]	; (800a514 <IMU_Control+0x224>)
 800a4b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a4bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a4c0:	f7fd ffd2 	bl	8008468 <__aeabi_dmul>
 800a4c4:	4602      	mov	r2, r0
 800a4c6:	460b      	mov	r3, r1
 800a4c8:	4620      	mov	r0, r4
 800a4ca:	4629      	mov	r1, r5
 800a4cc:	f7fd fe16 	bl	80080fc <__adddf3>
 800a4d0:	4603      	mov	r3, r0
 800a4d2:	460c      	mov	r4, r1
 800a4d4:	ec44 3b17 	vmov	d7, r3, r4
 800a4d8:	eeb0 0a47 	vmov.f32	s0, s14
 800a4dc:	eef0 0a67 	vmov.f32	s1, s15
 800a4e0:	f009 fe3a 	bl	8014158 <round>
 800a4e4:	ec54 3b10 	vmov	r3, r4, d0
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	4621      	mov	r1, r4
 800a4ec:	f7fe fa6c 	bl	80089c8 <__aeabi_d2iz>
 800a4f0:	4603      	mov	r3, r0
 800a4f2:	b21a      	sxth	r2, r3
 800a4f4:	4b0a      	ldr	r3, [pc, #40]	; (800a520 <IMU_Control+0x230>)
 800a4f6:	801a      	strh	r2, [r3, #0]

	//b 0
}
 800a4f8:	bf00      	nop
 800a4fa:	3730      	adds	r7, #48	; 0x30
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	bdb0      	pop	{r4, r5, r7, pc}
 800a500:	20000ce8 	.word	0x20000ce8
 800a504:	20000f60 	.word	0x20000f60
 800a508:	20000f64 	.word	0x20000f64
 800a50c:	20005008 	.word	0x20005008
 800a510:	20005010 	.word	0x20005010
 800a514:	20005018 	.word	0x20005018
 800a518:	20005020 	.word	0x20005020
 800a51c:	2000505a 	.word	0x2000505a
 800a520:	2000505e 	.word	0x2000505e

0800a524 <IMU_Calib>:
void IMU_Calib(){
 800a524:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a526:	b089      	sub	sp, #36	; 0x24
 800a528:	af00      	add	r7, sp, #0
 800a52a:	466b      	mov	r3, sp
 800a52c:	461e      	mov	r6, r3

	HAL_Delay(250);
 800a52e:	20fa      	movs	r0, #250	; 0xfa
 800a530:	f004 fc6c 	bl	800ee0c <HAL_Delay>

	int16_t num = 2000;
 800a534:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800a538:	81fb      	strh	r3, [r7, #14]
	double zg_vals[num];
 800a53a:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 800a53e:	4603      	mov	r3, r0
 800a540:	3b01      	subs	r3, #1
 800a542:	60bb      	str	r3, [r7, #8]
 800a544:	4603      	mov	r3, r0
 800a546:	4619      	mov	r1, r3
 800a548:	f04f 0200 	mov.w	r2, #0
 800a54c:	f04f 0300 	mov.w	r3, #0
 800a550:	f04f 0400 	mov.w	r4, #0
 800a554:	0194      	lsls	r4, r2, #6
 800a556:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a55a:	018b      	lsls	r3, r1, #6
 800a55c:	4603      	mov	r3, r0
 800a55e:	4619      	mov	r1, r3
 800a560:	f04f 0200 	mov.w	r2, #0
 800a564:	f04f 0300 	mov.w	r3, #0
 800a568:	f04f 0400 	mov.w	r4, #0
 800a56c:	0194      	lsls	r4, r2, #6
 800a56e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a572:	018b      	lsls	r3, r1, #6
 800a574:	4603      	mov	r3, r0
 800a576:	00db      	lsls	r3, r3, #3
 800a578:	3307      	adds	r3, #7
 800a57a:	3307      	adds	r3, #7
 800a57c:	08db      	lsrs	r3, r3, #3
 800a57e:	00db      	lsls	r3, r3, #3
 800a580:	ebad 0d03 	sub.w	sp, sp, r3
 800a584:	466b      	mov	r3, sp
 800a586:	3307      	adds	r3, #7
 800a588:	08db      	lsrs	r3, r3, #3
 800a58a:	00db      	lsls	r3, r3, #3
 800a58c:	607b      	str	r3, [r7, #4]
	double sum;
	for(uint16_t i = 0; i < num; i++){
 800a58e:	2300      	movs	r3, #0
 800a590:	83fb      	strh	r3, [r7, #30]
 800a592:	e023      	b.n	800a5dc <IMU_Calib+0xb8>
		zg_vals[i] = (double)zg;
 800a594:	4b1f      	ldr	r3, [pc, #124]	; (800a614 <IMU_Calib+0xf0>)
 800a596:	881b      	ldrh	r3, [r3, #0]
 800a598:	b21b      	sxth	r3, r3
 800a59a:	8bfd      	ldrh	r5, [r7, #30]
 800a59c:	4618      	mov	r0, r3
 800a59e:	f7fd fef9 	bl	8008394 <__aeabi_i2d>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	460c      	mov	r4, r1
 800a5a6:	6879      	ldr	r1, [r7, #4]
 800a5a8:	00ea      	lsls	r2, r5, #3
 800a5aa:	440a      	add	r2, r1
 800a5ac:	e9c2 3400 	strd	r3, r4, [r2]
		sum += zg_vals[i];
 800a5b0:	8bfb      	ldrh	r3, [r7, #30]
 800a5b2:	687a      	ldr	r2, [r7, #4]
 800a5b4:	00db      	lsls	r3, r3, #3
 800a5b6:	4413      	add	r3, r2
 800a5b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a5bc:	461a      	mov	r2, r3
 800a5be:	4623      	mov	r3, r4
 800a5c0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a5c4:	f7fd fd9a 	bl	80080fc <__adddf3>
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	460c      	mov	r4, r1
 800a5cc:	e9c7 3404 	strd	r3, r4, [r7, #16]
		HAL_Delay(2);
 800a5d0:	2002      	movs	r0, #2
 800a5d2:	f004 fc1b 	bl	800ee0c <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 800a5d6:	8bfb      	ldrh	r3, [r7, #30]
 800a5d8:	3301      	adds	r3, #1
 800a5da:	83fb      	strh	r3, [r7, #30]
 800a5dc:	8bfa      	ldrh	r2, [r7, #30]
 800a5de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a5e2:	429a      	cmp	r2, r3
 800a5e4:	dbd6      	blt.n	800a594 <IMU_Calib+0x70>
	}

	offset = sum / num;
 800a5e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f7fd fed2 	bl	8008394 <__aeabi_i2d>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	460c      	mov	r4, r1
 800a5f4:	461a      	mov	r2, r3
 800a5f6:	4623      	mov	r3, r4
 800a5f8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a5fc:	f7fe f85e 	bl	80086bc <__aeabi_ddiv>
 800a600:	4603      	mov	r3, r0
 800a602:	460c      	mov	r4, r1
 800a604:	4a04      	ldr	r2, [pc, #16]	; (800a618 <IMU_Calib+0xf4>)
 800a606:	e9c2 3400 	strd	r3, r4, [r2]
 800a60a:	46b5      	mov	sp, r6
}
 800a60c:	bf00      	nop
 800a60e:	3724      	adds	r7, #36	; 0x24
 800a610:	46bd      	mov	sp, r7
 800a612:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a614:	20005076 	.word	0x20005076
 800a618:	20000f80 	.word	0x20000f80

0800a61c <LED_Change>:

void LED_Change(){
 800a61c:	b580      	push	{r7, lr}
 800a61e:	af00      	add	r7, sp, #0
	//Switch
	switch(mode.LED){
 800a620:	4b5a      	ldr	r3, [pc, #360]	; (800a78c <LED_Change+0x170>)
 800a622:	f993 3000 	ldrsb.w	r3, [r3]
 800a626:	2b07      	cmp	r3, #7
 800a628:	f200 80ac 	bhi.w	800a784 <LED_Change+0x168>
 800a62c:	a201      	add	r2, pc, #4	; (adr r2, 800a634 <LED_Change+0x18>)
 800a62e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a632:	bf00      	nop
 800a634:	0800a655 	.word	0x0800a655
 800a638:	0800a67b 	.word	0x0800a67b
 800a63c:	0800a6a1 	.word	0x0800a6a1
 800a640:	0800a6c7 	.word	0x0800a6c7
 800a644:	0800a6ed 	.word	0x0800a6ed
 800a648:	0800a713 	.word	0x0800a713
 800a64c:	0800a739 	.word	0x0800a739
 800a650:	0800a75f 	.word	0x0800a75f
	//oD4,5,3. B9c9c8
	case 0:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800a654:	2200      	movs	r2, #0
 800a656:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a65a:	484d      	ldr	r0, [pc, #308]	; (800a790 <LED_Change+0x174>)
 800a65c:	f006 fbac 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800a660:	2200      	movs	r2, #0
 800a662:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a666:	484a      	ldr	r0, [pc, #296]	; (800a790 <LED_Change+0x174>)
 800a668:	f006 fba6 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800a66c:	2200      	movs	r2, #0
 800a66e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a672:	4848      	ldr	r0, [pc, #288]	; (800a794 <LED_Change+0x178>)
 800a674:	f006 fba0 	bl	8010db8 <HAL_GPIO_WritePin>
		break;
 800a678:	e085      	b.n	800a786 <LED_Change+0x16a>
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800a67a:	2201      	movs	r2, #1
 800a67c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a680:	4843      	ldr	r0, [pc, #268]	; (800a790 <LED_Change+0x174>)
 800a682:	f006 fb99 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800a686:	2200      	movs	r2, #0
 800a688:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a68c:	4840      	ldr	r0, [pc, #256]	; (800a790 <LED_Change+0x174>)
 800a68e:	f006 fb93 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800a692:	2200      	movs	r2, #0
 800a694:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a698:	483e      	ldr	r0, [pc, #248]	; (800a794 <LED_Change+0x178>)
 800a69a:	f006 fb8d 	bl	8010db8 <HAL_GPIO_WritePin>
		break;
 800a69e:	e072      	b.n	800a786 <LED_Change+0x16a>
	case 2:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a6a6:	483a      	ldr	r0, [pc, #232]	; (800a790 <LED_Change+0x174>)
 800a6a8:	f006 fb86 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800a6ac:	2201      	movs	r2, #1
 800a6ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a6b2:	4837      	ldr	r0, [pc, #220]	; (800a790 <LED_Change+0x174>)
 800a6b4:	f006 fb80 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a6be:	4835      	ldr	r0, [pc, #212]	; (800a794 <LED_Change+0x178>)
 800a6c0:	f006 fb7a 	bl	8010db8 <HAL_GPIO_WritePin>

		break;
 800a6c4:	e05f      	b.n	800a786 <LED_Change+0x16a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800a6c6:	2201      	movs	r2, #1
 800a6c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a6cc:	4830      	ldr	r0, [pc, #192]	; (800a790 <LED_Change+0x174>)
 800a6ce:	f006 fb73 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a6d8:	482d      	ldr	r0, [pc, #180]	; (800a790 <LED_Change+0x174>)
 800a6da:	f006 fb6d 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800a6de:	2200      	movs	r2, #0
 800a6e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a6e4:	482b      	ldr	r0, [pc, #172]	; (800a794 <LED_Change+0x178>)
 800a6e6:	f006 fb67 	bl	8010db8 <HAL_GPIO_WritePin>
		break;
 800a6ea:	e04c      	b.n	800a786 <LED_Change+0x16a>
	case 4:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a6f2:	4827      	ldr	r0, [pc, #156]	; (800a790 <LED_Change+0x174>)
 800a6f4:	f006 fb60 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a6fe:	4824      	ldr	r0, [pc, #144]	; (800a790 <LED_Change+0x174>)
 800a700:	f006 fb5a 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800a704:	2201      	movs	r2, #1
 800a706:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a70a:	4822      	ldr	r0, [pc, #136]	; (800a794 <LED_Change+0x178>)
 800a70c:	f006 fb54 	bl	8010db8 <HAL_GPIO_WritePin>
		break;
 800a710:	e039      	b.n	800a786 <LED_Change+0x16a>
	case 5:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800a712:	2201      	movs	r2, #1
 800a714:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a718:	481d      	ldr	r0, [pc, #116]	; (800a790 <LED_Change+0x174>)
 800a71a:	f006 fb4d 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800a71e:	2200      	movs	r2, #0
 800a720:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a724:	481a      	ldr	r0, [pc, #104]	; (800a790 <LED_Change+0x174>)
 800a726:	f006 fb47 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800a72a:	2201      	movs	r2, #1
 800a72c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a730:	4818      	ldr	r0, [pc, #96]	; (800a794 <LED_Change+0x178>)
 800a732:	f006 fb41 	bl	8010db8 <HAL_GPIO_WritePin>
		break;
 800a736:	e026      	b.n	800a786 <LED_Change+0x16a>
	case 6:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800a738:	2200      	movs	r2, #0
 800a73a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a73e:	4814      	ldr	r0, [pc, #80]	; (800a790 <LED_Change+0x174>)
 800a740:	f006 fb3a 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800a744:	2201      	movs	r2, #1
 800a746:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a74a:	4811      	ldr	r0, [pc, #68]	; (800a790 <LED_Change+0x174>)
 800a74c:	f006 fb34 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800a750:	2201      	movs	r2, #1
 800a752:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a756:	480f      	ldr	r0, [pc, #60]	; (800a794 <LED_Change+0x178>)
 800a758:	f006 fb2e 	bl	8010db8 <HAL_GPIO_WritePin>

		break;
 800a75c:	e013      	b.n	800a786 <LED_Change+0x16a>
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800a75e:	2201      	movs	r2, #1
 800a760:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a764:	480a      	ldr	r0, [pc, #40]	; (800a790 <LED_Change+0x174>)
 800a766:	f006 fb27 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800a76a:	2201      	movs	r2, #1
 800a76c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a770:	4807      	ldr	r0, [pc, #28]	; (800a790 <LED_Change+0x174>)
 800a772:	f006 fb21 	bl	8010db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800a776:	2201      	movs	r2, #1
 800a778:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a77c:	4805      	ldr	r0, [pc, #20]	; (800a794 <LED_Change+0x178>)
 800a77e:	f006 fb1b 	bl	8010db8 <HAL_GPIO_WritePin>

		break;
 800a782:	e000      	b.n	800a786 <LED_Change+0x16a>
	default: break;
 800a784:	bf00      	nop

	}
}
 800a786:	bf00      	nop
 800a788:	bd80      	pop	{r7, pc}
 800a78a:	bf00      	nop
 800a78c:	20000ce8 	.word	0x20000ce8
 800a790:	40020800 	.word	0x40020800
 800a794:	40020400 	.word	0x40020400

0800a798 <Motor_Switch>:
void Motor_Switch(int16_t L, int16_t R){
 800a798:	b580      	push	{r7, lr}
 800a79a:	b082      	sub	sp, #8
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	4603      	mov	r3, r0
 800a7a0:	460a      	mov	r2, r1
 800a7a2:	80fb      	strh	r3, [r7, #6]
 800a7a4:	4613      	mov	r3, r2
 800a7a6:	80bb      	strh	r3, [r7, #4]
	if (L > 0 ){
 800a7a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	dd05      	ble.n	800a7bc <Motor_Switch+0x24>
		//to -
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); //A2SET:1
 800a7b0:	2201      	movs	r2, #1
 800a7b2:	2104      	movs	r1, #4
 800a7b4:	481a      	ldr	r0, [pc, #104]	; (800a820 <Motor_Switch+0x88>)
 800a7b6:	f006 faff 	bl	8010db8 <HAL_GPIO_WritePin>
 800a7ba:	e00c      	b.n	800a7d6 <Motor_Switch+0x3e>

	}
	else  if (L < 0){
 800a7bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	da08      	bge.n	800a7d6 <Motor_Switch+0x3e>
		//to +
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); //A2,RESET:0
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	2104      	movs	r1, #4
 800a7c8:	4815      	ldr	r0, [pc, #84]	; (800a820 <Motor_Switch+0x88>)
 800a7ca:	f006 faf5 	bl	8010db8 <HAL_GPIO_WritePin>
		L = -L;
 800a7ce:	88fb      	ldrh	r3, [r7, #6]
 800a7d0:	425b      	negs	r3, r3
 800a7d2:	b29b      	uxth	r3, r3
 800a7d4:	80fb      	strh	r3, [r7, #6]
	}
	if (R > 0){
 800a7d6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	dd05      	ble.n	800a7ea <Motor_Switch+0x52>
		//to -
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET); //A0,RESET:0
 800a7de:	2200      	movs	r2, #0
 800a7e0:	2101      	movs	r1, #1
 800a7e2:	480f      	ldr	r0, [pc, #60]	; (800a820 <Motor_Switch+0x88>)
 800a7e4:	f006 fae8 	bl	8010db8 <HAL_GPIO_WritePin>
 800a7e8:	e00c      	b.n	800a804 <Motor_Switch+0x6c>

	}

	else if (R < 0){
 800a7ea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	da08      	bge.n	800a804 <Motor_Switch+0x6c>
	  	//to +
	  	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET); //A0,SET:1
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	2101      	movs	r1, #1
 800a7f6:	480a      	ldr	r0, [pc, #40]	; (800a820 <Motor_Switch+0x88>)
 800a7f8:	f006 fade 	bl	8010db8 <HAL_GPIO_WritePin>
	  	R = -R;
 800a7fc:	88bb      	ldrh	r3, [r7, #4]
 800a7fe:	425b      	negs	r3, r3
 800a800:	b29b      	uxth	r3, r3
 800a802:	80bb      	strh	r3, [r7, #4]
	}

	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, L); //tim2ch4
 800a804:	4b07      	ldr	r3, [pc, #28]	; (800a824 <Motor_Switch+0x8c>)
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a80c:	641a      	str	r2, [r3, #64]	; 0x40
	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, R); //tim5ch2
 800a80e:	4b06      	ldr	r3, [pc, #24]	; (800a828 <Motor_Switch+0x90>)
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800a816:	639a      	str	r2, [r3, #56]	; 0x38
}
 800a818:	bf00      	nop
 800a81a:	3708      	adds	r7, #8
 800a81c:	46bd      	mov	sp, r7
 800a81e:	bd80      	pop	{r7, pc}
 800a820:	40020000 	.word	0x40020000
 800a824:	20016580 	.word	0x20016580
 800a828:	20015b34 	.word	0x20015b34
 800a82c:	00000000 	.word	0x00000000

0800a830 <ADC_Get_Data>:

void ADC_Get_Data(){
 800a830:	b598      	push	{r3, r4, r7, lr}
 800a832:	af00      	add	r7, sp, #0

	static int count = 0;

	    sl_ad1_10 = analog1[0];
 800a834:	4b8c      	ldr	r3, [pc, #560]	; (800aa68 <ADC_Get_Data+0x238>)
 800a836:	881b      	ldrh	r3, [r3, #0]
 800a838:	b21a      	sxth	r2, r3
 800a83a:	4b8c      	ldr	r3, [pc, #560]	; (800aa6c <ADC_Get_Data+0x23c>)
 800a83c:	801a      	strh	r2, [r3, #0]
		fr_ad1_14 = analog1[1];
 800a83e:	4b8a      	ldr	r3, [pc, #552]	; (800aa68 <ADC_Get_Data+0x238>)
 800a840:	885b      	ldrh	r3, [r3, #2]
 800a842:	b21a      	sxth	r2, r3
 800a844:	4b8a      	ldr	r3, [pc, #552]	; (800aa70 <ADC_Get_Data+0x240>)
 800a846:	801a      	strh	r2, [r3, #0]
		fl_ad2_11 = analog2[0];
 800a848:	4b8a      	ldr	r3, [pc, #552]	; (800aa74 <ADC_Get_Data+0x244>)
 800a84a:	881b      	ldrh	r3, [r3, #0]
 800a84c:	b21a      	sxth	r2, r3
 800a84e:	4b8a      	ldr	r3, [pc, #552]	; (800aa78 <ADC_Get_Data+0x248>)
 800a850:	801a      	strh	r2, [r3, #0]
		sr_ad2_15 = analog2[1];
 800a852:	4b88      	ldr	r3, [pc, #544]	; (800aa74 <ADC_Get_Data+0x244>)
 800a854:	885b      	ldrh	r3, [r3, #2]
 800a856:	b21a      	sxth	r2, r3
 800a858:	4b88      	ldr	r3, [pc, #544]	; (800aa7c <ADC_Get_Data+0x24c>)
 800a85a:	801a      	strh	r2, [r3, #0]

	    sl_error = abs(sl_path - sl_ad1_10);
 800a85c:	4b88      	ldr	r3, [pc, #544]	; (800aa80 <ADC_Get_Data+0x250>)
 800a85e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a862:	461a      	mov	r2, r3
 800a864:	4b81      	ldr	r3, [pc, #516]	; (800aa6c <ADC_Get_Data+0x23c>)
 800a866:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a86a:	1ad3      	subs	r3, r2, r3
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	bfb8      	it	lt
 800a870:	425b      	neglt	r3, r3
 800a872:	b21a      	sxth	r2, r3
 800a874:	4b83      	ldr	r3, [pc, #524]	; (800aa84 <ADC_Get_Data+0x254>)
 800a876:	801a      	strh	r2, [r3, #0]
		fr_error = abs(fr_path - fr_ad1_14);
 800a878:	4b83      	ldr	r3, [pc, #524]	; (800aa88 <ADC_Get_Data+0x258>)
 800a87a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a87e:	461a      	mov	r2, r3
 800a880:	4b7b      	ldr	r3, [pc, #492]	; (800aa70 <ADC_Get_Data+0x240>)
 800a882:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a886:	1ad3      	subs	r3, r2, r3
 800a888:	2b00      	cmp	r3, #0
 800a88a:	bfb8      	it	lt
 800a88c:	425b      	neglt	r3, r3
 800a88e:	b21a      	sxth	r2, r3
 800a890:	4b7e      	ldr	r3, [pc, #504]	; (800aa8c <ADC_Get_Data+0x25c>)
 800a892:	801a      	strh	r2, [r3, #0]
	    fl_error = abs(fl_path - fl_ad2_11);
 800a894:	4b7e      	ldr	r3, [pc, #504]	; (800aa90 <ADC_Get_Data+0x260>)
 800a896:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a89a:	461a      	mov	r2, r3
 800a89c:	4b76      	ldr	r3, [pc, #472]	; (800aa78 <ADC_Get_Data+0x248>)
 800a89e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a8a2:	1ad3      	subs	r3, r2, r3
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	bfb8      	it	lt
 800a8a8:	425b      	neglt	r3, r3
 800a8aa:	b21a      	sxth	r2, r3
 800a8ac:	4b79      	ldr	r3, [pc, #484]	; (800aa94 <ADC_Get_Data+0x264>)
 800a8ae:	801a      	strh	r2, [r3, #0]
	    sr_error = abs(sr_path - sr_ad2_15);
 800a8b0:	4b79      	ldr	r3, [pc, #484]	; (800aa98 <ADC_Get_Data+0x268>)
 800a8b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a8b6:	461a      	mov	r2, r3
 800a8b8:	4b70      	ldr	r3, [pc, #448]	; (800aa7c <ADC_Get_Data+0x24c>)
 800a8ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a8be:	1ad3      	subs	r3, r2, r3
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	bfb8      	it	lt
 800a8c4:	425b      	neglt	r3, r3
 800a8c6:	b21a      	sxth	r2, r3
 800a8c8:	4b74      	ldr	r3, [pc, #464]	; (800aa9c <ADC_Get_Data+0x26c>)
 800a8ca:	801a      	strh	r2, [r3, #0]

	    sl_path = sl_ad1_10;
 800a8cc:	4b67      	ldr	r3, [pc, #412]	; (800aa6c <ADC_Get_Data+0x23c>)
 800a8ce:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a8d2:	4b6b      	ldr	r3, [pc, #428]	; (800aa80 <ADC_Get_Data+0x250>)
 800a8d4:	801a      	strh	r2, [r3, #0]
	    fr_path = fr_ad1_14;
 800a8d6:	4b66      	ldr	r3, [pc, #408]	; (800aa70 <ADC_Get_Data+0x240>)
 800a8d8:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a8dc:	4b6a      	ldr	r3, [pc, #424]	; (800aa88 <ADC_Get_Data+0x258>)
 800a8de:	801a      	strh	r2, [r3, #0]
	    fl_path = fl_ad2_11;
 800a8e0:	4b65      	ldr	r3, [pc, #404]	; (800aa78 <ADC_Get_Data+0x248>)
 800a8e2:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a8e6:	4b6a      	ldr	r3, [pc, #424]	; (800aa90 <ADC_Get_Data+0x260>)
 800a8e8:	801a      	strh	r2, [r3, #0]
		sr_path = sr_ad2_15;
 800a8ea:	4b64      	ldr	r3, [pc, #400]	; (800aa7c <ADC_Get_Data+0x24c>)
 800a8ec:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a8f0:	4b69      	ldr	r3, [pc, #420]	; (800aa98 <ADC_Get_Data+0x268>)
 800a8f2:	801a      	strh	r2, [r3, #0]

		battery_V = 3*analog1[2]*3.3/4096;
 800a8f4:	4b5c      	ldr	r3, [pc, #368]	; (800aa68 <ADC_Get_Data+0x238>)
 800a8f6:	889b      	ldrh	r3, [r3, #4]
 800a8f8:	461a      	mov	r2, r3
 800a8fa:	4613      	mov	r3, r2
 800a8fc:	005b      	lsls	r3, r3, #1
 800a8fe:	4413      	add	r3, r2
 800a900:	4618      	mov	r0, r3
 800a902:	f7fd fd47 	bl	8008394 <__aeabi_i2d>
 800a906:	a356      	add	r3, pc, #344	; (adr r3, 800aa60 <ADC_Get_Data+0x230>)
 800a908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a90c:	f7fd fdac 	bl	8008468 <__aeabi_dmul>
 800a910:	4603      	mov	r3, r0
 800a912:	460c      	mov	r4, r1
 800a914:	4618      	mov	r0, r3
 800a916:	4621      	mov	r1, r4
 800a918:	f04f 0200 	mov.w	r2, #0
 800a91c:	4b60      	ldr	r3, [pc, #384]	; (800aaa0 <ADC_Get_Data+0x270>)
 800a91e:	f7fd fecd 	bl	80086bc <__aeabi_ddiv>
 800a922:	4603      	mov	r3, r0
 800a924:	460c      	mov	r4, r1
 800a926:	4618      	mov	r0, r3
 800a928:	4621      	mov	r1, r4
 800a92a:	f7fe f875 	bl	8008a18 <__aeabi_d2f>
 800a92e:	4602      	mov	r2, r0
 800a930:	4b5c      	ldr	r3, [pc, #368]	; (800aaa4 <ADC_Get_Data+0x274>)
 800a932:	601a      	str	r2, [r3, #0]
#if 1
		sl_integrate += sl_error;
 800a934:	4b5c      	ldr	r3, [pc, #368]	; (800aaa8 <ADC_Get_Data+0x278>)
 800a936:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a93a:	b29a      	uxth	r2, r3
 800a93c:	4b51      	ldr	r3, [pc, #324]	; (800aa84 <ADC_Get_Data+0x254>)
 800a93e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a942:	b29b      	uxth	r3, r3
 800a944:	4413      	add	r3, r2
 800a946:	b29b      	uxth	r3, r3
 800a948:	b21a      	sxth	r2, r3
 800a94a:	4b57      	ldr	r3, [pc, #348]	; (800aaa8 <ADC_Get_Data+0x278>)
 800a94c:	801a      	strh	r2, [r3, #0]
		fr_integrate += fr_error;
 800a94e:	4b57      	ldr	r3, [pc, #348]	; (800aaac <ADC_Get_Data+0x27c>)
 800a950:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a954:	b29a      	uxth	r2, r3
 800a956:	4b4d      	ldr	r3, [pc, #308]	; (800aa8c <ADC_Get_Data+0x25c>)
 800a958:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a95c:	b29b      	uxth	r3, r3
 800a95e:	4413      	add	r3, r2
 800a960:	b29b      	uxth	r3, r3
 800a962:	b21a      	sxth	r2, r3
 800a964:	4b51      	ldr	r3, [pc, #324]	; (800aaac <ADC_Get_Data+0x27c>)
 800a966:	801a      	strh	r2, [r3, #0]
		fl_integrate += fl_error;
 800a968:	4b51      	ldr	r3, [pc, #324]	; (800aab0 <ADC_Get_Data+0x280>)
 800a96a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a96e:	b29a      	uxth	r2, r3
 800a970:	4b48      	ldr	r3, [pc, #288]	; (800aa94 <ADC_Get_Data+0x264>)
 800a972:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a976:	b29b      	uxth	r3, r3
 800a978:	4413      	add	r3, r2
 800a97a:	b29b      	uxth	r3, r3
 800a97c:	b21a      	sxth	r2, r3
 800a97e:	4b4c      	ldr	r3, [pc, #304]	; (800aab0 <ADC_Get_Data+0x280>)
 800a980:	801a      	strh	r2, [r3, #0]
		sr_integrate += sr_error;
 800a982:	4b4c      	ldr	r3, [pc, #304]	; (800aab4 <ADC_Get_Data+0x284>)
 800a984:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a988:	b29a      	uxth	r2, r3
 800a98a:	4b44      	ldr	r3, [pc, #272]	; (800aa9c <ADC_Get_Data+0x26c>)
 800a98c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a990:	b29b      	uxth	r3, r3
 800a992:	4413      	add	r3, r2
 800a994:	b29b      	uxth	r3, r3
 800a996:	b21a      	sxth	r2, r3
 800a998:	4b46      	ldr	r3, [pc, #280]	; (800aab4 <ADC_Get_Data+0x284>)
 800a99a:	801a      	strh	r2, [r3, #0]

		count ++;
 800a99c:	4b46      	ldr	r3, [pc, #280]	; (800aab8 <ADC_Get_Data+0x288>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	3301      	adds	r3, #1
 800a9a2:	4a45      	ldr	r2, [pc, #276]	; (800aab8 <ADC_Get_Data+0x288>)
 800a9a4:	6013      	str	r3, [r2, #0]
		if(count == 10){
 800a9a6:	4b44      	ldr	r3, [pc, #272]	; (800aab8 <ADC_Get_Data+0x288>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	2b0a      	cmp	r3, #10
 800a9ac:	d156      	bne.n	800aa5c <ADC_Get_Data+0x22c>
			sl_average = (float)sl_integrate / count;
 800a9ae:	4b3e      	ldr	r3, [pc, #248]	; (800aaa8 <ADC_Get_Data+0x278>)
 800a9b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a9b4:	ee07 3a90 	vmov	s15, r3
 800a9b8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a9bc:	4b3e      	ldr	r3, [pc, #248]	; (800aab8 <ADC_Get_Data+0x288>)
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	ee07 3a90 	vmov	s15, r3
 800a9c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a9c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a9cc:	4b3b      	ldr	r3, [pc, #236]	; (800aabc <ADC_Get_Data+0x28c>)
 800a9ce:	edc3 7a00 	vstr	s15, [r3]
			fr_average = (float)fr_integrate / count;
 800a9d2:	4b36      	ldr	r3, [pc, #216]	; (800aaac <ADC_Get_Data+0x27c>)
 800a9d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a9d8:	ee07 3a90 	vmov	s15, r3
 800a9dc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a9e0:	4b35      	ldr	r3, [pc, #212]	; (800aab8 <ADC_Get_Data+0x288>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	ee07 3a90 	vmov	s15, r3
 800a9e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a9ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a9f0:	4b33      	ldr	r3, [pc, #204]	; (800aac0 <ADC_Get_Data+0x290>)
 800a9f2:	edc3 7a00 	vstr	s15, [r3]
			fl_average = (float)fl_integrate / count;
 800a9f6:	4b2e      	ldr	r3, [pc, #184]	; (800aab0 <ADC_Get_Data+0x280>)
 800a9f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a9fc:	ee07 3a90 	vmov	s15, r3
 800aa00:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800aa04:	4b2c      	ldr	r3, [pc, #176]	; (800aab8 <ADC_Get_Data+0x288>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	ee07 3a90 	vmov	s15, r3
 800aa0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800aa10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aa14:	4b2b      	ldr	r3, [pc, #172]	; (800aac4 <ADC_Get_Data+0x294>)
 800aa16:	edc3 7a00 	vstr	s15, [r3]
			sr_average = (float)sr_integrate / count;
 800aa1a:	4b26      	ldr	r3, [pc, #152]	; (800aab4 <ADC_Get_Data+0x284>)
 800aa1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800aa20:	ee07 3a90 	vmov	s15, r3
 800aa24:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800aa28:	4b23      	ldr	r3, [pc, #140]	; (800aab8 <ADC_Get_Data+0x288>)
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	ee07 3a90 	vmov	s15, r3
 800aa30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800aa34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aa38:	4b23      	ldr	r3, [pc, #140]	; (800aac8 <ADC_Get_Data+0x298>)
 800aa3a:	edc3 7a00 	vstr	s15, [r3]


			sl_integrate = 0;
 800aa3e:	4b1a      	ldr	r3, [pc, #104]	; (800aaa8 <ADC_Get_Data+0x278>)
 800aa40:	2200      	movs	r2, #0
 800aa42:	801a      	strh	r2, [r3, #0]
			fr_integrate = 0;
 800aa44:	4b19      	ldr	r3, [pc, #100]	; (800aaac <ADC_Get_Data+0x27c>)
 800aa46:	2200      	movs	r2, #0
 800aa48:	801a      	strh	r2, [r3, #0]
			fl_integrate = 0;
 800aa4a:	4b19      	ldr	r3, [pc, #100]	; (800aab0 <ADC_Get_Data+0x280>)
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	801a      	strh	r2, [r3, #0]
			sr_integrate = 0;
 800aa50:	4b18      	ldr	r3, [pc, #96]	; (800aab4 <ADC_Get_Data+0x284>)
 800aa52:	2200      	movs	r2, #0
 800aa54:	801a      	strh	r2, [r3, #0]

			count = 0;
 800aa56:	4b18      	ldr	r3, [pc, #96]	; (800aab8 <ADC_Get_Data+0x288>)
 800aa58:	2200      	movs	r2, #0
 800aa5a:	601a      	str	r2, [r3, #0]
		}

#endif
}
 800aa5c:	bf00      	nop
 800aa5e:	bd98      	pop	{r3, r4, r7, pc}
 800aa60:	66666666 	.word	0x66666666
 800aa64:	400a6666 	.word	0x400a6666
 800aa68:	20000fa8 	.word	0x20000fa8
 800aa6c:	2000515c 	.word	0x2000515c
 800aa70:	2000001c 	.word	0x2000001c
 800aa74:	20000fb0 	.word	0x20000fb0
 800aa78:	20000fb6 	.word	0x20000fb6
 800aa7c:	200165c2 	.word	0x200165c2
 800aa80:	20005160 	.word	0x20005160
 800aa84:	2000515e 	.word	0x2000515e
 800aa88:	20000fba 	.word	0x20000fba
 800aa8c:	20000fbc 	.word	0x20000fbc
 800aa90:	20000fb8 	.word	0x20000fb8
 800aa94:	20000fbe 	.word	0x20000fbe
 800aa98:	20005088 	.word	0x20005088
 800aa9c:	20015b74 	.word	0x20015b74
 800aaa0:	40b00000 	.word	0x40b00000
 800aaa4:	2001663c 	.word	0x2001663c
 800aaa8:	20015b2e 	.word	0x20015b2e
 800aaac:	20015c60 	.word	0x20015c60
 800aab0:	20015c14 	.word	0x20015c14
 800aab4:	20015bb8 	.word	0x20015bb8
 800aab8:	20005028 	.word	0x20005028
 800aabc:	20016628 	.word	0x20016628
 800aac0:	20016558 	.word	0x20016558
 800aac4:	2000508c 	.word	0x2000508c
 800aac8:	20015b30 	.word	0x20015b30

0800aacc <Velocity_Get>:
float Velocity_Get(float EN, float T){ // TIM2,TIM5
 800aacc:	b480      	push	{r7}
 800aace:	b087      	sub	sp, #28
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	ed87 0a01 	vstr	s0, [r7, #4]
 800aad6:	edc7 0a00 	vstr	s1, [r7]

 float Circumference, TirePulse_of_Circumference, velocity;

    Circumference = TIRE_DEAMETER * PI; // 
 800aada:	4b0f      	ldr	r3, [pc, #60]	; (800ab18 <Velocity_Get+0x4c>)
 800aadc:	617b      	str	r3, [r7, #20]
    TirePulse_of_Circumference = ENCODER_PULSE * REDUCATION_RATIO; // 
 800aade:	f04f 438e 	mov.w	r3, #1191182336	; 0x47000000
 800aae2:	613b      	str	r3, [r7, #16]
    velocity = EN * (Circumference /TirePulse_of_Circumference)/ T; //a 1 * /
 800aae4:	edd7 6a05 	vldr	s13, [r7, #20]
 800aae8:	edd7 7a04 	vldr	s15, [r7, #16]
 800aaec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aaf0:	edd7 7a01 	vldr	s15, [r7, #4]
 800aaf4:	ee67 6a27 	vmul.f32	s13, s14, s15
 800aaf8:	ed97 7a00 	vldr	s14, [r7]
 800aafc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ab00:	edc7 7a03 	vstr	s15, [r7, #12]

    return velocity;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	ee07 3a90 	vmov	s15, r3

	 //TIM3 or 4 // 0.0012329102 = ( 20.2mm *) / (4096 * 4)
}
 800ab0a:	eeb0 0a67 	vmov.f32	s0, s15
 800ab0e:	371c      	adds	r7, #28
 800ab10:	46bd      	mov	sp, r7
 800ab12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab16:	4770      	bx	lr
 800ab18:	42821f0e 	.word	0x42821f0e

0800ab1c <Encoder_Reset>:


}


void Encoder_Reset(){
 800ab1c:	b480      	push	{r7}
 800ab1e:	af00      	add	r7, sp, #0
    TIM3 -> CNT = 30000 - 1;
 800ab20:	4b06      	ldr	r3, [pc, #24]	; (800ab3c <Encoder_Reset+0x20>)
 800ab22:	f247 522f 	movw	r2, #29999	; 0x752f
 800ab26:	625a      	str	r2, [r3, #36]	; 0x24
    TIM4 -> CNT = 30000 - 1;
 800ab28:	4b05      	ldr	r3, [pc, #20]	; (800ab40 <Encoder_Reset+0x24>)
 800ab2a:	f247 522f 	movw	r2, #29999	; 0x752f
 800ab2e:	625a      	str	r2, [r3, #36]	; 0x24

}
 800ab30:	bf00      	nop
 800ab32:	46bd      	mov	sp, r7
 800ab34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab38:	4770      	bx	lr
 800ab3a:	bf00      	nop
 800ab3c:	40000400 	.word	0x40000400
 800ab40:	40000800 	.word	0x40000800

0800ab44 <Encoder_Count>:
int16_t Encoder_Count(int16_t mode){
 800ab44:	b480      	push	{r7}
 800ab46:	b083      	sub	sp, #12
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	80fb      	strh	r3, [r7, #6]

	if(mode == 0){
 800ab4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d102      	bne.n	800ab5c <Encoder_Count+0x18>

		mode = 0;
 800ab56:	2300      	movs	r3, #0
 800ab58:	80fb      	strh	r3, [r7, #6]
 800ab5a:	e030      	b.n	800abbe <Encoder_Count+0x7a>
	  }
	  else if(mode == 1){
 800ab5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ab60:	2b01      	cmp	r3, #1
 800ab62:	d12c      	bne.n	800abbe <Encoder_Count+0x7a>
	    EN3_L.integrate += EN3_L.count;
 800ab64:	4b1a      	ldr	r3, [pc, #104]	; (800abd0 <Encoder_Count+0x8c>)
 800ab66:	685a      	ldr	r2, [r3, #4]
 800ab68:	4b19      	ldr	r3, [pc, #100]	; (800abd0 <Encoder_Count+0x8c>)
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	4413      	add	r3, r2
 800ab6e:	4a18      	ldr	r2, [pc, #96]	; (800abd0 <Encoder_Count+0x8c>)
 800ab70:	6053      	str	r3, [r2, #4]
	    EN4_R.integrate += EN4_R.count;
 800ab72:	4b18      	ldr	r3, [pc, #96]	; (800abd4 <Encoder_Count+0x90>)
 800ab74:	685a      	ldr	r2, [r3, #4]
 800ab76:	4b17      	ldr	r3, [pc, #92]	; (800abd4 <Encoder_Count+0x90>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	4413      	add	r3, r2
 800ab7c:	4a15      	ldr	r2, [pc, #84]	; (800abd4 <Encoder_Count+0x90>)
 800ab7e:	6053      	str	r3, [r2, #4]
	    EN_Body.integrate = (float)(EN3_L.integrate + EN4_R.integrate)/2;
 800ab80:	4b13      	ldr	r3, [pc, #76]	; (800abd0 <Encoder_Count+0x8c>)
 800ab82:	685a      	ldr	r2, [r3, #4]
 800ab84:	4b13      	ldr	r3, [pc, #76]	; (800abd4 <Encoder_Count+0x90>)
 800ab86:	685b      	ldr	r3, [r3, #4]
 800ab88:	4413      	add	r3, r2
 800ab8a:	ee07 3a90 	vmov	s15, r3
 800ab8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ab92:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800ab96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ab9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ab9e:	ee17 2a90 	vmov	r2, s15
 800aba2:	4b0d      	ldr	r3, [pc, #52]	; (800abd8 <Encoder_Count+0x94>)
 800aba4:	605a      	str	r2, [r3, #4]
	    All_Pulse_cut += EN3_L.count + EN4_R.count;
 800aba6:	4b0a      	ldr	r3, [pc, #40]	; (800abd0 <Encoder_Count+0x8c>)
 800aba8:	681a      	ldr	r2, [r3, #0]
 800abaa:	4b0a      	ldr	r3, [pc, #40]	; (800abd4 <Encoder_Count+0x90>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	441a      	add	r2, r3
 800abb0:	4b0a      	ldr	r3, [pc, #40]	; (800abdc <Encoder_Count+0x98>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	4413      	add	r3, r2
 800abb6:	4a09      	ldr	r2, [pc, #36]	; (800abdc <Encoder_Count+0x98>)
 800abb8:	6013      	str	r3, [r2, #0]
	    mode =1;
 800abba:	2301      	movs	r3, #1
 800abbc:	80fb      	strh	r3, [r7, #6]

	  }
	return mode;
 800abbe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800abc2:	4618      	mov	r0, r3
 800abc4:	370c      	adds	r7, #12
 800abc6:	46bd      	mov	sp, r7
 800abc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abcc:	4770      	bx	lr
 800abce:	bf00      	nop
 800abd0:	20000cc4 	.word	0x20000cc4
 800abd4:	20000cd0 	.word	0x20000cd0
 800abd8:	20000cdc 	.word	0x20000cdc
 800abdc:	20000fa0 	.word	0x20000fa0

0800abe0 <wait>:
//Motion.cMotion.h
//
//

void wait(double wait_second)
{
 800abe0:	b590      	push	{r4, r7, lr}
 800abe2:	b085      	sub	sp, #20
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	ed87 0b00 	vstr	d0, [r7]
	//timer
	//
	//
	// - 
	//
	double starting_point_of_time = elapsed_time;
 800abea:	4b0f      	ldr	r3, [pc, #60]	; (800ac28 <wait+0x48>)
 800abec:	e9d3 3400 	ldrd	r3, r4, [r3]
 800abf0:	e9c7 3402 	strd	r3, r4, [r7, #8]
	while(starting_point_of_time + wait_second > elapsed_time)
 800abf4:	bf00      	nop
 800abf6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800abfa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800abfe:	f7fd fa7d 	bl	80080fc <__adddf3>
 800ac02:	4603      	mov	r3, r0
 800ac04:	460c      	mov	r4, r1
 800ac06:	4618      	mov	r0, r3
 800ac08:	4621      	mov	r1, r4
 800ac0a:	4b07      	ldr	r3, [pc, #28]	; (800ac28 <wait+0x48>)
 800ac0c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ac10:	461a      	mov	r2, r3
 800ac12:	4623      	mov	r3, r4
 800ac14:	f7fd feb8 	bl	8008988 <__aeabi_dcmpgt>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d1eb      	bne.n	800abf6 <wait+0x16>
	{

	}

	//
}
 800ac1e:	bf00      	nop
 800ac20:	3714      	adds	r7, #20
 800ac22:	46bd      	mov	sp, r7
 800ac24:	bd90      	pop	{r4, r7, pc}
 800ac26:	bf00      	nop
 800ac28:	20000f98 	.word	0x20000f98
 800ac2c:	00000000 	.word	0x00000000

0800ac30 <Start_Accel>:


void Start_Accel(){
 800ac30:	b580      	push	{r7, lr}
 800ac32:	af00      	add	r7, sp, #0
	error_reset = 0;
 800ac34:	4b22      	ldr	r3, [pc, #136]	; (800acc0 <Start_Accel+0x90>)
 800ac36:	2200      	movs	r2, #0
 800ac38:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800ac3a:	f7fe fecb 	bl	80099d4 <Motor_Count_Clear>

    EN3_L.integrate = 0;
 800ac3e:	4b21      	ldr	r3, [pc, #132]	; (800acc4 <Start_Accel+0x94>)
 800ac40:	2200      	movs	r2, #0
 800ac42:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800ac44:	4b20      	ldr	r3, [pc, #128]	; (800acc8 <Start_Accel+0x98>)
 800ac46:	2200      	movs	r2, #0
 800ac48:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800ac4a:	4b20      	ldr	r3, [pc, #128]	; (800accc <Start_Accel+0x9c>)
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	605a      	str	r2, [r3, #4]
    mode.enc = 1;
 800ac50:	4b1f      	ldr	r3, [pc, #124]	; (800acd0 <Start_Accel+0xa0>)
 800ac52:	2201      	movs	r2, #1
 800ac54:	70da      	strb	r2, [r3, #3]

	while( 0 <= (EN3_L.integrate + EN4_R.integrate) && (EN3_L.integrate + EN4_R.integrate) < START_ACCEL_PULSE * 2){
 800ac56:	e005      	b.n	800ac64 <Start_Accel+0x34>
		mode.control = 4;
 800ac58:	4b1d      	ldr	r3, [pc, #116]	; (800acd0 <Start_Accel+0xa0>)
 800ac5a:	2204      	movs	r2, #4
 800ac5c:	715a      	strb	r2, [r3, #5]
		mode.accel= 1;
 800ac5e:	4b1c      	ldr	r3, [pc, #112]	; (800acd0 <Start_Accel+0xa0>)
 800ac60:	2201      	movs	r2, #1
 800ac62:	705a      	strb	r2, [r3, #1]
	while( 0 <= (EN3_L.integrate + EN4_R.integrate) && (EN3_L.integrate + EN4_R.integrate) < START_ACCEL_PULSE * 2){
 800ac64:	4b17      	ldr	r3, [pc, #92]	; (800acc4 <Start_Accel+0x94>)
 800ac66:	685a      	ldr	r2, [r3, #4]
 800ac68:	4b17      	ldr	r3, [pc, #92]	; (800acc8 <Start_Accel+0x98>)
 800ac6a:	685b      	ldr	r3, [r3, #4]
 800ac6c:	4413      	add	r3, r2
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	db0f      	blt.n	800ac92 <Start_Accel+0x62>
 800ac72:	4b14      	ldr	r3, [pc, #80]	; (800acc4 <Start_Accel+0x94>)
 800ac74:	685a      	ldr	r2, [r3, #4]
 800ac76:	4b14      	ldr	r3, [pc, #80]	; (800acc8 <Start_Accel+0x98>)
 800ac78:	685b      	ldr	r3, [r3, #4]
 800ac7a:	4413      	add	r3, r2
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	f7fd fb89 	bl	8008394 <__aeabi_i2d>
 800ac82:	a30d      	add	r3, pc, #52	; (adr r3, 800acb8 <Start_Accel+0x88>)
 800ac84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac88:	f7fd fe60 	bl	800894c <__aeabi_dcmplt>
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d1e2      	bne.n	800ac58 <Start_Accel+0x28>
	}
	mode.accel = 0;
 800ac92:	4b0f      	ldr	r3, [pc, #60]	; (800acd0 <Start_Accel+0xa0>)
 800ac94:	2200      	movs	r2, #0
 800ac96:	705a      	strb	r2, [r3, #1]
	Target_velocity = SEARCH_SPEED;
 800ac98:	4b0e      	ldr	r3, [pc, #56]	; (800acd4 <Start_Accel+0xa4>)
 800ac9a:	4a0f      	ldr	r2, [pc, #60]	; (800acd8 <Start_Accel+0xa8>)
 800ac9c:	601a      	str	r2, [r3, #0]
    EN3_L.integrate = 0;
 800ac9e:	4b09      	ldr	r3, [pc, #36]	; (800acc4 <Start_Accel+0x94>)
 800aca0:	2200      	movs	r2, #0
 800aca2:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800aca4:	4b08      	ldr	r3, [pc, #32]	; (800acc8 <Start_Accel+0x98>)
 800aca6:	2200      	movs	r2, #0
 800aca8:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800acaa:	4b08      	ldr	r3, [pc, #32]	; (800accc <Start_Accel+0x9c>)
 800acac:	2200      	movs	r2, #0
 800acae:	605a      	str	r2, [r3, #4]

}
 800acb0:	bf00      	nop
 800acb2:	bd80      	pop	{r7, pc}
 800acb4:	f3af 8000 	nop.w
 800acb8:	fc6ebdc8 	.word	0xfc6ebdc8
 800acbc:	40ee5f24 	.word	0x40ee5f24
 800acc0:	20000eec 	.word	0x20000eec
 800acc4:	20000cc4 	.word	0x20000cc4
 800acc8:	20000cd0 	.word	0x20000cd0
 800accc:	20000cdc 	.word	0x20000cdc
 800acd0:	20000ce8 	.word	0x20000ce8
 800acd4:	20000f60 	.word	0x20000f60
 800acd8:	43700000 	.word	0x43700000
 800acdc:	00000000 	.word	0x00000000

0800ace0 <Accelerate>:

void Accelerate(){
 800ace0:	b580      	push	{r7, lr}
 800ace2:	af00      	add	r7, sp, #0

	error_reset = 0;
 800ace4:	4b48      	ldr	r3, [pc, #288]	; (800ae08 <Accelerate+0x128>)
 800ace6:	2200      	movs	r2, #0
 800ace8:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800acea:	f7fe fe73 	bl	80099d4 <Motor_Count_Clear>

	//mode.control = 3;
    EN3_L.integrate = 0;
 800acee:	4b47      	ldr	r3, [pc, #284]	; (800ae0c <Accelerate+0x12c>)
 800acf0:	2200      	movs	r2, #0
 800acf2:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800acf4:	4b46      	ldr	r3, [pc, #280]	; (800ae10 <Accelerate+0x130>)
 800acf6:	2200      	movs	r2, #0
 800acf8:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800acfa:	4b46      	ldr	r3, [pc, #280]	; (800ae14 <Accelerate+0x134>)
 800acfc:	2200      	movs	r2, #0
 800acfe:	605a      	str	r2, [r3, #4]
	mode.enc = 1;
 800ad00:	4b45      	ldr	r3, [pc, #276]	; (800ae18 <Accelerate+0x138>)
 800ad02:	2201      	movs	r2, #1
 800ad04:	70da      	strb	r2, [r3, #3]
	//Target_velocity =10;

	while( 0 <= (EN3_L.integrate + EN4_R.integrate) && (EN3_L.integrate + EN4_R.integrate) < ACCE_DECE_PULSE * 2){
 800ad06:	e04d      	b.n	800ada4 <Accelerate+0xc4>

		mode.accel = 2;
 800ad08:	4b43      	ldr	r3, [pc, #268]	; (800ae18 <Accelerate+0x138>)
 800ad0a:	2202      	movs	r2, #2
 800ad0c:	705a      	strb	r2, [r3, #1]
#if 1
		if(WALL_JUDGE_PULSE * 2 < EN3_L.integrate + EN4_R.integrate){
 800ad0e:	4b3f      	ldr	r3, [pc, #252]	; (800ae0c <Accelerate+0x12c>)
 800ad10:	685a      	ldr	r2, [r3, #4]
 800ad12:	4b3f      	ldr	r3, [pc, #252]	; (800ae10 <Accelerate+0x130>)
 800ad14:	685b      	ldr	r3, [r3, #4]
 800ad16:	4413      	add	r3, r2
 800ad18:	4618      	mov	r0, r3
 800ad1a:	f7fd fb3b 	bl	8008394 <__aeabi_i2d>
 800ad1e:	a336      	add	r3, pc, #216	; (adr r3, 800adf8 <Accelerate+0x118>)
 800ad20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad24:	f7fd fe30 	bl	8008988 <__aeabi_dcmpgt>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d037      	beq.n	800ad9e <Accelerate+0xbe>
			if(fr_average > RIGHT_WALL && fl_average > LEFT_WALL){
 800ad2e:	4b3b      	ldr	r3, [pc, #236]	; (800ae1c <Accelerate+0x13c>)
 800ad30:	edd3 7a00 	vldr	s15, [r3]
 800ad34:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800ae20 <Accelerate+0x140>
 800ad38:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad40:	dd0d      	ble.n	800ad5e <Accelerate+0x7e>
 800ad42:	4b38      	ldr	r3, [pc, #224]	; (800ae24 <Accelerate+0x144>)
 800ad44:	edd3 7a00 	vldr	s15, [r3]
 800ad48:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800ae28 <Accelerate+0x148>
 800ad4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad54:	dd03      	ble.n	800ad5e <Accelerate+0x7e>
				  mode.control = 0;
 800ad56:	4b30      	ldr	r3, [pc, #192]	; (800ae18 <Accelerate+0x138>)
 800ad58:	2200      	movs	r2, #0
 800ad5a:	715a      	strb	r2, [r3, #5]
 800ad5c:	e022      	b.n	800ada4 <Accelerate+0xc4>

				 // Side_Wall_Control(fr_average,fl_average,T8,Wall.KP, Wall.KI,Wall.KD);
		    }
			else if(fl_average > LEFT_WALL){
 800ad5e:	4b31      	ldr	r3, [pc, #196]	; (800ae24 <Accelerate+0x144>)
 800ad60:	edd3 7a00 	vldr	s15, [r3]
 800ad64:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800ae28 <Accelerate+0x148>
 800ad68:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad70:	dd03      	ble.n	800ad7a <Accelerate+0x9a>
				  mode.control = 1;
 800ad72:	4b29      	ldr	r3, [pc, #164]	; (800ae18 <Accelerate+0x138>)
 800ad74:	2201      	movs	r2, #1
 800ad76:	715a      	strb	r2, [r3, #5]
 800ad78:	e014      	b.n	800ada4 <Accelerate+0xc4>
				 // Left_Wall_Control();
		    }
			else if(fr_average > RIGHT_WALL){
 800ad7a:	4b28      	ldr	r3, [pc, #160]	; (800ae1c <Accelerate+0x13c>)
 800ad7c:	edd3 7a00 	vldr	s15, [r3]
 800ad80:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800ae20 <Accelerate+0x140>
 800ad84:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad8c:	dd03      	ble.n	800ad96 <Accelerate+0xb6>
				  mode.control = 2;
 800ad8e:	4b22      	ldr	r3, [pc, #136]	; (800ae18 <Accelerate+0x138>)
 800ad90:	2202      	movs	r2, #2
 800ad92:	715a      	strb	r2, [r3, #5]
 800ad94:	e006      	b.n	800ada4 <Accelerate+0xc4>
							 // Right_Wall_Control();
		    }
			else mode.control = 4;
 800ad96:	4b20      	ldr	r3, [pc, #128]	; (800ae18 <Accelerate+0x138>)
 800ad98:	2204      	movs	r2, #4
 800ad9a:	715a      	strb	r2, [r3, #5]
 800ad9c:	e002      	b.n	800ada4 <Accelerate+0xc4>
		}
		else mode.control = 4;
 800ad9e:	4b1e      	ldr	r3, [pc, #120]	; (800ae18 <Accelerate+0x138>)
 800ada0:	2204      	movs	r2, #4
 800ada2:	715a      	strb	r2, [r3, #5]
	while( 0 <= (EN3_L.integrate + EN4_R.integrate) && (EN3_L.integrate + EN4_R.integrate) < ACCE_DECE_PULSE * 2){
 800ada4:	4b19      	ldr	r3, [pc, #100]	; (800ae0c <Accelerate+0x12c>)
 800ada6:	685a      	ldr	r2, [r3, #4]
 800ada8:	4b19      	ldr	r3, [pc, #100]	; (800ae10 <Accelerate+0x130>)
 800adaa:	685b      	ldr	r3, [r3, #4]
 800adac:	4413      	add	r3, r2
 800adae:	2b00      	cmp	r3, #0
 800adb0:	db0f      	blt.n	800add2 <Accelerate+0xf2>
 800adb2:	4b16      	ldr	r3, [pc, #88]	; (800ae0c <Accelerate+0x12c>)
 800adb4:	685a      	ldr	r2, [r3, #4]
 800adb6:	4b16      	ldr	r3, [pc, #88]	; (800ae10 <Accelerate+0x130>)
 800adb8:	685b      	ldr	r3, [r3, #4]
 800adba:	4413      	add	r3, r2
 800adbc:	4618      	mov	r0, r3
 800adbe:	f7fd fae9 	bl	8008394 <__aeabi_i2d>
 800adc2:	a30f      	add	r3, pc, #60	; (adr r3, 800ae00 <Accelerate+0x120>)
 800adc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adc8:	f7fd fdc0 	bl	800894c <__aeabi_dcmplt>
 800adcc:	4603      	mov	r3, r0
 800adce:	2b00      	cmp	r3, #0
 800add0:	d19a      	bne.n	800ad08 <Accelerate+0x28>
	}
#else
	mode.control = 3;
}
#endif
	mode.accel = 0;
 800add2:	4b11      	ldr	r3, [pc, #68]	; (800ae18 <Accelerate+0x138>)
 800add4:	2200      	movs	r2, #0
 800add6:	705a      	strb	r2, [r3, #1]
	Target_velocity = SEARCH_SPEED;
 800add8:	4b14      	ldr	r3, [pc, #80]	; (800ae2c <Accelerate+0x14c>)
 800adda:	4a15      	ldr	r2, [pc, #84]	; (800ae30 <Accelerate+0x150>)
 800addc:	601a      	str	r2, [r3, #0]
    EN3_L.integrate = 0;
 800adde:	4b0b      	ldr	r3, [pc, #44]	; (800ae0c <Accelerate+0x12c>)
 800ade0:	2200      	movs	r2, #0
 800ade2:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800ade4:	4b0a      	ldr	r3, [pc, #40]	; (800ae10 <Accelerate+0x130>)
 800ade6:	2200      	movs	r2, #0
 800ade8:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800adea:	4b0a      	ldr	r3, [pc, #40]	; (800ae14 <Accelerate+0x134>)
 800adec:	2200      	movs	r2, #0
 800adee:	605a      	str	r2, [r3, #4]

}
 800adf0:	bf00      	nop
 800adf2:	bd80      	pop	{r7, pc}
 800adf4:	f3af 8000 	nop.w
 800adf8:	de04ae66 	.word	0xde04ae66
 800adfc:	40d897a9 	.word	0x40d897a9
 800ae00:	e16a9cf5 	.word	0xe16a9cf5
 800ae04:	40e62218 	.word	0x40e62218
 800ae08:	20000eec 	.word	0x20000eec
 800ae0c:	20000cc4 	.word	0x20000cc4
 800ae10:	20000cd0 	.word	0x20000cd0
 800ae14:	20000cdc 	.word	0x20000cdc
 800ae18:	20000ce8 	.word	0x20000ce8
 800ae1c:	20016558 	.word	0x20016558
 800ae20:	42c80000 	.word	0x42c80000
 800ae24:	2000508c 	.word	0x2000508c
 800ae28:	430c0000 	.word	0x430c0000
 800ae2c:	20000f60 	.word	0x20000f60
 800ae30:	43700000 	.word	0x43700000
 800ae34:	00000000 	.word	0x00000000

0800ae38 <Decelerate>:
void Decelerate(){
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	af00      	add	r7, sp, #0
	//IMU_init();
	//mode.control = 4;

	//mode.control = 3;
	//printf("%d\r\n",EN3_L.integrate + EN4_R.integrate);
	while(EN3_L.integrate + EN4_R.integrate < ACCE_DECE_PULSE * 2 && (sl_average + sr_average )/2 < 1980){
 800ae3c:	e04d      	b.n	800aeda <Decelerate+0xa2>
		mode.accel = 3;
 800ae3e:	4b46      	ldr	r3, [pc, #280]	; (800af58 <Decelerate+0x120>)
 800ae40:	2203      	movs	r2, #3
 800ae42:	705a      	strb	r2, [r3, #1]
#if 1
		if(EN3_L.integrate + EN4_R.integrate < ACCE_DECE_PULSE * 2 - (WALL_JUDGE_PULSE  * 2 *3/5) ){//: -
 800ae44:	4b45      	ldr	r3, [pc, #276]	; (800af5c <Decelerate+0x124>)
 800ae46:	685a      	ldr	r2, [r3, #4]
 800ae48:	4b45      	ldr	r3, [pc, #276]	; (800af60 <Decelerate+0x128>)
 800ae4a:	685b      	ldr	r3, [r3, #4]
 800ae4c:	4413      	add	r3, r2
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f7fd faa0 	bl	8008394 <__aeabi_i2d>
 800ae54:	a33c      	add	r3, pc, #240	; (adr r3, 800af48 <Decelerate+0x110>)
 800ae56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae5a:	f7fd fd77 	bl	800894c <__aeabi_dcmplt>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d037      	beq.n	800aed4 <Decelerate+0x9c>
		  if(fr_average > RIGHT_WALL && fl_average > LEFT_WALL){
 800ae64:	4b3f      	ldr	r3, [pc, #252]	; (800af64 <Decelerate+0x12c>)
 800ae66:	edd3 7a00 	vldr	s15, [r3]
 800ae6a:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 800af68 <Decelerate+0x130>
 800ae6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ae72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae76:	dd0d      	ble.n	800ae94 <Decelerate+0x5c>
 800ae78:	4b3c      	ldr	r3, [pc, #240]	; (800af6c <Decelerate+0x134>)
 800ae7a:	edd3 7a00 	vldr	s15, [r3]
 800ae7e:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800af70 <Decelerate+0x138>
 800ae82:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ae86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae8a:	dd03      	ble.n	800ae94 <Decelerate+0x5c>
			  mode.control = 0;
 800ae8c:	4b32      	ldr	r3, [pc, #200]	; (800af58 <Decelerate+0x120>)
 800ae8e:	2200      	movs	r2, #0
 800ae90:	715a      	strb	r2, [r3, #5]
 800ae92:	e022      	b.n	800aeda <Decelerate+0xa2>

			 // Side_Wall_Control(fr_average,fl_average,T8,Wall.KP, Wall.KI,Wall.KD);
	      }
		  else if(fl_average > LEFT_WALL){
 800ae94:	4b35      	ldr	r3, [pc, #212]	; (800af6c <Decelerate+0x134>)
 800ae96:	edd3 7a00 	vldr	s15, [r3]
 800ae9a:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800af70 <Decelerate+0x138>
 800ae9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aea6:	dd03      	ble.n	800aeb0 <Decelerate+0x78>
			  mode.control = 1;
 800aea8:	4b2b      	ldr	r3, [pc, #172]	; (800af58 <Decelerate+0x120>)
 800aeaa:	2201      	movs	r2, #1
 800aeac:	715a      	strb	r2, [r3, #5]
 800aeae:	e014      	b.n	800aeda <Decelerate+0xa2>
			 // Left_Wall_Control();
	      }
		  else if(fr_average > RIGHT_WALL){
 800aeb0:	4b2c      	ldr	r3, [pc, #176]	; (800af64 <Decelerate+0x12c>)
 800aeb2:	edd3 7a00 	vldr	s15, [r3]
 800aeb6:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800af68 <Decelerate+0x130>
 800aeba:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aec2:	dd03      	ble.n	800aecc <Decelerate+0x94>
			  mode.control = 2;
 800aec4:	4b24      	ldr	r3, [pc, #144]	; (800af58 <Decelerate+0x120>)
 800aec6:	2202      	movs	r2, #2
 800aec8:	715a      	strb	r2, [r3, #5]
 800aeca:	e006      	b.n	800aeda <Decelerate+0xa2>
						 // Right_Wall_Control();
	      }
		  else mode.control = 4;
 800aecc:	4b22      	ldr	r3, [pc, #136]	; (800af58 <Decelerate+0x120>)
 800aece:	2204      	movs	r2, #4
 800aed0:	715a      	strb	r2, [r3, #5]
 800aed2:	e002      	b.n	800aeda <Decelerate+0xa2>
		}
		else mode.control = 4;
 800aed4:	4b20      	ldr	r3, [pc, #128]	; (800af58 <Decelerate+0x120>)
 800aed6:	2204      	movs	r2, #4
 800aed8:	715a      	strb	r2, [r3, #5]
	while(EN3_L.integrate + EN4_R.integrate < ACCE_DECE_PULSE * 2 && (sl_average + sr_average )/2 < 1980){
 800aeda:	4b20      	ldr	r3, [pc, #128]	; (800af5c <Decelerate+0x124>)
 800aedc:	685a      	ldr	r2, [r3, #4]
 800aede:	4b20      	ldr	r3, [pc, #128]	; (800af60 <Decelerate+0x128>)
 800aee0:	685b      	ldr	r3, [r3, #4]
 800aee2:	4413      	add	r3, r2
 800aee4:	4618      	mov	r0, r3
 800aee6:	f7fd fa55 	bl	8008394 <__aeabi_i2d>
 800aeea:	a319      	add	r3, pc, #100	; (adr r3, 800af50 <Decelerate+0x118>)
 800aeec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aef0:	f7fd fd2c 	bl	800894c <__aeabi_dcmplt>
 800aef4:	4603      	mov	r3, r0
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d012      	beq.n	800af20 <Decelerate+0xe8>
 800aefa:	4b1e      	ldr	r3, [pc, #120]	; (800af74 <Decelerate+0x13c>)
 800aefc:	ed93 7a00 	vldr	s14, [r3]
 800af00:	4b1d      	ldr	r3, [pc, #116]	; (800af78 <Decelerate+0x140>)
 800af02:	edd3 7a00 	vldr	s15, [r3]
 800af06:	ee37 7a27 	vadd.f32	s14, s14, s15
 800af0a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800af0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800af12:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800af7c <Decelerate+0x144>
 800af16:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af1e:	d48e      	bmi.n	800ae3e <Decelerate+0x6>
#else
	mode.control = 3;
}
#endif

	mode.accel = 0;
 800af20:	4b0d      	ldr	r3, [pc, #52]	; (800af58 <Decelerate+0x120>)
 800af22:	2200      	movs	r2, #0
 800af24:	705a      	strb	r2, [r3, #1]
	mode.control = 5;
 800af26:	4b0c      	ldr	r3, [pc, #48]	; (800af58 <Decelerate+0x120>)
 800af28:	2205      	movs	r2, #5
 800af2a:	715a      	strb	r2, [r3, #5]
	Target_velocity = 0;
 800af2c:	4b14      	ldr	r3, [pc, #80]	; (800af80 <Decelerate+0x148>)
 800af2e:	f04f 0200 	mov.w	r2, #0
 800af32:	601a      	str	r2, [r3, #0]
	mode.enc = 0;
 800af34:	4b08      	ldr	r3, [pc, #32]	; (800af58 <Decelerate+0x120>)
 800af36:	2200      	movs	r2, #0
 800af38:	70da      	strb	r2, [r3, #3]
	error_reset = 0;
 800af3a:	4b12      	ldr	r3, [pc, #72]	; (800af84 <Decelerate+0x14c>)
 800af3c:	2200      	movs	r2, #0
 800af3e:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800af40:	f7fe fd48 	bl	80099d4 <Motor_Count_Clear>
	//printf("????????????????????????\r\n");
}
 800af44:	bf00      	nop
 800af46:	bd80      	pop	{r7, pc}
 800af48:	d738d147 	.word	0xd738d147
 800af4c:	40dd82cb 	.word	0x40dd82cb
 800af50:	e16a9cf5 	.word	0xe16a9cf5
 800af54:	40e62218 	.word	0x40e62218
 800af58:	20000ce8 	.word	0x20000ce8
 800af5c:	20000cc4 	.word	0x20000cc4
 800af60:	20000cd0 	.word	0x20000cd0
 800af64:	20016558 	.word	0x20016558
 800af68:	42c80000 	.word	0x42c80000
 800af6c:	2000508c 	.word	0x2000508c
 800af70:	430c0000 	.word	0x430c0000
 800af74:	20016628 	.word	0x20016628
 800af78:	20015b30 	.word	0x20015b30
 800af7c:	44f78000 	.word	0x44f78000
 800af80:	20000f60 	.word	0x20000f60
 800af84:	20000eec 	.word	0x20000eec

0800af88 <straight>:

			return Velocity;


}
void straight(){ //uint8_t block_num
 800af88:	b5b0      	push	{r4, r5, r7, lr}
 800af8a:	af00      	add	r7, sp, #0
//    EN3_L.integrate = 0;
//    EN4_R.integrate = 0;
//	  EN_Body.integrate = 0;
//    mode.enc = 1;

  while(EN3_L.integrate + EN4_R.integrate < Target_pulse * 2 ){
 800af8c:	e07e      	b.n	800b08c <straight+0x104>
#if 1
	  if(EN3_L.integrate + EN4_R.integrate < Target_pulse * 2 *0.45 || Target_pulse * 2 - (WALL_JUDGE_PULSE * 12/5) < EN3_L.integrate + EN4_R.integrate){
 800af8e:	4b54      	ldr	r3, [pc, #336]	; (800b0e0 <straight+0x158>)
 800af90:	685a      	ldr	r2, [r3, #4]
 800af92:	4b54      	ldr	r3, [pc, #336]	; (800b0e4 <straight+0x15c>)
 800af94:	685b      	ldr	r3, [r3, #4]
 800af96:	4413      	add	r3, r2
 800af98:	4618      	mov	r0, r3
 800af9a:	f7fd f9fb 	bl	8008394 <__aeabi_i2d>
 800af9e:	4604      	mov	r4, r0
 800afa0:	460d      	mov	r5, r1
 800afa2:	4b51      	ldr	r3, [pc, #324]	; (800b0e8 <straight+0x160>)
 800afa4:	edd3 7a00 	vldr	s15, [r3]
 800afa8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800afac:	ee17 0a90 	vmov	r0, s15
 800afb0:	f7fd fa02 	bl	80083b8 <__aeabi_f2d>
 800afb4:	a346      	add	r3, pc, #280	; (adr r3, 800b0d0 <straight+0x148>)
 800afb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afba:	f7fd fa55 	bl	8008468 <__aeabi_dmul>
 800afbe:	4602      	mov	r2, r0
 800afc0:	460b      	mov	r3, r1
 800afc2:	4620      	mov	r0, r4
 800afc4:	4629      	mov	r1, r5
 800afc6:	f7fd fcc1 	bl	800894c <__aeabi_dcmplt>
 800afca:	4603      	mov	r3, r0
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d122      	bne.n	800b016 <straight+0x8e>
 800afd0:	4b45      	ldr	r3, [pc, #276]	; (800b0e8 <straight+0x160>)
 800afd2:	edd3 7a00 	vldr	s15, [r3]
 800afd6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800afda:	ee17 0a90 	vmov	r0, s15
 800afde:	f7fd f9eb 	bl	80083b8 <__aeabi_f2d>
 800afe2:	a33d      	add	r3, pc, #244	; (adr r3, 800b0d8 <straight+0x150>)
 800afe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe8:	f7fd f886 	bl	80080f8 <__aeabi_dsub>
 800afec:	4603      	mov	r3, r0
 800afee:	460c      	mov	r4, r1
 800aff0:	4625      	mov	r5, r4
 800aff2:	461c      	mov	r4, r3
 800aff4:	4b3a      	ldr	r3, [pc, #232]	; (800b0e0 <straight+0x158>)
 800aff6:	685a      	ldr	r2, [r3, #4]
 800aff8:	4b3a      	ldr	r3, [pc, #232]	; (800b0e4 <straight+0x15c>)
 800affa:	685b      	ldr	r3, [r3, #4]
 800affc:	4413      	add	r3, r2
 800affe:	4618      	mov	r0, r3
 800b000:	f7fd f9c8 	bl	8008394 <__aeabi_i2d>
 800b004:	4602      	mov	r2, r0
 800b006:	460b      	mov	r3, r1
 800b008:	4620      	mov	r0, r4
 800b00a:	4629      	mov	r1, r5
 800b00c:	f7fd fc9e 	bl	800894c <__aeabi_dcmplt>
 800b010:	4603      	mov	r3, r0
 800b012:	2b00      	cmp	r3, #0
 800b014:	d037      	beq.n	800b086 <straight+0xfe>

			if(fr_average > RIGHT_WALL && fl_average > LEFT_WALL){
 800b016:	4b35      	ldr	r3, [pc, #212]	; (800b0ec <straight+0x164>)
 800b018:	edd3 7a00 	vldr	s15, [r3]
 800b01c:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800b0f0 <straight+0x168>
 800b020:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b028:	dd0d      	ble.n	800b046 <straight+0xbe>
 800b02a:	4b32      	ldr	r3, [pc, #200]	; (800b0f4 <straight+0x16c>)
 800b02c:	edd3 7a00 	vldr	s15, [r3]
 800b030:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800b0f8 <straight+0x170>
 800b034:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b03c:	dd03      	ble.n	800b046 <straight+0xbe>
				  mode.control = 0;
 800b03e:	4b2f      	ldr	r3, [pc, #188]	; (800b0fc <straight+0x174>)
 800b040:	2200      	movs	r2, #0
 800b042:	715a      	strb	r2, [r3, #5]
 800b044:	e01e      	b.n	800b084 <straight+0xfc>

				 // Side_Wall_Control(fr_average,fl_average,T8,Wall.KP, Wall.KI,Wall.KD);
		    }
			else if(fl_average > LEFT_WALL){
 800b046:	4b2b      	ldr	r3, [pc, #172]	; (800b0f4 <straight+0x16c>)
 800b048:	edd3 7a00 	vldr	s15, [r3]
 800b04c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800b0f8 <straight+0x170>
 800b050:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b058:	dd03      	ble.n	800b062 <straight+0xda>
				  mode.control = 1;
 800b05a:	4b28      	ldr	r3, [pc, #160]	; (800b0fc <straight+0x174>)
 800b05c:	2201      	movs	r2, #1
 800b05e:	715a      	strb	r2, [r3, #5]
 800b060:	e014      	b.n	800b08c <straight+0x104>
				 // Left_Wall_Control();
		    }
			else if(fr_average > RIGHT_WALL){
 800b062:	4b22      	ldr	r3, [pc, #136]	; (800b0ec <straight+0x164>)
 800b064:	edd3 7a00 	vldr	s15, [r3]
 800b068:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800b0f0 <straight+0x168>
 800b06c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b074:	dd03      	ble.n	800b07e <straight+0xf6>
				  mode.control = 2;
 800b076:	4b21      	ldr	r3, [pc, #132]	; (800b0fc <straight+0x174>)
 800b078:	2202      	movs	r2, #2
 800b07a:	715a      	strb	r2, [r3, #5]
 800b07c:	e006      	b.n	800b08c <straight+0x104>
							 // Right_Wall_Control();
		    }
			else mode.control = 4;
 800b07e:	4b1f      	ldr	r3, [pc, #124]	; (800b0fc <straight+0x174>)
 800b080:	2204      	movs	r2, #4
 800b082:	715a      	strb	r2, [r3, #5]
			if(fr_average > RIGHT_WALL && fl_average > LEFT_WALL){
 800b084:	e002      	b.n	800b08c <straight+0x104>
	  }
	  else
		  mode.control = 4;
 800b086:	4b1d      	ldr	r3, [pc, #116]	; (800b0fc <straight+0x174>)
 800b088:	2204      	movs	r2, #4
 800b08a:	715a      	strb	r2, [r3, #5]
  while(EN3_L.integrate + EN4_R.integrate < Target_pulse * 2 ){
 800b08c:	4b14      	ldr	r3, [pc, #80]	; (800b0e0 <straight+0x158>)
 800b08e:	685a      	ldr	r2, [r3, #4]
 800b090:	4b14      	ldr	r3, [pc, #80]	; (800b0e4 <straight+0x15c>)
 800b092:	685b      	ldr	r3, [r3, #4]
 800b094:	4413      	add	r3, r2
 800b096:	ee07 3a90 	vmov	s15, r3
 800b09a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b09e:	4b12      	ldr	r3, [pc, #72]	; (800b0e8 <straight+0x160>)
 800b0a0:	edd3 7a00 	vldr	s15, [r3]
 800b0a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b0a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b0ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0b0:	f53f af6d 	bmi.w	800af8e <straight+0x6>
#else

		  mode.control = 3;
  }
#endif
      EN3_L.integrate = 0;
 800b0b4:	4b0a      	ldr	r3, [pc, #40]	; (800b0e0 <straight+0x158>)
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	605a      	str	r2, [r3, #4]
      EN4_R.integrate = 0;
 800b0ba:	4b0a      	ldr	r3, [pc, #40]	; (800b0e4 <straight+0x15c>)
 800b0bc:	2200      	movs	r2, #0
 800b0be:	605a      	str	r2, [r3, #4]
      EN_Body.integrate = 0;
 800b0c0:	4b0f      	ldr	r3, [pc, #60]	; (800b100 <straight+0x178>)
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	605a      	str	r2, [r3, #4]
    }

    printf("3???? : %d \r\n",check);

#endif
}
 800b0c6:	bf00      	nop
 800b0c8:	bdb0      	pop	{r4, r5, r7, pc}
 800b0ca:	bf00      	nop
 800b0cc:	f3af 8000 	nop.w
 800b0d0:	cccccccd 	.word	0xcccccccd
 800b0d4:	3fdccccc 	.word	0x3fdccccc
 800b0d8:	d738d146 	.word	0xd738d146
 800b0dc:	40dd82cb 	.word	0x40dd82cb
 800b0e0:	20000cc4 	.word	0x20000cc4
 800b0e4:	20000cd0 	.word	0x20000cd0
 800b0e8:	20000000 	.word	0x20000000
 800b0ec:	20016558 	.word	0x20016558
 800b0f0:	42c80000 	.word	0x42c80000
 800b0f4:	2000508c 	.word	0x2000508c
 800b0f8:	430c0000 	.word	0x430c0000
 800b0fc:	20000ce8 	.word	0x20000ce8
 800b100:	20000cdc 	.word	0x20000cdc
 800b104:	00000000 	.word	0x00000000

0800b108 <IMU_turn>:

			return Velocity;

}

void IMU_turn(int8_t target_angle, double target_angle_velo){
 800b108:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800b10c:	ed2d 8b02 	vpush	{d8}
 800b110:	b084      	sub	sp, #16
 800b112:	af00      	add	r7, sp, #0
 800b114:	4603      	mov	r3, r0
 800b116:	ed87 0b00 	vstr	d0, [r7]
 800b11a:	73fb      	strb	r3, [r7, #15]
	    Motor_PWM_Start();
 800b11c:	f7fe ffae 	bl	800a07c <Motor_PWM_Start>
	    if(target_angle < 0){
 800b120:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b124:	2b00      	cmp	r3, #0
 800b126:	da37      	bge.n	800b198 <IMU_turn+0x90>
	     while(target_angle < Body_angle){
 800b128:	e027      	b.n	800b17a <IMU_turn+0x72>

		   IMU_Control(target_angle_velo, imu_data, T1, imu.KP,imu.KI, imu.KD );
 800b12a:	4b47      	ldr	r3, [pc, #284]	; (800b248 <IMU_turn+0x140>)
 800b12c:	ed93 8b00 	vldr	d8, [r3]
 800b130:	4b46      	ldr	r3, [pc, #280]	; (800b24c <IMU_turn+0x144>)
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	4618      	mov	r0, r3
 800b136:	f7fd f93f 	bl	80083b8 <__aeabi_f2d>
 800b13a:	4604      	mov	r4, r0
 800b13c:	460d      	mov	r5, r1
 800b13e:	4b43      	ldr	r3, [pc, #268]	; (800b24c <IMU_turn+0x144>)
 800b140:	685b      	ldr	r3, [r3, #4]
 800b142:	4618      	mov	r0, r3
 800b144:	f7fd f938 	bl	80083b8 <__aeabi_f2d>
 800b148:	4680      	mov	r8, r0
 800b14a:	4689      	mov	r9, r1
 800b14c:	4b3f      	ldr	r3, [pc, #252]	; (800b24c <IMU_turn+0x144>)
 800b14e:	689b      	ldr	r3, [r3, #8]
 800b150:	4618      	mov	r0, r3
 800b152:	f7fd f931 	bl	80083b8 <__aeabi_f2d>
 800b156:	4602      	mov	r2, r0
 800b158:	460b      	mov	r3, r1
 800b15a:	ec43 2b15 	vmov	d5, r2, r3
 800b15e:	ec49 8b14 	vmov	d4, r8, r9
 800b162:	ec45 4b13 	vmov	d3, r4, r5
 800b166:	ed9f 2b36 	vldr	d2, [pc, #216]	; 800b240 <IMU_turn+0x138>
 800b16a:	eeb0 1a48 	vmov.f32	s2, s16
 800b16e:	eef0 1a68 	vmov.f32	s3, s17
 800b172:	ed97 0b00 	vldr	d0, [r7]
 800b176:	f7ff f8bb 	bl	800a2f0 <IMU_Control>
	     while(target_angle < Body_angle){
 800b17a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b17e:	4618      	mov	r0, r3
 800b180:	f7fd f908 	bl	8008394 <__aeabi_i2d>
 800b184:	4b32      	ldr	r3, [pc, #200]	; (800b250 <IMU_turn+0x148>)
 800b186:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b18a:	461a      	mov	r2, r3
 800b18c:	4623      	mov	r3, r4
 800b18e:	f7fd fbdd 	bl	800894c <__aeabi_dcmplt>
 800b192:	4603      	mov	r3, r0
 800b194:	2b00      	cmp	r3, #0
 800b196:	d1c8      	bne.n	800b12a <IMU_turn+0x22>
		//printf(" : %f \r\n", Body_angle*180/ M_PI);
	     }
	    }
	    if(target_angle > 0){
 800b198:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	dd37      	ble.n	800b210 <IMU_turn+0x108>
	     while(target_angle > Body_angle){
 800b1a0:	e027      	b.n	800b1f2 <IMU_turn+0xea>

	       IMU_Control(target_angle_velo, imu_data, T1, imu.KP,imu.KI, imu.KD );
 800b1a2:	4b29      	ldr	r3, [pc, #164]	; (800b248 <IMU_turn+0x140>)
 800b1a4:	ed93 8b00 	vldr	d8, [r3]
 800b1a8:	4b28      	ldr	r3, [pc, #160]	; (800b24c <IMU_turn+0x144>)
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	f7fd f903 	bl	80083b8 <__aeabi_f2d>
 800b1b2:	4604      	mov	r4, r0
 800b1b4:	460d      	mov	r5, r1
 800b1b6:	4b25      	ldr	r3, [pc, #148]	; (800b24c <IMU_turn+0x144>)
 800b1b8:	685b      	ldr	r3, [r3, #4]
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	f7fd f8fc 	bl	80083b8 <__aeabi_f2d>
 800b1c0:	4680      	mov	r8, r0
 800b1c2:	4689      	mov	r9, r1
 800b1c4:	4b21      	ldr	r3, [pc, #132]	; (800b24c <IMU_turn+0x144>)
 800b1c6:	689b      	ldr	r3, [r3, #8]
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	f7fd f8f5 	bl	80083b8 <__aeabi_f2d>
 800b1ce:	4602      	mov	r2, r0
 800b1d0:	460b      	mov	r3, r1
 800b1d2:	ec43 2b15 	vmov	d5, r2, r3
 800b1d6:	ec49 8b14 	vmov	d4, r8, r9
 800b1da:	ec45 4b13 	vmov	d3, r4, r5
 800b1de:	ed9f 2b18 	vldr	d2, [pc, #96]	; 800b240 <IMU_turn+0x138>
 800b1e2:	eeb0 1a48 	vmov.f32	s2, s16
 800b1e6:	eef0 1a68 	vmov.f32	s3, s17
 800b1ea:	ed97 0b00 	vldr	d0, [r7]
 800b1ee:	f7ff f87f 	bl	800a2f0 <IMU_Control>
	     while(target_angle > Body_angle){
 800b1f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	f7fd f8cc 	bl	8008394 <__aeabi_i2d>
 800b1fc:	4b14      	ldr	r3, [pc, #80]	; (800b250 <IMU_turn+0x148>)
 800b1fe:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b202:	461a      	mov	r2, r3
 800b204:	4623      	mov	r3, r4
 800b206:	f7fd fbbf 	bl	8008988 <__aeabi_dcmpgt>
 800b20a:	4603      	mov	r3, r0
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d1c8      	bne.n	800b1a2 <IMU_turn+0x9a>
	    			//printf(" : %f \r\n", Body_angle*180/ M_PI);
	     }
	    }
	    mode.enc = 0;
 800b210:	4b10      	ldr	r3, [pc, #64]	; (800b254 <IMU_turn+0x14c>)
 800b212:	2200      	movs	r2, #0
 800b214:	70da      	strb	r2, [r3, #3]
	    imu_angle = 0;
 800b216:	4a10      	ldr	r2, [pc, #64]	; (800b258 <IMU_turn+0x150>)
 800b218:	f04f 0300 	mov.w	r3, #0
 800b21c:	f04f 0400 	mov.w	r4, #0
 800b220:	e9c2 3400 	strd	r3, r4, [r2]
	    Body_angle = 0;
 800b224:	4a0a      	ldr	r2, [pc, #40]	; (800b250 <IMU_turn+0x148>)
 800b226:	f04f 0300 	mov.w	r3, #0
 800b22a:	f04f 0400 	mov.w	r4, #0
 800b22e:	e9c2 3400 	strd	r3, r4, [r2]

	//Motor_PWM_Stop();

}
 800b232:	bf00      	nop
 800b234:	3710      	adds	r7, #16
 800b236:	46bd      	mov	sp, r7
 800b238:	ecbd 8b02 	vpop	{d8}
 800b23c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800b240:	d2f1a9fc 	.word	0xd2f1a9fc
 800b244:	3f50624d 	.word	0x3f50624d
 800b248:	20000f78 	.word	0x20000f78
 800b24c:	20000cb8 	.word	0x20000cb8
 800b250:	20000f68 	.word	0x20000f68
 800b254:	20000ce8 	.word	0x20000ce8
 800b258:	20000f70 	.word	0x20000f70

0800b25c <turn_right>:

void turn_right(){
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b082      	sub	sp, #8
 800b260:	af00      	add	r7, sp, #0

	//
	//or 
	  uint8_t counter=0;
 800b262:	2300      	movs	r3, #0
 800b264:	71fb      	strb	r3, [r7, #7]

	   while(counter < 1){
 800b266:	e045      	b.n	800b2f4 <turn_right+0x98>

			Target_velocity = 0;
 800b268:	4b28      	ldr	r3, [pc, #160]	; (800b30c <turn_right+0xb0>)
 800b26a:	f04f 0200 	mov.w	r2, #0
 800b26e:	601a      	str	r2, [r3, #0]

			error_reset = 0;
 800b270:	4b27      	ldr	r3, [pc, #156]	; (800b310 <turn_right+0xb4>)
 800b272:	2200      	movs	r2, #0
 800b274:	701a      	strb	r2, [r3, #0]
			Motor_Count_Clear();
 800b276:	f7fe fbad 	bl	80099d4 <Motor_Count_Clear>
	    EN3_L.integrate = 0;
 800b27a:	4b26      	ldr	r3, [pc, #152]	; (800b314 <turn_right+0xb8>)
 800b27c:	2200      	movs	r2, #0
 800b27e:	605a      	str	r2, [r3, #4]
	    EN4_R.integrate = 0;
 800b280:	4b25      	ldr	r3, [pc, #148]	; (800b318 <turn_right+0xbc>)
 800b282:	2200      	movs	r2, #0
 800b284:	605a      	str	r2, [r3, #4]
		  EN_Body.integrate = 0;
 800b286:	4b25      	ldr	r3, [pc, #148]	; (800b31c <turn_right+0xc0>)
 800b288:	2200      	movs	r2, #0
 800b28a:	605a      	str	r2, [r3, #4]
		  mode.enc = 1;
 800b28c:	4b24      	ldr	r3, [pc, #144]	; (800b320 <turn_right+0xc4>)
 800b28e:	2201      	movs	r2, #1
 800b290:	70da      	strb	r2, [r3, #3]
		///while(EN3_L.integrate >= -Target_pul_quarter && EN4_R.integrate <= Target_pul_quarter){
	  while(EN3_L.integrate + (-1)*EN4_R.integrate <= Target_pul_quarter*2){
 800b292:	e005      	b.n	800b2a0 <turn_right+0x44>
		  mode.control = 3;
 800b294:	4b22      	ldr	r3, [pc, #136]	; (800b320 <turn_right+0xc4>)
 800b296:	2203      	movs	r2, #3
 800b298:	715a      	strb	r2, [r3, #5]
		  Target_Rad_velo = -3;//Rotate(Target_Rad_velo, -5, Target_pul_quarter, EN3_L.integrate);
 800b29a:	4b22      	ldr	r3, [pc, #136]	; (800b324 <turn_right+0xc8>)
 800b29c:	4a22      	ldr	r2, [pc, #136]	; (800b328 <turn_right+0xcc>)
 800b29e:	601a      	str	r2, [r3, #0]
	  while(EN3_L.integrate + (-1)*EN4_R.integrate <= Target_pul_quarter*2){
 800b2a0:	4b1c      	ldr	r3, [pc, #112]	; (800b314 <turn_right+0xb8>)
 800b2a2:	685a      	ldr	r2, [r3, #4]
 800b2a4:	4b1c      	ldr	r3, [pc, #112]	; (800b318 <turn_right+0xbc>)
 800b2a6:	685b      	ldr	r3, [r3, #4]
 800b2a8:	1ad3      	subs	r3, r2, r3
 800b2aa:	ee07 3a90 	vmov	s15, r3
 800b2ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b2b2:	4b1e      	ldr	r3, [pc, #120]	; (800b32c <turn_right+0xd0>)
 800b2b4:	edd3 7a00 	vldr	s15, [r3]
 800b2b8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b2bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b2c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2c4:	d9e6      	bls.n	800b294 <turn_right+0x38>
		  //Rotate_Control(Target_rotate,T1, velocity.KP, velocity.KI, velocity.KD);
//		  mode.control = 3;
//		  Target_Rad_velo = -10;
	    	}
	      mode.enc = 0;
 800b2c6:	4b16      	ldr	r3, [pc, #88]	; (800b320 <turn_right+0xc4>)
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	70da      	strb	r2, [r3, #3]
	      Target_Rad_velo = 0;
 800b2cc:	4b15      	ldr	r3, [pc, #84]	; (800b324 <turn_right+0xc8>)
 800b2ce:	f04f 0200 	mov.w	r2, #0
 800b2d2:	601a      	str	r2, [r3, #0]
//	      mode.control = 4;
//	      Target_Rad_velo = 0;
	      Target_velocity = 0;
 800b2d4:	4b0d      	ldr	r3, [pc, #52]	; (800b30c <turn_right+0xb0>)
 800b2d6:	f04f 0200 	mov.w	r2, #0
 800b2da:	601a      	str	r2, [r3, #0]
	      //Target_rotate =0;
	      EN3_L.integrate = 0;
 800b2dc:	4b0d      	ldr	r3, [pc, #52]	; (800b314 <turn_right+0xb8>)
 800b2de:	2200      	movs	r2, #0
 800b2e0:	605a      	str	r2, [r3, #4]
	      EN4_R.integrate = 0;
 800b2e2:	4b0d      	ldr	r3, [pc, #52]	; (800b318 <turn_right+0xbc>)
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	605a      	str	r2, [r3, #4]
	      EN_Body.integrate = 0;
 800b2e8:	4b0c      	ldr	r3, [pc, #48]	; (800b31c <turn_right+0xc0>)
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	605a      	str	r2, [r3, #4]
	      counter++;
 800b2ee:	79fb      	ldrb	r3, [r7, #7]
 800b2f0:	3301      	adds	r3, #1
 800b2f2:	71fb      	strb	r3, [r7, #7]
	   while(counter < 1){
 800b2f4:	79fb      	ldrb	r3, [r7, #7]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d0b6      	beq.n	800b268 <turn_right+0xc>
	     }
		error_reset = 0;
 800b2fa:	4b05      	ldr	r3, [pc, #20]	; (800b310 <turn_right+0xb4>)
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	701a      	strb	r2, [r3, #0]
		Motor_Count_Clear();
 800b300:	f7fe fb68 	bl	80099d4 <Motor_Count_Clear>



}
 800b304:	bf00      	nop
 800b306:	3708      	adds	r7, #8
 800b308:	46bd      	mov	sp, r7
 800b30a:	bd80      	pop	{r7, pc}
 800b30c:	20000f60 	.word	0x20000f60
 800b310:	20000eec 	.word	0x20000eec
 800b314:	20000cc4 	.word	0x20000cc4
 800b318:	20000cd0 	.word	0x20000cd0
 800b31c:	20000cdc 	.word	0x20000cdc
 800b320:	20000ce8 	.word	0x20000ce8
 800b324:	20000f64 	.word	0x20000f64
 800b328:	c0400000 	.word	0xc0400000
 800b32c:	20000004 	.word	0x20000004

0800b330 <turn_left>:

void turn_left(){
 800b330:	b580      	push	{r7, lr}
 800b332:	b082      	sub	sp, #8
 800b334:	af00      	add	r7, sp, #0

	  uint8_t counter=0;
 800b336:	2300      	movs	r3, #0
 800b338:	71fb      	strb	r3, [r7, #7]
	  //static int check = 0, check2 = 0;

    while(counter < 1){
 800b33a:	e045      	b.n	800b3c8 <turn_left+0x98>

			Target_velocity = 0;
 800b33c:	4b28      	ldr	r3, [pc, #160]	; (800b3e0 <turn_left+0xb0>)
 800b33e:	f04f 0200 	mov.w	r2, #0
 800b342:	601a      	str	r2, [r3, #0]
			error_reset = 0;
 800b344:	4b27      	ldr	r3, [pc, #156]	; (800b3e4 <turn_left+0xb4>)
 800b346:	2200      	movs	r2, #0
 800b348:	701a      	strb	r2, [r3, #0]
			Motor_Count_Clear();
 800b34a:	f7fe fb43 	bl	80099d4 <Motor_Count_Clear>
	      EN3_L.integrate = 0;
 800b34e:	4b26      	ldr	r3, [pc, #152]	; (800b3e8 <turn_left+0xb8>)
 800b350:	2200      	movs	r2, #0
 800b352:	605a      	str	r2, [r3, #4]
	      EN4_R.integrate = 0;
 800b354:	4b25      	ldr	r3, [pc, #148]	; (800b3ec <turn_left+0xbc>)
 800b356:	2200      	movs	r2, #0
 800b358:	605a      	str	r2, [r3, #4]
		  EN_Body.integrate = 0;
 800b35a:	4b25      	ldr	r3, [pc, #148]	; (800b3f0 <turn_left+0xc0>)
 800b35c:	2200      	movs	r2, #0
 800b35e:	605a      	str	r2, [r3, #4]
		  mode.enc = 1;
 800b360:	4b24      	ldr	r3, [pc, #144]	; (800b3f4 <turn_left+0xc4>)
 800b362:	2201      	movs	r2, #1
 800b364:	70da      	strb	r2, [r3, #3]
	while((-1)*EN3_L.integrate + EN4_R.integrate <= Target_pul_quarter * 2){
 800b366:	e005      	b.n	800b374 <turn_left+0x44>

		  mode.control = 3;
 800b368:	4b22      	ldr	r3, [pc, #136]	; (800b3f4 <turn_left+0xc4>)
 800b36a:	2203      	movs	r2, #3
 800b36c:	715a      	strb	r2, [r3, #5]
		  Target_Rad_velo = 3;//Rotate(Target_Rad_velo, 5, Target_pul_quarter, EN4_R.integrate);
 800b36e:	4b22      	ldr	r3, [pc, #136]	; (800b3f8 <turn_left+0xc8>)
 800b370:	4a22      	ldr	r2, [pc, #136]	; (800b3fc <turn_left+0xcc>)
 800b372:	601a      	str	r2, [r3, #0]
	while((-1)*EN3_L.integrate + EN4_R.integrate <= Target_pul_quarter * 2){
 800b374:	4b1d      	ldr	r3, [pc, #116]	; (800b3ec <turn_left+0xbc>)
 800b376:	685a      	ldr	r2, [r3, #4]
 800b378:	4b1b      	ldr	r3, [pc, #108]	; (800b3e8 <turn_left+0xb8>)
 800b37a:	685b      	ldr	r3, [r3, #4]
 800b37c:	1ad3      	subs	r3, r2, r3
 800b37e:	ee07 3a90 	vmov	s15, r3
 800b382:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b386:	4b1e      	ldr	r3, [pc, #120]	; (800b400 <turn_left+0xd0>)
 800b388:	edd3 7a00 	vldr	s15, [r3]
 800b38c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b390:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b398:	d9e6      	bls.n	800b368 <turn_left+0x38>
//	      check = EN3_L.integrate;
//	      check2 = EN4_R.integrate;
//		mode.control = 3;
//		Target_Rad_velo = 10;
	}
    mode.enc = 0;
 800b39a:	4b16      	ldr	r3, [pc, #88]	; (800b3f4 <turn_left+0xc4>)
 800b39c:	2200      	movs	r2, #0
 800b39e:	70da      	strb	r2, [r3, #3]
    Target_Rad_velo = 0;
 800b3a0:	4b15      	ldr	r3, [pc, #84]	; (800b3f8 <turn_left+0xc8>)
 800b3a2:	f04f 0200 	mov.w	r2, #0
 800b3a6:	601a      	str	r2, [r3, #0]
//	mode.control = 4;
//	Target_Rad_velo = 0;
    Target_velocity = 0;
 800b3a8:	4b0d      	ldr	r3, [pc, #52]	; (800b3e0 <turn_left+0xb0>)
 800b3aa:	f04f 0200 	mov.w	r2, #0
 800b3ae:	601a      	str	r2, [r3, #0]
    //Target_rotate =0;
    EN3_L.integrate = 0;
 800b3b0:	4b0d      	ldr	r3, [pc, #52]	; (800b3e8 <turn_left+0xb8>)
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b3b6:	4b0d      	ldr	r3, [pc, #52]	; (800b3ec <turn_left+0xbc>)
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b3bc:	4b0c      	ldr	r3, [pc, #48]	; (800b3f0 <turn_left+0xc0>)
 800b3be:	2200      	movs	r2, #0
 800b3c0:	605a      	str	r2, [r3, #4]
    counter++;
 800b3c2:	79fb      	ldrb	r3, [r7, #7]
 800b3c4:	3301      	adds	r3, #1
 800b3c6:	71fb      	strb	r3, [r7, #7]
    while(counter < 1){
 800b3c8:	79fb      	ldrb	r3, [r7, #7]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d0b6      	beq.n	800b33c <turn_left+0xc>
   }
	error_reset = 0;
 800b3ce:	4b05      	ldr	r3, [pc, #20]	; (800b3e4 <turn_left+0xb4>)
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800b3d4:	f7fe fafe 	bl	80099d4 <Motor_Count_Clear>
//    printf("90 : %d \r\n",check);
//    printf("90 : %d \r\n",check2);
//    printf("\r\n");

}
 800b3d8:	bf00      	nop
 800b3da:	3708      	adds	r7, #8
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	bd80      	pop	{r7, pc}
 800b3e0:	20000f60 	.word	0x20000f60
 800b3e4:	20000eec 	.word	0x20000eec
 800b3e8:	20000cc4 	.word	0x20000cc4
 800b3ec:	20000cd0 	.word	0x20000cd0
 800b3f0:	20000cdc 	.word	0x20000cdc
 800b3f4:	20000ce8 	.word	0x20000ce8
 800b3f8:	20000f64 	.word	0x20000f64
 800b3fc:	40400000 	.word	0x40400000
 800b400:	20000004 	.word	0x20000004
 800b404:	00000000 	.word	0x00000000

0800b408 <slow_turn_R>:

void slow_turn_R(){
 800b408:	b598      	push	{r3, r4, r7, lr}
 800b40a:	af00      	add	r7, sp, #0

		mode.control = 6;
 800b40c:	4b50      	ldr	r3, [pc, #320]	; (800b550 <slow_turn_R+0x148>)
 800b40e:	2206      	movs	r2, #6
 800b410:	715a      	strb	r2, [r3, #5]

		while(EN3_L.integrate + EN4_R.integrate < CURVE_KLOTHOIDE_PULSE * 2){
 800b412:	e002      	b.n	800b41a <slow_turn_R+0x12>
			mode.accel = 6;
 800b414:	4b4e      	ldr	r3, [pc, #312]	; (800b550 <slow_turn_R+0x148>)
 800b416:	2206      	movs	r2, #6
 800b418:	705a      	strb	r2, [r3, #1]
		while(EN3_L.integrate + EN4_R.integrate < CURVE_KLOTHOIDE_PULSE * 2){
 800b41a:	4b4e      	ldr	r3, [pc, #312]	; (800b554 <slow_turn_R+0x14c>)
 800b41c:	685a      	ldr	r2, [r3, #4]
 800b41e:	4b4e      	ldr	r3, [pc, #312]	; (800b558 <slow_turn_R+0x150>)
 800b420:	685b      	ldr	r3, [r3, #4]
 800b422:	4413      	add	r3, r2
 800b424:	4618      	mov	r0, r3
 800b426:	f7fc ffb5 	bl	8008394 <__aeabi_i2d>
 800b42a:	a33f      	add	r3, pc, #252	; (adr r3, 800b528 <slow_turn_R+0x120>)
 800b42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b430:	f7fd fa8c 	bl	800894c <__aeabi_dcmplt>
 800b434:	4603      	mov	r3, r0
 800b436:	2b00      	cmp	r3, #0
 800b438:	d1ec      	bne.n	800b414 <slow_turn_R+0xc>

		}
		mode.accel = 0;
 800b43a:	4b45      	ldr	r3, [pc, #276]	; (800b550 <slow_turn_R+0x148>)
 800b43c:	2200      	movs	r2, #0
 800b43e:	705a      	strb	r2, [r3, #1]

		while(CURVE_KLOTHOIDE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2 - CURVE_KLOTHOIDE_PULSE * 2){
 800b440:	e021      	b.n	800b486 <slow_turn_R+0x7e>
			Target_velocity = CURVE_SPEED;
 800b442:	4b46      	ldr	r3, [pc, #280]	; (800b55c <slow_turn_R+0x154>)
 800b444:	4a46      	ldr	r2, [pc, #280]	; (800b560 <slow_turn_R+0x158>)
 800b446:	601a      	str	r2, [r3, #0]
			Target_L_velo = CURVE_SPEED  * 124.6/90;//130/90;//124.6/90;
 800b448:	4b46      	ldr	r3, [pc, #280]	; (800b564 <slow_turn_R+0x15c>)
 800b44a:	4a47      	ldr	r2, [pc, #284]	; (800b568 <slow_turn_R+0x160>)
 800b44c:	601a      	str	r2, [r3, #0]
			Target_R_velo = Target_L_velo * 55.4 / 124.6;//50/130;//55.4 / 124.6;
 800b44e:	4b45      	ldr	r3, [pc, #276]	; (800b564 <slow_turn_R+0x15c>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	4618      	mov	r0, r3
 800b454:	f7fc ffb0 	bl	80083b8 <__aeabi_f2d>
 800b458:	a335      	add	r3, pc, #212	; (adr r3, 800b530 <slow_turn_R+0x128>)
 800b45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b45e:	f7fd f803 	bl	8008468 <__aeabi_dmul>
 800b462:	4603      	mov	r3, r0
 800b464:	460c      	mov	r4, r1
 800b466:	4618      	mov	r0, r3
 800b468:	4621      	mov	r1, r4
 800b46a:	a333      	add	r3, pc, #204	; (adr r3, 800b538 <slow_turn_R+0x130>)
 800b46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b470:	f7fd f924 	bl	80086bc <__aeabi_ddiv>
 800b474:	4603      	mov	r3, r0
 800b476:	460c      	mov	r4, r1
 800b478:	4618      	mov	r0, r3
 800b47a:	4621      	mov	r1, r4
 800b47c:	f7fd facc 	bl	8008a18 <__aeabi_d2f>
 800b480:	4602      	mov	r2, r0
 800b482:	4b3a      	ldr	r3, [pc, #232]	; (800b56c <slow_turn_R+0x164>)
 800b484:	601a      	str	r2, [r3, #0]
		while(CURVE_KLOTHOIDE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2 - CURVE_KLOTHOIDE_PULSE * 2){
 800b486:	4b33      	ldr	r3, [pc, #204]	; (800b554 <slow_turn_R+0x14c>)
 800b488:	685a      	ldr	r2, [r3, #4]
 800b48a:	4b33      	ldr	r3, [pc, #204]	; (800b558 <slow_turn_R+0x150>)
 800b48c:	685b      	ldr	r3, [r3, #4]
 800b48e:	4413      	add	r3, r2
 800b490:	4618      	mov	r0, r3
 800b492:	f7fc ff7f 	bl	8008394 <__aeabi_i2d>
 800b496:	a324      	add	r3, pc, #144	; (adr r3, 800b528 <slow_turn_R+0x120>)
 800b498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b49c:	f7fd fa6a 	bl	8008974 <__aeabi_dcmpge>
 800b4a0:	4603      	mov	r3, r0
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d00f      	beq.n	800b4c6 <slow_turn_R+0xbe>
 800b4a6:	4b2b      	ldr	r3, [pc, #172]	; (800b554 <slow_turn_R+0x14c>)
 800b4a8:	685a      	ldr	r2, [r3, #4]
 800b4aa:	4b2b      	ldr	r3, [pc, #172]	; (800b558 <slow_turn_R+0x150>)
 800b4ac:	685b      	ldr	r3, [r3, #4]
 800b4ae:	4413      	add	r3, r2
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	f7fc ff6f 	bl	8008394 <__aeabi_i2d>
 800b4b6:	a322      	add	r3, pc, #136	; (adr r3, 800b540 <slow_turn_R+0x138>)
 800b4b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4bc:	f7fd fa46 	bl	800894c <__aeabi_dcmplt>
 800b4c0:	4603      	mov	r3, r0
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d1bd      	bne.n	800b442 <slow_turn_R+0x3a>

		}
		while(EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2){
 800b4c6:	e002      	b.n	800b4ce <slow_turn_R+0xc6>
			mode.accel = 7;
 800b4c8:	4b21      	ldr	r3, [pc, #132]	; (800b550 <slow_turn_R+0x148>)
 800b4ca:	2207      	movs	r2, #7
 800b4cc:	705a      	strb	r2, [r3, #1]
		while(EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2){
 800b4ce:	4b21      	ldr	r3, [pc, #132]	; (800b554 <slow_turn_R+0x14c>)
 800b4d0:	685a      	ldr	r2, [r3, #4]
 800b4d2:	4b21      	ldr	r3, [pc, #132]	; (800b558 <slow_turn_R+0x150>)
 800b4d4:	685b      	ldr	r3, [r3, #4]
 800b4d6:	4413      	add	r3, r2
 800b4d8:	4618      	mov	r0, r3
 800b4da:	f7fc ff5b 	bl	8008394 <__aeabi_i2d>
 800b4de:	a31a      	add	r3, pc, #104	; (adr r3, 800b548 <slow_turn_R+0x140>)
 800b4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e4:	f7fd fa32 	bl	800894c <__aeabi_dcmplt>
 800b4e8:	4603      	mov	r3, r0
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d1ec      	bne.n	800b4c8 <slow_turn_R+0xc0>

		}
		mode.accel = 0;
 800b4ee:	4b18      	ldr	r3, [pc, #96]	; (800b550 <slow_turn_R+0x148>)
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	705a      	strb	r2, [r3, #1]
//		if(Body_angle < -90){
//			IMU_init();
//			break;
//		}

	mode.control = 4;
 800b4f4:	4b16      	ldr	r3, [pc, #88]	; (800b550 <slow_turn_R+0x148>)
 800b4f6:	2204      	movs	r2, #4
 800b4f8:	715a      	strb	r2, [r3, #5]
    EN3_L.integrate = 0;
 800b4fa:	4b16      	ldr	r3, [pc, #88]	; (800b554 <slow_turn_R+0x14c>)
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b500:	4b15      	ldr	r3, [pc, #84]	; (800b558 <slow_turn_R+0x150>)
 800b502:	2200      	movs	r2, #0
 800b504:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b506:	4b1a      	ldr	r3, [pc, #104]	; (800b570 <slow_turn_R+0x168>)
 800b508:	2200      	movs	r2, #0
 800b50a:	605a      	str	r2, [r3, #4]
	Target_L_velo = 0;
 800b50c:	4b15      	ldr	r3, [pc, #84]	; (800b564 <slow_turn_R+0x15c>)
 800b50e:	f04f 0200 	mov.w	r2, #0
 800b512:	601a      	str	r2, [r3, #0]
	Target_R_velo = 0;
 800b514:	4b15      	ldr	r3, [pc, #84]	; (800b56c <slow_turn_R+0x164>)
 800b516:	f04f 0200 	mov.w	r2, #0
 800b51a:	601a      	str	r2, [r3, #0]
	Target_velocity = SEARCH_SPEED;
 800b51c:	4b0f      	ldr	r3, [pc, #60]	; (800b55c <slow_turn_R+0x154>)
 800b51e:	4a15      	ldr	r2, [pc, #84]	; (800b574 <slow_turn_R+0x16c>)
 800b520:	601a      	str	r2, [r3, #0]
}
 800b522:	bf00      	nop
 800b524:	bd98      	pop	{r3, r4, r7, pc}
 800b526:	bf00      	nop
 800b528:	234f4839 	.word	0x234f4839
 800b52c:	40b7f082 	.word	0x40b7f082
 800b530:	33333333 	.word	0x33333333
 800b534:	404bb333 	.word	0x404bb333
 800b538:	66666666 	.word	0x66666666
 800b53c:	405f2666 	.word	0x405f2666
 800b540:	9a953a3f 	.word	0x9a953a3f
 800b544:	40efc638 	.word	0x40efc638
 800b548:	6f7f91a3 	.word	0x6f7f91a3
 800b54c:	40f16224 	.word	0x40f16224
 800b550:	20000ce8 	.word	0x20000ce8
 800b554:	20000cc4 	.word	0x20000cc4
 800b558:	20000cd0 	.word	0x20000cd0
 800b55c:	20000f60 	.word	0x20000f60
 800b560:	43340000 	.word	0x43340000
 800b564:	2000506c 	.word	0x2000506c
 800b568:	43793333 	.word	0x43793333
 800b56c:	2000504c 	.word	0x2000504c
 800b570:	20000cdc 	.word	0x20000cdc
 800b574:	43700000 	.word	0x43700000

0800b578 <slow_turn_L>:

void slow_turn_L(){
 800b578:	b598      	push	{r3, r4, r7, lr}
 800b57a:	af00      	add	r7, sp, #0
	//
	mode.control = 6;
 800b57c:	4b50      	ldr	r3, [pc, #320]	; (800b6c0 <slow_turn_L+0x148>)
 800b57e:	2206      	movs	r2, #6
 800b580:	715a      	strb	r2, [r3, #5]

	//
	while(EN3_L.integrate + EN4_R.integrate < CURVE_KLOTHOIDE_PULSE * 2){
 800b582:	e002      	b.n	800b58a <slow_turn_L+0x12>
		mode.accel = 4;
 800b584:	4b4e      	ldr	r3, [pc, #312]	; (800b6c0 <slow_turn_L+0x148>)
 800b586:	2204      	movs	r2, #4
 800b588:	705a      	strb	r2, [r3, #1]
	while(EN3_L.integrate + EN4_R.integrate < CURVE_KLOTHOIDE_PULSE * 2){
 800b58a:	4b4e      	ldr	r3, [pc, #312]	; (800b6c4 <slow_turn_L+0x14c>)
 800b58c:	685a      	ldr	r2, [r3, #4]
 800b58e:	4b4e      	ldr	r3, [pc, #312]	; (800b6c8 <slow_turn_L+0x150>)
 800b590:	685b      	ldr	r3, [r3, #4]
 800b592:	4413      	add	r3, r2
 800b594:	4618      	mov	r0, r3
 800b596:	f7fc fefd 	bl	8008394 <__aeabi_i2d>
 800b59a:	a33f      	add	r3, pc, #252	; (adr r3, 800b698 <slow_turn_L+0x120>)
 800b59c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5a0:	f7fd f9d4 	bl	800894c <__aeabi_dcmplt>
 800b5a4:	4603      	mov	r3, r0
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d1ec      	bne.n	800b584 <slow_turn_L+0xc>

	}
	//
	mode.accel = 0;
 800b5aa:	4b45      	ldr	r3, [pc, #276]	; (800b6c0 <slow_turn_L+0x148>)
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	705a      	strb	r2, [r3, #1]

	//
	while(CURVE_KLOTHOIDE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2 - CURVE_KLOTHOIDE_PULSE * 2){
 800b5b0:	e021      	b.n	800b5f6 <slow_turn_L+0x7e>
		Target_velocity = CURVE_SPEED;
 800b5b2:	4b46      	ldr	r3, [pc, #280]	; (800b6cc <slow_turn_L+0x154>)
 800b5b4:	4a46      	ldr	r2, [pc, #280]	; (800b6d0 <slow_turn_L+0x158>)
 800b5b6:	601a      	str	r2, [r3, #0]
		Target_R_velo = CURVE_SPEED   * 124.6/90;
 800b5b8:	4b46      	ldr	r3, [pc, #280]	; (800b6d4 <slow_turn_L+0x15c>)
 800b5ba:	4a47      	ldr	r2, [pc, #284]	; (800b6d8 <slow_turn_L+0x160>)
 800b5bc:	601a      	str	r2, [r3, #0]
		Target_L_velo = Target_R_velo * 55.4 / 124.6;
 800b5be:	4b45      	ldr	r3, [pc, #276]	; (800b6d4 <slow_turn_L+0x15c>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	f7fc fef8 	bl	80083b8 <__aeabi_f2d>
 800b5c8:	a335      	add	r3, pc, #212	; (adr r3, 800b6a0 <slow_turn_L+0x128>)
 800b5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ce:	f7fc ff4b 	bl	8008468 <__aeabi_dmul>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	460c      	mov	r4, r1
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	4621      	mov	r1, r4
 800b5da:	a333      	add	r3, pc, #204	; (adr r3, 800b6a8 <slow_turn_L+0x130>)
 800b5dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e0:	f7fd f86c 	bl	80086bc <__aeabi_ddiv>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	460c      	mov	r4, r1
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	4621      	mov	r1, r4
 800b5ec:	f7fd fa14 	bl	8008a18 <__aeabi_d2f>
 800b5f0:	4602      	mov	r2, r0
 800b5f2:	4b3a      	ldr	r3, [pc, #232]	; (800b6dc <slow_turn_L+0x164>)
 800b5f4:	601a      	str	r2, [r3, #0]
	while(CURVE_KLOTHOIDE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2 - CURVE_KLOTHOIDE_PULSE * 2){
 800b5f6:	4b33      	ldr	r3, [pc, #204]	; (800b6c4 <slow_turn_L+0x14c>)
 800b5f8:	685a      	ldr	r2, [r3, #4]
 800b5fa:	4b33      	ldr	r3, [pc, #204]	; (800b6c8 <slow_turn_L+0x150>)
 800b5fc:	685b      	ldr	r3, [r3, #4]
 800b5fe:	4413      	add	r3, r2
 800b600:	4618      	mov	r0, r3
 800b602:	f7fc fec7 	bl	8008394 <__aeabi_i2d>
 800b606:	a324      	add	r3, pc, #144	; (adr r3, 800b698 <slow_turn_L+0x120>)
 800b608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b60c:	f7fd f9b2 	bl	8008974 <__aeabi_dcmpge>
 800b610:	4603      	mov	r3, r0
 800b612:	2b00      	cmp	r3, #0
 800b614:	d00f      	beq.n	800b636 <slow_turn_L+0xbe>
 800b616:	4b2b      	ldr	r3, [pc, #172]	; (800b6c4 <slow_turn_L+0x14c>)
 800b618:	685a      	ldr	r2, [r3, #4]
 800b61a:	4b2b      	ldr	r3, [pc, #172]	; (800b6c8 <slow_turn_L+0x150>)
 800b61c:	685b      	ldr	r3, [r3, #4]
 800b61e:	4413      	add	r3, r2
 800b620:	4618      	mov	r0, r3
 800b622:	f7fc feb7 	bl	8008394 <__aeabi_i2d>
 800b626:	a322      	add	r3, pc, #136	; (adr r3, 800b6b0 <slow_turn_L+0x138>)
 800b628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b62c:	f7fd f98e 	bl	800894c <__aeabi_dcmplt>
 800b630:	4603      	mov	r3, r0
 800b632:	2b00      	cmp	r3, #0
 800b634:	d1bd      	bne.n	800b5b2 <slow_turn_L+0x3a>
	}
	//
	while(EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2){
 800b636:	e002      	b.n	800b63e <slow_turn_L+0xc6>
		mode.accel = 5;
 800b638:	4b21      	ldr	r3, [pc, #132]	; (800b6c0 <slow_turn_L+0x148>)
 800b63a:	2205      	movs	r2, #5
 800b63c:	705a      	strb	r2, [r3, #1]
	while(EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2){
 800b63e:	4b21      	ldr	r3, [pc, #132]	; (800b6c4 <slow_turn_L+0x14c>)
 800b640:	685a      	ldr	r2, [r3, #4]
 800b642:	4b21      	ldr	r3, [pc, #132]	; (800b6c8 <slow_turn_L+0x150>)
 800b644:	685b      	ldr	r3, [r3, #4]
 800b646:	4413      	add	r3, r2
 800b648:	4618      	mov	r0, r3
 800b64a:	f7fc fea3 	bl	8008394 <__aeabi_i2d>
 800b64e:	a31a      	add	r3, pc, #104	; (adr r3, 800b6b8 <slow_turn_L+0x140>)
 800b650:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b654:	f7fd f97a 	bl	800894c <__aeabi_dcmplt>
 800b658:	4603      	mov	r3, r0
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d1ec      	bne.n	800b638 <slow_turn_L+0xc0>

	}
	//
	mode.accel = 0;
 800b65e:	4b18      	ldr	r3, [pc, #96]	; (800b6c0 <slow_turn_L+0x148>)
 800b660:	2200      	movs	r2, #0
 800b662:	705a      	strb	r2, [r3, #1]
//		if(Body_angle > 90){
//			IMU_init();
//			break;
//		}

	mode.control = 4;
 800b664:	4b16      	ldr	r3, [pc, #88]	; (800b6c0 <slow_turn_L+0x148>)
 800b666:	2204      	movs	r2, #4
 800b668:	715a      	strb	r2, [r3, #5]
    EN3_L.integrate = 0;
 800b66a:	4b16      	ldr	r3, [pc, #88]	; (800b6c4 <slow_turn_L+0x14c>)
 800b66c:	2200      	movs	r2, #0
 800b66e:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b670:	4b15      	ldr	r3, [pc, #84]	; (800b6c8 <slow_turn_L+0x150>)
 800b672:	2200      	movs	r2, #0
 800b674:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b676:	4b1a      	ldr	r3, [pc, #104]	; (800b6e0 <slow_turn_L+0x168>)
 800b678:	2200      	movs	r2, #0
 800b67a:	605a      	str	r2, [r3, #4]
	Target_L_velo = 0;
 800b67c:	4b17      	ldr	r3, [pc, #92]	; (800b6dc <slow_turn_L+0x164>)
 800b67e:	f04f 0200 	mov.w	r2, #0
 800b682:	601a      	str	r2, [r3, #0]
	Target_R_velo = 0;
 800b684:	4b13      	ldr	r3, [pc, #76]	; (800b6d4 <slow_turn_L+0x15c>)
 800b686:	f04f 0200 	mov.w	r2, #0
 800b68a:	601a      	str	r2, [r3, #0]
	Target_velocity = SEARCH_SPEED;
 800b68c:	4b0f      	ldr	r3, [pc, #60]	; (800b6cc <slow_turn_L+0x154>)
 800b68e:	4a15      	ldr	r2, [pc, #84]	; (800b6e4 <slow_turn_L+0x16c>)
 800b690:	601a      	str	r2, [r3, #0]
}
 800b692:	bf00      	nop
 800b694:	bd98      	pop	{r3, r4, r7, pc}
 800b696:	bf00      	nop
 800b698:	234f4839 	.word	0x234f4839
 800b69c:	40b7f082 	.word	0x40b7f082
 800b6a0:	33333333 	.word	0x33333333
 800b6a4:	404bb333 	.word	0x404bb333
 800b6a8:	66666666 	.word	0x66666666
 800b6ac:	405f2666 	.word	0x405f2666
 800b6b0:	9a953a3f 	.word	0x9a953a3f
 800b6b4:	40efc638 	.word	0x40efc638
 800b6b8:	6f7f91a3 	.word	0x6f7f91a3
 800b6bc:	40f16224 	.word	0x40f16224
 800b6c0:	20000ce8 	.word	0x20000ce8
 800b6c4:	20000cc4 	.word	0x20000cc4
 800b6c8:	20000cd0 	.word	0x20000cd0
 800b6cc:	20000f60 	.word	0x20000f60
 800b6d0:	43340000 	.word	0x43340000
 800b6d4:	2000504c 	.word	0x2000504c
 800b6d8:	43793333 	.word	0x43793333
 800b6dc:	2000506c 	.word	0x2000506c
 800b6e0:	20000cdc 	.word	0x20000cdc
 800b6e4:	43700000 	.word	0x43700000

0800b6e8 <shinchi_turn_R>:

void shinchi_turn_R(){
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	af00      	add	r7, sp, #0

	while(EN3_L.integrate + EN4_R.integrate < /*27573 *2*/DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE +  DECE_CURVE_PULSE * 2 ){
 800b6ec:	e070      	b.n	800b7d0 <shinchi_turn_R+0xe8>
		if(EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 2){
 800b6ee:	4b56      	ldr	r3, [pc, #344]	; (800b848 <shinchi_turn_R+0x160>)
 800b6f0:	685a      	ldr	r2, [r3, #4]
 800b6f2:	4b56      	ldr	r3, [pc, #344]	; (800b84c <shinchi_turn_R+0x164>)
 800b6f4:	685b      	ldr	r3, [r3, #4]
 800b6f6:	4413      	add	r3, r2
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	f7fc fe4b 	bl	8008394 <__aeabi_i2d>
 800b6fe:	a34a      	add	r3, pc, #296	; (adr r3, 800b828 <shinchi_turn_R+0x140>)
 800b700:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b704:	f7fd f922 	bl	800894c <__aeabi_dcmplt>
 800b708:	4603      	mov	r3, r0
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d005      	beq.n	800b71a <shinchi_turn_R+0x32>
			mode.control = 4;
 800b70e:	4b50      	ldr	r3, [pc, #320]	; (800b850 <shinchi_turn_R+0x168>)
 800b710:	2204      	movs	r2, #4
 800b712:	715a      	strb	r2, [r3, #5]
			Target_velocity = CURVE_SPEED;
 800b714:	4b4f      	ldr	r3, [pc, #316]	; (800b854 <shinchi_turn_R+0x16c>)
 800b716:	4a50      	ldr	r2, [pc, #320]	; (800b858 <shinchi_turn_R+0x170>)
 800b718:	601a      	str	r2, [r3, #0]
		}
		if(DECE_CURVE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE){
 800b71a:	4b4b      	ldr	r3, [pc, #300]	; (800b848 <shinchi_turn_R+0x160>)
 800b71c:	685a      	ldr	r2, [r3, #4]
 800b71e:	4b4b      	ldr	r3, [pc, #300]	; (800b84c <shinchi_turn_R+0x164>)
 800b720:	685b      	ldr	r3, [r3, #4]
 800b722:	4413      	add	r3, r2
 800b724:	4618      	mov	r0, r3
 800b726:	f7fc fe35 	bl	8008394 <__aeabi_i2d>
 800b72a:	a33f      	add	r3, pc, #252	; (adr r3, 800b828 <shinchi_turn_R+0x140>)
 800b72c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b730:	f7fd f920 	bl	8008974 <__aeabi_dcmpge>
 800b734:	4603      	mov	r3, r0
 800b736:	2b00      	cmp	r3, #0
 800b738:	d022      	beq.n	800b780 <shinchi_turn_R+0x98>
 800b73a:	4b43      	ldr	r3, [pc, #268]	; (800b848 <shinchi_turn_R+0x160>)
 800b73c:	685a      	ldr	r2, [r3, #4]
 800b73e:	4b43      	ldr	r3, [pc, #268]	; (800b84c <shinchi_turn_R+0x164>)
 800b740:	685b      	ldr	r3, [r3, #4]
 800b742:	4413      	add	r3, r2
 800b744:	4618      	mov	r0, r3
 800b746:	f7fc fe25 	bl	8008394 <__aeabi_i2d>
 800b74a:	a339      	add	r3, pc, #228	; (adr r3, 800b830 <shinchi_turn_R+0x148>)
 800b74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b750:	f7fd f8fc 	bl	800894c <__aeabi_dcmplt>
 800b754:	4603      	mov	r3, r0
 800b756:	2b00      	cmp	r3, #0
 800b758:	d012      	beq.n	800b780 <shinchi_turn_R+0x98>
		mode.control = 6;
 800b75a:	4b3d      	ldr	r3, [pc, #244]	; (800b850 <shinchi_turn_R+0x168>)
 800b75c:	2206      	movs	r2, #6
 800b75e:	715a      	strb	r2, [r3, #5]
		//IMU_Control(Target_Rad_velo, imu_data, T1, imu.KP,imu.KI, imu.KD );
		Target_velocity = CURVE_SPEED;
 800b760:	4b3c      	ldr	r3, [pc, #240]	; (800b854 <shinchi_turn_R+0x16c>)
 800b762:	4a3d      	ldr	r2, [pc, #244]	; (800b858 <shinchi_turn_R+0x170>)
 800b764:	601a      	str	r2, [r3, #0]
		Target_L_velo = CURVE_SPEED  * 2;
 800b766:	4b3d      	ldr	r3, [pc, #244]	; (800b85c <shinchi_turn_R+0x174>)
 800b768:	4a3d      	ldr	r2, [pc, #244]	; (800b860 <shinchi_turn_R+0x178>)
 800b76a:	601a      	str	r2, [r3, #0]
		Target_R_velo = Target_L_velo * 0;
 800b76c:	4b3b      	ldr	r3, [pc, #236]	; (800b85c <shinchi_turn_R+0x174>)
 800b76e:	edd3 7a00 	vldr	s15, [r3]
 800b772:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800b864 <shinchi_turn_R+0x17c>
 800b776:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b77a:	4b3b      	ldr	r3, [pc, #236]	; (800b868 <shinchi_turn_R+0x180>)
 800b77c:	edc3 7a00 	vstr	s15, [r3]
		}
		if(DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 4 + SHINCHI_ROTATE_PULSE){
 800b780:	4b31      	ldr	r3, [pc, #196]	; (800b848 <shinchi_turn_R+0x160>)
 800b782:	685a      	ldr	r2, [r3, #4]
 800b784:	4b31      	ldr	r3, [pc, #196]	; (800b84c <shinchi_turn_R+0x164>)
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	4413      	add	r3, r2
 800b78a:	4618      	mov	r0, r3
 800b78c:	f7fc fe02 	bl	8008394 <__aeabi_i2d>
 800b790:	a327      	add	r3, pc, #156	; (adr r3, 800b830 <shinchi_turn_R+0x148>)
 800b792:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b796:	f7fd f8ed 	bl	8008974 <__aeabi_dcmpge>
 800b79a:	4603      	mov	r3, r0
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d100      	bne.n	800b7a2 <shinchi_turn_R+0xba>
 800b7a0:	e016      	b.n	800b7d0 <shinchi_turn_R+0xe8>
 800b7a2:	4b29      	ldr	r3, [pc, #164]	; (800b848 <shinchi_turn_R+0x160>)
 800b7a4:	685a      	ldr	r2, [r3, #4]
 800b7a6:	4b29      	ldr	r3, [pc, #164]	; (800b84c <shinchi_turn_R+0x164>)
 800b7a8:	685b      	ldr	r3, [r3, #4]
 800b7aa:	4413      	add	r3, r2
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	f7fc fdf1 	bl	8008394 <__aeabi_i2d>
 800b7b2:	a321      	add	r3, pc, #132	; (adr r3, 800b838 <shinchi_turn_R+0x150>)
 800b7b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7b8:	f7fd f8c8 	bl	800894c <__aeabi_dcmplt>
 800b7bc:	4603      	mov	r3, r0
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d100      	bne.n	800b7c4 <shinchi_turn_R+0xdc>
 800b7c2:	e005      	b.n	800b7d0 <shinchi_turn_R+0xe8>
			mode.control = 4;
 800b7c4:	4b22      	ldr	r3, [pc, #136]	; (800b850 <shinchi_turn_R+0x168>)
 800b7c6:	2204      	movs	r2, #4
 800b7c8:	715a      	strb	r2, [r3, #5]
			Target_velocity = CURVE_SPEED;
 800b7ca:	4b22      	ldr	r3, [pc, #136]	; (800b854 <shinchi_turn_R+0x16c>)
 800b7cc:	4a22      	ldr	r2, [pc, #136]	; (800b858 <shinchi_turn_R+0x170>)
 800b7ce:	601a      	str	r2, [r3, #0]
	while(EN3_L.integrate + EN4_R.integrate < /*27573 *2*/DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE +  DECE_CURVE_PULSE * 2 ){
 800b7d0:	4b1d      	ldr	r3, [pc, #116]	; (800b848 <shinchi_turn_R+0x160>)
 800b7d2:	685a      	ldr	r2, [r3, #4]
 800b7d4:	4b1d      	ldr	r3, [pc, #116]	; (800b84c <shinchi_turn_R+0x164>)
 800b7d6:	685b      	ldr	r3, [r3, #4]
 800b7d8:	4413      	add	r3, r2
 800b7da:	4618      	mov	r0, r3
 800b7dc:	f7fc fdda 	bl	8008394 <__aeabi_i2d>
 800b7e0:	a317      	add	r3, pc, #92	; (adr r3, 800b840 <shinchi_turn_R+0x158>)
 800b7e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7e6:	f7fd f8b1 	bl	800894c <__aeabi_dcmplt>
 800b7ea:	4603      	mov	r3, r0
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	f47f af7e 	bne.w	800b6ee <shinchi_turn_R+0x6>
//			IMU_init();
//			break;
//		}

	}
	mode.control = 4;
 800b7f2:	4b17      	ldr	r3, [pc, #92]	; (800b850 <shinchi_turn_R+0x168>)
 800b7f4:	2204      	movs	r2, #4
 800b7f6:	715a      	strb	r2, [r3, #5]
    EN3_L.integrate = 0;
 800b7f8:	4b13      	ldr	r3, [pc, #76]	; (800b848 <shinchi_turn_R+0x160>)
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b7fe:	4b13      	ldr	r3, [pc, #76]	; (800b84c <shinchi_turn_R+0x164>)
 800b800:	2200      	movs	r2, #0
 800b802:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b804:	4b19      	ldr	r3, [pc, #100]	; (800b86c <shinchi_turn_R+0x184>)
 800b806:	2200      	movs	r2, #0
 800b808:	605a      	str	r2, [r3, #4]
	Target_L_velo = 0;
 800b80a:	4b14      	ldr	r3, [pc, #80]	; (800b85c <shinchi_turn_R+0x174>)
 800b80c:	f04f 0200 	mov.w	r2, #0
 800b810:	601a      	str	r2, [r3, #0]
	Target_R_velo = 0;
 800b812:	4b15      	ldr	r3, [pc, #84]	; (800b868 <shinchi_turn_R+0x180>)
 800b814:	f04f 0200 	mov.w	r2, #0
 800b818:	601a      	str	r2, [r3, #0]
	Target_velocity = SEARCH_SPEED;
 800b81a:	4b0e      	ldr	r3, [pc, #56]	; (800b854 <shinchi_turn_R+0x16c>)
 800b81c:	4a14      	ldr	r2, [pc, #80]	; (800b870 <shinchi_turn_R+0x188>)
 800b81e:	601a      	str	r2, [r3, #0]

}
 800b820:	bf00      	nop
 800b822:	bd80      	pop	{r7, pc}
 800b824:	f3af 8000 	nop.w
 800b828:	04cdaf52 	.word	0x04cdaf52
 800b82c:	40da2a96 	.word	0x40da2a96
 800b830:	40001702 	.word	0x40001702
 800b834:	40eb4c85 	.word	0x40eb4c85
 800b838:	21337755 	.word	0x21337755
 800b83c:	40f430e8 	.word	0x40f430e8
 800b840:	21337756 	.word	0x21337756
 800b844:	40f430e8 	.word	0x40f430e8
 800b848:	20000cc4 	.word	0x20000cc4
 800b84c:	20000cd0 	.word	0x20000cd0
 800b850:	20000ce8 	.word	0x20000ce8
 800b854:	20000f60 	.word	0x20000f60
 800b858:	43340000 	.word	0x43340000
 800b85c:	2000506c 	.word	0x2000506c
 800b860:	43b40000 	.word	0x43b40000
 800b864:	00000000 	.word	0x00000000
 800b868:	2000504c 	.word	0x2000504c
 800b86c:	20000cdc 	.word	0x20000cdc
 800b870:	43700000 	.word	0x43700000
 800b874:	00000000 	.word	0x00000000

0800b878 <shinchi_turn_L>:
void shinchi_turn_L(){
 800b878:	b580      	push	{r7, lr}
 800b87a:	af00      	add	r7, sp, #0

	while(EN3_L.integrate + EN4_R.integrate < /*27573 *2*/DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE +  DECE_CURVE_PULSE * 2){
 800b87c:	e070      	b.n	800b960 <shinchi_turn_L+0xe8>
		if(EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 2){
 800b87e:	4b56      	ldr	r3, [pc, #344]	; (800b9d8 <shinchi_turn_L+0x160>)
 800b880:	685a      	ldr	r2, [r3, #4]
 800b882:	4b56      	ldr	r3, [pc, #344]	; (800b9dc <shinchi_turn_L+0x164>)
 800b884:	685b      	ldr	r3, [r3, #4]
 800b886:	4413      	add	r3, r2
 800b888:	4618      	mov	r0, r3
 800b88a:	f7fc fd83 	bl	8008394 <__aeabi_i2d>
 800b88e:	a34a      	add	r3, pc, #296	; (adr r3, 800b9b8 <shinchi_turn_L+0x140>)
 800b890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b894:	f7fd f85a 	bl	800894c <__aeabi_dcmplt>
 800b898:	4603      	mov	r3, r0
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d005      	beq.n	800b8aa <shinchi_turn_L+0x32>
			mode.control = 4;
 800b89e:	4b50      	ldr	r3, [pc, #320]	; (800b9e0 <shinchi_turn_L+0x168>)
 800b8a0:	2204      	movs	r2, #4
 800b8a2:	715a      	strb	r2, [r3, #5]
			Target_velocity = CURVE_SPEED;
 800b8a4:	4b4f      	ldr	r3, [pc, #316]	; (800b9e4 <shinchi_turn_L+0x16c>)
 800b8a6:	4a50      	ldr	r2, [pc, #320]	; (800b9e8 <shinchi_turn_L+0x170>)
 800b8a8:	601a      	str	r2, [r3, #0]
		}
		if(DECE_CURVE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE){
 800b8aa:	4b4b      	ldr	r3, [pc, #300]	; (800b9d8 <shinchi_turn_L+0x160>)
 800b8ac:	685a      	ldr	r2, [r3, #4]
 800b8ae:	4b4b      	ldr	r3, [pc, #300]	; (800b9dc <shinchi_turn_L+0x164>)
 800b8b0:	685b      	ldr	r3, [r3, #4]
 800b8b2:	4413      	add	r3, r2
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	f7fc fd6d 	bl	8008394 <__aeabi_i2d>
 800b8ba:	a33f      	add	r3, pc, #252	; (adr r3, 800b9b8 <shinchi_turn_L+0x140>)
 800b8bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8c0:	f7fd f858 	bl	8008974 <__aeabi_dcmpge>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d022      	beq.n	800b910 <shinchi_turn_L+0x98>
 800b8ca:	4b43      	ldr	r3, [pc, #268]	; (800b9d8 <shinchi_turn_L+0x160>)
 800b8cc:	685a      	ldr	r2, [r3, #4]
 800b8ce:	4b43      	ldr	r3, [pc, #268]	; (800b9dc <shinchi_turn_L+0x164>)
 800b8d0:	685b      	ldr	r3, [r3, #4]
 800b8d2:	4413      	add	r3, r2
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	f7fc fd5d 	bl	8008394 <__aeabi_i2d>
 800b8da:	a339      	add	r3, pc, #228	; (adr r3, 800b9c0 <shinchi_turn_L+0x148>)
 800b8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8e0:	f7fd f834 	bl	800894c <__aeabi_dcmplt>
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d012      	beq.n	800b910 <shinchi_turn_L+0x98>
		mode.control = 6;
 800b8ea:	4b3d      	ldr	r3, [pc, #244]	; (800b9e0 <shinchi_turn_L+0x168>)
 800b8ec:	2206      	movs	r2, #6
 800b8ee:	715a      	strb	r2, [r3, #5]
		Target_velocity = CURVE_SPEED;
 800b8f0:	4b3c      	ldr	r3, [pc, #240]	; (800b9e4 <shinchi_turn_L+0x16c>)
 800b8f2:	4a3d      	ldr	r2, [pc, #244]	; (800b9e8 <shinchi_turn_L+0x170>)
 800b8f4:	601a      	str	r2, [r3, #0]
		Target_R_velo = CURVE_SPEED  * 2;
 800b8f6:	4b3d      	ldr	r3, [pc, #244]	; (800b9ec <shinchi_turn_L+0x174>)
 800b8f8:	4a3d      	ldr	r2, [pc, #244]	; (800b9f0 <shinchi_turn_L+0x178>)
 800b8fa:	601a      	str	r2, [r3, #0]
		Target_L_velo = Target_R_velo * 0;
 800b8fc:	4b3b      	ldr	r3, [pc, #236]	; (800b9ec <shinchi_turn_L+0x174>)
 800b8fe:	edd3 7a00 	vldr	s15, [r3]
 800b902:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800b9f4 <shinchi_turn_L+0x17c>
 800b906:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b90a:	4b3b      	ldr	r3, [pc, #236]	; (800b9f8 <shinchi_turn_L+0x180>)
 800b90c:	edc3 7a00 	vstr	s15, [r3]
		}
		if(DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 4 + SHINCHI_ROTATE_PULSE){
 800b910:	4b31      	ldr	r3, [pc, #196]	; (800b9d8 <shinchi_turn_L+0x160>)
 800b912:	685a      	ldr	r2, [r3, #4]
 800b914:	4b31      	ldr	r3, [pc, #196]	; (800b9dc <shinchi_turn_L+0x164>)
 800b916:	685b      	ldr	r3, [r3, #4]
 800b918:	4413      	add	r3, r2
 800b91a:	4618      	mov	r0, r3
 800b91c:	f7fc fd3a 	bl	8008394 <__aeabi_i2d>
 800b920:	a327      	add	r3, pc, #156	; (adr r3, 800b9c0 <shinchi_turn_L+0x148>)
 800b922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b926:	f7fd f825 	bl	8008974 <__aeabi_dcmpge>
 800b92a:	4603      	mov	r3, r0
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d100      	bne.n	800b932 <shinchi_turn_L+0xba>
 800b930:	e016      	b.n	800b960 <shinchi_turn_L+0xe8>
 800b932:	4b29      	ldr	r3, [pc, #164]	; (800b9d8 <shinchi_turn_L+0x160>)
 800b934:	685a      	ldr	r2, [r3, #4]
 800b936:	4b29      	ldr	r3, [pc, #164]	; (800b9dc <shinchi_turn_L+0x164>)
 800b938:	685b      	ldr	r3, [r3, #4]
 800b93a:	4413      	add	r3, r2
 800b93c:	4618      	mov	r0, r3
 800b93e:	f7fc fd29 	bl	8008394 <__aeabi_i2d>
 800b942:	a321      	add	r3, pc, #132	; (adr r3, 800b9c8 <shinchi_turn_L+0x150>)
 800b944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b948:	f7fd f800 	bl	800894c <__aeabi_dcmplt>
 800b94c:	4603      	mov	r3, r0
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d100      	bne.n	800b954 <shinchi_turn_L+0xdc>
 800b952:	e005      	b.n	800b960 <shinchi_turn_L+0xe8>
			mode.control = 4;
 800b954:	4b22      	ldr	r3, [pc, #136]	; (800b9e0 <shinchi_turn_L+0x168>)
 800b956:	2204      	movs	r2, #4
 800b958:	715a      	strb	r2, [r3, #5]
			Target_velocity = CURVE_SPEED;
 800b95a:	4b22      	ldr	r3, [pc, #136]	; (800b9e4 <shinchi_turn_L+0x16c>)
 800b95c:	4a22      	ldr	r2, [pc, #136]	; (800b9e8 <shinchi_turn_L+0x170>)
 800b95e:	601a      	str	r2, [r3, #0]
	while(EN3_L.integrate + EN4_R.integrate < /*27573 *2*/DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE +  DECE_CURVE_PULSE * 2){
 800b960:	4b1d      	ldr	r3, [pc, #116]	; (800b9d8 <shinchi_turn_L+0x160>)
 800b962:	685a      	ldr	r2, [r3, #4]
 800b964:	4b1d      	ldr	r3, [pc, #116]	; (800b9dc <shinchi_turn_L+0x164>)
 800b966:	685b      	ldr	r3, [r3, #4]
 800b968:	4413      	add	r3, r2
 800b96a:	4618      	mov	r0, r3
 800b96c:	f7fc fd12 	bl	8008394 <__aeabi_i2d>
 800b970:	a317      	add	r3, pc, #92	; (adr r3, 800b9d0 <shinchi_turn_L+0x158>)
 800b972:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b976:	f7fc ffe9 	bl	800894c <__aeabi_dcmplt>
 800b97a:	4603      	mov	r3, r0
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	f47f af7e 	bne.w	800b87e <shinchi_turn_L+0x6>
//		if(Body_angle > 90){
//			IMU_init();
//			break;
//		}
	}
	mode.control = 4;
 800b982:	4b17      	ldr	r3, [pc, #92]	; (800b9e0 <shinchi_turn_L+0x168>)
 800b984:	2204      	movs	r2, #4
 800b986:	715a      	strb	r2, [r3, #5]
    EN3_L.integrate = 0;
 800b988:	4b13      	ldr	r3, [pc, #76]	; (800b9d8 <shinchi_turn_L+0x160>)
 800b98a:	2200      	movs	r2, #0
 800b98c:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b98e:	4b13      	ldr	r3, [pc, #76]	; (800b9dc <shinchi_turn_L+0x164>)
 800b990:	2200      	movs	r2, #0
 800b992:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b994:	4b19      	ldr	r3, [pc, #100]	; (800b9fc <shinchi_turn_L+0x184>)
 800b996:	2200      	movs	r2, #0
 800b998:	605a      	str	r2, [r3, #4]
	Target_L_velo = 0;
 800b99a:	4b17      	ldr	r3, [pc, #92]	; (800b9f8 <shinchi_turn_L+0x180>)
 800b99c:	f04f 0200 	mov.w	r2, #0
 800b9a0:	601a      	str	r2, [r3, #0]
	Target_R_velo = 0;
 800b9a2:	4b12      	ldr	r3, [pc, #72]	; (800b9ec <shinchi_turn_L+0x174>)
 800b9a4:	f04f 0200 	mov.w	r2, #0
 800b9a8:	601a      	str	r2, [r3, #0]
	Target_velocity = SEARCH_SPEED;
 800b9aa:	4b0e      	ldr	r3, [pc, #56]	; (800b9e4 <shinchi_turn_L+0x16c>)
 800b9ac:	4a14      	ldr	r2, [pc, #80]	; (800ba00 <shinchi_turn_L+0x188>)
 800b9ae:	601a      	str	r2, [r3, #0]
}
 800b9b0:	bf00      	nop
 800b9b2:	bd80      	pop	{r7, pc}
 800b9b4:	f3af 8000 	nop.w
 800b9b8:	04cdaf52 	.word	0x04cdaf52
 800b9bc:	40da2a96 	.word	0x40da2a96
 800b9c0:	40001702 	.word	0x40001702
 800b9c4:	40eb4c85 	.word	0x40eb4c85
 800b9c8:	21337755 	.word	0x21337755
 800b9cc:	40f430e8 	.word	0x40f430e8
 800b9d0:	21337756 	.word	0x21337756
 800b9d4:	40f430e8 	.word	0x40f430e8
 800b9d8:	20000cc4 	.word	0x20000cc4
 800b9dc:	20000cd0 	.word	0x20000cd0
 800b9e0:	20000ce8 	.word	0x20000ce8
 800b9e4:	20000f60 	.word	0x20000f60
 800b9e8:	43340000 	.word	0x43340000
 800b9ec:	2000504c 	.word	0x2000504c
 800b9f0:	43b40000 	.word	0x43b40000
 800b9f4:	00000000 	.word	0x00000000
 800b9f8:	2000506c 	.word	0x2000506c
 800b9fc:	20000cdc 	.word	0x20000cdc
 800ba00:	43700000 	.word	0x43700000

0800ba04 <rotate180>:
void rotate180(){
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b082      	sub	sp, #8
 800ba08:	af00      	add	r7, sp, #0
  uint8_t counter=0;
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	71fb      	strb	r3, [r7, #7]
  //static int check = 0, check2 = 0;

   while(counter < 1){
 800ba0e:	e054      	b.n	800baba <rotate180+0xb6>

		Target_velocity = 0;
 800ba10:	4b30      	ldr	r3, [pc, #192]	; (800bad4 <rotate180+0xd0>)
 800ba12:	f04f 0200 	mov.w	r2, #0
 800ba16:	601a      	str	r2, [r3, #0]
		error_reset = 0;
 800ba18:	4b2f      	ldr	r3, [pc, #188]	; (800bad8 <rotate180+0xd4>)
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	701a      	strb	r2, [r3, #0]
		Motor_Count_Clear();
 800ba1e:	f7fd ffd9 	bl	80099d4 <Motor_Count_Clear>
    EN3_L.integrate = 0;
 800ba22:	4b2e      	ldr	r3, [pc, #184]	; (800badc <rotate180+0xd8>)
 800ba24:	2200      	movs	r2, #0
 800ba26:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800ba28:	4b2d      	ldr	r3, [pc, #180]	; (800bae0 <rotate180+0xdc>)
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	605a      	str	r2, [r3, #4]
	  EN_Body.integrate = 0;
 800ba2e:	4b2d      	ldr	r3, [pc, #180]	; (800bae4 <rotate180+0xe0>)
 800ba30:	2200      	movs	r2, #0
 800ba32:	605a      	str	r2, [r3, #4]
	  mode.enc = 1;
 800ba34:	4b2c      	ldr	r3, [pc, #176]	; (800bae8 <rotate180+0xe4>)
 800ba36:	2201      	movs	r2, #1
 800ba38:	70da      	strb	r2, [r3, #3]
	///while(EN3_L.integrate >= -Target_pul_quarter && EN4_R.integrate <= Target_pul_quarter){
  while(EN3_L.integrate <= Target_pul_quarter*2 || EN4_R.integrate >= -Target_pul_quarter*2){
 800ba3a:	e005      	b.n	800ba48 <rotate180+0x44>
	  mode.control = 3;
 800ba3c:	4b2a      	ldr	r3, [pc, #168]	; (800bae8 <rotate180+0xe4>)
 800ba3e:	2203      	movs	r2, #3
 800ba40:	715a      	strb	r2, [r3, #5]
	  Target_Rad_velo = -3;//Rotate(Target_Rad_velo, -5, Target_pul_quarter*2, EN3_L.integrate);
 800ba42:	4b2a      	ldr	r3, [pc, #168]	; (800baec <rotate180+0xe8>)
 800ba44:	4a2a      	ldr	r2, [pc, #168]	; (800baf0 <rotate180+0xec>)
 800ba46:	601a      	str	r2, [r3, #0]
  while(EN3_L.integrate <= Target_pul_quarter*2 || EN4_R.integrate >= -Target_pul_quarter*2){
 800ba48:	4b24      	ldr	r3, [pc, #144]	; (800badc <rotate180+0xd8>)
 800ba4a:	685b      	ldr	r3, [r3, #4]
 800ba4c:	ee07 3a90 	vmov	s15, r3
 800ba50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ba54:	4b27      	ldr	r3, [pc, #156]	; (800baf4 <rotate180+0xf0>)
 800ba56:	edd3 7a00 	vldr	s15, [r3]
 800ba5a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ba5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ba62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba66:	d9e9      	bls.n	800ba3c <rotate180+0x38>
 800ba68:	4b1d      	ldr	r3, [pc, #116]	; (800bae0 <rotate180+0xdc>)
 800ba6a:	685b      	ldr	r3, [r3, #4]
 800ba6c:	ee07 3a90 	vmov	s15, r3
 800ba70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ba74:	4b1f      	ldr	r3, [pc, #124]	; (800baf4 <rotate180+0xf0>)
 800ba76:	edd3 7a00 	vldr	s15, [r3]
 800ba7a:	eef1 7a67 	vneg.f32	s15, s15
 800ba7e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ba82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ba86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba8a:	dad7      	bge.n	800ba3c <rotate180+0x38>
	  //Rotate_Control(Target_rotate,T1, velocity.KP, velocity.KI, velocity.KD);

//    	check = EN3_L.integrate;
//    	check2 = EN4_R.integrate;
    	}
      mode.enc = 0;
 800ba8c:	4b16      	ldr	r3, [pc, #88]	; (800bae8 <rotate180+0xe4>)
 800ba8e:	2200      	movs	r2, #0
 800ba90:	70da      	strb	r2, [r3, #3]
      Target_velocity = 0;
 800ba92:	4b10      	ldr	r3, [pc, #64]	; (800bad4 <rotate180+0xd0>)
 800ba94:	f04f 0200 	mov.w	r2, #0
 800ba98:	601a      	str	r2, [r3, #0]
      Target_Rad_velo =0;
 800ba9a:	4b14      	ldr	r3, [pc, #80]	; (800baec <rotate180+0xe8>)
 800ba9c:	f04f 0200 	mov.w	r2, #0
 800baa0:	601a      	str	r2, [r3, #0]
      EN3_L.integrate = 0;
 800baa2:	4b0e      	ldr	r3, [pc, #56]	; (800badc <rotate180+0xd8>)
 800baa4:	2200      	movs	r2, #0
 800baa6:	605a      	str	r2, [r3, #4]
      EN4_R.integrate = 0;
 800baa8:	4b0d      	ldr	r3, [pc, #52]	; (800bae0 <rotate180+0xdc>)
 800baaa:	2200      	movs	r2, #0
 800baac:	605a      	str	r2, [r3, #4]
  	  EN_Body.integrate = 0;
 800baae:	4b0d      	ldr	r3, [pc, #52]	; (800bae4 <rotate180+0xe0>)
 800bab0:	2200      	movs	r2, #0
 800bab2:	605a      	str	r2, [r3, #4]

      counter++;
 800bab4:	79fb      	ldrb	r3, [r7, #7]
 800bab6:	3301      	adds	r3, #1
 800bab8:	71fb      	strb	r3, [r7, #7]
   while(counter < 1){
 800baba:	79fb      	ldrb	r3, [r7, #7]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d0a7      	beq.n	800ba10 <rotate180+0xc>
     }
	error_reset = 0;
 800bac0:	4b05      	ldr	r3, [pc, #20]	; (800bad8 <rotate180+0xd4>)
 800bac2:	2200      	movs	r2, #0
 800bac4:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800bac6:	f7fd ff85 	bl	80099d4 <Motor_Count_Clear>
//    	    printf("180 : %d \r\n",check);
//    	    printf("180 : %d \r\n",check2);
//    	    printf("\r\n");

}
 800baca:	bf00      	nop
 800bacc:	3708      	adds	r7, #8
 800bace:	46bd      	mov	sp, r7
 800bad0:	bd80      	pop	{r7, pc}
 800bad2:	bf00      	nop
 800bad4:	20000f60 	.word	0x20000f60
 800bad8:	20000eec 	.word	0x20000eec
 800badc:	20000cc4 	.word	0x20000cc4
 800bae0:	20000cd0 	.word	0x20000cd0
 800bae4:	20000cdc 	.word	0x20000cdc
 800bae8:	20000ce8 	.word	0x20000ce8
 800baec:	20000f64 	.word	0x20000f64
 800baf0:	c0400000 	.word	0xc0400000
 800baf4:	20000004 	.word	0x20000004

0800baf8 <back_calib>:
	EN_Body.integrate = 0;
	error_reset = 0;
	Motor_Count_Clear();

}
void back_calib(){
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b082      	sub	sp, #8
 800bafc:	af00      	add	r7, sp, #0
	error_reset = 0;
 800bafe:	4b2a      	ldr	r3, [pc, #168]	; (800bba8 <back_calib+0xb0>)
 800bb00:	2200      	movs	r2, #0
 800bb02:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800bb04:	f7fd ff66 	bl	80099d4 <Motor_Count_Clear>
    EN3_L.integrate = 0;
 800bb08:	4b28      	ldr	r3, [pc, #160]	; (800bbac <back_calib+0xb4>)
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800bb0e:	4b28      	ldr	r3, [pc, #160]	; (800bbb0 <back_calib+0xb8>)
 800bb10:	2200      	movs	r2, #0
 800bb12:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800bb14:	4b27      	ldr	r3, [pc, #156]	; (800bbb4 <back_calib+0xbc>)
 800bb16:	2200      	movs	r2, #0
 800bb18:	605a      	str	r2, [r3, #4]
    mode.enc = 1;
 800bb1a:	4b27      	ldr	r3, [pc, #156]	; (800bbb8 <back_calib+0xc0>)
 800bb1c:	2201      	movs	r2, #1
 800bb1e:	70da      	strb	r2, [r3, #3]
    //50mm

    while(EN3_L.integrate + EN4_R.integrate > -2 * (61.75-40) / MM_PER_PULSE){
 800bb20:	e005      	b.n	800bb2e <back_calib+0x36>
    	Target_velocity = -90;
 800bb22:	4b26      	ldr	r3, [pc, #152]	; (800bbbc <back_calib+0xc4>)
 800bb24:	4a26      	ldr	r2, [pc, #152]	; (800bbc0 <back_calib+0xc8>)
 800bb26:	601a      	str	r2, [r3, #0]
    	mode.control = 4;
 800bb28:	4b23      	ldr	r3, [pc, #140]	; (800bbb8 <back_calib+0xc0>)
 800bb2a:	2204      	movs	r2, #4
 800bb2c:	715a      	strb	r2, [r3, #5]
    while(EN3_L.integrate + EN4_R.integrate > -2 * (61.75-40) / MM_PER_PULSE){
 800bb2e:	4b1f      	ldr	r3, [pc, #124]	; (800bbac <back_calib+0xb4>)
 800bb30:	685a      	ldr	r2, [r3, #4]
 800bb32:	4b1f      	ldr	r3, [pc, #124]	; (800bbb0 <back_calib+0xb8>)
 800bb34:	685b      	ldr	r3, [r3, #4]
 800bb36:	4413      	add	r3, r2
 800bb38:	4618      	mov	r0, r3
 800bb3a:	f7fc fc2b 	bl	8008394 <__aeabi_i2d>
 800bb3e:	a318      	add	r3, pc, #96	; (adr r3, 800bba0 <back_calib+0xa8>)
 800bb40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb44:	f7fc ff20 	bl	8008988 <__aeabi_dcmpgt>
 800bb48:	4603      	mov	r3, r0
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d1e9      	bne.n	800bb22 <back_calib+0x2a>
    }
    Target_velocity = 0;
 800bb4e:	4b1b      	ldr	r3, [pc, #108]	; (800bbbc <back_calib+0xc4>)
 800bb50:	f04f 0200 	mov.w	r2, #0
 800bb54:	601a      	str	r2, [r3, #0]
    mode.control = 5;
 800bb56:	4b18      	ldr	r3, [pc, #96]	; (800bbb8 <back_calib+0xc0>)
 800bb58:	2205      	movs	r2, #5
 800bb5a:	715a      	strb	r2, [r3, #5]
    mode.enc = 0;
 800bb5c:	4b16      	ldr	r3, [pc, #88]	; (800bbb8 <back_calib+0xc0>)
 800bb5e:	2200      	movs	r2, #0
 800bb60:	70da      	strb	r2, [r3, #3]
    EN3_L.integrate = 0;
 800bb62:	4b12      	ldr	r3, [pc, #72]	; (800bbac <back_calib+0xb4>)
 800bb64:	2200      	movs	r2, #0
 800bb66:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800bb68:	4b11      	ldr	r3, [pc, #68]	; (800bbb0 <back_calib+0xb8>)
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800bb6e:	4b11      	ldr	r3, [pc, #68]	; (800bbb4 <back_calib+0xbc>)
 800bb70:	2200      	movs	r2, #0
 800bb72:	605a      	str	r2, [r3, #4]
	error_reset = 0;
 800bb74:	4b0c      	ldr	r3, [pc, #48]	; (800bba8 <back_calib+0xb0>)
 800bb76:	2200      	movs	r2, #0
 800bb78:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800bb7a:	f7fd ff2b 	bl	80099d4 <Motor_Count_Clear>
    for(int i=0;i < WAIT*4;i++);
 800bb7e:	2300      	movs	r3, #0
 800bb80:	607b      	str	r3, [r7, #4]
 800bb82:	e002      	b.n	800bb8a <back_calib+0x92>
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	3301      	adds	r3, #1
 800bb88:	607b      	str	r3, [r7, #4]
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	4a0d      	ldr	r2, [pc, #52]	; (800bbc4 <back_calib+0xcc>)
 800bb8e:	4293      	cmp	r3, r2
 800bb90:	ddf8      	ble.n	800bb84 <back_calib+0x8c>

}
 800bb92:	bf00      	nop
 800bb94:	3708      	adds	r7, #8
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bd80      	pop	{r7, pc}
 800bb9a:	bf00      	nop
 800bb9c:	f3af 8000 	nop.w
 800bba0:	2f3c6487 	.word	0x2f3c6487
 800bba4:	c0d5653a 	.word	0xc0d5653a
 800bba8:	20000eec 	.word	0x20000eec
 800bbac:	20000cc4 	.word	0x20000cc4
 800bbb0:	20000cd0 	.word	0x20000cd0
 800bbb4:	20000cdc 	.word	0x20000cdc
 800bbb8:	20000ce8 	.word	0x20000ce8
 800bbbc:	20000f60 	.word	0x20000f60
 800bbc0:	c2b40000 	.word	0xc2b40000
 800bbc4:	00061a7f 	.word	0x00061a7f

0800bbc8 <R_turn_select>:
	//



}
void R_turn_select(){
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	af00      	add	r7, sp, #0
  switch(mode.turn){
 800bbcc:	4b1e      	ldr	r3, [pc, #120]	; (800bc48 <R_turn_select+0x80>)
 800bbce:	7a5b      	ldrb	r3, [r3, #9]
 800bbd0:	2b03      	cmp	r3, #3
 800bbd2:	d82d      	bhi.n	800bc30 <R_turn_select+0x68>
 800bbd4:	a201      	add	r2, pc, #4	; (adr r2, 800bbdc <R_turn_select+0x14>)
 800bbd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbda:	bf00      	nop
 800bbdc:	0800bbed 	.word	0x0800bbed
 800bbe0:	0800bc0b 	.word	0x0800bc0b
 800bbe4:	0800bc11 	.word	0x0800bc11
 800bbe8:	0800bc17 	.word	0x0800bc17
  case 0:
	  Decelerate();
 800bbec:	f7ff f924 	bl	800ae38 <Decelerate>
	  wait(0.3);
 800bbf0:	ed9f 0b11 	vldr	d0, [pc, #68]	; 800bc38 <R_turn_select+0x70>
 800bbf4:	f7fe fff4 	bl	800abe0 <wait>
	  turn_right();
 800bbf8:	f7ff fb30 	bl	800b25c <turn_right>
	  wait(0.3);
 800bbfc:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800bc38 <R_turn_select+0x70>
 800bc00:	f7fe ffee 	bl	800abe0 <wait>
      Accelerate();
 800bc04:	f7ff f86c 	bl	800ace0 <Accelerate>
      break;
 800bc08:	e012      	b.n	800bc30 <R_turn_select+0x68>
  case 1:
	  slow_turn_R();
 800bc0a:	f7ff fbfd 	bl	800b408 <slow_turn_R>
	  break;
 800bc0e:	e00f      	b.n	800bc30 <R_turn_select+0x68>
  case 2:
	  shinchi_turn_R();
 800bc10:	f7ff fd6a 	bl	800b6e8 <shinchi_turn_R>
	  break;
 800bc14:	e00c      	b.n	800bc30 <R_turn_select+0x68>
  case 3:
      Decelerate();
 800bc16:	f7ff f90f 	bl	800ae38 <Decelerate>
      IMU_turn(-90,-5);
 800bc1a:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800bc40 <R_turn_select+0x78>
 800bc1e:	f06f 0059 	mvn.w	r0, #89	; 0x59
 800bc22:	f7ff fa71 	bl	800b108 <IMU_turn>
      IMU_init();
 800bc26:	f7fd fe29 	bl	800987c <IMU_init>
      Accelerate();
 800bc2a:	f7ff f859 	bl	800ace0 <Accelerate>
      break;
 800bc2e:	bf00      	nop
  }
}
 800bc30:	bf00      	nop
 800bc32:	bd80      	pop	{r7, pc}
 800bc34:	f3af 8000 	nop.w
 800bc38:	33333333 	.word	0x33333333
 800bc3c:	3fd33333 	.word	0x3fd33333
 800bc40:	00000000 	.word	0x00000000
 800bc44:	c0140000 	.word	0xc0140000
 800bc48:	20000ce8 	.word	0x20000ce8
 800bc4c:	00000000 	.word	0x00000000

0800bc50 <L_turn_select>:
void L_turn_select(){
 800bc50:	b580      	push	{r7, lr}
 800bc52:	af00      	add	r7, sp, #0
  switch(mode.turn){
 800bc54:	4b1e      	ldr	r3, [pc, #120]	; (800bcd0 <L_turn_select+0x80>)
 800bc56:	7a5b      	ldrb	r3, [r3, #9]
 800bc58:	2b03      	cmp	r3, #3
 800bc5a:	d82c      	bhi.n	800bcb6 <L_turn_select+0x66>
 800bc5c:	a201      	add	r2, pc, #4	; (adr r2, 800bc64 <L_turn_select+0x14>)
 800bc5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc62:	bf00      	nop
 800bc64:	0800bc75 	.word	0x0800bc75
 800bc68:	0800bc93 	.word	0x0800bc93
 800bc6c:	0800bc99 	.word	0x0800bc99
 800bc70:	0800bc9f 	.word	0x0800bc9f
  case 0:
	  //
	  Decelerate();
 800bc74:	f7ff f8e0 	bl	800ae38 <Decelerate>
	  wait(0.3);
 800bc78:	ed9f 0b11 	vldr	d0, [pc, #68]	; 800bcc0 <L_turn_select+0x70>
 800bc7c:	f7fe ffb0 	bl	800abe0 <wait>
	  turn_left();
 800bc80:	f7ff fb56 	bl	800b330 <turn_left>
	  wait(0.3);
 800bc84:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800bcc0 <L_turn_select+0x70>
 800bc88:	f7fe ffaa 	bl	800abe0 <wait>
      Accelerate();
 800bc8c:	f7ff f828 	bl	800ace0 <Accelerate>
      break;
 800bc90:	e011      	b.n	800bcb6 <L_turn_select+0x66>
  case 1:
	  //
	  slow_turn_L();
 800bc92:	f7ff fc71 	bl	800b578 <slow_turn_L>
	  break;
 800bc96:	e00e      	b.n	800bcb6 <L_turn_select+0x66>
  case 2:
	  //
	  shinchi_turn_L();
 800bc98:	f7ff fdee 	bl	800b878 <shinchi_turn_L>
	  break;
 800bc9c:	e00b      	b.n	800bcb6 <L_turn_select+0x66>
  case 3:
	  //IMU
      Decelerate();
 800bc9e:	f7ff f8cb 	bl	800ae38 <Decelerate>
      IMU_turn(90,5);
 800bca2:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800bcc8 <L_turn_select+0x78>
 800bca6:	205a      	movs	r0, #90	; 0x5a
 800bca8:	f7ff fa2e 	bl	800b108 <IMU_turn>
      IMU_init();
 800bcac:	f7fd fde6 	bl	800987c <IMU_init>
      Accelerate();
 800bcb0:	f7ff f816 	bl	800ace0 <Accelerate>
      break;
 800bcb4:	bf00      	nop
  }
}
 800bcb6:	bf00      	nop
 800bcb8:	bd80      	pop	{r7, pc}
 800bcba:	bf00      	nop
 800bcbc:	f3af 8000 	nop.w
 800bcc0:	33333333 	.word	0x33333333
 800bcc4:	3fd33333 	.word	0x3fd33333
 800bcc8:	00000000 	.word	0x00000000
 800bccc:	40140000 	.word	0x40140000
 800bcd0:	20000ce8 	.word	0x20000ce8

0800bcd4 <Execution_Select>:
/*---- DEFINING FUNCTION ----*/

void Execution_Select(){
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	af00      	add	r7, sp, #0


	   if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 1){
 800bcd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800bcdc:	4859      	ldr	r0, [pc, #356]	; (800be44 <Execution_Select+0x170>)
 800bcde:	f005 f853 	bl	8010d88 <HAL_GPIO_ReadPin>
 800bce2:	4603      	mov	r3, r0
 800bce4:	2b01      	cmp	r3, #1
 800bce6:	f040 809e 	bne.w	800be26 <Execution_Select+0x152>
	    	printf("\r\n");
 800bcea:	4857      	ldr	r0, [pc, #348]	; (800be48 <Execution_Select+0x174>)
 800bcec:	f008 ff8c 	bl	8014c08 <puts>
			Motor_PWM_Stop();
 800bcf0:	f7fe f9de 	bl	800a0b0 <Motor_PWM_Stop>
			HAL_TIM_Base_Stop_IT(&htim1);
 800bcf4:	4855      	ldr	r0, [pc, #340]	; (800be4c <Execution_Select+0x178>)
 800bcf6:	f006 fa7e 	bl	80121f6 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim8);
 800bcfa:	4855      	ldr	r0, [pc, #340]	; (800be50 <Execution_Select+0x17c>)
 800bcfc:	f006 fa7b 	bl	80121f6 <HAL_TIM_Base_Stop_IT>
			Emitter_OFF();
 800bd00:	f7fe f966 	bl	8009fd0 <Emitter_OFF>
			ADC_Stop();
 800bd04:	f7fe f992 	bl	800a02c <ADC_Stop>
	    	HAL_Delay(400);
 800bd08:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800bd0c:	f003 f87e 	bl	800ee0c <HAL_Delay>

	    	mode.select += 1;
 800bd10:	4b50      	ldr	r3, [pc, #320]	; (800be54 <Execution_Select+0x180>)
 800bd12:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	3301      	adds	r3, #1
 800bd1a:	b2db      	uxtb	r3, r3
 800bd1c:	b25a      	sxtb	r2, r3
 800bd1e:	4b4d      	ldr	r3, [pc, #308]	; (800be54 <Execution_Select+0x180>)
 800bd20:	711a      	strb	r2, [r3, #4]
	    	if(mode.select == 5)
 800bd22:	4b4c      	ldr	r3, [pc, #304]	; (800be54 <Execution_Select+0x180>)
 800bd24:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800bd28:	2b05      	cmp	r3, #5
 800bd2a:	d17c      	bne.n	800be26 <Execution_Select+0x152>
	    		mode.select = 3;
 800bd2c:	4b49      	ldr	r3, [pc, #292]	; (800be54 <Execution_Select+0x180>)
 800bd2e:	2203      	movs	r2, #3
 800bd30:	711a      	strb	r2, [r3, #4]

	    }

	   //printf("%d\r\n",mode.select);

	while(mode.select%2 == 1){
 800bd32:	e078      	b.n	800be26 <Execution_Select+0x152>

	  	    EN3_L.count = TIM3 -> CNT;
 800bd34:	4b48      	ldr	r3, [pc, #288]	; (800be58 <Execution_Select+0x184>)
 800bd36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd38:	461a      	mov	r2, r3
 800bd3a:	4b48      	ldr	r3, [pc, #288]	; (800be5c <Execution_Select+0x188>)
 800bd3c:	601a      	str	r2, [r3, #0]
	  	   // EN3_L.count = -(EN3_L.count - (30000-1));
	  	    printf("%d\r\n",EN3_L.count);
 800bd3e:	4b47      	ldr	r3, [pc, #284]	; (800be5c <Execution_Select+0x188>)
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	4619      	mov	r1, r3
 800bd44:	4846      	ldr	r0, [pc, #280]	; (800be60 <Execution_Select+0x18c>)
 800bd46:	f008 feeb 	bl	8014b20 <iprintf>
	  	    //EN3_L.integrate += EN3_L.count;


	  if(30000 -1 + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= EN3_L.count ){
 800bd4a:	4b44      	ldr	r3, [pc, #272]	; (800be5c <Execution_Select+0x188>)
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	f249 522e 	movw	r2, #38190	; 0x952e
 800bd52:	4293      	cmp	r3, r2
 800bd54:	dd1e      	ble.n	800bd94 <Execution_Select+0xc0>
	  	  mode.LED += 1;
 800bd56:	4b3f      	ldr	r3, [pc, #252]	; (800be54 <Execution_Select+0x180>)
 800bd58:	f993 3000 	ldrsb.w	r3, [r3]
 800bd5c:	b2db      	uxtb	r3, r3
 800bd5e:	3301      	adds	r3, #1
 800bd60:	b2db      	uxtb	r3, r3
 800bd62:	b25a      	sxtb	r2, r3
 800bd64:	4b3b      	ldr	r3, [pc, #236]	; (800be54 <Execution_Select+0x180>)
 800bd66:	701a      	strb	r2, [r3, #0]
	  	  if(mode.LED > 7)
 800bd68:	4b3a      	ldr	r3, [pc, #232]	; (800be54 <Execution_Select+0x180>)
 800bd6a:	f993 3000 	ldrsb.w	r3, [r3]
 800bd6e:	2b07      	cmp	r3, #7
 800bd70:	dd02      	ble.n	800bd78 <Execution_Select+0xa4>
	  		  mode.LED = 0;
 800bd72:	4b38      	ldr	r3, [pc, #224]	; (800be54 <Execution_Select+0x180>)
 800bd74:	2200      	movs	r2, #0
 800bd76:	701a      	strb	r2, [r3, #0]
	  	  LED_Change();
 800bd78:	f7fe fc50 	bl	800a61c <LED_Change>

	  	  Encoder_Reset();
 800bd7c:	f7fe fece 	bl	800ab1c <Encoder_Reset>
	  	  //mode.execution = mode.LED;
	  	  mode.execution = mode.LED;
 800bd80:	4b34      	ldr	r3, [pc, #208]	; (800be54 <Execution_Select+0x180>)
 800bd82:	f993 2000 	ldrsb.w	r2, [r3]
 800bd86:	4b33      	ldr	r3, [pc, #204]	; (800be54 <Execution_Select+0x180>)
 800bd88:	709a      	strb	r2, [r3, #2]
	  	  HAL_Delay(500);
 800bd8a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bd8e:	f003 f83d 	bl	800ee0c <HAL_Delay>
 800bd92:	e048      	b.n	800be26 <Execution_Select+0x152>

	  }
	  else if(30000 -1 - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= EN3_L.count){
 800bd94:	4b31      	ldr	r3, [pc, #196]	; (800be5c <Execution_Select+0x188>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	f245 522f 	movw	r2, #21807	; 0x552f
 800bd9c:	4293      	cmp	r3, r2
 800bd9e:	dc1e      	bgt.n	800bdde <Execution_Select+0x10a>
	  	  mode.LED -= 1;
 800bda0:	4b2c      	ldr	r3, [pc, #176]	; (800be54 <Execution_Select+0x180>)
 800bda2:	f993 3000 	ldrsb.w	r3, [r3]
 800bda6:	b2db      	uxtb	r3, r3
 800bda8:	3b01      	subs	r3, #1
 800bdaa:	b2db      	uxtb	r3, r3
 800bdac:	b25a      	sxtb	r2, r3
 800bdae:	4b29      	ldr	r3, [pc, #164]	; (800be54 <Execution_Select+0x180>)
 800bdb0:	701a      	strb	r2, [r3, #0]
	  	  if(mode.LED < 0)
 800bdb2:	4b28      	ldr	r3, [pc, #160]	; (800be54 <Execution_Select+0x180>)
 800bdb4:	f993 3000 	ldrsb.w	r3, [r3]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	da02      	bge.n	800bdc2 <Execution_Select+0xee>
	  	  		  mode.LED = 7;
 800bdbc:	4b25      	ldr	r3, [pc, #148]	; (800be54 <Execution_Select+0x180>)
 800bdbe:	2207      	movs	r2, #7
 800bdc0:	701a      	strb	r2, [r3, #0]
	  	  LED_Change();
 800bdc2:	f7fe fc2b 	bl	800a61c <LED_Change>

	  	  Encoder_Reset();
 800bdc6:	f7fe fea9 	bl	800ab1c <Encoder_Reset>
	  	  //mode.execution = mode.LED;
	  	  mode.execution = mode.LED;
 800bdca:	4b22      	ldr	r3, [pc, #136]	; (800be54 <Execution_Select+0x180>)
 800bdcc:	f993 2000 	ldrsb.w	r2, [r3]
 800bdd0:	4b20      	ldr	r3, [pc, #128]	; (800be54 <Execution_Select+0x180>)
 800bdd2:	709a      	strb	r2, [r3, #2]
	  	  HAL_Delay(500);
 800bdd4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bdd8:	f003 f818 	bl	800ee0c <HAL_Delay>
 800bddc:	e023      	b.n	800be26 <Execution_Select+0x152>
	  }else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 1){
 800bdde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800bde2:	4818      	ldr	r0, [pc, #96]	; (800be44 <Execution_Select+0x170>)
 800bde4:	f004 ffd0 	bl	8010d88 <HAL_GPIO_ReadPin>
 800bde8:	4603      	mov	r3, r0
 800bdea:	2b01      	cmp	r3, #1
 800bdec:	d11b      	bne.n	800be26 <Execution_Select+0x152>
		  //printf("\r\n");
		      HAL_Delay(250);
 800bdee:	20fa      	movs	r0, #250	; 0xfa
 800bdf0:	f003 f80c 	bl	800ee0c <HAL_Delay>
	  		  Init(); // mycodeInit(); // mycode
 800bdf4:	f7fe f976 	bl	800a0e4 <Init>
	  		  TIM3 -> CNT = 30000 - 1;
 800bdf8:	4b17      	ldr	r3, [pc, #92]	; (800be58 <Execution_Select+0x184>)
 800bdfa:	f247 522f 	movw	r2, #29999	; 0x752f
 800bdfe:	625a      	str	r2, [r3, #36]	; 0x24
	  		  TIM4 -> CNT = 30000 - 1;
 800be00:	4b18      	ldr	r3, [pc, #96]	; (800be64 <Execution_Select+0x190>)
 800be02:	f247 522f 	movw	r2, #29999	; 0x752f
 800be06:	625a      	str	r2, [r3, #36]	; 0x24
	  		  HAL_TIM_Base_Start_IT(&htim8);
 800be08:	4811      	ldr	r0, [pc, #68]	; (800be50 <Execution_Select+0x17c>)
 800be0a:	f006 f9d0 	bl	80121ae <HAL_TIM_Base_Start_IT>
	  		  HAL_TIM_Base_Start_IT(&htim1);
 800be0e:	480f      	ldr	r0, [pc, #60]	; (800be4c <Execution_Select+0x178>)
 800be10:	f006 f9cd 	bl	80121ae <HAL_TIM_Base_Start_IT>
	  		  mode.select += 1;
 800be14:	4b0f      	ldr	r3, [pc, #60]	; (800be54 <Execution_Select+0x180>)
 800be16:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800be1a:	b2db      	uxtb	r3, r3
 800be1c:	3301      	adds	r3, #1
 800be1e:	b2db      	uxtb	r3, r3
 800be20:	b25a      	sxtb	r2, r3
 800be22:	4b0c      	ldr	r3, [pc, #48]	; (800be54 <Execution_Select+0x180>)
 800be24:	711a      	strb	r2, [r3, #4]
	while(mode.select%2 == 1){
 800be26:	4b0b      	ldr	r3, [pc, #44]	; (800be54 <Execution_Select+0x180>)
 800be28:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	f003 0301 	and.w	r3, r3, #1
 800be32:	bfb8      	it	lt
 800be34:	425b      	neglt	r3, r3
 800be36:	b25b      	sxtb	r3, r3
 800be38:	2b01      	cmp	r3, #1
 800be3a:	f43f af7b 	beq.w	800bd34 <Execution_Select+0x60>
}

	}
  }
 800be3e:	bf00      	nop
 800be40:	bd80      	pop	{r7, pc}
 800be42:	bf00      	nop
 800be44:	40020400 	.word	0x40020400
 800be48:	08016a1c 	.word	0x08016a1c
 800be4c:	20016130 	.word	0x20016130
 800be50:	20005090 	.word	0x20005090
 800be54:	20000ce8 	.word	0x20000ce8
 800be58:	40000400 	.word	0x40000400
 800be5c:	20000cc4 	.word	0x20000cc4
 800be60:	08016a28 	.word	0x08016a28
 800be64:	40000800 	.word	0x40000800

0800be68 <Walk_Map_Update>:
void Gain_Change(){

}


void Walk_Map_Update(){
 800be68:	b480      	push	{r7}
 800be6a:	b085      	sub	sp, #20
 800be6c:	af00      	add	r7, sp, #0
	//hosu
	int i = 0, j=0, flag=0, hosu=0;
 800be6e:	2300      	movs	r3, #0
 800be70:	60fb      	str	r3, [r7, #12]
 800be72:	2300      	movs	r3, #0
 800be74:	60bb      	str	r3, [r7, #8]
 800be76:	2300      	movs	r3, #0
 800be78:	607b      	str	r3, [r7, #4]
 800be7a:	2300      	movs	r3, #0
 800be7c:	603b      	str	r3, [r7, #0]

	//"? + ?-1"?
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 800be7e:	2300      	movs	r3, #0
 800be80:	60fb      	str	r3, [r7, #12]
 800be82:	e013      	b.n	800beac <Walk_Map_Update+0x44>
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 800be84:	2300      	movs	r3, #0
 800be86:	60bb      	str	r3, [r7, #8]
 800be88:	e00a      	b.n	800bea0 <Walk_Map_Update+0x38>
			walk_map[i][j] = NUMBER_OF_SQUARES * NUMBER_OF_SQUARES - 1;
 800be8a:	4a93      	ldr	r2, [pc, #588]	; (800c0d8 <Walk_Map_Update+0x270>)
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	009b      	lsls	r3, r3, #2
 800be90:	441a      	add	r2, r3
 800be92:	68bb      	ldr	r3, [r7, #8]
 800be94:	4413      	add	r3, r2
 800be96:	220f      	movs	r2, #15
 800be98:	701a      	strb	r2, [r3, #0]
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 800be9a:	68bb      	ldr	r3, [r7, #8]
 800be9c:	3301      	adds	r3, #1
 800be9e:	60bb      	str	r3, [r7, #8]
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	2b03      	cmp	r3, #3
 800bea4:	ddf1      	ble.n	800be8a <Walk_Map_Update+0x22>
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	3301      	adds	r3, #1
 800beaa:	60fb      	str	r3, [r7, #12]
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	2b03      	cmp	r3, #3
 800beb0:	dde8      	ble.n	800be84 <Walk_Map_Update+0x1c>
		}
	}

	//?0?
	for(i=X_GOAL_LESSER; i <= X_GOAL_LARGER; i++){
 800beb2:	2302      	movs	r3, #2
 800beb4:	60fb      	str	r3, [r7, #12]
 800beb6:	e013      	b.n	800bee0 <Walk_Map_Update+0x78>
		for(j=Y_GOAL_LESSER; j <= Y_GOAL_LARGER; j++){
 800beb8:	2300      	movs	r3, #0
 800beba:	60bb      	str	r3, [r7, #8]
 800bebc:	e00a      	b.n	800bed4 <Walk_Map_Update+0x6c>
			walk_map[i][j] = 0;
 800bebe:	4a86      	ldr	r2, [pc, #536]	; (800c0d8 <Walk_Map_Update+0x270>)
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	009b      	lsls	r3, r3, #2
 800bec4:	441a      	add	r2, r3
 800bec6:	68bb      	ldr	r3, [r7, #8]
 800bec8:	4413      	add	r3, r2
 800beca:	2200      	movs	r2, #0
 800becc:	701a      	strb	r2, [r3, #0]
		for(j=Y_GOAL_LESSER; j <= Y_GOAL_LARGER; j++){
 800bece:	68bb      	ldr	r3, [r7, #8]
 800bed0:	3301      	adds	r3, #1
 800bed2:	60bb      	str	r3, [r7, #8]
 800bed4:	68bb      	ldr	r3, [r7, #8]
 800bed6:	2b01      	cmp	r3, #1
 800bed8:	ddf1      	ble.n	800bebe <Walk_Map_Update+0x56>
	for(i=X_GOAL_LESSER; i <= X_GOAL_LARGER; i++){
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	3301      	adds	r3, #1
 800bede:	60fb      	str	r3, [r7, #12]
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	2b03      	cmp	r3, #3
 800bee4:	dde8      	ble.n	800beb8 <Walk_Map_Update+0x50>
		}
	}

	//????
	do{
		flag = 0;
 800bee6:	2300      	movs	r3, #0
 800bee8:	607b      	str	r3, [r7, #4]
		  for(i=0; i < NUMBER_OF_SQUARES; i++){
 800beea:	2300      	movs	r3, #0
 800beec:	60fb      	str	r3, [r7, #12]
 800beee:	e0e2      	b.n	800c0b6 <Walk_Map_Update+0x24e>

			  for(j=0; j < NUMBER_OF_SQUARES; j++){
 800bef0:	2300      	movs	r3, #0
 800bef2:	60bb      	str	r3, [r7, #8]
 800bef4:	e0d8      	b.n	800c0a8 <Walk_Map_Update+0x240>
				  //map?"? + ?-1"?
				  //walk_map[i][j] != NUMBER_OF_SQUARES * NUMBER_OF_SQUARES - 1 &&
				  if(walk_map[i][j] == hosu){
 800bef6:	4a78      	ldr	r2, [pc, #480]	; (800c0d8 <Walk_Map_Update+0x270>)
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	009b      	lsls	r3, r3, #2
 800befc:	441a      	add	r2, r3
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	4413      	add	r3, r2
 800bf02:	781b      	ldrb	r3, [r3, #0]
 800bf04:	461a      	mov	r2, r3
 800bf06:	683b      	ldr	r3, [r7, #0]
 800bf08:	4293      	cmp	r3, r2
 800bf0a:	f040 80ca 	bne.w	800c0a2 <Walk_Map_Update+0x23a>

					  if(wall[i][j].north != WALL && walk_map[i][j+1] > walk_map[i][j] && j < NUMBER_OF_SQUARES - 1){
 800bf0e:	4973      	ldr	r1, [pc, #460]	; (800c0dc <Walk_Map_Update+0x274>)
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	009a      	lsls	r2, r3, #2
 800bf14:	68bb      	ldr	r3, [r7, #8]
 800bf16:	4413      	add	r3, r2
 800bf18:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bf1c:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800bf20:	b2db      	uxtb	r3, r3
 800bf22:	2b01      	cmp	r3, #1
 800bf24:	d025      	beq.n	800bf72 <Walk_Map_Update+0x10a>
 800bf26:	68bb      	ldr	r3, [r7, #8]
 800bf28:	3301      	adds	r3, #1
 800bf2a:	496b      	ldr	r1, [pc, #428]	; (800c0d8 <Walk_Map_Update+0x270>)
 800bf2c:	68fa      	ldr	r2, [r7, #12]
 800bf2e:	0092      	lsls	r2, r2, #2
 800bf30:	440a      	add	r2, r1
 800bf32:	4413      	add	r3, r2
 800bf34:	781a      	ldrb	r2, [r3, #0]
 800bf36:	4968      	ldr	r1, [pc, #416]	; (800c0d8 <Walk_Map_Update+0x270>)
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	009b      	lsls	r3, r3, #2
 800bf3c:	4419      	add	r1, r3
 800bf3e:	68bb      	ldr	r3, [r7, #8]
 800bf40:	440b      	add	r3, r1
 800bf42:	781b      	ldrb	r3, [r3, #0]
 800bf44:	429a      	cmp	r2, r3
 800bf46:	d914      	bls.n	800bf72 <Walk_Map_Update+0x10a>
 800bf48:	68bb      	ldr	r3, [r7, #8]
 800bf4a:	2b02      	cmp	r3, #2
 800bf4c:	dc11      	bgt.n	800bf72 <Walk_Map_Update+0x10a>
						  walk_map[i][j+1] = walk_map[i][j] + 1;
 800bf4e:	4a62      	ldr	r2, [pc, #392]	; (800c0d8 <Walk_Map_Update+0x270>)
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	009b      	lsls	r3, r3, #2
 800bf54:	441a      	add	r2, r3
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	4413      	add	r3, r2
 800bf5a:	781a      	ldrb	r2, [r3, #0]
 800bf5c:	68bb      	ldr	r3, [r7, #8]
 800bf5e:	3301      	adds	r3, #1
 800bf60:	3201      	adds	r2, #1
 800bf62:	b2d0      	uxtb	r0, r2
 800bf64:	495c      	ldr	r1, [pc, #368]	; (800c0d8 <Walk_Map_Update+0x270>)
 800bf66:	68fa      	ldr	r2, [r7, #12]
 800bf68:	0092      	lsls	r2, r2, #2
 800bf6a:	440a      	add	r2, r1
 800bf6c:	4413      	add	r3, r2
 800bf6e:	4602      	mov	r2, r0
 800bf70:	701a      	strb	r2, [r3, #0]
					  }
					  if(wall[i][j].east != WALL && walk_map[i+1][j] > walk_map[i][j] && i < NUMBER_OF_SQUARES - 1){
 800bf72:	495a      	ldr	r1, [pc, #360]	; (800c0dc <Walk_Map_Update+0x274>)
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	009a      	lsls	r2, r3, #2
 800bf78:	68bb      	ldr	r3, [r7, #8]
 800bf7a:	4413      	add	r3, r2
 800bf7c:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bf80:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800bf84:	b2db      	uxtb	r3, r3
 800bf86:	2b01      	cmp	r3, #1
 800bf88:	d025      	beq.n	800bfd6 <Walk_Map_Update+0x16e>
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	3301      	adds	r3, #1
 800bf8e:	4a52      	ldr	r2, [pc, #328]	; (800c0d8 <Walk_Map_Update+0x270>)
 800bf90:	009b      	lsls	r3, r3, #2
 800bf92:	441a      	add	r2, r3
 800bf94:	68bb      	ldr	r3, [r7, #8]
 800bf96:	4413      	add	r3, r2
 800bf98:	781a      	ldrb	r2, [r3, #0]
 800bf9a:	494f      	ldr	r1, [pc, #316]	; (800c0d8 <Walk_Map_Update+0x270>)
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	009b      	lsls	r3, r3, #2
 800bfa0:	4419      	add	r1, r3
 800bfa2:	68bb      	ldr	r3, [r7, #8]
 800bfa4:	440b      	add	r3, r1
 800bfa6:	781b      	ldrb	r3, [r3, #0]
 800bfa8:	429a      	cmp	r2, r3
 800bfaa:	d914      	bls.n	800bfd6 <Walk_Map_Update+0x16e>
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	2b02      	cmp	r3, #2
 800bfb0:	dc11      	bgt.n	800bfd6 <Walk_Map_Update+0x16e>
						  walk_map[i+1][j] = walk_map[i][j] + 1;
 800bfb2:	4a49      	ldr	r2, [pc, #292]	; (800c0d8 <Walk_Map_Update+0x270>)
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	009b      	lsls	r3, r3, #2
 800bfb8:	441a      	add	r2, r3
 800bfba:	68bb      	ldr	r3, [r7, #8]
 800bfbc:	4413      	add	r3, r2
 800bfbe:	781a      	ldrb	r2, [r3, #0]
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	3301      	adds	r3, #1
 800bfc4:	3201      	adds	r2, #1
 800bfc6:	b2d1      	uxtb	r1, r2
 800bfc8:	4a43      	ldr	r2, [pc, #268]	; (800c0d8 <Walk_Map_Update+0x270>)
 800bfca:	009b      	lsls	r3, r3, #2
 800bfcc:	441a      	add	r2, r3
 800bfce:	68bb      	ldr	r3, [r7, #8]
 800bfd0:	4413      	add	r3, r2
 800bfd2:	460a      	mov	r2, r1
 800bfd4:	701a      	strb	r2, [r3, #0]
					  }
					  if(wall[i][j].south != WALL && walk_map[i][j-1] > walk_map[i][j] && j > 0){
 800bfd6:	4941      	ldr	r1, [pc, #260]	; (800c0dc <Walk_Map_Update+0x274>)
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	009a      	lsls	r2, r3, #2
 800bfdc:	68bb      	ldr	r3, [r7, #8]
 800bfde:	4413      	add	r3, r2
 800bfe0:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bfe4:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800bfe8:	b2db      	uxtb	r3, r3
 800bfea:	2b01      	cmp	r3, #1
 800bfec:	d025      	beq.n	800c03a <Walk_Map_Update+0x1d2>
 800bfee:	68bb      	ldr	r3, [r7, #8]
 800bff0:	3b01      	subs	r3, #1
 800bff2:	4939      	ldr	r1, [pc, #228]	; (800c0d8 <Walk_Map_Update+0x270>)
 800bff4:	68fa      	ldr	r2, [r7, #12]
 800bff6:	0092      	lsls	r2, r2, #2
 800bff8:	440a      	add	r2, r1
 800bffa:	4413      	add	r3, r2
 800bffc:	781a      	ldrb	r2, [r3, #0]
 800bffe:	4936      	ldr	r1, [pc, #216]	; (800c0d8 <Walk_Map_Update+0x270>)
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	009b      	lsls	r3, r3, #2
 800c004:	4419      	add	r1, r3
 800c006:	68bb      	ldr	r3, [r7, #8]
 800c008:	440b      	add	r3, r1
 800c00a:	781b      	ldrb	r3, [r3, #0]
 800c00c:	429a      	cmp	r2, r3
 800c00e:	d914      	bls.n	800c03a <Walk_Map_Update+0x1d2>
 800c010:	68bb      	ldr	r3, [r7, #8]
 800c012:	2b00      	cmp	r3, #0
 800c014:	dd11      	ble.n	800c03a <Walk_Map_Update+0x1d2>
						  walk_map[i][j-1] = walk_map[i][j] + 1;
 800c016:	4a30      	ldr	r2, [pc, #192]	; (800c0d8 <Walk_Map_Update+0x270>)
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	009b      	lsls	r3, r3, #2
 800c01c:	441a      	add	r2, r3
 800c01e:	68bb      	ldr	r3, [r7, #8]
 800c020:	4413      	add	r3, r2
 800c022:	781a      	ldrb	r2, [r3, #0]
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	3b01      	subs	r3, #1
 800c028:	3201      	adds	r2, #1
 800c02a:	b2d0      	uxtb	r0, r2
 800c02c:	492a      	ldr	r1, [pc, #168]	; (800c0d8 <Walk_Map_Update+0x270>)
 800c02e:	68fa      	ldr	r2, [r7, #12]
 800c030:	0092      	lsls	r2, r2, #2
 800c032:	440a      	add	r2, r1
 800c034:	4413      	add	r3, r2
 800c036:	4602      	mov	r2, r0
 800c038:	701a      	strb	r2, [r3, #0]
					  }
					  if(wall[i][j].west != WALL && walk_map[i-1][j] > walk_map[i][j] && i > 0){
 800c03a:	4928      	ldr	r1, [pc, #160]	; (800c0dc <Walk_Map_Update+0x274>)
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	009a      	lsls	r2, r3, #2
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	4413      	add	r3, r2
 800c044:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800c048:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c04c:	b2db      	uxtb	r3, r3
 800c04e:	2b01      	cmp	r3, #1
 800c050:	d025      	beq.n	800c09e <Walk_Map_Update+0x236>
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	3b01      	subs	r3, #1
 800c056:	4a20      	ldr	r2, [pc, #128]	; (800c0d8 <Walk_Map_Update+0x270>)
 800c058:	009b      	lsls	r3, r3, #2
 800c05a:	441a      	add	r2, r3
 800c05c:	68bb      	ldr	r3, [r7, #8]
 800c05e:	4413      	add	r3, r2
 800c060:	781a      	ldrb	r2, [r3, #0]
 800c062:	491d      	ldr	r1, [pc, #116]	; (800c0d8 <Walk_Map_Update+0x270>)
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	009b      	lsls	r3, r3, #2
 800c068:	4419      	add	r1, r3
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	440b      	add	r3, r1
 800c06e:	781b      	ldrb	r3, [r3, #0]
 800c070:	429a      	cmp	r2, r3
 800c072:	d914      	bls.n	800c09e <Walk_Map_Update+0x236>
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	2b00      	cmp	r3, #0
 800c078:	dd11      	ble.n	800c09e <Walk_Map_Update+0x236>
						  walk_map[i-1][j] = walk_map[i][j] + 1;
 800c07a:	4a17      	ldr	r2, [pc, #92]	; (800c0d8 <Walk_Map_Update+0x270>)
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	009b      	lsls	r3, r3, #2
 800c080:	441a      	add	r2, r3
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	4413      	add	r3, r2
 800c086:	781a      	ldrb	r2, [r3, #0]
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	3b01      	subs	r3, #1
 800c08c:	3201      	adds	r2, #1
 800c08e:	b2d1      	uxtb	r1, r2
 800c090:	4a11      	ldr	r2, [pc, #68]	; (800c0d8 <Walk_Map_Update+0x270>)
 800c092:	009b      	lsls	r3, r3, #2
 800c094:	441a      	add	r2, r3
 800c096:	68bb      	ldr	r3, [r7, #8]
 800c098:	4413      	add	r3, r2
 800c09a:	460a      	mov	r2, r1
 800c09c:	701a      	strb	r2, [r3, #0]
					  }

					  flag = 1;
 800c09e:	2301      	movs	r3, #1
 800c0a0:	607b      	str	r3, [r7, #4]
			  for(j=0; j < NUMBER_OF_SQUARES; j++){
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	3301      	adds	r3, #1
 800c0a6:	60bb      	str	r3, [r7, #8]
 800c0a8:	68bb      	ldr	r3, [r7, #8]
 800c0aa:	2b03      	cmp	r3, #3
 800c0ac:	f77f af23 	ble.w	800bef6 <Walk_Map_Update+0x8e>
		  for(i=0; i < NUMBER_OF_SQUARES; i++){
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	3301      	adds	r3, #1
 800c0b4:	60fb      	str	r3, [r7, #12]
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	2b03      	cmp	r3, #3
 800c0ba:	f77f af19 	ble.w	800bef0 <Walk_Map_Update+0x88>
			       }
			  }
		  }
		  //?
		  hosu++;
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	3301      	adds	r3, #1
 800c0c2:	603b      	str	r3, [r7, #0]
	}while(flag);
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	f47f af0d 	bne.w	800bee6 <Walk_Map_Update+0x7e>

}
 800c0cc:	bf00      	nop
 800c0ce:	3714      	adds	r7, #20
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d6:	4770      	bx	lr
 800c0d8:	200160f0 	.word	0x200160f0
 800c0dc:	20016560 	.word	0x20016560

0800c0e0 <Tire_Maintenance>:
//
//	}
}


void Tire_Maintenance(){
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	af00      	add	r7, sp, #0
	HAL_Delay(1000);
 800c0e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800c0e8:	f002 fe90 	bl	800ee0c <HAL_Delay>
	Accelerate();
 800c0ec:	f7fe fdf8 	bl	800ace0 <Accelerate>
	straight();
 800c0f0:	f7fe ff4a 	bl	800af88 <straight>
	straight();
 800c0f4:	f7fe ff48 	bl	800af88 <straight>
	Decelerate();
 800c0f8:	f7fe fe9e 	bl	800ae38 <Decelerate>
	Motor_PWM_Stop();
 800c0fc:	f7fd ffd8 	bl	800a0b0 <Motor_PWM_Stop>
	HAL_TIM_Base_Stop_IT(&htim1);
 800c100:	480a      	ldr	r0, [pc, #40]	; (800c12c <Tire_Maintenance+0x4c>)
 800c102:	f006 f878 	bl	80121f6 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim8);
 800c106:	480a      	ldr	r0, [pc, #40]	; (800c130 <Tire_Maintenance+0x50>)
 800c108:	f006 f875 	bl	80121f6 <HAL_TIM_Base_Stop_IT>
	while(1){
		printf("?? : %d\r\n", All_Pulse_anytime);
 800c10c:	4b09      	ldr	r3, [pc, #36]	; (800c134 <Tire_Maintenance+0x54>)
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	4619      	mov	r1, r3
 800c112:	4809      	ldr	r0, [pc, #36]	; (800c138 <Tire_Maintenance+0x58>)
 800c114:	f008 fd04 	bl	8014b20 <iprintf>
		printf("?? : %d\r\n", All_Pulse_cut);
 800c118:	4b08      	ldr	r3, [pc, #32]	; (800c13c <Tire_Maintenance+0x5c>)
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	4619      	mov	r1, r3
 800c11e:	4808      	ldr	r0, [pc, #32]	; (800c140 <Tire_Maintenance+0x60>)
 800c120:	f008 fcfe 	bl	8014b20 <iprintf>
		printf("\r\n");
 800c124:	4807      	ldr	r0, [pc, #28]	; (800c144 <Tire_Maintenance+0x64>)
 800c126:	f008 fd6f 	bl	8014c08 <puts>
		printf("?? : %d\r\n", All_Pulse_anytime);
 800c12a:	e7ef      	b.n	800c10c <Tire_Maintenance+0x2c>
 800c12c:	20016130 	.word	0x20016130
 800c130:	20005090 	.word	0x20005090
 800c134:	20000fa4 	.word	0x20000fa4
 800c138:	08016a30 	.word	0x08016a30
 800c13c:	20000fa0 	.word	0x20000fa0
 800c140:	08016a4c 	.word	0x08016a4c
 800c144:	08016988 	.word	0x08016988

0800c148 <wall_set>:
	}

}
void wall_set(){
 800c148:	b490      	push	{r4, r7}
 800c14a:	b082      	sub	sp, #8
 800c14c:	af00      	add	r7, sp, #0
	uint8_t wall_dir[4];
	  wall_dir[my_direction] = (sl_average + sr_average)/2 > FRONT_WALL  ?   WALL : NOWALL;
 800c14e:	4b8b      	ldr	r3, [pc, #556]	; (800c37c <wall_set+0x234>)
 800c150:	ed93 7a00 	vldr	s14, [r3]
 800c154:	4b8a      	ldr	r3, [pc, #552]	; (800c380 <wall_set+0x238>)
 800c156:	edd3 7a00 	vldr	s15, [r3]
 800c15a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c15e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800c162:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c166:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800c16a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c16e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c172:	bfcc      	ite	gt
 800c174:	2301      	movgt	r3, #1
 800c176:	2300      	movle	r3, #0
 800c178:	b2da      	uxtb	r2, r3
 800c17a:	4b82      	ldr	r3, [pc, #520]	; (800c384 <wall_set+0x23c>)
 800c17c:	781b      	ldrb	r3, [r3, #0]
 800c17e:	f107 0108 	add.w	r1, r7, #8
 800c182:	440b      	add	r3, r1
 800c184:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(my_direction + 1)%4] = fr_average > RIGHT_WALL  ?  WALL :  NOWALL;
 800c188:	4b7f      	ldr	r3, [pc, #508]	; (800c388 <wall_set+0x240>)
 800c18a:	edd3 7a00 	vldr	s15, [r3]
 800c18e:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 800c38c <wall_set+0x244>
 800c192:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c19a:	bfcc      	ite	gt
 800c19c:	2301      	movgt	r3, #1
 800c19e:	2300      	movle	r3, #0
 800c1a0:	b2d9      	uxtb	r1, r3
 800c1a2:	4b78      	ldr	r3, [pc, #480]	; (800c384 <wall_set+0x23c>)
 800c1a4:	781b      	ldrb	r3, [r3, #0]
 800c1a6:	3301      	adds	r3, #1
 800c1a8:	425a      	negs	r2, r3
 800c1aa:	f003 0303 	and.w	r3, r3, #3
 800c1ae:	f002 0203 	and.w	r2, r2, #3
 800c1b2:	bf58      	it	pl
 800c1b4:	4253      	negpl	r3, r2
 800c1b6:	460a      	mov	r2, r1
 800c1b8:	f107 0108 	add.w	r1, r7, #8
 800c1bc:	440b      	add	r3, r1
 800c1be:	f803 2c04 	strb.w	r2, [r3, #-4]
		  wall_dir[(my_direction + 2)%4] = NOWALL;
 800c1c2:	4b70      	ldr	r3, [pc, #448]	; (800c384 <wall_set+0x23c>)
 800c1c4:	781b      	ldrb	r3, [r3, #0]
 800c1c6:	3302      	adds	r3, #2
 800c1c8:	425a      	negs	r2, r3
 800c1ca:	f003 0303 	and.w	r3, r3, #3
 800c1ce:	f002 0203 	and.w	r2, r2, #3
 800c1d2:	bf58      	it	pl
 800c1d4:	4253      	negpl	r3, r2
 800c1d6:	f107 0208 	add.w	r2, r7, #8
 800c1da:	4413      	add	r3, r2
 800c1dc:	2200      	movs	r2, #0
 800c1de:	f803 2c04 	strb.w	r2, [r3, #-4]
		  wall_dir[(my_direction + 3)%4] = fl_average > LEFT_WALL ?  WALL :  NOWALL;
 800c1e2:	4b6b      	ldr	r3, [pc, #428]	; (800c390 <wall_set+0x248>)
 800c1e4:	edd3 7a00 	vldr	s15, [r3]
 800c1e8:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 800c394 <wall_set+0x24c>
 800c1ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c1f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1f4:	bfcc      	ite	gt
 800c1f6:	2301      	movgt	r3, #1
 800c1f8:	2300      	movle	r3, #0
 800c1fa:	b2d9      	uxtb	r1, r3
 800c1fc:	4b61      	ldr	r3, [pc, #388]	; (800c384 <wall_set+0x23c>)
 800c1fe:	781b      	ldrb	r3, [r3, #0]
 800c200:	3303      	adds	r3, #3
 800c202:	425a      	negs	r2, r3
 800c204:	f003 0303 	and.w	r3, r3, #3
 800c208:	f002 0203 	and.w	r2, r2, #3
 800c20c:	bf58      	it	pl
 800c20e:	4253      	negpl	r3, r2
 800c210:	460a      	mov	r2, r1
 800c212:	f107 0108 	add.w	r1, r7, #8
 800c216:	440b      	add	r3, r1
 800c218:	f803 2c04 	strb.w	r2, [r3, #-4]

	  wall[x][y].north = wall_dir[0];
 800c21c:	7939      	ldrb	r1, [r7, #4]
 800c21e:	4b5e      	ldr	r3, [pc, #376]	; (800c398 <wall_set+0x250>)
 800c220:	781b      	ldrb	r3, [r3, #0]
 800c222:	461c      	mov	r4, r3
 800c224:	4b5d      	ldr	r3, [pc, #372]	; (800c39c <wall_set+0x254>)
 800c226:	781b      	ldrb	r3, [r3, #0]
 800c228:	461a      	mov	r2, r3
 800c22a:	460b      	mov	r3, r1
 800c22c:	f003 0303 	and.w	r3, r3, #3
 800c230:	b2d8      	uxtb	r0, r3
 800c232:	495b      	ldr	r1, [pc, #364]	; (800c3a0 <wall_set+0x258>)
 800c234:	00a3      	lsls	r3, r4, #2
 800c236:	441a      	add	r2, r3
 800c238:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c23c:	f360 0301 	bfi	r3, r0, #0, #2
 800c240:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  wall[x][y].east = wall_dir[1];
 800c244:	7979      	ldrb	r1, [r7, #5]
 800c246:	4b54      	ldr	r3, [pc, #336]	; (800c398 <wall_set+0x250>)
 800c248:	781b      	ldrb	r3, [r3, #0]
 800c24a:	461c      	mov	r4, r3
 800c24c:	4b53      	ldr	r3, [pc, #332]	; (800c39c <wall_set+0x254>)
 800c24e:	781b      	ldrb	r3, [r3, #0]
 800c250:	461a      	mov	r2, r3
 800c252:	460b      	mov	r3, r1
 800c254:	f003 0303 	and.w	r3, r3, #3
 800c258:	b2d8      	uxtb	r0, r3
 800c25a:	4951      	ldr	r1, [pc, #324]	; (800c3a0 <wall_set+0x258>)
 800c25c:	00a3      	lsls	r3, r4, #2
 800c25e:	441a      	add	r2, r3
 800c260:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c264:	f360 0383 	bfi	r3, r0, #2, #2
 800c268:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  wall[x][y].south = wall_dir[2];
 800c26c:	79b9      	ldrb	r1, [r7, #6]
 800c26e:	4b4a      	ldr	r3, [pc, #296]	; (800c398 <wall_set+0x250>)
 800c270:	781b      	ldrb	r3, [r3, #0]
 800c272:	461c      	mov	r4, r3
 800c274:	4b49      	ldr	r3, [pc, #292]	; (800c39c <wall_set+0x254>)
 800c276:	781b      	ldrb	r3, [r3, #0]
 800c278:	461a      	mov	r2, r3
 800c27a:	460b      	mov	r3, r1
 800c27c:	f003 0303 	and.w	r3, r3, #3
 800c280:	b2d8      	uxtb	r0, r3
 800c282:	4947      	ldr	r1, [pc, #284]	; (800c3a0 <wall_set+0x258>)
 800c284:	00a3      	lsls	r3, r4, #2
 800c286:	441a      	add	r2, r3
 800c288:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c28c:	f360 1305 	bfi	r3, r0, #4, #2
 800c290:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  wall[x][y].west = wall_dir[3];
 800c294:	79f9      	ldrb	r1, [r7, #7]
 800c296:	4b40      	ldr	r3, [pc, #256]	; (800c398 <wall_set+0x250>)
 800c298:	781b      	ldrb	r3, [r3, #0]
 800c29a:	461c      	mov	r4, r3
 800c29c:	4b3f      	ldr	r3, [pc, #252]	; (800c39c <wall_set+0x254>)
 800c29e:	781b      	ldrb	r3, [r3, #0]
 800c2a0:	461a      	mov	r2, r3
 800c2a2:	460b      	mov	r3, r1
 800c2a4:	f003 0303 	and.w	r3, r3, #3
 800c2a8:	b2d8      	uxtb	r0, r3
 800c2aa:	493d      	ldr	r1, [pc, #244]	; (800c3a0 <wall_set+0x258>)
 800c2ac:	00a3      	lsls	r3, r4, #2
 800c2ae:	441a      	add	r2, r3
 800c2b0:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c2b4:	f360 1387 	bfi	r3, r0, #6, #2
 800c2b8:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

	  if(y < (NUMBER_OF_SQUARES-1) )wall[x][y+1].south = wall_dir[0];
 800c2bc:	4b37      	ldr	r3, [pc, #220]	; (800c39c <wall_set+0x254>)
 800c2be:	781b      	ldrb	r3, [r3, #0]
 800c2c0:	2b02      	cmp	r3, #2
 800c2c2:	d812      	bhi.n	800c2ea <wall_set+0x1a2>
 800c2c4:	7939      	ldrb	r1, [r7, #4]
 800c2c6:	4b34      	ldr	r3, [pc, #208]	; (800c398 <wall_set+0x250>)
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	461a      	mov	r2, r3
 800c2cc:	4b33      	ldr	r3, [pc, #204]	; (800c39c <wall_set+0x254>)
 800c2ce:	781b      	ldrb	r3, [r3, #0]
 800c2d0:	3301      	adds	r3, #1
 800c2d2:	f001 0103 	and.w	r1, r1, #3
 800c2d6:	b2c8      	uxtb	r0, r1
 800c2d8:	4931      	ldr	r1, [pc, #196]	; (800c3a0 <wall_set+0x258>)
 800c2da:	0092      	lsls	r2, r2, #2
 800c2dc:	441a      	add	r2, r3
 800c2de:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c2e2:	f360 1305 	bfi	r3, r0, #4, #2
 800c2e6:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  if(x < (NUMBER_OF_SQUARES-1) )wall[x+1][y].west = wall_dir[1];
 800c2ea:	4b2b      	ldr	r3, [pc, #172]	; (800c398 <wall_set+0x250>)
 800c2ec:	781b      	ldrb	r3, [r3, #0]
 800c2ee:	2b02      	cmp	r3, #2
 800c2f0:	d811      	bhi.n	800c316 <wall_set+0x1ce>
 800c2f2:	7979      	ldrb	r1, [r7, #5]
 800c2f4:	4b28      	ldr	r3, [pc, #160]	; (800c398 <wall_set+0x250>)
 800c2f6:	781b      	ldrb	r3, [r3, #0]
 800c2f8:	3301      	adds	r3, #1
 800c2fa:	4a28      	ldr	r2, [pc, #160]	; (800c39c <wall_set+0x254>)
 800c2fc:	7812      	ldrb	r2, [r2, #0]
 800c2fe:	f001 0103 	and.w	r1, r1, #3
 800c302:	b2c8      	uxtb	r0, r1
 800c304:	4926      	ldr	r1, [pc, #152]	; (800c3a0 <wall_set+0x258>)
 800c306:	009b      	lsls	r3, r3, #2
 800c308:	441a      	add	r2, r3
 800c30a:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c30e:	f360 1387 	bfi	r3, r0, #6, #2
 800c312:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  if(y > 0 ) wall[x][y-1].north = wall_dir[2];
 800c316:	4b21      	ldr	r3, [pc, #132]	; (800c39c <wall_set+0x254>)
 800c318:	781b      	ldrb	r3, [r3, #0]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d012      	beq.n	800c344 <wall_set+0x1fc>
 800c31e:	79b9      	ldrb	r1, [r7, #6]
 800c320:	4b1d      	ldr	r3, [pc, #116]	; (800c398 <wall_set+0x250>)
 800c322:	781b      	ldrb	r3, [r3, #0]
 800c324:	461a      	mov	r2, r3
 800c326:	4b1d      	ldr	r3, [pc, #116]	; (800c39c <wall_set+0x254>)
 800c328:	781b      	ldrb	r3, [r3, #0]
 800c32a:	3b01      	subs	r3, #1
 800c32c:	f001 0103 	and.w	r1, r1, #3
 800c330:	b2c8      	uxtb	r0, r1
 800c332:	491b      	ldr	r1, [pc, #108]	; (800c3a0 <wall_set+0x258>)
 800c334:	0092      	lsls	r2, r2, #2
 800c336:	441a      	add	r2, r3
 800c338:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c33c:	f360 0301 	bfi	r3, r0, #0, #2
 800c340:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  if(x > 0 ) wall[x-1][y].east = wall_dir[3];
 800c344:	4b14      	ldr	r3, [pc, #80]	; (800c398 <wall_set+0x250>)
 800c346:	781b      	ldrb	r3, [r3, #0]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d011      	beq.n	800c370 <wall_set+0x228>
 800c34c:	79f9      	ldrb	r1, [r7, #7]
 800c34e:	4b12      	ldr	r3, [pc, #72]	; (800c398 <wall_set+0x250>)
 800c350:	781b      	ldrb	r3, [r3, #0]
 800c352:	3b01      	subs	r3, #1
 800c354:	4a11      	ldr	r2, [pc, #68]	; (800c39c <wall_set+0x254>)
 800c356:	7812      	ldrb	r2, [r2, #0]
 800c358:	f001 0103 	and.w	r1, r1, #3
 800c35c:	b2c8      	uxtb	r0, r1
 800c35e:	4910      	ldr	r1, [pc, #64]	; (800c3a0 <wall_set+0x258>)
 800c360:	009b      	lsls	r3, r3, #2
 800c362:	441a      	add	r2, r3
 800c364:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c368:	f360 0383 	bfi	r3, r0, #2, #2
 800c36c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

}
 800c370:	bf00      	nop
 800c372:	3708      	adds	r7, #8
 800c374:	46bd      	mov	sp, r7
 800c376:	bc90      	pop	{r4, r7}
 800c378:	4770      	bx	lr
 800c37a:	bf00      	nop
 800c37c:	20016628 	.word	0x20016628
 800c380:	20015b30 	.word	0x20015b30
 800c384:	20005162 	.word	0x20005162
 800c388:	20016558 	.word	0x20016558
 800c38c:	42c80000 	.word	0x42c80000
 800c390:	2000508c 	.word	0x2000508c
 800c394:	430c0000 	.word	0x430c0000
 800c398:	20000fb4 	.word	0x20000fb4
 800c39c:	20000fb5 	.word	0x20000fb5
 800c3a0:	20016560 	.word	0x20016560
 800c3a4:	00000000 	.word	0x00000000

0800c3a8 <Adachi_judge>:
       //wall.east[x][y];
       //Flash_store();
    	}
#endif
}
void Adachi_judge(){
 800c3a8:	b598      	push	{r3, r4, r7, lr}
 800c3aa:	af00      	add	r7, sp, #0

	/*-----------*/
	mode.turn = 0;
 800c3ac:	4baa      	ldr	r3, [pc, #680]	; (800c658 <Adachi_judge+0x2b0>)
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	725a      	strb	r2, [r3, #9]
	/*----------------------------*/


	//?...
	//
	  switch(my_direction){
 800c3b2:	4baa      	ldr	r3, [pc, #680]	; (800c65c <Adachi_judge+0x2b4>)
 800c3b4:	781b      	ldrb	r3, [r3, #0]
 800c3b6:	2b03      	cmp	r3, #3
 800c3b8:	f200 8364 	bhi.w	800ca84 <Adachi_judge+0x6dc>
 800c3bc:	a201      	add	r2, pc, #4	; (adr r2, 800c3c4 <Adachi_judge+0x1c>)
 800c3be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3c2:	bf00      	nop
 800c3c4:	0800c3d5 	.word	0x0800c3d5
 800c3c8:	0800c571 	.word	0x0800c571
 800c3cc:	0800c72d 	.word	0x0800c72d
 800c3d0:	0800c8e9 	.word	0x0800c8e9
	  case north:
		  if(wall[x][y].north == NOWALL &&walk_map[x][y+1] < walk_map[x][y] && y < NUMBER_OF_SQUARES-1){
 800c3d4:	4ba2      	ldr	r3, [pc, #648]	; (800c660 <Adachi_judge+0x2b8>)
 800c3d6:	781b      	ldrb	r3, [r3, #0]
 800c3d8:	4618      	mov	r0, r3
 800c3da:	4ba2      	ldr	r3, [pc, #648]	; (800c664 <Adachi_judge+0x2bc>)
 800c3dc:	781b      	ldrb	r3, [r3, #0]
 800c3de:	4619      	mov	r1, r3
 800c3e0:	4aa1      	ldr	r2, [pc, #644]	; (800c668 <Adachi_judge+0x2c0>)
 800c3e2:	0083      	lsls	r3, r0, #2
 800c3e4:	440b      	add	r3, r1
 800c3e6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c3ea:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c3ee:	b2db      	uxtb	r3, r3
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d127      	bne.n	800c444 <Adachi_judge+0x9c>
 800c3f4:	4b9a      	ldr	r3, [pc, #616]	; (800c660 <Adachi_judge+0x2b8>)
 800c3f6:	781b      	ldrb	r3, [r3, #0]
 800c3f8:	461a      	mov	r2, r3
 800c3fa:	4b9a      	ldr	r3, [pc, #616]	; (800c664 <Adachi_judge+0x2bc>)
 800c3fc:	781b      	ldrb	r3, [r3, #0]
 800c3fe:	3301      	adds	r3, #1
 800c400:	499a      	ldr	r1, [pc, #616]	; (800c66c <Adachi_judge+0x2c4>)
 800c402:	0092      	lsls	r2, r2, #2
 800c404:	440a      	add	r2, r1
 800c406:	4413      	add	r3, r2
 800c408:	781a      	ldrb	r2, [r3, #0]
 800c40a:	4b95      	ldr	r3, [pc, #596]	; (800c660 <Adachi_judge+0x2b8>)
 800c40c:	781b      	ldrb	r3, [r3, #0]
 800c40e:	461c      	mov	r4, r3
 800c410:	4b94      	ldr	r3, [pc, #592]	; (800c664 <Adachi_judge+0x2bc>)
 800c412:	781b      	ldrb	r3, [r3, #0]
 800c414:	4618      	mov	r0, r3
 800c416:	4995      	ldr	r1, [pc, #596]	; (800c66c <Adachi_judge+0x2c4>)
 800c418:	00a3      	lsls	r3, r4, #2
 800c41a:	440b      	add	r3, r1
 800c41c:	4403      	add	r3, r0
 800c41e:	781b      	ldrb	r3, [r3, #0]
 800c420:	429a      	cmp	r2, r3
 800c422:	d20f      	bcs.n	800c444 <Adachi_judge+0x9c>
 800c424:	4b8f      	ldr	r3, [pc, #572]	; (800c664 <Adachi_judge+0x2bc>)
 800c426:	781b      	ldrb	r3, [r3, #0]
 800c428:	2b02      	cmp	r3, #2
 800c42a:	d80b      	bhi.n	800c444 <Adachi_judge+0x9c>
			  //
			  straight();
 800c42c:	f7fe fdac 	bl	800af88 <straight>
			  my_direction = north;
 800c430:	4b8a      	ldr	r3, [pc, #552]	; (800c65c <Adachi_judge+0x2b4>)
 800c432:	2200      	movs	r2, #0
 800c434:	701a      	strb	r2, [r3, #0]
			  y++;
 800c436:	4b8b      	ldr	r3, [pc, #556]	; (800c664 <Adachi_judge+0x2bc>)
 800c438:	781b      	ldrb	r3, [r3, #0]
 800c43a:	3301      	adds	r3, #1
 800c43c:	b2da      	uxtb	r2, r3
 800c43e:	4b89      	ldr	r3, [pc, #548]	; (800c664 <Adachi_judge+0x2bc>)
 800c440:	701a      	strb	r2, [r3, #0]
 800c442:	e094      	b.n	800c56e <Adachi_judge+0x1c6>
		  }
		  else if(wall[x][y].west == NOWALL &&walk_map[x-1][y] < walk_map[x][y] && x > 0){
 800c444:	4b86      	ldr	r3, [pc, #536]	; (800c660 <Adachi_judge+0x2b8>)
 800c446:	781b      	ldrb	r3, [r3, #0]
 800c448:	4618      	mov	r0, r3
 800c44a:	4b86      	ldr	r3, [pc, #536]	; (800c664 <Adachi_judge+0x2bc>)
 800c44c:	781b      	ldrb	r3, [r3, #0]
 800c44e:	4619      	mov	r1, r3
 800c450:	4a85      	ldr	r2, [pc, #532]	; (800c668 <Adachi_judge+0x2c0>)
 800c452:	0083      	lsls	r3, r0, #2
 800c454:	440b      	add	r3, r1
 800c456:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c45a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c45e:	b2db      	uxtb	r3, r3
 800c460:	2b00      	cmp	r3, #0
 800c462:	d127      	bne.n	800c4b4 <Adachi_judge+0x10c>
 800c464:	4b7e      	ldr	r3, [pc, #504]	; (800c660 <Adachi_judge+0x2b8>)
 800c466:	781b      	ldrb	r3, [r3, #0]
 800c468:	3b01      	subs	r3, #1
 800c46a:	4a7e      	ldr	r2, [pc, #504]	; (800c664 <Adachi_judge+0x2bc>)
 800c46c:	7812      	ldrb	r2, [r2, #0]
 800c46e:	4611      	mov	r1, r2
 800c470:	4a7e      	ldr	r2, [pc, #504]	; (800c66c <Adachi_judge+0x2c4>)
 800c472:	009b      	lsls	r3, r3, #2
 800c474:	4413      	add	r3, r2
 800c476:	440b      	add	r3, r1
 800c478:	781a      	ldrb	r2, [r3, #0]
 800c47a:	4b79      	ldr	r3, [pc, #484]	; (800c660 <Adachi_judge+0x2b8>)
 800c47c:	781b      	ldrb	r3, [r3, #0]
 800c47e:	461c      	mov	r4, r3
 800c480:	4b78      	ldr	r3, [pc, #480]	; (800c664 <Adachi_judge+0x2bc>)
 800c482:	781b      	ldrb	r3, [r3, #0]
 800c484:	4618      	mov	r0, r3
 800c486:	4979      	ldr	r1, [pc, #484]	; (800c66c <Adachi_judge+0x2c4>)
 800c488:	00a3      	lsls	r3, r4, #2
 800c48a:	440b      	add	r3, r1
 800c48c:	4403      	add	r3, r0
 800c48e:	781b      	ldrb	r3, [r3, #0]
 800c490:	429a      	cmp	r2, r3
 800c492:	d20f      	bcs.n	800c4b4 <Adachi_judge+0x10c>
 800c494:	4b72      	ldr	r3, [pc, #456]	; (800c660 <Adachi_judge+0x2b8>)
 800c496:	781b      	ldrb	r3, [r3, #0]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d00b      	beq.n	800c4b4 <Adachi_judge+0x10c>
			  //
			  L_turn_select();
 800c49c:	f7ff fbd8 	bl	800bc50 <L_turn_select>
			  my_direction = west;
 800c4a0:	4b6e      	ldr	r3, [pc, #440]	; (800c65c <Adachi_judge+0x2b4>)
 800c4a2:	2203      	movs	r2, #3
 800c4a4:	701a      	strb	r2, [r3, #0]
		      x--;
 800c4a6:	4b6e      	ldr	r3, [pc, #440]	; (800c660 <Adachi_judge+0x2b8>)
 800c4a8:	781b      	ldrb	r3, [r3, #0]
 800c4aa:	3b01      	subs	r3, #1
 800c4ac:	b2da      	uxtb	r2, r3
 800c4ae:	4b6c      	ldr	r3, [pc, #432]	; (800c660 <Adachi_judge+0x2b8>)
 800c4b0:	701a      	strb	r2, [r3, #0]
 800c4b2:	e05c      	b.n	800c56e <Adachi_judge+0x1c6>
		  }
		  else if(wall[x][y].east == NOWALL &&walk_map[x+1][y] < walk_map[x][y] && x <  NUMBER_OF_SQUARES-1){
 800c4b4:	4b6a      	ldr	r3, [pc, #424]	; (800c660 <Adachi_judge+0x2b8>)
 800c4b6:	781b      	ldrb	r3, [r3, #0]
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	4b6a      	ldr	r3, [pc, #424]	; (800c664 <Adachi_judge+0x2bc>)
 800c4bc:	781b      	ldrb	r3, [r3, #0]
 800c4be:	4619      	mov	r1, r3
 800c4c0:	4a69      	ldr	r2, [pc, #420]	; (800c668 <Adachi_judge+0x2c0>)
 800c4c2:	0083      	lsls	r3, r0, #2
 800c4c4:	440b      	add	r3, r1
 800c4c6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c4ca:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c4ce:	b2db      	uxtb	r3, r3
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d127      	bne.n	800c524 <Adachi_judge+0x17c>
 800c4d4:	4b62      	ldr	r3, [pc, #392]	; (800c660 <Adachi_judge+0x2b8>)
 800c4d6:	781b      	ldrb	r3, [r3, #0]
 800c4d8:	3301      	adds	r3, #1
 800c4da:	4a62      	ldr	r2, [pc, #392]	; (800c664 <Adachi_judge+0x2bc>)
 800c4dc:	7812      	ldrb	r2, [r2, #0]
 800c4de:	4611      	mov	r1, r2
 800c4e0:	4a62      	ldr	r2, [pc, #392]	; (800c66c <Adachi_judge+0x2c4>)
 800c4e2:	009b      	lsls	r3, r3, #2
 800c4e4:	4413      	add	r3, r2
 800c4e6:	440b      	add	r3, r1
 800c4e8:	781a      	ldrb	r2, [r3, #0]
 800c4ea:	4b5d      	ldr	r3, [pc, #372]	; (800c660 <Adachi_judge+0x2b8>)
 800c4ec:	781b      	ldrb	r3, [r3, #0]
 800c4ee:	461c      	mov	r4, r3
 800c4f0:	4b5c      	ldr	r3, [pc, #368]	; (800c664 <Adachi_judge+0x2bc>)
 800c4f2:	781b      	ldrb	r3, [r3, #0]
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	495d      	ldr	r1, [pc, #372]	; (800c66c <Adachi_judge+0x2c4>)
 800c4f8:	00a3      	lsls	r3, r4, #2
 800c4fa:	440b      	add	r3, r1
 800c4fc:	4403      	add	r3, r0
 800c4fe:	781b      	ldrb	r3, [r3, #0]
 800c500:	429a      	cmp	r2, r3
 800c502:	d20f      	bcs.n	800c524 <Adachi_judge+0x17c>
 800c504:	4b56      	ldr	r3, [pc, #344]	; (800c660 <Adachi_judge+0x2b8>)
 800c506:	781b      	ldrb	r3, [r3, #0]
 800c508:	2b02      	cmp	r3, #2
 800c50a:	d80b      	bhi.n	800c524 <Adachi_judge+0x17c>
			  //
			  R_turn_select();
 800c50c:	f7ff fb5c 	bl	800bbc8 <R_turn_select>
	          my_direction = east;
 800c510:	4b52      	ldr	r3, [pc, #328]	; (800c65c <Adachi_judge+0x2b4>)
 800c512:	2201      	movs	r2, #1
 800c514:	701a      	strb	r2, [r3, #0]
	          x++;
 800c516:	4b52      	ldr	r3, [pc, #328]	; (800c660 <Adachi_judge+0x2b8>)
 800c518:	781b      	ldrb	r3, [r3, #0]
 800c51a:	3301      	adds	r3, #1
 800c51c:	b2da      	uxtb	r2, r3
 800c51e:	4b50      	ldr	r3, [pc, #320]	; (800c660 <Adachi_judge+0x2b8>)
 800c520:	701a      	strb	r2, [r3, #0]
 800c522:	e024      	b.n	800c56e <Adachi_judge+0x1c6>
		  }
		  else {
			  //
	          Decelerate();
 800c524:	f7fe fc88 	bl	800ae38 <Decelerate>
	          wait(0.3);
 800c528:	ed9f 0b49 	vldr	d0, [pc, #292]	; 800c650 <Adachi_judge+0x2a8>
 800c52c:	f7fe fb58 	bl	800abe0 <wait>

	          if(mode.execution == 1)
 800c530:	4b49      	ldr	r3, [pc, #292]	; (800c658 <Adachi_judge+0x2b0>)
 800c532:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800c536:	2b01      	cmp	r3, #1
 800c538:	d101      	bne.n	800c53e <Adachi_judge+0x196>
	        	  Motor_PWM_Stop();
 800c53a:	f7fd fdb9 	bl	800a0b0 <Motor_PWM_Stop>

	  	      rotate180();
 800c53e:	f7ff fa61 	bl	800ba04 <rotate180>
	  	      wait(0.3);
 800c542:	ed9f 0b43 	vldr	d0, [pc, #268]	; 800c650 <Adachi_judge+0x2a8>
 800c546:	f7fe fb4b 	bl	800abe0 <wait>
	  	      back_calib();
 800c54a:	f7ff fad5 	bl	800baf8 <back_calib>
	  	      wait(0.3);
 800c54e:	ed9f 0b40 	vldr	d0, [pc, #256]	; 800c650 <Adachi_judge+0x2a8>
 800c552:	f7fe fb45 	bl	800abe0 <wait>
	       	  Start_Accel();
 800c556:	f7fe fb6b 	bl	800ac30 <Start_Accel>
	       	  my_direction = south;
 800c55a:	4b40      	ldr	r3, [pc, #256]	; (800c65c <Adachi_judge+0x2b4>)
 800c55c:	2202      	movs	r2, #2
 800c55e:	701a      	strb	r2, [r3, #0]
	       	  y--;
 800c560:	4b40      	ldr	r3, [pc, #256]	; (800c664 <Adachi_judge+0x2bc>)
 800c562:	781b      	ldrb	r3, [r3, #0]
 800c564:	3b01      	subs	r3, #1
 800c566:	b2da      	uxtb	r2, r3
 800c568:	4b3e      	ldr	r3, [pc, #248]	; (800c664 <Adachi_judge+0x2bc>)
 800c56a:	701a      	strb	r2, [r3, #0]
		  }
		  break;
 800c56c:	e28b      	b.n	800ca86 <Adachi_judge+0x6de>
 800c56e:	e28a      	b.n	800ca86 <Adachi_judge+0x6de>

	  case east:

		  if(wall[x][y].east == NOWALL && walk_map[x+1][y] < walk_map[x][y] && x < NUMBER_OF_SQUARES-1){
 800c570:	4b3b      	ldr	r3, [pc, #236]	; (800c660 <Adachi_judge+0x2b8>)
 800c572:	781b      	ldrb	r3, [r3, #0]
 800c574:	4618      	mov	r0, r3
 800c576:	4b3b      	ldr	r3, [pc, #236]	; (800c664 <Adachi_judge+0x2bc>)
 800c578:	781b      	ldrb	r3, [r3, #0]
 800c57a:	4619      	mov	r1, r3
 800c57c:	4a3a      	ldr	r2, [pc, #232]	; (800c668 <Adachi_judge+0x2c0>)
 800c57e:	0083      	lsls	r3, r0, #2
 800c580:	440b      	add	r3, r1
 800c582:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c586:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c58a:	b2db      	uxtb	r3, r3
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d127      	bne.n	800c5e0 <Adachi_judge+0x238>
 800c590:	4b33      	ldr	r3, [pc, #204]	; (800c660 <Adachi_judge+0x2b8>)
 800c592:	781b      	ldrb	r3, [r3, #0]
 800c594:	3301      	adds	r3, #1
 800c596:	4a33      	ldr	r2, [pc, #204]	; (800c664 <Adachi_judge+0x2bc>)
 800c598:	7812      	ldrb	r2, [r2, #0]
 800c59a:	4611      	mov	r1, r2
 800c59c:	4a33      	ldr	r2, [pc, #204]	; (800c66c <Adachi_judge+0x2c4>)
 800c59e:	009b      	lsls	r3, r3, #2
 800c5a0:	4413      	add	r3, r2
 800c5a2:	440b      	add	r3, r1
 800c5a4:	781a      	ldrb	r2, [r3, #0]
 800c5a6:	4b2e      	ldr	r3, [pc, #184]	; (800c660 <Adachi_judge+0x2b8>)
 800c5a8:	781b      	ldrb	r3, [r3, #0]
 800c5aa:	461c      	mov	r4, r3
 800c5ac:	4b2d      	ldr	r3, [pc, #180]	; (800c664 <Adachi_judge+0x2bc>)
 800c5ae:	781b      	ldrb	r3, [r3, #0]
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	492e      	ldr	r1, [pc, #184]	; (800c66c <Adachi_judge+0x2c4>)
 800c5b4:	00a3      	lsls	r3, r4, #2
 800c5b6:	440b      	add	r3, r1
 800c5b8:	4403      	add	r3, r0
 800c5ba:	781b      	ldrb	r3, [r3, #0]
 800c5bc:	429a      	cmp	r2, r3
 800c5be:	d20f      	bcs.n	800c5e0 <Adachi_judge+0x238>
 800c5c0:	4b27      	ldr	r3, [pc, #156]	; (800c660 <Adachi_judge+0x2b8>)
 800c5c2:	781b      	ldrb	r3, [r3, #0]
 800c5c4:	2b02      	cmp	r3, #2
 800c5c6:	d80b      	bhi.n	800c5e0 <Adachi_judge+0x238>
			  //
			  straight();
 800c5c8:	f7fe fcde 	bl	800af88 <straight>
	       	  my_direction = east;
 800c5cc:	4b23      	ldr	r3, [pc, #140]	; (800c65c <Adachi_judge+0x2b4>)
 800c5ce:	2201      	movs	r2, #1
 800c5d0:	701a      	strb	r2, [r3, #0]
	       	  x++;
 800c5d2:	4b23      	ldr	r3, [pc, #140]	; (800c660 <Adachi_judge+0x2b8>)
 800c5d4:	781b      	ldrb	r3, [r3, #0]
 800c5d6:	3301      	adds	r3, #1
 800c5d8:	b2da      	uxtb	r2, r3
 800c5da:	4b21      	ldr	r3, [pc, #132]	; (800c660 <Adachi_judge+0x2b8>)
 800c5dc:	701a      	strb	r2, [r3, #0]
 800c5de:	e0a4      	b.n	800c72a <Adachi_judge+0x382>
		  }
		  else if(wall[x][y].north == NOWALL && walk_map[x][y+1] < walk_map[x][y] && y < NUMBER_OF_SQUARES-1){
 800c5e0:	4b1f      	ldr	r3, [pc, #124]	; (800c660 <Adachi_judge+0x2b8>)
 800c5e2:	781b      	ldrb	r3, [r3, #0]
 800c5e4:	4618      	mov	r0, r3
 800c5e6:	4b1f      	ldr	r3, [pc, #124]	; (800c664 <Adachi_judge+0x2bc>)
 800c5e8:	781b      	ldrb	r3, [r3, #0]
 800c5ea:	4619      	mov	r1, r3
 800c5ec:	4a1e      	ldr	r2, [pc, #120]	; (800c668 <Adachi_judge+0x2c0>)
 800c5ee:	0083      	lsls	r3, r0, #2
 800c5f0:	440b      	add	r3, r1
 800c5f2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c5f6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c5fa:	b2db      	uxtb	r3, r3
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d137      	bne.n	800c670 <Adachi_judge+0x2c8>
 800c600:	4b17      	ldr	r3, [pc, #92]	; (800c660 <Adachi_judge+0x2b8>)
 800c602:	781b      	ldrb	r3, [r3, #0]
 800c604:	461a      	mov	r2, r3
 800c606:	4b17      	ldr	r3, [pc, #92]	; (800c664 <Adachi_judge+0x2bc>)
 800c608:	781b      	ldrb	r3, [r3, #0]
 800c60a:	3301      	adds	r3, #1
 800c60c:	4917      	ldr	r1, [pc, #92]	; (800c66c <Adachi_judge+0x2c4>)
 800c60e:	0092      	lsls	r2, r2, #2
 800c610:	440a      	add	r2, r1
 800c612:	4413      	add	r3, r2
 800c614:	781a      	ldrb	r2, [r3, #0]
 800c616:	4b12      	ldr	r3, [pc, #72]	; (800c660 <Adachi_judge+0x2b8>)
 800c618:	781b      	ldrb	r3, [r3, #0]
 800c61a:	461c      	mov	r4, r3
 800c61c:	4b11      	ldr	r3, [pc, #68]	; (800c664 <Adachi_judge+0x2bc>)
 800c61e:	781b      	ldrb	r3, [r3, #0]
 800c620:	4618      	mov	r0, r3
 800c622:	4912      	ldr	r1, [pc, #72]	; (800c66c <Adachi_judge+0x2c4>)
 800c624:	00a3      	lsls	r3, r4, #2
 800c626:	440b      	add	r3, r1
 800c628:	4403      	add	r3, r0
 800c62a:	781b      	ldrb	r3, [r3, #0]
 800c62c:	429a      	cmp	r2, r3
 800c62e:	d21f      	bcs.n	800c670 <Adachi_judge+0x2c8>
 800c630:	4b0c      	ldr	r3, [pc, #48]	; (800c664 <Adachi_judge+0x2bc>)
 800c632:	781b      	ldrb	r3, [r3, #0]
 800c634:	2b02      	cmp	r3, #2
 800c636:	d81b      	bhi.n	800c670 <Adachi_judge+0x2c8>
			  //?
			  L_turn_select();
 800c638:	f7ff fb0a 	bl	800bc50 <L_turn_select>
	       	  my_direction = north;
 800c63c:	4b07      	ldr	r3, [pc, #28]	; (800c65c <Adachi_judge+0x2b4>)
 800c63e:	2200      	movs	r2, #0
 800c640:	701a      	strb	r2, [r3, #0]
	       	  y++;
 800c642:	4b08      	ldr	r3, [pc, #32]	; (800c664 <Adachi_judge+0x2bc>)
 800c644:	781b      	ldrb	r3, [r3, #0]
 800c646:	3301      	adds	r3, #1
 800c648:	b2da      	uxtb	r2, r3
 800c64a:	4b06      	ldr	r3, [pc, #24]	; (800c664 <Adachi_judge+0x2bc>)
 800c64c:	701a      	strb	r2, [r3, #0]
 800c64e:	e06c      	b.n	800c72a <Adachi_judge+0x382>
 800c650:	33333333 	.word	0x33333333
 800c654:	3fd33333 	.word	0x3fd33333
 800c658:	20000ce8 	.word	0x20000ce8
 800c65c:	20005162 	.word	0x20005162
 800c660:	20000fb4 	.word	0x20000fb4
 800c664:	20000fb5 	.word	0x20000fb5
 800c668:	20016560 	.word	0x20016560
 800c66c:	200160f0 	.word	0x200160f0
		  }
		  else if(wall[x][y].south == NOWALL && walk_map[x][y-1] < walk_map[x][y] && y > 0){
 800c670:	4b97      	ldr	r3, [pc, #604]	; (800c8d0 <Adachi_judge+0x528>)
 800c672:	781b      	ldrb	r3, [r3, #0]
 800c674:	4618      	mov	r0, r3
 800c676:	4b97      	ldr	r3, [pc, #604]	; (800c8d4 <Adachi_judge+0x52c>)
 800c678:	781b      	ldrb	r3, [r3, #0]
 800c67a:	4619      	mov	r1, r3
 800c67c:	4a96      	ldr	r2, [pc, #600]	; (800c8d8 <Adachi_judge+0x530>)
 800c67e:	0083      	lsls	r3, r0, #2
 800c680:	440b      	add	r3, r1
 800c682:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c686:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800c68a:	b2db      	uxtb	r3, r3
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d127      	bne.n	800c6e0 <Adachi_judge+0x338>
 800c690:	4b8f      	ldr	r3, [pc, #572]	; (800c8d0 <Adachi_judge+0x528>)
 800c692:	781b      	ldrb	r3, [r3, #0]
 800c694:	461a      	mov	r2, r3
 800c696:	4b8f      	ldr	r3, [pc, #572]	; (800c8d4 <Adachi_judge+0x52c>)
 800c698:	781b      	ldrb	r3, [r3, #0]
 800c69a:	3b01      	subs	r3, #1
 800c69c:	498f      	ldr	r1, [pc, #572]	; (800c8dc <Adachi_judge+0x534>)
 800c69e:	0092      	lsls	r2, r2, #2
 800c6a0:	440a      	add	r2, r1
 800c6a2:	4413      	add	r3, r2
 800c6a4:	781a      	ldrb	r2, [r3, #0]
 800c6a6:	4b8a      	ldr	r3, [pc, #552]	; (800c8d0 <Adachi_judge+0x528>)
 800c6a8:	781b      	ldrb	r3, [r3, #0]
 800c6aa:	461c      	mov	r4, r3
 800c6ac:	4b89      	ldr	r3, [pc, #548]	; (800c8d4 <Adachi_judge+0x52c>)
 800c6ae:	781b      	ldrb	r3, [r3, #0]
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	498a      	ldr	r1, [pc, #552]	; (800c8dc <Adachi_judge+0x534>)
 800c6b4:	00a3      	lsls	r3, r4, #2
 800c6b6:	440b      	add	r3, r1
 800c6b8:	4403      	add	r3, r0
 800c6ba:	781b      	ldrb	r3, [r3, #0]
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	d20f      	bcs.n	800c6e0 <Adachi_judge+0x338>
 800c6c0:	4b84      	ldr	r3, [pc, #528]	; (800c8d4 <Adachi_judge+0x52c>)
 800c6c2:	781b      	ldrb	r3, [r3, #0]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d00b      	beq.n	800c6e0 <Adachi_judge+0x338>
			  //?
			  R_turn_select();
 800c6c8:	f7ff fa7e 	bl	800bbc8 <R_turn_select>
	       	  my_direction = south;
 800c6cc:	4b84      	ldr	r3, [pc, #528]	; (800c8e0 <Adachi_judge+0x538>)
 800c6ce:	2202      	movs	r2, #2
 800c6d0:	701a      	strb	r2, [r3, #0]
	       	  y--;
 800c6d2:	4b80      	ldr	r3, [pc, #512]	; (800c8d4 <Adachi_judge+0x52c>)
 800c6d4:	781b      	ldrb	r3, [r3, #0]
 800c6d6:	3b01      	subs	r3, #1
 800c6d8:	b2da      	uxtb	r2, r3
 800c6da:	4b7e      	ldr	r3, [pc, #504]	; (800c8d4 <Adachi_judge+0x52c>)
 800c6dc:	701a      	strb	r2, [r3, #0]
 800c6de:	e024      	b.n	800c72a <Adachi_judge+0x382>
		  }
		  else {
			  //
	          Decelerate();
 800c6e0:	f7fe fbaa 	bl	800ae38 <Decelerate>
	          wait(0.3);
 800c6e4:	ed9f 0b78 	vldr	d0, [pc, #480]	; 800c8c8 <Adachi_judge+0x520>
 800c6e8:	f7fe fa7a 	bl	800abe0 <wait>

	          if(mode.execution == 1)
 800c6ec:	4b7d      	ldr	r3, [pc, #500]	; (800c8e4 <Adachi_judge+0x53c>)
 800c6ee:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800c6f2:	2b01      	cmp	r3, #1
 800c6f4:	d101      	bne.n	800c6fa <Adachi_judge+0x352>
	        	  Motor_PWM_Stop();
 800c6f6:	f7fd fcdb 	bl	800a0b0 <Motor_PWM_Stop>

	  	      rotate180();
 800c6fa:	f7ff f983 	bl	800ba04 <rotate180>
	  	      wait(0.3);
 800c6fe:	ed9f 0b72 	vldr	d0, [pc, #456]	; 800c8c8 <Adachi_judge+0x520>
 800c702:	f7fe fa6d 	bl	800abe0 <wait>
	  	      back_calib();
 800c706:	f7ff f9f7 	bl	800baf8 <back_calib>
	  	      wait(0.3);
 800c70a:	ed9f 0b6f 	vldr	d0, [pc, #444]	; 800c8c8 <Adachi_judge+0x520>
 800c70e:	f7fe fa67 	bl	800abe0 <wait>
	       	  Start_Accel();
 800c712:	f7fe fa8d 	bl	800ac30 <Start_Accel>

	       	  my_direction = west;
 800c716:	4b72      	ldr	r3, [pc, #456]	; (800c8e0 <Adachi_judge+0x538>)
 800c718:	2203      	movs	r2, #3
 800c71a:	701a      	strb	r2, [r3, #0]
	       	  x--;
 800c71c:	4b6c      	ldr	r3, [pc, #432]	; (800c8d0 <Adachi_judge+0x528>)
 800c71e:	781b      	ldrb	r3, [r3, #0]
 800c720:	3b01      	subs	r3, #1
 800c722:	b2da      	uxtb	r2, r3
 800c724:	4b6a      	ldr	r3, [pc, #424]	; (800c8d0 <Adachi_judge+0x528>)
 800c726:	701a      	strb	r2, [r3, #0]
		  }
		  break;
 800c728:	e1ad      	b.n	800ca86 <Adachi_judge+0x6de>
 800c72a:	e1ac      	b.n	800ca86 <Adachi_judge+0x6de>

	  case south:

		  if(wall[x][y].south == NOWALL &&walk_map[x][y-1] < walk_map[x][y] && y > 0){
 800c72c:	4b68      	ldr	r3, [pc, #416]	; (800c8d0 <Adachi_judge+0x528>)
 800c72e:	781b      	ldrb	r3, [r3, #0]
 800c730:	4618      	mov	r0, r3
 800c732:	4b68      	ldr	r3, [pc, #416]	; (800c8d4 <Adachi_judge+0x52c>)
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	4619      	mov	r1, r3
 800c738:	4a67      	ldr	r2, [pc, #412]	; (800c8d8 <Adachi_judge+0x530>)
 800c73a:	0083      	lsls	r3, r0, #2
 800c73c:	440b      	add	r3, r1
 800c73e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c742:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800c746:	b2db      	uxtb	r3, r3
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d127      	bne.n	800c79c <Adachi_judge+0x3f4>
 800c74c:	4b60      	ldr	r3, [pc, #384]	; (800c8d0 <Adachi_judge+0x528>)
 800c74e:	781b      	ldrb	r3, [r3, #0]
 800c750:	461a      	mov	r2, r3
 800c752:	4b60      	ldr	r3, [pc, #384]	; (800c8d4 <Adachi_judge+0x52c>)
 800c754:	781b      	ldrb	r3, [r3, #0]
 800c756:	3b01      	subs	r3, #1
 800c758:	4960      	ldr	r1, [pc, #384]	; (800c8dc <Adachi_judge+0x534>)
 800c75a:	0092      	lsls	r2, r2, #2
 800c75c:	440a      	add	r2, r1
 800c75e:	4413      	add	r3, r2
 800c760:	781a      	ldrb	r2, [r3, #0]
 800c762:	4b5b      	ldr	r3, [pc, #364]	; (800c8d0 <Adachi_judge+0x528>)
 800c764:	781b      	ldrb	r3, [r3, #0]
 800c766:	461c      	mov	r4, r3
 800c768:	4b5a      	ldr	r3, [pc, #360]	; (800c8d4 <Adachi_judge+0x52c>)
 800c76a:	781b      	ldrb	r3, [r3, #0]
 800c76c:	4618      	mov	r0, r3
 800c76e:	495b      	ldr	r1, [pc, #364]	; (800c8dc <Adachi_judge+0x534>)
 800c770:	00a3      	lsls	r3, r4, #2
 800c772:	440b      	add	r3, r1
 800c774:	4403      	add	r3, r0
 800c776:	781b      	ldrb	r3, [r3, #0]
 800c778:	429a      	cmp	r2, r3
 800c77a:	d20f      	bcs.n	800c79c <Adachi_judge+0x3f4>
 800c77c:	4b55      	ldr	r3, [pc, #340]	; (800c8d4 <Adachi_judge+0x52c>)
 800c77e:	781b      	ldrb	r3, [r3, #0]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d00b      	beq.n	800c79c <Adachi_judge+0x3f4>
			  //
			  straight();
 800c784:	f7fe fc00 	bl	800af88 <straight>
	       	  my_direction = south;
 800c788:	4b55      	ldr	r3, [pc, #340]	; (800c8e0 <Adachi_judge+0x538>)
 800c78a:	2202      	movs	r2, #2
 800c78c:	701a      	strb	r2, [r3, #0]
	       	  y--;
 800c78e:	4b51      	ldr	r3, [pc, #324]	; (800c8d4 <Adachi_judge+0x52c>)
 800c790:	781b      	ldrb	r3, [r3, #0]
 800c792:	3b01      	subs	r3, #1
 800c794:	b2da      	uxtb	r2, r3
 800c796:	4b4f      	ldr	r3, [pc, #316]	; (800c8d4 <Adachi_judge+0x52c>)
 800c798:	701a      	strb	r2, [r3, #0]
 800c79a:	e094      	b.n	800c8c6 <Adachi_judge+0x51e>
		  }
		  else if(wall[x][y].east == NOWALL &&walk_map[x+1][y] < walk_map[x][y] && x < NUMBER_OF_SQUARES-1){
 800c79c:	4b4c      	ldr	r3, [pc, #304]	; (800c8d0 <Adachi_judge+0x528>)
 800c79e:	781b      	ldrb	r3, [r3, #0]
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	4b4c      	ldr	r3, [pc, #304]	; (800c8d4 <Adachi_judge+0x52c>)
 800c7a4:	781b      	ldrb	r3, [r3, #0]
 800c7a6:	4619      	mov	r1, r3
 800c7a8:	4a4b      	ldr	r2, [pc, #300]	; (800c8d8 <Adachi_judge+0x530>)
 800c7aa:	0083      	lsls	r3, r0, #2
 800c7ac:	440b      	add	r3, r1
 800c7ae:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c7b2:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c7b6:	b2db      	uxtb	r3, r3
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d127      	bne.n	800c80c <Adachi_judge+0x464>
 800c7bc:	4b44      	ldr	r3, [pc, #272]	; (800c8d0 <Adachi_judge+0x528>)
 800c7be:	781b      	ldrb	r3, [r3, #0]
 800c7c0:	3301      	adds	r3, #1
 800c7c2:	4a44      	ldr	r2, [pc, #272]	; (800c8d4 <Adachi_judge+0x52c>)
 800c7c4:	7812      	ldrb	r2, [r2, #0]
 800c7c6:	4611      	mov	r1, r2
 800c7c8:	4a44      	ldr	r2, [pc, #272]	; (800c8dc <Adachi_judge+0x534>)
 800c7ca:	009b      	lsls	r3, r3, #2
 800c7cc:	4413      	add	r3, r2
 800c7ce:	440b      	add	r3, r1
 800c7d0:	781a      	ldrb	r2, [r3, #0]
 800c7d2:	4b3f      	ldr	r3, [pc, #252]	; (800c8d0 <Adachi_judge+0x528>)
 800c7d4:	781b      	ldrb	r3, [r3, #0]
 800c7d6:	461c      	mov	r4, r3
 800c7d8:	4b3e      	ldr	r3, [pc, #248]	; (800c8d4 <Adachi_judge+0x52c>)
 800c7da:	781b      	ldrb	r3, [r3, #0]
 800c7dc:	4618      	mov	r0, r3
 800c7de:	493f      	ldr	r1, [pc, #252]	; (800c8dc <Adachi_judge+0x534>)
 800c7e0:	00a3      	lsls	r3, r4, #2
 800c7e2:	440b      	add	r3, r1
 800c7e4:	4403      	add	r3, r0
 800c7e6:	781b      	ldrb	r3, [r3, #0]
 800c7e8:	429a      	cmp	r2, r3
 800c7ea:	d20f      	bcs.n	800c80c <Adachi_judge+0x464>
 800c7ec:	4b38      	ldr	r3, [pc, #224]	; (800c8d0 <Adachi_judge+0x528>)
 800c7ee:	781b      	ldrb	r3, [r3, #0]
 800c7f0:	2b02      	cmp	r3, #2
 800c7f2:	d80b      	bhi.n	800c80c <Adachi_judge+0x464>
			  //
			  L_turn_select();
 800c7f4:	f7ff fa2c 	bl	800bc50 <L_turn_select>
	       	  my_direction = east;
 800c7f8:	4b39      	ldr	r3, [pc, #228]	; (800c8e0 <Adachi_judge+0x538>)
 800c7fa:	2201      	movs	r2, #1
 800c7fc:	701a      	strb	r2, [r3, #0]
	       	  x++;
 800c7fe:	4b34      	ldr	r3, [pc, #208]	; (800c8d0 <Adachi_judge+0x528>)
 800c800:	781b      	ldrb	r3, [r3, #0]
 800c802:	3301      	adds	r3, #1
 800c804:	b2da      	uxtb	r2, r3
 800c806:	4b32      	ldr	r3, [pc, #200]	; (800c8d0 <Adachi_judge+0x528>)
 800c808:	701a      	strb	r2, [r3, #0]
 800c80a:	e05c      	b.n	800c8c6 <Adachi_judge+0x51e>
		  }
		  else if(wall[x][y].west == NOWALL &&walk_map[x-1][y] < walk_map[x][y] && x > 0){
 800c80c:	4b30      	ldr	r3, [pc, #192]	; (800c8d0 <Adachi_judge+0x528>)
 800c80e:	781b      	ldrb	r3, [r3, #0]
 800c810:	4618      	mov	r0, r3
 800c812:	4b30      	ldr	r3, [pc, #192]	; (800c8d4 <Adachi_judge+0x52c>)
 800c814:	781b      	ldrb	r3, [r3, #0]
 800c816:	4619      	mov	r1, r3
 800c818:	4a2f      	ldr	r2, [pc, #188]	; (800c8d8 <Adachi_judge+0x530>)
 800c81a:	0083      	lsls	r3, r0, #2
 800c81c:	440b      	add	r3, r1
 800c81e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c822:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c826:	b2db      	uxtb	r3, r3
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d127      	bne.n	800c87c <Adachi_judge+0x4d4>
 800c82c:	4b28      	ldr	r3, [pc, #160]	; (800c8d0 <Adachi_judge+0x528>)
 800c82e:	781b      	ldrb	r3, [r3, #0]
 800c830:	3b01      	subs	r3, #1
 800c832:	4a28      	ldr	r2, [pc, #160]	; (800c8d4 <Adachi_judge+0x52c>)
 800c834:	7812      	ldrb	r2, [r2, #0]
 800c836:	4611      	mov	r1, r2
 800c838:	4a28      	ldr	r2, [pc, #160]	; (800c8dc <Adachi_judge+0x534>)
 800c83a:	009b      	lsls	r3, r3, #2
 800c83c:	4413      	add	r3, r2
 800c83e:	440b      	add	r3, r1
 800c840:	781a      	ldrb	r2, [r3, #0]
 800c842:	4b23      	ldr	r3, [pc, #140]	; (800c8d0 <Adachi_judge+0x528>)
 800c844:	781b      	ldrb	r3, [r3, #0]
 800c846:	461c      	mov	r4, r3
 800c848:	4b22      	ldr	r3, [pc, #136]	; (800c8d4 <Adachi_judge+0x52c>)
 800c84a:	781b      	ldrb	r3, [r3, #0]
 800c84c:	4618      	mov	r0, r3
 800c84e:	4923      	ldr	r1, [pc, #140]	; (800c8dc <Adachi_judge+0x534>)
 800c850:	00a3      	lsls	r3, r4, #2
 800c852:	440b      	add	r3, r1
 800c854:	4403      	add	r3, r0
 800c856:	781b      	ldrb	r3, [r3, #0]
 800c858:	429a      	cmp	r2, r3
 800c85a:	d20f      	bcs.n	800c87c <Adachi_judge+0x4d4>
 800c85c:	4b1c      	ldr	r3, [pc, #112]	; (800c8d0 <Adachi_judge+0x528>)
 800c85e:	781b      	ldrb	r3, [r3, #0]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d00b      	beq.n	800c87c <Adachi_judge+0x4d4>
			  //
			  R_turn_select();
 800c864:	f7ff f9b0 	bl	800bbc8 <R_turn_select>
	       	  my_direction = west;
 800c868:	4b1d      	ldr	r3, [pc, #116]	; (800c8e0 <Adachi_judge+0x538>)
 800c86a:	2203      	movs	r2, #3
 800c86c:	701a      	strb	r2, [r3, #0]
	       	  x--;
 800c86e:	4b18      	ldr	r3, [pc, #96]	; (800c8d0 <Adachi_judge+0x528>)
 800c870:	781b      	ldrb	r3, [r3, #0]
 800c872:	3b01      	subs	r3, #1
 800c874:	b2da      	uxtb	r2, r3
 800c876:	4b16      	ldr	r3, [pc, #88]	; (800c8d0 <Adachi_judge+0x528>)
 800c878:	701a      	strb	r2, [r3, #0]
 800c87a:	e024      	b.n	800c8c6 <Adachi_judge+0x51e>
		  }
		  else {
			  //
	          Decelerate();
 800c87c:	f7fe fadc 	bl	800ae38 <Decelerate>
	          wait(0.3);
 800c880:	ed9f 0b11 	vldr	d0, [pc, #68]	; 800c8c8 <Adachi_judge+0x520>
 800c884:	f7fe f9ac 	bl	800abe0 <wait>

	          if(mode.execution == 1)
 800c888:	4b16      	ldr	r3, [pc, #88]	; (800c8e4 <Adachi_judge+0x53c>)
 800c88a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800c88e:	2b01      	cmp	r3, #1
 800c890:	d101      	bne.n	800c896 <Adachi_judge+0x4ee>
	        	  Motor_PWM_Stop();
 800c892:	f7fd fc0d 	bl	800a0b0 <Motor_PWM_Stop>

	  	      rotate180();
 800c896:	f7ff f8b5 	bl	800ba04 <rotate180>
	  	      wait(0.3);
 800c89a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 800c8c8 <Adachi_judge+0x520>
 800c89e:	f7fe f99f 	bl	800abe0 <wait>
	  	      back_calib();
 800c8a2:	f7ff f929 	bl	800baf8 <back_calib>
	  	      wait(0.3);
 800c8a6:	ed9f 0b08 	vldr	d0, [pc, #32]	; 800c8c8 <Adachi_judge+0x520>
 800c8aa:	f7fe f999 	bl	800abe0 <wait>
	       	  Start_Accel();
 800c8ae:	f7fe f9bf 	bl	800ac30 <Start_Accel>

	       	  my_direction = north;
 800c8b2:	4b0b      	ldr	r3, [pc, #44]	; (800c8e0 <Adachi_judge+0x538>)
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	701a      	strb	r2, [r3, #0]
	       	  y++;
 800c8b8:	4b06      	ldr	r3, [pc, #24]	; (800c8d4 <Adachi_judge+0x52c>)
 800c8ba:	781b      	ldrb	r3, [r3, #0]
 800c8bc:	3301      	adds	r3, #1
 800c8be:	b2da      	uxtb	r2, r3
 800c8c0:	4b04      	ldr	r3, [pc, #16]	; (800c8d4 <Adachi_judge+0x52c>)
 800c8c2:	701a      	strb	r2, [r3, #0]
		  }
		  break;
 800c8c4:	e0df      	b.n	800ca86 <Adachi_judge+0x6de>
 800c8c6:	e0de      	b.n	800ca86 <Adachi_judge+0x6de>
 800c8c8:	33333333 	.word	0x33333333
 800c8cc:	3fd33333 	.word	0x3fd33333
 800c8d0:	20000fb4 	.word	0x20000fb4
 800c8d4:	20000fb5 	.word	0x20000fb5
 800c8d8:	20016560 	.word	0x20016560
 800c8dc:	200160f0 	.word	0x200160f0
 800c8e0:	20005162 	.word	0x20005162
 800c8e4:	20000ce8 	.word	0x20000ce8

	  case west:

		  if(wall[x][y].west == NOWALL &&walk_map[x-1][y] < walk_map[x][y] && x > 0){
 800c8e8:	4b6b      	ldr	r3, [pc, #428]	; (800ca98 <Adachi_judge+0x6f0>)
 800c8ea:	781b      	ldrb	r3, [r3, #0]
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	4b6b      	ldr	r3, [pc, #428]	; (800ca9c <Adachi_judge+0x6f4>)
 800c8f0:	781b      	ldrb	r3, [r3, #0]
 800c8f2:	4619      	mov	r1, r3
 800c8f4:	4a6a      	ldr	r2, [pc, #424]	; (800caa0 <Adachi_judge+0x6f8>)
 800c8f6:	0083      	lsls	r3, r0, #2
 800c8f8:	440b      	add	r3, r1
 800c8fa:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c8fe:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c902:	b2db      	uxtb	r3, r3
 800c904:	2b00      	cmp	r3, #0
 800c906:	d127      	bne.n	800c958 <Adachi_judge+0x5b0>
 800c908:	4b63      	ldr	r3, [pc, #396]	; (800ca98 <Adachi_judge+0x6f0>)
 800c90a:	781b      	ldrb	r3, [r3, #0]
 800c90c:	3b01      	subs	r3, #1
 800c90e:	4a63      	ldr	r2, [pc, #396]	; (800ca9c <Adachi_judge+0x6f4>)
 800c910:	7812      	ldrb	r2, [r2, #0]
 800c912:	4611      	mov	r1, r2
 800c914:	4a63      	ldr	r2, [pc, #396]	; (800caa4 <Adachi_judge+0x6fc>)
 800c916:	009b      	lsls	r3, r3, #2
 800c918:	4413      	add	r3, r2
 800c91a:	440b      	add	r3, r1
 800c91c:	781a      	ldrb	r2, [r3, #0]
 800c91e:	4b5e      	ldr	r3, [pc, #376]	; (800ca98 <Adachi_judge+0x6f0>)
 800c920:	781b      	ldrb	r3, [r3, #0]
 800c922:	461c      	mov	r4, r3
 800c924:	4b5d      	ldr	r3, [pc, #372]	; (800ca9c <Adachi_judge+0x6f4>)
 800c926:	781b      	ldrb	r3, [r3, #0]
 800c928:	4618      	mov	r0, r3
 800c92a:	495e      	ldr	r1, [pc, #376]	; (800caa4 <Adachi_judge+0x6fc>)
 800c92c:	00a3      	lsls	r3, r4, #2
 800c92e:	440b      	add	r3, r1
 800c930:	4403      	add	r3, r0
 800c932:	781b      	ldrb	r3, [r3, #0]
 800c934:	429a      	cmp	r2, r3
 800c936:	d20f      	bcs.n	800c958 <Adachi_judge+0x5b0>
 800c938:	4b57      	ldr	r3, [pc, #348]	; (800ca98 <Adachi_judge+0x6f0>)
 800c93a:	781b      	ldrb	r3, [r3, #0]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d00b      	beq.n	800c958 <Adachi_judge+0x5b0>
			  //
			  straight();
 800c940:	f7fe fb22 	bl	800af88 <straight>
	       	  my_direction = west;
 800c944:	4b58      	ldr	r3, [pc, #352]	; (800caa8 <Adachi_judge+0x700>)
 800c946:	2203      	movs	r2, #3
 800c948:	701a      	strb	r2, [r3, #0]
	       	  x--;
 800c94a:	4b53      	ldr	r3, [pc, #332]	; (800ca98 <Adachi_judge+0x6f0>)
 800c94c:	781b      	ldrb	r3, [r3, #0]
 800c94e:	3b01      	subs	r3, #1
 800c950:	b2da      	uxtb	r2, r3
 800c952:	4b51      	ldr	r3, [pc, #324]	; (800ca98 <Adachi_judge+0x6f0>)
 800c954:	701a      	strb	r2, [r3, #0]
 800c956:	e094      	b.n	800ca82 <Adachi_judge+0x6da>
		  }
		  else if(wall[x][y].south == NOWALL &&walk_map[x][y-1] < walk_map[x][y] && y > 0){
 800c958:	4b4f      	ldr	r3, [pc, #316]	; (800ca98 <Adachi_judge+0x6f0>)
 800c95a:	781b      	ldrb	r3, [r3, #0]
 800c95c:	4618      	mov	r0, r3
 800c95e:	4b4f      	ldr	r3, [pc, #316]	; (800ca9c <Adachi_judge+0x6f4>)
 800c960:	781b      	ldrb	r3, [r3, #0]
 800c962:	4619      	mov	r1, r3
 800c964:	4a4e      	ldr	r2, [pc, #312]	; (800caa0 <Adachi_judge+0x6f8>)
 800c966:	0083      	lsls	r3, r0, #2
 800c968:	440b      	add	r3, r1
 800c96a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c96e:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800c972:	b2db      	uxtb	r3, r3
 800c974:	2b00      	cmp	r3, #0
 800c976:	d127      	bne.n	800c9c8 <Adachi_judge+0x620>
 800c978:	4b47      	ldr	r3, [pc, #284]	; (800ca98 <Adachi_judge+0x6f0>)
 800c97a:	781b      	ldrb	r3, [r3, #0]
 800c97c:	461a      	mov	r2, r3
 800c97e:	4b47      	ldr	r3, [pc, #284]	; (800ca9c <Adachi_judge+0x6f4>)
 800c980:	781b      	ldrb	r3, [r3, #0]
 800c982:	3b01      	subs	r3, #1
 800c984:	4947      	ldr	r1, [pc, #284]	; (800caa4 <Adachi_judge+0x6fc>)
 800c986:	0092      	lsls	r2, r2, #2
 800c988:	440a      	add	r2, r1
 800c98a:	4413      	add	r3, r2
 800c98c:	781a      	ldrb	r2, [r3, #0]
 800c98e:	4b42      	ldr	r3, [pc, #264]	; (800ca98 <Adachi_judge+0x6f0>)
 800c990:	781b      	ldrb	r3, [r3, #0]
 800c992:	461c      	mov	r4, r3
 800c994:	4b41      	ldr	r3, [pc, #260]	; (800ca9c <Adachi_judge+0x6f4>)
 800c996:	781b      	ldrb	r3, [r3, #0]
 800c998:	4618      	mov	r0, r3
 800c99a:	4942      	ldr	r1, [pc, #264]	; (800caa4 <Adachi_judge+0x6fc>)
 800c99c:	00a3      	lsls	r3, r4, #2
 800c99e:	440b      	add	r3, r1
 800c9a0:	4403      	add	r3, r0
 800c9a2:	781b      	ldrb	r3, [r3, #0]
 800c9a4:	429a      	cmp	r2, r3
 800c9a6:	d20f      	bcs.n	800c9c8 <Adachi_judge+0x620>
 800c9a8:	4b3c      	ldr	r3, [pc, #240]	; (800ca9c <Adachi_judge+0x6f4>)
 800c9aa:	781b      	ldrb	r3, [r3, #0]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d00b      	beq.n	800c9c8 <Adachi_judge+0x620>
			  //?
			  L_turn_select();
 800c9b0:	f7ff f94e 	bl	800bc50 <L_turn_select>
	       	  my_direction = south;
 800c9b4:	4b3c      	ldr	r3, [pc, #240]	; (800caa8 <Adachi_judge+0x700>)
 800c9b6:	2202      	movs	r2, #2
 800c9b8:	701a      	strb	r2, [r3, #0]
	       	  y--;
 800c9ba:	4b38      	ldr	r3, [pc, #224]	; (800ca9c <Adachi_judge+0x6f4>)
 800c9bc:	781b      	ldrb	r3, [r3, #0]
 800c9be:	3b01      	subs	r3, #1
 800c9c0:	b2da      	uxtb	r2, r3
 800c9c2:	4b36      	ldr	r3, [pc, #216]	; (800ca9c <Adachi_judge+0x6f4>)
 800c9c4:	701a      	strb	r2, [r3, #0]
 800c9c6:	e05c      	b.n	800ca82 <Adachi_judge+0x6da>
		  }
		  else if(wall[x][y].north == NOWALL &&walk_map[x][y+1] < walk_map[x][y] && y < NUMBER_OF_SQUARES-1){
 800c9c8:	4b33      	ldr	r3, [pc, #204]	; (800ca98 <Adachi_judge+0x6f0>)
 800c9ca:	781b      	ldrb	r3, [r3, #0]
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	4b33      	ldr	r3, [pc, #204]	; (800ca9c <Adachi_judge+0x6f4>)
 800c9d0:	781b      	ldrb	r3, [r3, #0]
 800c9d2:	4619      	mov	r1, r3
 800c9d4:	4a32      	ldr	r2, [pc, #200]	; (800caa0 <Adachi_judge+0x6f8>)
 800c9d6:	0083      	lsls	r3, r0, #2
 800c9d8:	440b      	add	r3, r1
 800c9da:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c9de:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c9e2:	b2db      	uxtb	r3, r3
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d127      	bne.n	800ca38 <Adachi_judge+0x690>
 800c9e8:	4b2b      	ldr	r3, [pc, #172]	; (800ca98 <Adachi_judge+0x6f0>)
 800c9ea:	781b      	ldrb	r3, [r3, #0]
 800c9ec:	461a      	mov	r2, r3
 800c9ee:	4b2b      	ldr	r3, [pc, #172]	; (800ca9c <Adachi_judge+0x6f4>)
 800c9f0:	781b      	ldrb	r3, [r3, #0]
 800c9f2:	3301      	adds	r3, #1
 800c9f4:	492b      	ldr	r1, [pc, #172]	; (800caa4 <Adachi_judge+0x6fc>)
 800c9f6:	0092      	lsls	r2, r2, #2
 800c9f8:	440a      	add	r2, r1
 800c9fa:	4413      	add	r3, r2
 800c9fc:	781a      	ldrb	r2, [r3, #0]
 800c9fe:	4b26      	ldr	r3, [pc, #152]	; (800ca98 <Adachi_judge+0x6f0>)
 800ca00:	781b      	ldrb	r3, [r3, #0]
 800ca02:	461c      	mov	r4, r3
 800ca04:	4b25      	ldr	r3, [pc, #148]	; (800ca9c <Adachi_judge+0x6f4>)
 800ca06:	781b      	ldrb	r3, [r3, #0]
 800ca08:	4618      	mov	r0, r3
 800ca0a:	4926      	ldr	r1, [pc, #152]	; (800caa4 <Adachi_judge+0x6fc>)
 800ca0c:	00a3      	lsls	r3, r4, #2
 800ca0e:	440b      	add	r3, r1
 800ca10:	4403      	add	r3, r0
 800ca12:	781b      	ldrb	r3, [r3, #0]
 800ca14:	429a      	cmp	r2, r3
 800ca16:	d20f      	bcs.n	800ca38 <Adachi_judge+0x690>
 800ca18:	4b20      	ldr	r3, [pc, #128]	; (800ca9c <Adachi_judge+0x6f4>)
 800ca1a:	781b      	ldrb	r3, [r3, #0]
 800ca1c:	2b02      	cmp	r3, #2
 800ca1e:	d80b      	bhi.n	800ca38 <Adachi_judge+0x690>
			  //?
			  R_turn_select();
 800ca20:	f7ff f8d2 	bl	800bbc8 <R_turn_select>
	       	  my_direction = north;
 800ca24:	4b20      	ldr	r3, [pc, #128]	; (800caa8 <Adachi_judge+0x700>)
 800ca26:	2200      	movs	r2, #0
 800ca28:	701a      	strb	r2, [r3, #0]
	       	  y++;
 800ca2a:	4b1c      	ldr	r3, [pc, #112]	; (800ca9c <Adachi_judge+0x6f4>)
 800ca2c:	781b      	ldrb	r3, [r3, #0]
 800ca2e:	3301      	adds	r3, #1
 800ca30:	b2da      	uxtb	r2, r3
 800ca32:	4b1a      	ldr	r3, [pc, #104]	; (800ca9c <Adachi_judge+0x6f4>)
 800ca34:	701a      	strb	r2, [r3, #0]
 800ca36:	e024      	b.n	800ca82 <Adachi_judge+0x6da>
		  }
		  else {
			  //
	          Decelerate();
 800ca38:	f7fe f9fe 	bl	800ae38 <Decelerate>
	          wait(0.3);
 800ca3c:	ed9f 0b14 	vldr	d0, [pc, #80]	; 800ca90 <Adachi_judge+0x6e8>
 800ca40:	f7fe f8ce 	bl	800abe0 <wait>

	          if(mode.execution == 1)
 800ca44:	4b19      	ldr	r3, [pc, #100]	; (800caac <Adachi_judge+0x704>)
 800ca46:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800ca4a:	2b01      	cmp	r3, #1
 800ca4c:	d101      	bne.n	800ca52 <Adachi_judge+0x6aa>
	        	  Motor_PWM_Stop();
 800ca4e:	f7fd fb2f 	bl	800a0b0 <Motor_PWM_Stop>

	  	      rotate180();
 800ca52:	f7fe ffd7 	bl	800ba04 <rotate180>
	  	      wait(0.3);
 800ca56:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800ca90 <Adachi_judge+0x6e8>
 800ca5a:	f7fe f8c1 	bl	800abe0 <wait>
	  	      back_calib();
 800ca5e:	f7ff f84b 	bl	800baf8 <back_calib>
	  	      wait(0.3);
 800ca62:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 800ca90 <Adachi_judge+0x6e8>
 800ca66:	f7fe f8bb 	bl	800abe0 <wait>
	       	  Start_Accel();
 800ca6a:	f7fe f8e1 	bl	800ac30 <Start_Accel>

	       	  my_direction = east;
 800ca6e:	4b0e      	ldr	r3, [pc, #56]	; (800caa8 <Adachi_judge+0x700>)
 800ca70:	2201      	movs	r2, #1
 800ca72:	701a      	strb	r2, [r3, #0]
	       	  x++;
 800ca74:	4b08      	ldr	r3, [pc, #32]	; (800ca98 <Adachi_judge+0x6f0>)
 800ca76:	781b      	ldrb	r3, [r3, #0]
 800ca78:	3301      	adds	r3, #1
 800ca7a:	b2da      	uxtb	r2, r3
 800ca7c:	4b06      	ldr	r3, [pc, #24]	; (800ca98 <Adachi_judge+0x6f0>)
 800ca7e:	701a      	strb	r2, [r3, #0]
		  }
		  break;
 800ca80:	e001      	b.n	800ca86 <Adachi_judge+0x6de>
 800ca82:	e000      	b.n	800ca86 <Adachi_judge+0x6de>

	  default:
		  break;
 800ca84:	bf00      	nop
	  }//swtich end
}
 800ca86:	bf00      	nop
 800ca88:	bd98      	pop	{r3, r4, r7, pc}
 800ca8a:	bf00      	nop
 800ca8c:	f3af 8000 	nop.w
 800ca90:	33333333 	.word	0x33333333
 800ca94:	3fd33333 	.word	0x3fd33333
 800ca98:	20000fb4 	.word	0x20000fb4
 800ca9c:	20000fb5 	.word	0x20000fb5
 800caa0:	20016560 	.word	0x20016560
 800caa4:	200160f0 	.word	0x200160f0
 800caa8:	20005162 	.word	0x20005162
 800caac:	20000ce8 	.word	0x20000ce8

0800cab0 <Adachi_search>:
void Adachi_search(){
 800cab0:	b580      	push	{r7, lr}
 800cab2:	af00      	add	r7, sp, #0
	//back_calib();
	/**/

	//??
	map_init();
 800cab4:	f7fd f850 	bl	8009b58 <map_init>
	//??
	x = y = 0;
 800cab8:	4b2a      	ldr	r3, [pc, #168]	; (800cb64 <Adachi_search+0xb4>)
 800caba:	2200      	movs	r2, #0
 800cabc:	701a      	strb	r2, [r3, #0]
 800cabe:	4b29      	ldr	r3, [pc, #164]	; (800cb64 <Adachi_search+0xb4>)
 800cac0:	781a      	ldrb	r2, [r3, #0]
 800cac2:	4b29      	ldr	r3, [pc, #164]	; (800cb68 <Adachi_search+0xb8>)
 800cac4:	701a      	strb	r2, [r3, #0]
	//??
	my_direction=north;
 800cac6:	4b29      	ldr	r3, [pc, #164]	; (800cb6c <Adachi_search+0xbc>)
 800cac8:	2200      	movs	r2, #0
 800caca:	701a      	strb	r2, [r3, #0]

	/**/

	//?
	wall_set();
 800cacc:	f7ff fb3c 	bl	800c148 <wall_set>

	//WALL
	//wall_set()??
	wall[x][y].south = WALL;
 800cad0:	4b25      	ldr	r3, [pc, #148]	; (800cb68 <Adachi_search+0xb8>)
 800cad2:	781b      	ldrb	r3, [r3, #0]
 800cad4:	4618      	mov	r0, r3
 800cad6:	4b23      	ldr	r3, [pc, #140]	; (800cb64 <Adachi_search+0xb4>)
 800cad8:	781b      	ldrb	r3, [r3, #0]
 800cada:	461a      	mov	r2, r3
 800cadc:	4924      	ldr	r1, [pc, #144]	; (800cb70 <Adachi_search+0xc0>)
 800cade:	0083      	lsls	r3, r0, #2
 800cae0:	441a      	add	r2, r3
 800cae2:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800cae6:	2001      	movs	r0, #1
 800cae8:	f360 1305 	bfi	r3, r0, #4, #2
 800caec:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

	//?(?)
	Walk_Map_Update();
 800caf0:	f7ff f9ba 	bl	800be68 <Walk_Map_Update>

	//??
	Start_Accel();
 800caf4:	f7fe f89c 	bl	800ac30 <Start_Accel>

	x = 0;
 800caf8:	4b1b      	ldr	r3, [pc, #108]	; (800cb68 <Adachi_search+0xb8>)
 800cafa:	2200      	movs	r2, #0
 800cafc:	701a      	strb	r2, [r3, #0]
	y = y + 1;
 800cafe:	4b19      	ldr	r3, [pc, #100]	; (800cb64 <Adachi_search+0xb4>)
 800cb00:	781b      	ldrb	r3, [r3, #0]
 800cb02:	3301      	adds	r3, #1
 800cb04:	b2da      	uxtb	r2, r3
 800cb06:	4b17      	ldr	r3, [pc, #92]	; (800cb64 <Adachi_search+0xb4>)
 800cb08:	701a      	strb	r2, [r3, #0]

	while( !((x>=X_GOAL_LESSER) && (x<=X_GOAL_LARGER)) || !( (y>=Y_GOAL_LESSER) && (y<=Y_GOAL_LARGER) ) ){
 800cb0a:	e005      	b.n	800cb18 <Adachi_search+0x68>
		//
		wall_set();
 800cb0c:	f7ff fb1c 	bl	800c148 <wall_set>

		//
		Walk_Map_Update();
 800cb10:	f7ff f9aa 	bl	800be68 <Walk_Map_Update>

		//
		Adachi_judge();
 800cb14:	f7ff fc48 	bl	800c3a8 <Adachi_judge>
	while( !((x>=X_GOAL_LESSER) && (x<=X_GOAL_LARGER)) || !( (y>=Y_GOAL_LESSER) && (y<=Y_GOAL_LARGER) ) ){
 800cb18:	4b13      	ldr	r3, [pc, #76]	; (800cb68 <Adachi_search+0xb8>)
 800cb1a:	781b      	ldrb	r3, [r3, #0]
 800cb1c:	2b01      	cmp	r3, #1
 800cb1e:	d9f5      	bls.n	800cb0c <Adachi_search+0x5c>
 800cb20:	4b11      	ldr	r3, [pc, #68]	; (800cb68 <Adachi_search+0xb8>)
 800cb22:	781b      	ldrb	r3, [r3, #0]
 800cb24:	2b03      	cmp	r3, #3
 800cb26:	d8f1      	bhi.n	800cb0c <Adachi_search+0x5c>
 800cb28:	4b0e      	ldr	r3, [pc, #56]	; (800cb64 <Adachi_search+0xb4>)
 800cb2a:	781b      	ldrb	r3, [r3, #0]
 800cb2c:	2b01      	cmp	r3, #1
 800cb2e:	d8ed      	bhi.n	800cb0c <Adachi_search+0x5c>
	}

	//after-gall#2
	      Decelerate();
 800cb30:	f7fe f982 	bl	800ae38 <Decelerate>
	      wall_set();
 800cb34:	f7ff fb08 	bl	800c148 <wall_set>
	      Motor_PWM_Stop();
 800cb38:	f7fd faba 	bl	800a0b0 <Motor_PWM_Stop>
	      mode.LED = 7;
 800cb3c:	4b0d      	ldr	r3, [pc, #52]	; (800cb74 <Adachi_search+0xc4>)
 800cb3e:	2207      	movs	r2, #7
 800cb40:	701a      	strb	r2, [r3, #0]
	      LED_Change();
 800cb42:	f7fd fd6b 	bl	800a61c <LED_Change>
	      HAL_Delay(1000);
 800cb46:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800cb4a:	f002 f95f 	bl	800ee0c <HAL_Delay>
	      mapcopy();
 800cb4e:	f7fd f877 	bl	8009c40 <mapcopy>
	      Flash_store();
 800cb52:	f7fd f9e9 	bl	8009f28 <Flash_store>
	      mode.LED = 0;
 800cb56:	4b07      	ldr	r3, [pc, #28]	; (800cb74 <Adachi_search+0xc4>)
 800cb58:	2200      	movs	r2, #0
 800cb5a:	701a      	strb	r2, [r3, #0]
	      LED_Change();
 800cb5c:	f7fd fd5e 	bl	800a61c <LED_Change>





}
 800cb60:	bf00      	nop
 800cb62:	bd80      	pop	{r7, pc}
 800cb64:	20000fb5 	.word	0x20000fb5
 800cb68:	20000fb4 	.word	0x20000fb4
 800cb6c:	20005162 	.word	0x20005162
 800cb70:	20016560 	.word	0x20016560
 800cb74:	20000ce8 	.word	0x20000ce8

0800cb78 <HAL_ADC_ConvCpltCallback>:
	    	  printf(" : %lf \r\n",goal_time[0]);
	    	  printf(" : %lf \r\n",goal_time[1]);
	    	  printf("\r\n");
	      }
}
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* Adchandle) {
 800cb78:	b480      	push	{r7}
 800cb7a:	b083      	sub	sp, #12
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	6078      	str	r0, [r7, #4]

}
 800cb80:	bf00      	nop
 800cb82:	370c      	adds	r7, #12
 800cb84:	46bd      	mov	sp, r7
 800cb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb8a:	4770      	bx	lr
 800cb8c:	0000      	movs	r0, r0
	...

0800cb90 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)  // 0.05ms 20kHz
{
 800cb90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cb94:	ed2d 8b02 	vpush	{d8}
 800cb98:	b082      	sub	sp, #8
 800cb9a:	af00      	add	r7, sp, #0
 800cb9c:	6078      	str	r0, [r7, #4]
	//static double angular_velo=CURVE_SPEED*2/90;
	//static int k=0;
	static int i=0,j=0,k=0;
  if(htim == &htim1){
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	4abf      	ldr	r2, [pc, #764]	; (800cea0 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800cba2:	4293      	cmp	r3, r2
 800cba4:	f040 8482 	bne.w	800d4ac <HAL_TIM_PeriodElapsedCallback+0x91c>
	  elapsed_time +=T1;
 800cba8:	4bbe      	ldr	r3, [pc, #760]	; (800cea4 <HAL_TIM_PeriodElapsedCallback+0x314>)
 800cbaa:	e9d3 0100 	ldrd	r0, r1, [r3]
 800cbae:	a3b8      	add	r3, pc, #736	; (adr r3, 800ce90 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800cbb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb4:	f7fb faa2 	bl	80080fc <__adddf3>
 800cbb8:	4603      	mov	r3, r0
 800cbba:	460c      	mov	r4, r1
 800cbbc:	4ab9      	ldr	r2, [pc, #740]	; (800cea4 <HAL_TIM_PeriodElapsedCallback+0x314>)
 800cbbe:	e9c2 3400 	strd	r3, r4, [r2]

	  switch(mode.interrupt){
 800cbc2:	4bb9      	ldr	r3, [pc, #740]	; (800cea8 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800cbc4:	7a1b      	ldrb	r3, [r3, #8]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d004      	beq.n	800cbd4 <HAL_TIM_PeriodElapsedCallback+0x44>
 800cbca:	2b01      	cmp	r3, #1
 800cbcc:	f000 83a2 	beq.w	800d314 <HAL_TIM_PeriodElapsedCallback+0x784>
			}
			//
			Motor_Switch(L_motor,R_motor);
			break;
		default:
			break;
 800cbd0:	f000 bc6d 	b.w	800d4ae <HAL_TIM_PeriodElapsedCallback+0x91e>
	  Tim_Count();
 800cbd4:	f7fc ff80 	bl	8009ad8 <Tim_Count>
      	EN3_L.count = TIM3 -> CNT;
 800cbd8:	4bb4      	ldr	r3, [pc, #720]	; (800ceac <HAL_TIM_PeriodElapsedCallback+0x31c>)
 800cbda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbdc:	461a      	mov	r2, r3
 800cbde:	4bb4      	ldr	r3, [pc, #720]	; (800ceb0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800cbe0:	601a      	str	r2, [r3, #0]
	    EN4_R.count = TIM4 -> CNT;
 800cbe2:	4bb4      	ldr	r3, [pc, #720]	; (800ceb4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800cbe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbe6:	461a      	mov	r2, r3
 800cbe8:	4bb3      	ldr	r3, [pc, #716]	; (800ceb8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800cbea:	601a      	str	r2, [r3, #0]
	    EN3_L.count = -(EN3_L.count - (30000-1));
 800cbec:	4bb0      	ldr	r3, [pc, #704]	; (800ceb0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800cbf4:	332f      	adds	r3, #47	; 0x2f
 800cbf6:	4aae      	ldr	r2, [pc, #696]	; (800ceb0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800cbf8:	6013      	str	r3, [r2, #0]
	    EN4_R.count = -(EN4_R.count - (30000-1));
 800cbfa:	4baf      	ldr	r3, [pc, #700]	; (800ceb8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800cc02:	332f      	adds	r3, #47	; 0x2f
 800cc04:	4aac      	ldr	r2, [pc, #688]	; (800ceb8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800cc06:	6013      	str	r3, [r2, #0]
	    mode.enc = Encoder_Count(mode.enc);
 800cc08:	4ba7      	ldr	r3, [pc, #668]	; (800cea8 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800cc0a:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800cc0e:	b21b      	sxth	r3, r3
 800cc10:	4618      	mov	r0, r3
 800cc12:	f7fd ff97 	bl	800ab44 <Encoder_Count>
 800cc16:	4603      	mov	r3, r0
 800cc18:	b25a      	sxtb	r2, r3
 800cc1a:	4ba3      	ldr	r3, [pc, #652]	; (800cea8 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800cc1c:	70da      	strb	r2, [r3, #3]
	    All_Pulse_anytime += EN4_R.count + EN3_L.count;
 800cc1e:	4ba6      	ldr	r3, [pc, #664]	; (800ceb8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800cc20:	681a      	ldr	r2, [r3, #0]
 800cc22:	4ba3      	ldr	r3, [pc, #652]	; (800ceb0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	441a      	add	r2, r3
 800cc28:	4ba4      	ldr	r3, [pc, #656]	; (800cebc <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	4413      	add	r3, r2
 800cc2e:	4aa3      	ldr	r2, [pc, #652]	; (800cebc <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800cc30:	6013      	str	r3, [r2, #0]
	    Encoder_Reset();
 800cc32:	f7fd ff73 	bl	800ab1c <Encoder_Reset>
	    L_velocity = Velocity_Get( (float)EN3_L.count , T1 );
 800cc36:	4b9e      	ldr	r3, [pc, #632]	; (800ceb0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	ee07 3a90 	vmov	s15, r3
 800cc3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc42:	eddf 0a9f 	vldr	s1, [pc, #636]	; 800cec0 <HAL_TIM_PeriodElapsedCallback+0x330>
 800cc46:	eeb0 0a67 	vmov.f32	s0, s15
 800cc4a:	f7fd ff3f 	bl	800aacc <Velocity_Get>
 800cc4e:	eef0 7a40 	vmov.f32	s15, s0
 800cc52:	4b9c      	ldr	r3, [pc, #624]	; (800cec4 <HAL_TIM_PeriodElapsedCallback+0x334>)
 800cc54:	edc3 7a00 	vstr	s15, [r3]
		R_velocity = Velocity_Get( (float)EN4_R.count , T1 );
 800cc58:	4b97      	ldr	r3, [pc, #604]	; (800ceb8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	ee07 3a90 	vmov	s15, r3
 800cc60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc64:	eddf 0a96 	vldr	s1, [pc, #600]	; 800cec0 <HAL_TIM_PeriodElapsedCallback+0x330>
 800cc68:	eeb0 0a67 	vmov.f32	s0, s15
 800cc6c:	f7fd ff2e 	bl	800aacc <Velocity_Get>
 800cc70:	eef0 7a40 	vmov.f32	s15, s0
 800cc74:	4b94      	ldr	r3, [pc, #592]	; (800cec8 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800cc76:	edc3 7a00 	vstr	s15, [r3]
	    Body_velocity = (L_velocity + R_velocity) / 2; // ( * 
 800cc7a:	4b92      	ldr	r3, [pc, #584]	; (800cec4 <HAL_TIM_PeriodElapsedCallback+0x334>)
 800cc7c:	ed93 7a00 	vldr	s14, [r3]
 800cc80:	4b91      	ldr	r3, [pc, #580]	; (800cec8 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800cc82:	edd3 7a00 	vldr	s15, [r3]
 800cc86:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cc8a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800cc8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cc92:	4b8e      	ldr	r3, [pc, #568]	; (800cecc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800cc94:	edc3 7a00 	vstr	s15, [r3]
	    imu_data = IMU_Get_Data();
 800cc98:	f7fd fa72 	bl	800a180 <IMU_Get_Data>
 800cc9c:	eeb0 7a40 	vmov.f32	s14, s0
 800cca0:	eef0 7a60 	vmov.f32	s15, s1
 800cca4:	4b8a      	ldr	r3, [pc, #552]	; (800ced0 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800cca6:	ed83 7b00 	vstr	d7, [r3]
	    switch(mode.control){
 800ccaa:	4b7f      	ldr	r3, [pc, #508]	; (800cea8 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800ccac:	795b      	ldrb	r3, [r3, #5]
 800ccae:	2b06      	cmp	r3, #6
 800ccb0:	f200 815d 	bhi.w	800cf6e <HAL_TIM_PeriodElapsedCallback+0x3de>
 800ccb4:	a201      	add	r2, pc, #4	; (adr r2, 800ccbc <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800ccb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccba:	bf00      	nop
 800ccbc:	0800ccd9 	.word	0x0800ccd9
 800ccc0:	0800cd1f 	.word	0x0800cd1f
 800ccc4:	0800cd65 	.word	0x0800cd65
 800ccc8:	0800cdab 	.word	0x0800cdab
 800cccc:	0800ce0b 	.word	0x0800ce0b
 800ccd0:	0800ce83 	.word	0x0800ce83
 800ccd4:	0800cef9 	.word	0x0800cef9
	    	   Side_Wall_Control(fr_average,fl_average,T8,Wall.KP, Wall.KI,Wall.KD);
 800ccd8:	4b7e      	ldr	r3, [pc, #504]	; (800ced4 <HAL_TIM_PeriodElapsedCallback+0x344>)
 800ccda:	edd3 7a00 	vldr	s15, [r3]
 800ccde:	4b7e      	ldr	r3, [pc, #504]	; (800ced8 <HAL_TIM_PeriodElapsedCallback+0x348>)
 800cce0:	ed93 7a00 	vldr	s14, [r3]
 800cce4:	4b7d      	ldr	r3, [pc, #500]	; (800cedc <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800cce6:	edd3 6a00 	vldr	s13, [r3]
 800ccea:	4b7c      	ldr	r3, [pc, #496]	; (800cedc <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800ccec:	ed93 6a01 	vldr	s12, [r3, #4]
 800ccf0:	4b7a      	ldr	r3, [pc, #488]	; (800cedc <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800ccf2:	edd3 5a02 	vldr	s11, [r3, #8]
 800ccf6:	eef0 2a65 	vmov.f32	s5, s11
 800ccfa:	eeb0 2a46 	vmov.f32	s4, s12
 800ccfe:	eef0 1a66 	vmov.f32	s3, s13
 800cd02:	ed9f 1a77 	vldr	s2, [pc, #476]	; 800cee0 <HAL_TIM_PeriodElapsedCallback+0x350>
 800cd06:	eef0 0a47 	vmov.f32	s1, s14
 800cd0a:	eeb0 0a67 	vmov.f32	s0, s15
 800cd0e:	f7fc f853 	bl	8008db8 <Side_Wall_Control>
	    	   mode.imu = 0;
 800cd12:	4a65      	ldr	r2, [pc, #404]	; (800cea8 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800cd14:	7993      	ldrb	r3, [r2, #6]
 800cd16:	f36f 0300 	bfc	r3, #0, #1
 800cd1a:	7193      	strb	r3, [r2, #6]
	    	   break;
 800cd1c:	e128      	b.n	800cf70 <HAL_TIM_PeriodElapsedCallback+0x3e0>
	    	   Left_Wall_Control(distance_wall_left, fl_average,T8, Wall.KP, Wall.KI, Wall.KD);
 800cd1e:	4b71      	ldr	r3, [pc, #452]	; (800cee4 <HAL_TIM_PeriodElapsedCallback+0x354>)
 800cd20:	edd3 7a00 	vldr	s15, [r3]
 800cd24:	4b6c      	ldr	r3, [pc, #432]	; (800ced8 <HAL_TIM_PeriodElapsedCallback+0x348>)
 800cd26:	ed93 7a00 	vldr	s14, [r3]
 800cd2a:	4b6c      	ldr	r3, [pc, #432]	; (800cedc <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800cd2c:	edd3 6a00 	vldr	s13, [r3]
 800cd30:	4b6a      	ldr	r3, [pc, #424]	; (800cedc <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800cd32:	ed93 6a01 	vldr	s12, [r3, #4]
 800cd36:	4b69      	ldr	r3, [pc, #420]	; (800cedc <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800cd38:	edd3 5a02 	vldr	s11, [r3, #8]
 800cd3c:	eef0 2a65 	vmov.f32	s5, s11
 800cd40:	eeb0 2a46 	vmov.f32	s4, s12
 800cd44:	eef0 1a66 	vmov.f32	s3, s13
 800cd48:	ed9f 1a65 	vldr	s2, [pc, #404]	; 800cee0 <HAL_TIM_PeriodElapsedCallback+0x350>
 800cd4c:	eef0 0a47 	vmov.f32	s1, s14
 800cd50:	eeb0 0a67 	vmov.f32	s0, s15
 800cd54:	f7fc f8f8 	bl	8008f48 <Left_Wall_Control>
	    	   mode.imu = 0;
 800cd58:	4a53      	ldr	r2, [pc, #332]	; (800cea8 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800cd5a:	7993      	ldrb	r3, [r2, #6]
 800cd5c:	f36f 0300 	bfc	r3, #0, #1
 800cd60:	7193      	strb	r3, [r2, #6]
	    	   break;
 800cd62:	e105      	b.n	800cf70 <HAL_TIM_PeriodElapsedCallback+0x3e0>
	    	   Right_Wall_Control(distance_wall_right, fr_average,T8, Wall.KP, Wall.KI, Wall.KD);
 800cd64:	4b60      	ldr	r3, [pc, #384]	; (800cee8 <HAL_TIM_PeriodElapsedCallback+0x358>)
 800cd66:	edd3 7a00 	vldr	s15, [r3]
 800cd6a:	4b5a      	ldr	r3, [pc, #360]	; (800ced4 <HAL_TIM_PeriodElapsedCallback+0x344>)
 800cd6c:	ed93 7a00 	vldr	s14, [r3]
 800cd70:	4b5a      	ldr	r3, [pc, #360]	; (800cedc <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800cd72:	edd3 6a00 	vldr	s13, [r3]
 800cd76:	4b59      	ldr	r3, [pc, #356]	; (800cedc <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800cd78:	ed93 6a01 	vldr	s12, [r3, #4]
 800cd7c:	4b57      	ldr	r3, [pc, #348]	; (800cedc <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800cd7e:	edd3 5a02 	vldr	s11, [r3, #8]
 800cd82:	eef0 2a65 	vmov.f32	s5, s11
 800cd86:	eeb0 2a46 	vmov.f32	s4, s12
 800cd8a:	eef0 1a66 	vmov.f32	s3, s13
 800cd8e:	ed9f 1a54 	vldr	s2, [pc, #336]	; 800cee0 <HAL_TIM_PeriodElapsedCallback+0x350>
 800cd92:	eef0 0a47 	vmov.f32	s1, s14
 800cd96:	eeb0 0a67 	vmov.f32	s0, s15
 800cd9a:	f7fc f9a7 	bl	80090ec <Right_Wall_Control>
	    	   mode.imu = 0;
 800cd9e:	4a42      	ldr	r2, [pc, #264]	; (800cea8 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800cda0:	7993      	ldrb	r3, [r2, #6]
 800cda2:	f36f 0300 	bfc	r3, #0, #1
 800cda6:	7193      	strb	r3, [r2, #6]
	    	   break;
 800cda8:	e0e2      	b.n	800cf70 <HAL_TIM_PeriodElapsedCallback+0x3e0>
	    	   IMU_Control(Target_Rad_velo, imu_data, T1, imu.KP,imu.KI, imu.KD );
 800cdaa:	4b50      	ldr	r3, [pc, #320]	; (800ceec <HAL_TIM_PeriodElapsedCallback+0x35c>)
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	4618      	mov	r0, r3
 800cdb0:	f7fb fb02 	bl	80083b8 <__aeabi_f2d>
 800cdb4:	4604      	mov	r4, r0
 800cdb6:	460d      	mov	r5, r1
 800cdb8:	4b45      	ldr	r3, [pc, #276]	; (800ced0 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800cdba:	ed93 8b00 	vldr	d8, [r3]
 800cdbe:	4b4c      	ldr	r3, [pc, #304]	; (800cef0 <HAL_TIM_PeriodElapsedCallback+0x360>)
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	4618      	mov	r0, r3
 800cdc4:	f7fb faf8 	bl	80083b8 <__aeabi_f2d>
 800cdc8:	4680      	mov	r8, r0
 800cdca:	4689      	mov	r9, r1
 800cdcc:	4b48      	ldr	r3, [pc, #288]	; (800cef0 <HAL_TIM_PeriodElapsedCallback+0x360>)
 800cdce:	685b      	ldr	r3, [r3, #4]
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	f7fb faf1 	bl	80083b8 <__aeabi_f2d>
 800cdd6:	4682      	mov	sl, r0
 800cdd8:	468b      	mov	fp, r1
 800cdda:	4b45      	ldr	r3, [pc, #276]	; (800cef0 <HAL_TIM_PeriodElapsedCallback+0x360>)
 800cddc:	689b      	ldr	r3, [r3, #8]
 800cdde:	4618      	mov	r0, r3
 800cde0:	f7fb faea 	bl	80083b8 <__aeabi_f2d>
 800cde4:	4602      	mov	r2, r0
 800cde6:	460b      	mov	r3, r1
 800cde8:	ec43 2b15 	vmov	d5, r2, r3
 800cdec:	ec4b ab14 	vmov	d4, sl, fp
 800cdf0:	ec49 8b13 	vmov	d3, r8, r9
 800cdf4:	ed9f 2b26 	vldr	d2, [pc, #152]	; 800ce90 <HAL_TIM_PeriodElapsedCallback+0x300>
 800cdf8:	eeb0 1a48 	vmov.f32	s2, s16
 800cdfc:	eef0 1a68 	vmov.f32	s3, s17
 800ce00:	ec45 4b10 	vmov	d0, r4, r5
 800ce04:	f7fd fa74 	bl	800a2f0 <IMU_Control>
	    	   break;
 800ce08:	e0b2      	b.n	800cf70 <HAL_TIM_PeriodElapsedCallback+0x3e0>
	    	   Enc_Velo_Control(T1, velocity.KP, velocity.KI, velocity.KD);
 800ce0a:	4b3a      	ldr	r3, [pc, #232]	; (800cef4 <HAL_TIM_PeriodElapsedCallback+0x364>)
 800ce0c:	edd3 7a00 	vldr	s15, [r3]
 800ce10:	4b38      	ldr	r3, [pc, #224]	; (800cef4 <HAL_TIM_PeriodElapsedCallback+0x364>)
 800ce12:	ed93 7a01 	vldr	s14, [r3, #4]
 800ce16:	4b37      	ldr	r3, [pc, #220]	; (800cef4 <HAL_TIM_PeriodElapsedCallback+0x364>)
 800ce18:	edd3 6a02 	vldr	s13, [r3, #8]
 800ce1c:	eef0 1a66 	vmov.f32	s3, s13
 800ce20:	eeb0 1a47 	vmov.f32	s2, s14
 800ce24:	eef0 0a67 	vmov.f32	s1, s15
 800ce28:	ed9f 0a25 	vldr	s0, [pc, #148]	; 800cec0 <HAL_TIM_PeriodElapsedCallback+0x330>
 800ce2c:	f7fc fc0a 	bl	8009644 <Enc_Velo_Control>
	    	   IMU_Control(0, imu_data, T1, imu.KP,imu.KI, imu.KD );
 800ce30:	4b27      	ldr	r3, [pc, #156]	; (800ced0 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800ce32:	ed93 8b00 	vldr	d8, [r3]
 800ce36:	4b2e      	ldr	r3, [pc, #184]	; (800cef0 <HAL_TIM_PeriodElapsedCallback+0x360>)
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	f7fb fabc 	bl	80083b8 <__aeabi_f2d>
 800ce40:	4604      	mov	r4, r0
 800ce42:	460d      	mov	r5, r1
 800ce44:	4b2a      	ldr	r3, [pc, #168]	; (800cef0 <HAL_TIM_PeriodElapsedCallback+0x360>)
 800ce46:	685b      	ldr	r3, [r3, #4]
 800ce48:	4618      	mov	r0, r3
 800ce4a:	f7fb fab5 	bl	80083b8 <__aeabi_f2d>
 800ce4e:	4680      	mov	r8, r0
 800ce50:	4689      	mov	r9, r1
 800ce52:	4b27      	ldr	r3, [pc, #156]	; (800cef0 <HAL_TIM_PeriodElapsedCallback+0x360>)
 800ce54:	689b      	ldr	r3, [r3, #8]
 800ce56:	4618      	mov	r0, r3
 800ce58:	f7fb faae 	bl	80083b8 <__aeabi_f2d>
 800ce5c:	4602      	mov	r2, r0
 800ce5e:	460b      	mov	r3, r1
 800ce60:	ec43 2b15 	vmov	d5, r2, r3
 800ce64:	ec49 8b14 	vmov	d4, r8, r9
 800ce68:	ec45 4b13 	vmov	d3, r4, r5
 800ce6c:	ed9f 2b08 	vldr	d2, [pc, #32]	; 800ce90 <HAL_TIM_PeriodElapsedCallback+0x300>
 800ce70:	eeb0 1a48 	vmov.f32	s2, s16
 800ce74:	eef0 1a68 	vmov.f32	s3, s17
 800ce78:	ed9f 0b07 	vldr	d0, [pc, #28]	; 800ce98 <HAL_TIM_PeriodElapsedCallback+0x308>
 800ce7c:	f7fd fa38 	bl	800a2f0 <IMU_Control>
	    	   break;
 800ce80:	e076      	b.n	800cf70 <HAL_TIM_PeriodElapsedCallback+0x3e0>
	    	   mode.imu = 0;
 800ce82:	4a09      	ldr	r2, [pc, #36]	; (800cea8 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800ce84:	7993      	ldrb	r3, [r2, #6]
 800ce86:	f36f 0300 	bfc	r3, #0, #1
 800ce8a:	7193      	strb	r3, [r2, #6]
	    	   break;
 800ce8c:	e070      	b.n	800cf70 <HAL_TIM_PeriodElapsedCallback+0x3e0>
 800ce8e:	bf00      	nop
 800ce90:	d2f1a9fc 	.word	0xd2f1a9fc
 800ce94:	3f50624d 	.word	0x3f50624d
	...
 800cea0:	20016130 	.word	0x20016130
 800cea4:	20000f98 	.word	0x20000f98
 800cea8:	20000ce8 	.word	0x20000ce8
 800ceac:	40000400 	.word	0x40000400
 800ceb0:	20000cc4 	.word	0x20000cc4
 800ceb4:	40000800 	.word	0x40000800
 800ceb8:	20000cd0 	.word	0x20000cd0
 800cebc:	20000fa4 	.word	0x20000fa4
 800cec0:	3a83126f 	.word	0x3a83126f
 800cec4:	20005064 	.word	0x20005064
 800cec8:	20005070 	.word	0x20005070
 800cecc:	200050d0 	.word	0x200050d0
 800ced0:	20000f78 	.word	0x20000f78
 800ced4:	20016558 	.word	0x20016558
 800ced8:	2000508c 	.word	0x2000508c
 800cedc:	20000ca0 	.word	0x20000ca0
 800cee0:	3851b717 	.word	0x3851b717
 800cee4:	20000018 	.word	0x20000018
 800cee8:	20000014 	.word	0x20000014
 800ceec:	20000f64 	.word	0x20000f64
 800cef0:	20000cb8 	.word	0x20000cb8
 800cef4:	20000cac 	.word	0x20000cac
	    	   Right_Velo_Control(Target_R_velo, R_velocity,T1, velocity.KP, velocity.KI, velocity.KD);
 800cef8:	4b87      	ldr	r3, [pc, #540]	; (800d118 <HAL_TIM_PeriodElapsedCallback+0x588>)
 800cefa:	edd3 7a00 	vldr	s15, [r3]
 800cefe:	4b87      	ldr	r3, [pc, #540]	; (800d11c <HAL_TIM_PeriodElapsedCallback+0x58c>)
 800cf00:	ed93 7a00 	vldr	s14, [r3]
 800cf04:	4b86      	ldr	r3, [pc, #536]	; (800d120 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800cf06:	edd3 6a00 	vldr	s13, [r3]
 800cf0a:	4b85      	ldr	r3, [pc, #532]	; (800d120 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800cf0c:	ed93 6a01 	vldr	s12, [r3, #4]
 800cf10:	4b83      	ldr	r3, [pc, #524]	; (800d120 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800cf12:	edd3 5a02 	vldr	s11, [r3, #8]
 800cf16:	eef0 2a65 	vmov.f32	s5, s11
 800cf1a:	eeb0 2a46 	vmov.f32	s4, s12
 800cf1e:	eef0 1a66 	vmov.f32	s3, s13
 800cf22:	ed9f 1a80 	vldr	s2, [pc, #512]	; 800d124 <HAL_TIM_PeriodElapsedCallback+0x594>
 800cf26:	eef0 0a47 	vmov.f32	s1, s14
 800cf2a:	eeb0 0a67 	vmov.f32	s0, s15
 800cf2e:	f7fc fa6d 	bl	800940c <Right_Velo_Control>
	    	   Left_Velo_Control(Target_L_velo, L_velocity,T1, velocity.KP, velocity.KI, velocity.KD);
 800cf32:	4b7d      	ldr	r3, [pc, #500]	; (800d128 <HAL_TIM_PeriodElapsedCallback+0x598>)
 800cf34:	edd3 7a00 	vldr	s15, [r3]
 800cf38:	4b7c      	ldr	r3, [pc, #496]	; (800d12c <HAL_TIM_PeriodElapsedCallback+0x59c>)
 800cf3a:	ed93 7a00 	vldr	s14, [r3]
 800cf3e:	4b78      	ldr	r3, [pc, #480]	; (800d120 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800cf40:	edd3 6a00 	vldr	s13, [r3]
 800cf44:	4b76      	ldr	r3, [pc, #472]	; (800d120 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800cf46:	ed93 6a01 	vldr	s12, [r3, #4]
 800cf4a:	4b75      	ldr	r3, [pc, #468]	; (800d120 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800cf4c:	edd3 5a02 	vldr	s11, [r3, #8]
 800cf50:	eef0 2a65 	vmov.f32	s5, s11
 800cf54:	eeb0 2a46 	vmov.f32	s4, s12
 800cf58:	eef0 1a66 	vmov.f32	s3, s13
 800cf5c:	ed9f 1a71 	vldr	s2, [pc, #452]	; 800d124 <HAL_TIM_PeriodElapsedCallback+0x594>
 800cf60:	eef0 0a47 	vmov.f32	s1, s14
 800cf64:	eeb0 0a67 	vmov.f32	s0, s15
 800cf68:	f7fc fade 	bl	8009528 <Left_Velo_Control>
	    	   break;
 800cf6c:	e000      	b.n	800cf70 <HAL_TIM_PeriodElapsedCallback+0x3e0>
	    	   break;
 800cf6e:	bf00      	nop
	    if( mode.accel == 1 ){
 800cf70:	4b6f      	ldr	r3, [pc, #444]	; (800d130 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 800cf72:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800cf76:	2b01      	cmp	r3, #1
 800cf78:	d116      	bne.n	800cfa8 <HAL_TIM_PeriodElapsedCallback+0x418>
		  if(Target_velocity < SEARCH_SPEED){
 800cf7a:	4b6e      	ldr	r3, [pc, #440]	; (800d134 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 800cf7c:	edd3 7a00 	vldr	s15, [r3]
 800cf80:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800d138 <HAL_TIM_PeriodElapsedCallback+0x5a8>
 800cf84:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cf88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf8c:	f140 8101 	bpl.w	800d192 <HAL_TIM_PeriodElapsedCallback+0x602>
			Target_velocity += a_start;
 800cf90:	4b68      	ldr	r3, [pc, #416]	; (800d134 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 800cf92:	ed93 7a00 	vldr	s14, [r3]
 800cf96:	4b69      	ldr	r3, [pc, #420]	; (800d13c <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 800cf98:	edd3 7a00 	vldr	s15, [r3]
 800cf9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cfa0:	4b64      	ldr	r3, [pc, #400]	; (800d134 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 800cfa2:	edc3 7a00 	vstr	s15, [r3]
 800cfa6:	e0f4      	b.n	800d192 <HAL_TIM_PeriodElapsedCallback+0x602>
	    else if( mode.accel == 2 ){
 800cfa8:	4b61      	ldr	r3, [pc, #388]	; (800d130 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 800cfaa:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800cfae:	2b02      	cmp	r3, #2
 800cfb0:	d116      	bne.n	800cfe0 <HAL_TIM_PeriodElapsedCallback+0x450>
		  if(Target_velocity < SEARCH_SPEED){
 800cfb2:	4b60      	ldr	r3, [pc, #384]	; (800d134 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 800cfb4:	edd3 7a00 	vldr	s15, [r3]
 800cfb8:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 800d138 <HAL_TIM_PeriodElapsedCallback+0x5a8>
 800cfbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cfc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfc4:	f140 80e5 	bpl.w	800d192 <HAL_TIM_PeriodElapsedCallback+0x602>
			Target_velocity += a;
 800cfc8:	4b5a      	ldr	r3, [pc, #360]	; (800d134 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 800cfca:	ed93 7a00 	vldr	s14, [r3]
 800cfce:	4b5c      	ldr	r3, [pc, #368]	; (800d140 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 800cfd0:	edd3 7a00 	vldr	s15, [r3]
 800cfd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cfd8:	4b56      	ldr	r3, [pc, #344]	; (800d134 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 800cfda:	edc3 7a00 	vstr	s15, [r3]
 800cfde:	e0d8      	b.n	800d192 <HAL_TIM_PeriodElapsedCallback+0x602>
	    else if( mode.accel == 3 ){
 800cfe0:	4b53      	ldr	r3, [pc, #332]	; (800d130 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 800cfe2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800cfe6:	2b03      	cmp	r3, #3
 800cfe8:	d116      	bne.n	800d018 <HAL_TIM_PeriodElapsedCallback+0x488>
		  if(Target_velocity > 2){
 800cfea:	4b52      	ldr	r3, [pc, #328]	; (800d134 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 800cfec:	edd3 7a00 	vldr	s15, [r3]
 800cff0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800cff4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cffc:	f340 80c9 	ble.w	800d192 <HAL_TIM_PeriodElapsedCallback+0x602>
			Target_velocity -= a;
 800d000:	4b4c      	ldr	r3, [pc, #304]	; (800d134 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 800d002:	ed93 7a00 	vldr	s14, [r3]
 800d006:	4b4e      	ldr	r3, [pc, #312]	; (800d140 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 800d008:	edd3 7a00 	vldr	s15, [r3]
 800d00c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d010:	4b48      	ldr	r3, [pc, #288]	; (800d134 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 800d012:	edc3 7a00 	vstr	s15, [r3]
 800d016:	e0bc      	b.n	800d192 <HAL_TIM_PeriodElapsedCallback+0x602>
	    else if( mode.accel == 4 ){ //??
 800d018:	4b45      	ldr	r3, [pc, #276]	; (800d130 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 800d01a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800d01e:	2b04      	cmp	r3, #4
 800d020:	d124      	bne.n	800d06c <HAL_TIM_PeriodElapsedCallback+0x4dc>
	      if(Target_R_velo < SEARCH_SPEED * 124.6/90){
 800d022:	4b3d      	ldr	r3, [pc, #244]	; (800d118 <HAL_TIM_PeriodElapsedCallback+0x588>)
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	4618      	mov	r0, r3
 800d028:	f7fb f9c6 	bl	80083b8 <__aeabi_f2d>
 800d02c:	a338      	add	r3, pc, #224	; (adr r3, 800d110 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800d02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d032:	f7fb fc8b 	bl	800894c <__aeabi_dcmplt>
 800d036:	4603      	mov	r3, r0
 800d038:	2b00      	cmp	r3, #0
 800d03a:	f000 80aa 	beq.w	800d192 <HAL_TIM_PeriodElapsedCallback+0x602>
	    	Target_R_velo += a_curve;
 800d03e:	4b36      	ldr	r3, [pc, #216]	; (800d118 <HAL_TIM_PeriodElapsedCallback+0x588>)
 800d040:	ed93 7a00 	vldr	s14, [r3]
 800d044:	4b3f      	ldr	r3, [pc, #252]	; (800d144 <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 800d046:	edd3 7a00 	vldr	s15, [r3]
 800d04a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d04e:	4b32      	ldr	r3, [pc, #200]	; (800d118 <HAL_TIM_PeriodElapsedCallback+0x588>)
 800d050:	edc3 7a00 	vstr	s15, [r3]
	    	Target_L_velo -= a_curve;
 800d054:	4b34      	ldr	r3, [pc, #208]	; (800d128 <HAL_TIM_PeriodElapsedCallback+0x598>)
 800d056:	ed93 7a00 	vldr	s14, [r3]
 800d05a:	4b3a      	ldr	r3, [pc, #232]	; (800d144 <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 800d05c:	edd3 7a00 	vldr	s15, [r3]
 800d060:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d064:	4b30      	ldr	r3, [pc, #192]	; (800d128 <HAL_TIM_PeriodElapsedCallback+0x598>)
 800d066:	edc3 7a00 	vstr	s15, [r3]
 800d06a:	e092      	b.n	800d192 <HAL_TIM_PeriodElapsedCallback+0x602>
	    else if( mode.accel == 5 ){//??
 800d06c:	4b30      	ldr	r3, [pc, #192]	; (800d130 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 800d06e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800d072:	2b05      	cmp	r3, #5
 800d074:	d121      	bne.n	800d0ba <HAL_TIM_PeriodElapsedCallback+0x52a>
		      if(Target_R_velo > SEARCH_SPEED){
 800d076:	4b28      	ldr	r3, [pc, #160]	; (800d118 <HAL_TIM_PeriodElapsedCallback+0x588>)
 800d078:	edd3 7a00 	vldr	s15, [r3]
 800d07c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 800d138 <HAL_TIM_PeriodElapsedCallback+0x5a8>
 800d080:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d088:	f340 8083 	ble.w	800d192 <HAL_TIM_PeriodElapsedCallback+0x602>
		    	Target_R_velo -= a_curve;
 800d08c:	4b22      	ldr	r3, [pc, #136]	; (800d118 <HAL_TIM_PeriodElapsedCallback+0x588>)
 800d08e:	ed93 7a00 	vldr	s14, [r3]
 800d092:	4b2c      	ldr	r3, [pc, #176]	; (800d144 <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 800d094:	edd3 7a00 	vldr	s15, [r3]
 800d098:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d09c:	4b1e      	ldr	r3, [pc, #120]	; (800d118 <HAL_TIM_PeriodElapsedCallback+0x588>)
 800d09e:	edc3 7a00 	vstr	s15, [r3]
		    	Target_L_velo += a_curve;
 800d0a2:	4b21      	ldr	r3, [pc, #132]	; (800d128 <HAL_TIM_PeriodElapsedCallback+0x598>)
 800d0a4:	ed93 7a00 	vldr	s14, [r3]
 800d0a8:	4b26      	ldr	r3, [pc, #152]	; (800d144 <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 800d0aa:	edd3 7a00 	vldr	s15, [r3]
 800d0ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d0b2:	4b1d      	ldr	r3, [pc, #116]	; (800d128 <HAL_TIM_PeriodElapsedCallback+0x598>)
 800d0b4:	edc3 7a00 	vstr	s15, [r3]
 800d0b8:	e06b      	b.n	800d192 <HAL_TIM_PeriodElapsedCallback+0x602>
	    else if( mode.accel == 6 ){//??
 800d0ba:	4b1d      	ldr	r3, [pc, #116]	; (800d130 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 800d0bc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800d0c0:	2b06      	cmp	r3, #6
 800d0c2:	d141      	bne.n	800d148 <HAL_TIM_PeriodElapsedCallback+0x5b8>
	      if(Target_L_velo < SEARCH_SPEED * 124.6/90){
 800d0c4:	4b18      	ldr	r3, [pc, #96]	; (800d128 <HAL_TIM_PeriodElapsedCallback+0x598>)
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	f7fb f975 	bl	80083b8 <__aeabi_f2d>
 800d0ce:	a310      	add	r3, pc, #64	; (adr r3, 800d110 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800d0d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0d4:	f7fb fc3a 	bl	800894c <__aeabi_dcmplt>
 800d0d8:	4603      	mov	r3, r0
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d059      	beq.n	800d192 <HAL_TIM_PeriodElapsedCallback+0x602>
	    	Target_R_velo -= a_curve;
 800d0de:	4b0e      	ldr	r3, [pc, #56]	; (800d118 <HAL_TIM_PeriodElapsedCallback+0x588>)
 800d0e0:	ed93 7a00 	vldr	s14, [r3]
 800d0e4:	4b17      	ldr	r3, [pc, #92]	; (800d144 <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 800d0e6:	edd3 7a00 	vldr	s15, [r3]
 800d0ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d0ee:	4b0a      	ldr	r3, [pc, #40]	; (800d118 <HAL_TIM_PeriodElapsedCallback+0x588>)
 800d0f0:	edc3 7a00 	vstr	s15, [r3]
	    	Target_L_velo += a_curve;
 800d0f4:	4b0c      	ldr	r3, [pc, #48]	; (800d128 <HAL_TIM_PeriodElapsedCallback+0x598>)
 800d0f6:	ed93 7a00 	vldr	s14, [r3]
 800d0fa:	4b12      	ldr	r3, [pc, #72]	; (800d144 <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 800d0fc:	edd3 7a00 	vldr	s15, [r3]
 800d100:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d104:	4b08      	ldr	r3, [pc, #32]	; (800d128 <HAL_TIM_PeriodElapsedCallback+0x598>)
 800d106:	edc3 7a00 	vstr	s15, [r3]
 800d10a:	e042      	b.n	800d192 <HAL_TIM_PeriodElapsedCallback+0x602>
 800d10c:	f3af 8000 	nop.w
 800d110:	44444444 	.word	0x44444444
 800d114:	4074c444 	.word	0x4074c444
 800d118:	2000504c 	.word	0x2000504c
 800d11c:	20005070 	.word	0x20005070
 800d120:	20000cac 	.word	0x20000cac
 800d124:	3a83126f 	.word	0x3a83126f
 800d128:	2000506c 	.word	0x2000506c
 800d12c:	20005064 	.word	0x20005064
 800d130:	20000ce8 	.word	0x20000ce8
 800d134:	20000f60 	.word	0x20000f60
 800d138:	43700000 	.word	0x43700000
 800d13c:	20000008 	.word	0x20000008
 800d140:	2000000c 	.word	0x2000000c
 800d144:	20000010 	.word	0x20000010
	    else if( mode.accel == 7 ){//??
 800d148:	4b57      	ldr	r3, [pc, #348]	; (800d2a8 <HAL_TIM_PeriodElapsedCallback+0x718>)
 800d14a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800d14e:	2b07      	cmp	r3, #7
 800d150:	d11f      	bne.n	800d192 <HAL_TIM_PeriodElapsedCallback+0x602>
	      if(Target_L_velo > SEARCH_SPEED){
 800d152:	4b56      	ldr	r3, [pc, #344]	; (800d2ac <HAL_TIM_PeriodElapsedCallback+0x71c>)
 800d154:	edd3 7a00 	vldr	s15, [r3]
 800d158:	ed9f 7a55 	vldr	s14, [pc, #340]	; 800d2b0 <HAL_TIM_PeriodElapsedCallback+0x720>
 800d15c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d164:	dd15      	ble.n	800d192 <HAL_TIM_PeriodElapsedCallback+0x602>
	    	Target_R_velo += a_curve;
 800d166:	4b53      	ldr	r3, [pc, #332]	; (800d2b4 <HAL_TIM_PeriodElapsedCallback+0x724>)
 800d168:	ed93 7a00 	vldr	s14, [r3]
 800d16c:	4b52      	ldr	r3, [pc, #328]	; (800d2b8 <HAL_TIM_PeriodElapsedCallback+0x728>)
 800d16e:	edd3 7a00 	vldr	s15, [r3]
 800d172:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d176:	4b4f      	ldr	r3, [pc, #316]	; (800d2b4 <HAL_TIM_PeriodElapsedCallback+0x724>)
 800d178:	edc3 7a00 	vstr	s15, [r3]
	    	Target_L_velo -= a_curve;
 800d17c:	4b4b      	ldr	r3, [pc, #300]	; (800d2ac <HAL_TIM_PeriodElapsedCallback+0x71c>)
 800d17e:	ed93 7a00 	vldr	s14, [r3]
 800d182:	4b4d      	ldr	r3, [pc, #308]	; (800d2b8 <HAL_TIM_PeriodElapsedCallback+0x728>)
 800d184:	edd3 7a00 	vldr	s15, [r3]
 800d188:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d18c:	4b47      	ldr	r3, [pc, #284]	; (800d2ac <HAL_TIM_PeriodElapsedCallback+0x71c>)
 800d18e:	edc3 7a00 	vstr	s15, [r3]
	    Velocity_Control(Target_velocity, Body_velocity, T1,velocity.KP ,velocity.KI, velocity.KD);
 800d192:	4b4a      	ldr	r3, [pc, #296]	; (800d2bc <HAL_TIM_PeriodElapsedCallback+0x72c>)
 800d194:	edd3 7a00 	vldr	s15, [r3]
 800d198:	4b49      	ldr	r3, [pc, #292]	; (800d2c0 <HAL_TIM_PeriodElapsedCallback+0x730>)
 800d19a:	ed93 7a00 	vldr	s14, [r3]
 800d19e:	4b49      	ldr	r3, [pc, #292]	; (800d2c4 <HAL_TIM_PeriodElapsedCallback+0x734>)
 800d1a0:	edd3 6a00 	vldr	s13, [r3]
 800d1a4:	4b47      	ldr	r3, [pc, #284]	; (800d2c4 <HAL_TIM_PeriodElapsedCallback+0x734>)
 800d1a6:	ed93 6a01 	vldr	s12, [r3, #4]
 800d1aa:	4b46      	ldr	r3, [pc, #280]	; (800d2c4 <HAL_TIM_PeriodElapsedCallback+0x734>)
 800d1ac:	edd3 5a02 	vldr	s11, [r3, #8]
 800d1b0:	eef0 2a65 	vmov.f32	s5, s11
 800d1b4:	eeb0 2a46 	vmov.f32	s4, s12
 800d1b8:	eef0 1a66 	vmov.f32	s3, s13
 800d1bc:	ed9f 1a42 	vldr	s2, [pc, #264]	; 800d2c8 <HAL_TIM_PeriodElapsedCallback+0x738>
 800d1c0:	eef0 0a47 	vmov.f32	s1, s14
 800d1c4:	eeb0 0a67 	vmov.f32	s0, s15
 800d1c8:	f7fc f862 	bl	8009290 <Velocity_Control>
		L_motor = L_v_control + L_wall + L_leftwall + L_rightwall + L_rotate + L_angular_velocity + L_env_control + L_velo_control;
 800d1cc:	4b3f      	ldr	r3, [pc, #252]	; (800d2cc <HAL_TIM_PeriodElapsedCallback+0x73c>)
 800d1ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d1d2:	b29a      	uxth	r2, r3
 800d1d4:	4b3e      	ldr	r3, [pc, #248]	; (800d2d0 <HAL_TIM_PeriodElapsedCallback+0x740>)
 800d1d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d1da:	b29b      	uxth	r3, r3
 800d1dc:	4413      	add	r3, r2
 800d1de:	b29a      	uxth	r2, r3
 800d1e0:	4b3c      	ldr	r3, [pc, #240]	; (800d2d4 <HAL_TIM_PeriodElapsedCallback+0x744>)
 800d1e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d1e6:	b29b      	uxth	r3, r3
 800d1e8:	4413      	add	r3, r2
 800d1ea:	b29a      	uxth	r2, r3
 800d1ec:	4b3a      	ldr	r3, [pc, #232]	; (800d2d8 <HAL_TIM_PeriodElapsedCallback+0x748>)
 800d1ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d1f2:	b29b      	uxth	r3, r3
 800d1f4:	4413      	add	r3, r2
 800d1f6:	b29a      	uxth	r2, r3
 800d1f8:	4b38      	ldr	r3, [pc, #224]	; (800d2dc <HAL_TIM_PeriodElapsedCallback+0x74c>)
 800d1fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d1fe:	b29b      	uxth	r3, r3
 800d200:	4413      	add	r3, r2
 800d202:	b29a      	uxth	r2, r3
 800d204:	4b36      	ldr	r3, [pc, #216]	; (800d2e0 <HAL_TIM_PeriodElapsedCallback+0x750>)
 800d206:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d20a:	b29b      	uxth	r3, r3
 800d20c:	4413      	add	r3, r2
 800d20e:	b29a      	uxth	r2, r3
 800d210:	4b34      	ldr	r3, [pc, #208]	; (800d2e4 <HAL_TIM_PeriodElapsedCallback+0x754>)
 800d212:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d216:	b29b      	uxth	r3, r3
 800d218:	4413      	add	r3, r2
 800d21a:	b29a      	uxth	r2, r3
 800d21c:	4b32      	ldr	r3, [pc, #200]	; (800d2e8 <HAL_TIM_PeriodElapsedCallback+0x758>)
 800d21e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d222:	b29b      	uxth	r3, r3
 800d224:	4413      	add	r3, r2
 800d226:	b29b      	uxth	r3, r3
 800d228:	b21a      	sxth	r2, r3
 800d22a:	4b30      	ldr	r3, [pc, #192]	; (800d2ec <HAL_TIM_PeriodElapsedCallback+0x75c>)
 800d22c:	801a      	strh	r2, [r3, #0]
		R_motor = R_v_control + R_wall + R_leftwall + R_rightwall + R_rotate + R_angular_velocity + R_env_control + R_velo_control;
 800d22e:	4b30      	ldr	r3, [pc, #192]	; (800d2f0 <HAL_TIM_PeriodElapsedCallback+0x760>)
 800d230:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d234:	b29a      	uxth	r2, r3
 800d236:	4b2f      	ldr	r3, [pc, #188]	; (800d2f4 <HAL_TIM_PeriodElapsedCallback+0x764>)
 800d238:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d23c:	b29b      	uxth	r3, r3
 800d23e:	4413      	add	r3, r2
 800d240:	b29a      	uxth	r2, r3
 800d242:	4b2d      	ldr	r3, [pc, #180]	; (800d2f8 <HAL_TIM_PeriodElapsedCallback+0x768>)
 800d244:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d248:	b29b      	uxth	r3, r3
 800d24a:	4413      	add	r3, r2
 800d24c:	b29a      	uxth	r2, r3
 800d24e:	4b2b      	ldr	r3, [pc, #172]	; (800d2fc <HAL_TIM_PeriodElapsedCallback+0x76c>)
 800d250:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d254:	b29b      	uxth	r3, r3
 800d256:	4413      	add	r3, r2
 800d258:	b29a      	uxth	r2, r3
 800d25a:	4b29      	ldr	r3, [pc, #164]	; (800d300 <HAL_TIM_PeriodElapsedCallback+0x770>)
 800d25c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d260:	b29b      	uxth	r3, r3
 800d262:	4413      	add	r3, r2
 800d264:	b29a      	uxth	r2, r3
 800d266:	4b27      	ldr	r3, [pc, #156]	; (800d304 <HAL_TIM_PeriodElapsedCallback+0x774>)
 800d268:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d26c:	b29b      	uxth	r3, r3
 800d26e:	4413      	add	r3, r2
 800d270:	b29a      	uxth	r2, r3
 800d272:	4b25      	ldr	r3, [pc, #148]	; (800d308 <HAL_TIM_PeriodElapsedCallback+0x778>)
 800d274:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d278:	b29b      	uxth	r3, r3
 800d27a:	4413      	add	r3, r2
 800d27c:	b29a      	uxth	r2, r3
 800d27e:	4b23      	ldr	r3, [pc, #140]	; (800d30c <HAL_TIM_PeriodElapsedCallback+0x77c>)
 800d280:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d284:	b29b      	uxth	r3, r3
 800d286:	4413      	add	r3, r2
 800d288:	b29b      	uxth	r3, r3
 800d28a:	b21a      	sxth	r2, r3
 800d28c:	4b20      	ldr	r3, [pc, #128]	; (800d310 <HAL_TIM_PeriodElapsedCallback+0x780>)
 800d28e:	801a      	strh	r2, [r3, #0]
		Motor_Switch(L_motor,R_motor);
 800d290:	4b16      	ldr	r3, [pc, #88]	; (800d2ec <HAL_TIM_PeriodElapsedCallback+0x75c>)
 800d292:	f9b3 2000 	ldrsh.w	r2, [r3]
 800d296:	4b1e      	ldr	r3, [pc, #120]	; (800d310 <HAL_TIM_PeriodElapsedCallback+0x780>)
 800d298:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d29c:	4619      	mov	r1, r3
 800d29e:	4610      	mov	r0, r2
 800d2a0:	f7fd fa7a 	bl	800a798 <Motor_Switch>
		break;
 800d2a4:	e103      	b.n	800d4ae <HAL_TIM_PeriodElapsedCallback+0x91e>
 800d2a6:	bf00      	nop
 800d2a8:	20000ce8 	.word	0x20000ce8
 800d2ac:	2000506c 	.word	0x2000506c
 800d2b0:	43700000 	.word	0x43700000
 800d2b4:	2000504c 	.word	0x2000504c
 800d2b8:	20000010 	.word	0x20000010
 800d2bc:	20000f60 	.word	0x20000f60
 800d2c0:	200050d0 	.word	0x200050d0
 800d2c4:	20000cac 	.word	0x20000cac
 800d2c8:	3a83126f 	.word	0x3a83126f
 800d2cc:	20005050 	.word	0x20005050
 800d2d0:	20005068 	.word	0x20005068
 800d2d4:	20005052 	.word	0x20005052
 800d2d8:	20005044 	.word	0x20005044
 800d2dc:	20005060 	.word	0x20005060
 800d2e0:	2000505a 	.word	0x2000505a
 800d2e4:	20005046 	.word	0x20005046
 800d2e8:	2000506a 	.word	0x2000506a
 800d2ec:	200165c0 	.word	0x200165c0
 800d2f0:	20005058 	.word	0x20005058
 800d2f4:	20005056 	.word	0x20005056
 800d2f8:	20005074 	.word	0x20005074
 800d2fc:	2000505c 	.word	0x2000505c
 800d300:	20005062 	.word	0x20005062
 800d304:	2000505e 	.word	0x2000505e
 800d308:	20005054 	.word	0x20005054
 800d30c:	20005048 	.word	0x20005048
 800d310:	20015b2c 	.word	0x20015b2c
			Tim_Count();
 800d314:	f7fc fbe0 	bl	8009ad8 <Tim_Count>
	      	EN3_L.count = TIM3 -> CNT;
 800d318:	4b6f      	ldr	r3, [pc, #444]	; (800d4d8 <HAL_TIM_PeriodElapsedCallback+0x948>)
 800d31a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d31c:	461a      	mov	r2, r3
 800d31e:	4b6f      	ldr	r3, [pc, #444]	; (800d4dc <HAL_TIM_PeriodElapsedCallback+0x94c>)
 800d320:	601a      	str	r2, [r3, #0]
		    EN4_R.count = TIM4 -> CNT;
 800d322:	4b6f      	ldr	r3, [pc, #444]	; (800d4e0 <HAL_TIM_PeriodElapsedCallback+0x950>)
 800d324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d326:	461a      	mov	r2, r3
 800d328:	4b6e      	ldr	r3, [pc, #440]	; (800d4e4 <HAL_TIM_PeriodElapsedCallback+0x954>)
 800d32a:	601a      	str	r2, [r3, #0]
		    EN3_L.count = -(EN3_L.count - (30000-1));
 800d32c:	4b6b      	ldr	r3, [pc, #428]	; (800d4dc <HAL_TIM_PeriodElapsedCallback+0x94c>)
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800d334:	332f      	adds	r3, #47	; 0x2f
 800d336:	4a69      	ldr	r2, [pc, #420]	; (800d4dc <HAL_TIM_PeriodElapsedCallback+0x94c>)
 800d338:	6013      	str	r3, [r2, #0]
		    EN4_R.count = -(EN4_R.count - (30000-1));
 800d33a:	4b6a      	ldr	r3, [pc, #424]	; (800d4e4 <HAL_TIM_PeriodElapsedCallback+0x954>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800d342:	332f      	adds	r3, #47	; 0x2f
 800d344:	4a67      	ldr	r2, [pc, #412]	; (800d4e4 <HAL_TIM_PeriodElapsedCallback+0x954>)
 800d346:	6013      	str	r3, [r2, #0]
		    mode.enc = Encoder_Count(mode.enc);
 800d348:	4b67      	ldr	r3, [pc, #412]	; (800d4e8 <HAL_TIM_PeriodElapsedCallback+0x958>)
 800d34a:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800d34e:	b21b      	sxth	r3, r3
 800d350:	4618      	mov	r0, r3
 800d352:	f7fd fbf7 	bl	800ab44 <Encoder_Count>
 800d356:	4603      	mov	r3, r0
 800d358:	b25a      	sxtb	r2, r3
 800d35a:	4b63      	ldr	r3, [pc, #396]	; (800d4e8 <HAL_TIM_PeriodElapsedCallback+0x958>)
 800d35c:	70da      	strb	r2, [r3, #3]
		    All_Pulse_anytime += EN4_R.count + EN3_L.count;
 800d35e:	4b61      	ldr	r3, [pc, #388]	; (800d4e4 <HAL_TIM_PeriodElapsedCallback+0x954>)
 800d360:	681a      	ldr	r2, [r3, #0]
 800d362:	4b5e      	ldr	r3, [pc, #376]	; (800d4dc <HAL_TIM_PeriodElapsedCallback+0x94c>)
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	441a      	add	r2, r3
 800d368:	4b60      	ldr	r3, [pc, #384]	; (800d4ec <HAL_TIM_PeriodElapsedCallback+0x95c>)
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	4413      	add	r3, r2
 800d36e:	4a5f      	ldr	r2, [pc, #380]	; (800d4ec <HAL_TIM_PeriodElapsedCallback+0x95c>)
 800d370:	6013      	str	r3, [r2, #0]
		    Encoder_Reset();
 800d372:	f7fd fbd3 	bl	800ab1c <Encoder_Reset>
		    L_velocity = Velocity_Get( (float)EN3_L.count , T1 );
 800d376:	4b59      	ldr	r3, [pc, #356]	; (800d4dc <HAL_TIM_PeriodElapsedCallback+0x94c>)
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	ee07 3a90 	vmov	s15, r3
 800d37e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d382:	eddf 0a5b 	vldr	s1, [pc, #364]	; 800d4f0 <HAL_TIM_PeriodElapsedCallback+0x960>
 800d386:	eeb0 0a67 	vmov.f32	s0, s15
 800d38a:	f7fd fb9f 	bl	800aacc <Velocity_Get>
 800d38e:	eef0 7a40 	vmov.f32	s15, s0
 800d392:	4b58      	ldr	r3, [pc, #352]	; (800d4f4 <HAL_TIM_PeriodElapsedCallback+0x964>)
 800d394:	edc3 7a00 	vstr	s15, [r3]
			R_velocity = Velocity_Get( (float)EN4_R.count , T1 );
 800d398:	4b52      	ldr	r3, [pc, #328]	; (800d4e4 <HAL_TIM_PeriodElapsedCallback+0x954>)
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	ee07 3a90 	vmov	s15, r3
 800d3a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d3a4:	eddf 0a52 	vldr	s1, [pc, #328]	; 800d4f0 <HAL_TIM_PeriodElapsedCallback+0x960>
 800d3a8:	eeb0 0a67 	vmov.f32	s0, s15
 800d3ac:	f7fd fb8e 	bl	800aacc <Velocity_Get>
 800d3b0:	eef0 7a40 	vmov.f32	s15, s0
 800d3b4:	4b50      	ldr	r3, [pc, #320]	; (800d4f8 <HAL_TIM_PeriodElapsedCallback+0x968>)
 800d3b6:	edc3 7a00 	vstr	s15, [r3]
			imu_data = IMU_Get_Data();
 800d3ba:	f7fc fee1 	bl	800a180 <IMU_Get_Data>
 800d3be:	eeb0 7a40 	vmov.f32	s14, s0
 800d3c2:	eef0 7a60 	vmov.f32	s15, s1
 800d3c6:	4b4d      	ldr	r3, [pc, #308]	; (800d4fc <HAL_TIM_PeriodElapsedCallback+0x96c>)
 800d3c8:	ed83 7b00 	vstr	d7, [r3]
			if(timer <= 48000){
 800d3cc:	4b4c      	ldr	r3, [pc, #304]	; (800d500 <HAL_TIM_PeriodElapsedCallback+0x970>)
 800d3ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d3d2:	a33d      	add	r3, pc, #244	; (adr r3, 800d4c8 <HAL_TIM_PeriodElapsedCallback+0x938>)
 800d3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3d8:	f7fb fac2 	bl	8008960 <__aeabi_dcmple>
 800d3dc:	4603      	mov	r3, r0
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d059      	beq.n	800d496 <HAL_TIM_PeriodElapsedCallback+0x906>
				if((int)timer % 60 == 0){
 800d3e2:	4b47      	ldr	r3, [pc, #284]	; (800d500 <HAL_TIM_PeriodElapsedCallback+0x970>)
 800d3e4:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	4621      	mov	r1, r4
 800d3ec:	f7fb faec 	bl	80089c8 <__aeabi_d2iz>
 800d3f0:	4601      	mov	r1, r0
 800d3f2:	4b44      	ldr	r3, [pc, #272]	; (800d504 <HAL_TIM_PeriodElapsedCallback+0x974>)
 800d3f4:	fb83 2301 	smull	r2, r3, r3, r1
 800d3f8:	440b      	add	r3, r1
 800d3fa:	115a      	asrs	r2, r3, #5
 800d3fc:	17cb      	asrs	r3, r1, #31
 800d3fe:	1ad2      	subs	r2, r2, r3
 800d400:	4613      	mov	r3, r2
 800d402:	011b      	lsls	r3, r3, #4
 800d404:	1a9b      	subs	r3, r3, r2
 800d406:	009b      	lsls	r3, r3, #2
 800d408:	1aca      	subs	r2, r1, r3
 800d40a:	2a00      	cmp	r2, #0
 800d40c:	d112      	bne.n	800d434 <HAL_TIM_PeriodElapsedCallback+0x8a4>
			     identify[k] =  imu_data;//
 800d40e:	4b3b      	ldr	r3, [pc, #236]	; (800d4fc <HAL_TIM_PeriodElapsedCallback+0x96c>)
 800d410:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d414:	4a3c      	ldr	r2, [pc, #240]	; (800d508 <HAL_TIM_PeriodElapsedCallback+0x978>)
 800d416:	6815      	ldr	r5, [r2, #0]
 800d418:	4618      	mov	r0, r3
 800d41a:	4621      	mov	r1, r4
 800d41c:	f7fb fafc 	bl	8008a18 <__aeabi_d2f>
 800d420:	4601      	mov	r1, r0
 800d422:	4a3a      	ldr	r2, [pc, #232]	; (800d50c <HAL_TIM_PeriodElapsedCallback+0x97c>)
 800d424:	00ab      	lsls	r3, r5, #2
 800d426:	4413      	add	r3, r2
 800d428:	6019      	str	r1, [r3, #0]
			     k++;
 800d42a:	4b37      	ldr	r3, [pc, #220]	; (800d508 <HAL_TIM_PeriodElapsedCallback+0x978>)
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	3301      	adds	r3, #1
 800d430:	4a35      	ldr	r2, [pc, #212]	; (800d508 <HAL_TIM_PeriodElapsedCallback+0x978>)
 800d432:	6013      	str	r3, [r2, #0]
			i++;
 800d434:	4b36      	ldr	r3, [pc, #216]	; (800d510 <HAL_TIM_PeriodElapsedCallback+0x980>)
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	3301      	adds	r3, #1
 800d43a:	4a35      	ldr	r2, [pc, #212]	; (800d510 <HAL_TIM_PeriodElapsedCallback+0x980>)
 800d43c:	6013      	str	r3, [r2, #0]
			if(i % 60 == 0){
 800d43e:	4b34      	ldr	r3, [pc, #208]	; (800d510 <HAL_TIM_PeriodElapsedCallback+0x980>)
 800d440:	681a      	ldr	r2, [r3, #0]
 800d442:	4b30      	ldr	r3, [pc, #192]	; (800d504 <HAL_TIM_PeriodElapsedCallback+0x974>)
 800d444:	fb83 1302 	smull	r1, r3, r3, r2
 800d448:	4413      	add	r3, r2
 800d44a:	1159      	asrs	r1, r3, #5
 800d44c:	17d3      	asrs	r3, r2, #31
 800d44e:	1ac9      	subs	r1, r1, r3
 800d450:	460b      	mov	r3, r1
 800d452:	011b      	lsls	r3, r3, #4
 800d454:	1a5b      	subs	r3, r3, r1
 800d456:	009b      	lsls	r3, r3, #2
 800d458:	1ad1      	subs	r1, r2, r3
 800d45a:	2900      	cmp	r1, #0
 800d45c:	d11b      	bne.n	800d496 <HAL_TIM_PeriodElapsedCallback+0x906>
				msig_input = 0.06 * msignal[j];
 800d45e:	4b2d      	ldr	r3, [pc, #180]	; (800d514 <HAL_TIM_PeriodElapsedCallback+0x984>)
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	4a2d      	ldr	r2, [pc, #180]	; (800d518 <HAL_TIM_PeriodElapsedCallback+0x988>)
 800d464:	009b      	lsls	r3, r3, #2
 800d466:	4413      	add	r3, r2
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	4618      	mov	r0, r3
 800d46c:	f7fa ffa4 	bl	80083b8 <__aeabi_f2d>
 800d470:	a317      	add	r3, pc, #92	; (adr r3, 800d4d0 <HAL_TIM_PeriodElapsedCallback+0x940>)
 800d472:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d476:	f7fa fff7 	bl	8008468 <__aeabi_dmul>
 800d47a:	4603      	mov	r3, r0
 800d47c:	460c      	mov	r4, r1
 800d47e:	4618      	mov	r0, r3
 800d480:	4621      	mov	r1, r4
 800d482:	f7fb fac9 	bl	8008a18 <__aeabi_d2f>
 800d486:	4602      	mov	r2, r0
 800d488:	4b24      	ldr	r3, [pc, #144]	; (800d51c <HAL_TIM_PeriodElapsedCallback+0x98c>)
 800d48a:	601a      	str	r2, [r3, #0]
				j++;
 800d48c:	4b21      	ldr	r3, [pc, #132]	; (800d514 <HAL_TIM_PeriodElapsedCallback+0x984>)
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	3301      	adds	r3, #1
 800d492:	4a20      	ldr	r2, [pc, #128]	; (800d514 <HAL_TIM_PeriodElapsedCallback+0x984>)
 800d494:	6013      	str	r3, [r2, #0]
			Motor_Switch(L_motor,R_motor);
 800d496:	4b22      	ldr	r3, [pc, #136]	; (800d520 <HAL_TIM_PeriodElapsedCallback+0x990>)
 800d498:	f9b3 2000 	ldrsh.w	r2, [r3]
 800d49c:	4b21      	ldr	r3, [pc, #132]	; (800d524 <HAL_TIM_PeriodElapsedCallback+0x994>)
 800d49e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d4a2:	4619      	mov	r1, r3
 800d4a4:	4610      	mov	r0, r2
 800d4a6:	f7fd f977 	bl	800a798 <Motor_Switch>
			break;
 800d4aa:	e000      	b.n	800d4ae <HAL_TIM_PeriodElapsedCallback+0x91e>
	  }

  }
 800d4ac:	bf00      	nop

  if(htim == &htim8){
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	4a1d      	ldr	r2, [pc, #116]	; (800d528 <HAL_TIM_PeriodElapsedCallback+0x998>)
 800d4b2:	4293      	cmp	r3, r2
 800d4b4:	d101      	bne.n	800d4ba <HAL_TIM_PeriodElapsedCallback+0x92a>
	 //static int count=0;

	  ADC_Get_Data();
 800d4b6:	f7fd f9bb 	bl	800a830 <ADC_Get_Data>
//
//	  }
//	  count++;

  }
}
 800d4ba:	bf00      	nop
 800d4bc:	3708      	adds	r7, #8
 800d4be:	46bd      	mov	sp, r7
 800d4c0:	ecbd 8b02 	vpop	{d8}
 800d4c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d4c8:	00000000 	.word	0x00000000
 800d4cc:	40e77000 	.word	0x40e77000
 800d4d0:	eb851eb8 	.word	0xeb851eb8
 800d4d4:	3faeb851 	.word	0x3faeb851
 800d4d8:	40000400 	.word	0x40000400
 800d4dc:	20000cc4 	.word	0x20000cc4
 800d4e0:	40000800 	.word	0x40000800
 800d4e4:	20000cd0 	.word	0x20000cd0
 800d4e8:	20000ce8 	.word	0x20000ce8
 800d4ec:	20000fa4 	.word	0x20000fa4
 800d4f0:	3a83126f 	.word	0x3a83126f
 800d4f4:	20005064 	.word	0x20005064
 800d4f8:	20005070 	.word	0x20005070
 800d4fc:	20000f78 	.word	0x20000f78
 800d500:	20000f90 	.word	0x20000f90
 800d504:	88888889 	.word	0x88888889
 800d508:	2000502c 	.word	0x2000502c
 800d50c:	20005164 	.word	0x20005164
 800d510:	20005030 	.word	0x20005030
 800d514:	20005034 	.word	0x20005034
 800d518:	20000020 	.word	0x20000020
 800d51c:	20000fc0 	.word	0x20000fc0
 800d520:	200165c0 	.word	0x200165c0
 800d524:	20015b2c 	.word	0x20015b2c
 800d528:	20005090 	.word	0x20005090
 800d52c:	00000000 	.word	0x00000000

0800d530 <Exe_num0>:

/*---- DEFINING FUNCTION ----*/

//
void Exe_num0(){
 800d530:	b590      	push	{r4, r7, lr}
 800d532:	b083      	sub	sp, #12
 800d534:	af00      	add	r7, sp, #0

	mode.control = 3;
 800d536:	4b2a      	ldr	r3, [pc, #168]	; (800d5e0 <Exe_num0+0xb0>)
 800d538:	2203      	movs	r2, #3
 800d53a:	715a      	strb	r2, [r3, #5]
	Target_Rad_velo=0;
 800d53c:	4b29      	ldr	r3, [pc, #164]	; (800d5e4 <Exe_num0+0xb4>)
 800d53e:	f04f 0200 	mov.w	r2, #0
 800d542:	601a      	str	r2, [r3, #0]
	Target_velocity=10;
 800d544:	4b28      	ldr	r3, [pc, #160]	; (800d5e8 <Exe_num0+0xb8>)
 800d546:	4a29      	ldr	r2, [pc, #164]	; (800d5ec <Exe_num0+0xbc>)
 800d548:	601a      	str	r2, [r3, #0]
	double stating_point_of_time = elapsed_time;
 800d54a:	4b29      	ldr	r3, [pc, #164]	; (800d5f0 <Exe_num0+0xc0>)
 800d54c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d550:	e9c7 3400 	strd	r3, r4, [r7]
	while(stating_point_of_time + 1 > elapsed_time);
 800d554:	bf00      	nop
 800d556:	f04f 0200 	mov.w	r2, #0
 800d55a:	4b26      	ldr	r3, [pc, #152]	; (800d5f4 <Exe_num0+0xc4>)
 800d55c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d560:	f7fa fdcc 	bl	80080fc <__adddf3>
 800d564:	4603      	mov	r3, r0
 800d566:	460c      	mov	r4, r1
 800d568:	4618      	mov	r0, r3
 800d56a:	4621      	mov	r1, r4
 800d56c:	4b20      	ldr	r3, [pc, #128]	; (800d5f0 <Exe_num0+0xc0>)
 800d56e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d572:	461a      	mov	r2, r3
 800d574:	4623      	mov	r3, r4
 800d576:	f7fb fa07 	bl	8008988 <__aeabi_dcmpgt>
 800d57a:	4603      	mov	r3, r0
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d1ea      	bne.n	800d556 <Exe_num0+0x26>
	wait(0.3);
 800d580:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800d5d8 <Exe_num0+0xa8>
 800d584:	f7fd fb2c 	bl	800abe0 <wait>
	Target_velocity=10;
 800d588:	4b17      	ldr	r3, [pc, #92]	; (800d5e8 <Exe_num0+0xb8>)
 800d58a:	4a18      	ldr	r2, [pc, #96]	; (800d5ec <Exe_num0+0xbc>)
 800d58c:	601a      	str	r2, [r3, #0]

	stating_point_of_time = elapsed_time;
 800d58e:	4b18      	ldr	r3, [pc, #96]	; (800d5f0 <Exe_num0+0xc0>)
 800d590:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d594:	e9c7 3400 	strd	r3, r4, [r7]
	while(stating_point_of_time + 1 > elapsed_time);
 800d598:	bf00      	nop
 800d59a:	f04f 0200 	mov.w	r2, #0
 800d59e:	4b15      	ldr	r3, [pc, #84]	; (800d5f4 <Exe_num0+0xc4>)
 800d5a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d5a4:	f7fa fdaa 	bl	80080fc <__adddf3>
 800d5a8:	4603      	mov	r3, r0
 800d5aa:	460c      	mov	r4, r1
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	4621      	mov	r1, r4
 800d5b0:	4b0f      	ldr	r3, [pc, #60]	; (800d5f0 <Exe_num0+0xc0>)
 800d5b2:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d5b6:	461a      	mov	r2, r3
 800d5b8:	4623      	mov	r3, r4
 800d5ba:	f7fb f9e5 	bl	8008988 <__aeabi_dcmpgt>
 800d5be:	4603      	mov	r3, r0
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d1ea      	bne.n	800d59a <Exe_num0+0x6a>
	wait(0.3);
 800d5c4:	ed9f 0b04 	vldr	d0, [pc, #16]	; 800d5d8 <Exe_num0+0xa8>
 800d5c8:	f7fd fb0a 	bl	800abe0 <wait>
	Target_velocity=0;
 800d5cc:	4b06      	ldr	r3, [pc, #24]	; (800d5e8 <Exe_num0+0xb8>)
 800d5ce:	f04f 0200 	mov.w	r2, #0
 800d5d2:	601a      	str	r2, [r3, #0]
	while(1);
 800d5d4:	e7fe      	b.n	800d5d4 <Exe_num0+0xa4>
 800d5d6:	bf00      	nop
 800d5d8:	33333333 	.word	0x33333333
 800d5dc:	3fd33333 	.word	0x3fd33333
 800d5e0:	20000ce8 	.word	0x20000ce8
 800d5e4:	20000f64 	.word	0x20000f64
 800d5e8:	20000f60 	.word	0x20000f60
 800d5ec:	41200000 	.word	0x41200000
 800d5f0:	20000f98 	.word	0x20000f98
 800d5f4:	3ff00000 	.word	0x3ff00000

0800d5f8 <Exe_num1>:

}
void Exe_num1(){
 800d5f8:	b580      	push	{r7, lr}
 800d5fa:	af00      	add	r7, sp, #0
	  Flash_load();
 800d5fc:	f7fc fc82 	bl	8009f04 <Flash_load>
  	  HAL_Delay(2000);
 800d600:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800d604:	f001 fc02 	bl	800ee0c <HAL_Delay>

  	  mapprint();
 800d608:	f7fc fbc0 	bl	8009d8c <mapprint>
  	  while(1);
 800d60c:	e7fe      	b.n	800d60c <Exe_num1+0x14>

0800d60e <Exe_num2>:
}
void Exe_num2(){
 800d60e:	b580      	push	{r7, lr}
 800d610:	af00      	add	r7, sp, #0
//        		  printf(" : %lf \r\n",timer);
//        	  if(self_timer == 10000)
//        		  printf(" : %lf \r\n",self_timer/1000);

        	  //start_calib();
     	      Tire_Maintenance();
 800d612:	f7fe fd65 	bl	800c0e0 <Tire_Maintenance>
}
 800d616:	bf00      	nop
 800d618:	bd80      	pop	{r7, pc}
	...

0800d61c <Exe_num3>:
void Exe_num3(){
 800d61c:	b580      	push	{r7, lr}
 800d61e:	af00      	add	r7, sp, #0
//        	  }

//        	  HAL_Delay(1500);
//        	  Shortest_Run();

	  HAL_Delay(1500);
 800d620:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800d624:	f001 fbf2 	bl	800ee0c <HAL_Delay>
	  mode.control=0;
 800d628:	4b03      	ldr	r3, [pc, #12]	; (800d638 <Exe_num3+0x1c>)
 800d62a:	2200      	movs	r2, #0
 800d62c:	715a      	strb	r2, [r3, #5]
	  Target_velocity=90;
 800d62e:	4b03      	ldr	r3, [pc, #12]	; (800d63c <Exe_num3+0x20>)
 800d630:	4a03      	ldr	r2, [pc, #12]	; (800d640 <Exe_num3+0x24>)
 800d632:	601a      	str	r2, [r3, #0]
	  while(1);
 800d634:	e7fe      	b.n	800d634 <Exe_num3+0x18>
 800d636:	bf00      	nop
 800d638:	20000ce8 	.word	0x20000ce8
 800d63c:	20000f60 	.word	0x20000f60
 800d640:	42b40000 	.word	0x42b40000
 800d644:	00000000 	.word	0x00000000

0800d648 <Exe_num4>:
			  //printf("%d\r\n",zg);
//        		  printf("%f\r\n",Body_angle);
//        		  HAL_Delay(1);

}
void Exe_num4(){
 800d648:	b590      	push	{r4, r7, lr}
 800d64a:	b083      	sub	sp, #12
 800d64c:	af00      	add	r7, sp, #0
	  //HAL_Delay(1500);
	  mode.interrupt = 1;
 800d64e:	4b30      	ldr	r3, [pc, #192]	; (800d710 <Exe_num4+0xc8>)
 800d650:	2201      	movs	r2, #1
 800d652:	721a      	strb	r2, [r3, #8]
	  timer = 0;
 800d654:	4a2f      	ldr	r2, [pc, #188]	; (800d714 <Exe_num4+0xcc>)
 800d656:	f04f 0300 	mov.w	r3, #0
 800d65a:	f04f 0400 	mov.w	r4, #0
 800d65e:	e9c2 3400 	strd	r3, r4, [r2]
	  self_timer = 0;
 800d662:	4a2d      	ldr	r2, [pc, #180]	; (800d718 <Exe_num4+0xd0>)
 800d664:	f04f 0300 	mov.w	r3, #0
 800d668:	f04f 0400 	mov.w	r4, #0
 800d66c:	e9c2 3400 	strd	r3, r4, [r2]
	  while(1){
	  //duty0.05
#if 0
		  Volt_Set(0.444, &R_motor, -0.444, &L_motor);
#else
		  R_motor = msig_input * 4200;
 800d670:	4b2a      	ldr	r3, [pc, #168]	; (800d71c <Exe_num4+0xd4>)
 800d672:	edd3 7a00 	vldr	s15, [r3]
 800d676:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800d720 <Exe_num4+0xd8>
 800d67a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d67e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d682:	ee17 3a90 	vmov	r3, s15
 800d686:	b21a      	sxth	r2, r3
 800d688:	4b26      	ldr	r3, [pc, #152]	; (800d724 <Exe_num4+0xdc>)
 800d68a:	801a      	strh	r2, [r3, #0]
		  L_motor = -msig_input * 4200;
 800d68c:	4b23      	ldr	r3, [pc, #140]	; (800d71c <Exe_num4+0xd4>)
 800d68e:	edd3 7a00 	vldr	s15, [r3]
 800d692:	eef1 7a67 	vneg.f32	s15, s15
 800d696:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800d720 <Exe_num4+0xd8>
 800d69a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d69e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d6a2:	ee17 3a90 	vmov	r3, s15
 800d6a6:	b21a      	sxth	r2, r3
 800d6a8:	4b1f      	ldr	r3, [pc, #124]	; (800d728 <Exe_num4+0xe0>)
 800d6aa:	801a      	strh	r2, [r3, #0]
			 // printf("%f\r\n",identify[k]);

			  //
		  }
#else
 		  if(timer >= 48000){
 800d6ac:	4b19      	ldr	r3, [pc, #100]	; (800d714 <Exe_num4+0xcc>)
 800d6ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d6b2:	a315      	add	r3, pc, #84	; (adr r3, 800d708 <Exe_num4+0xc0>)
 800d6b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6b8:	f7fb f95c 	bl	8008974 <__aeabi_dcmpge>
 800d6bc:	4603      	mov	r3, r0
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d01e      	beq.n	800d700 <Exe_num4+0xb8>
  		  Motor_PWM_Stop();
 800d6c2:	f7fc fcf5 	bl	800a0b0 <Motor_PWM_Stop>
  		  HAL_Delay(20000);
 800d6c6:	f644 6020 	movw	r0, #20000	; 0x4e20
 800d6ca:	f001 fb9f 	bl	800ee0c <HAL_Delay>
  		  for(int k=0;k < 800; k++)
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	607b      	str	r3, [r7, #4]
 800d6d2:	e011      	b.n	800d6f8 <Exe_num4+0xb0>
  			  printf("%f\r\n",identify[k]);
 800d6d4:	4a15      	ldr	r2, [pc, #84]	; (800d72c <Exe_num4+0xe4>)
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	009b      	lsls	r3, r3, #2
 800d6da:	4413      	add	r3, r2
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	4618      	mov	r0, r3
 800d6e0:	f7fa fe6a 	bl	80083b8 <__aeabi_f2d>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	460c      	mov	r4, r1
 800d6e8:	461a      	mov	r2, r3
 800d6ea:	4623      	mov	r3, r4
 800d6ec:	4810      	ldr	r0, [pc, #64]	; (800d730 <Exe_num4+0xe8>)
 800d6ee:	f007 fa17 	bl	8014b20 <iprintf>
  		  for(int k=0;k < 800; k++)
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	3301      	adds	r3, #1
 800d6f6:	607b      	str	r3, [r7, #4]
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800d6fe:	dbe9      	blt.n	800d6d4 <Exe_num4+0x8c>
		  R_motor = msig_input * 4200;
 800d700:	e7b6      	b.n	800d670 <Exe_num4+0x28>
 800d702:	bf00      	nop
 800d704:	f3af 8000 	nop.w
 800d708:	00000000 	.word	0x00000000
 800d70c:	40e77000 	.word	0x40e77000
 800d710:	20000ce8 	.word	0x20000ce8
 800d714:	20000f90 	.word	0x20000f90
 800d718:	20000f88 	.word	0x20000f88
 800d71c:	20000fc0 	.word	0x20000fc0
 800d720:	45834000 	.word	0x45834000
 800d724:	20015b2c 	.word	0x20015b2c
 800d728:	200165c0 	.word	0x200165c0
 800d72c:	20005164 	.word	0x20005164
 800d730:	08016ab8 	.word	0x08016ab8

0800d734 <Exe_num5>:
//        	  printf(" : %d \r\n",EN3_L.integrate);
//        	  printf(" : %d \r\n",EN4_R.integrate);
//        	  printf("\r\n");

}
void Exe_num5(){
 800d734:	b590      	push	{r4, r7, lr}
 800d736:	b083      	sub	sp, #12
 800d738:	af00      	add	r7, sp, #0
	  Exe_num5();
 800d73a:	f7ff fffb 	bl	800d734 <Exe_num5>
	  mode.control = 4;
 800d73e:	4b1f      	ldr	r3, [pc, #124]	; (800d7bc <Exe_num5+0x88>)
 800d740:	2204      	movs	r2, #4
 800d742:	715a      	strb	r2, [r3, #5]
	  Target_velocity = 90;
 800d744:	4b1e      	ldr	r3, [pc, #120]	; (800d7c0 <Exe_num5+0x8c>)
 800d746:	4a1f      	ldr	r2, [pc, #124]	; (800d7c4 <Exe_num5+0x90>)
 800d748:	601a      	str	r2, [r3, #0]
	  timer = 0;
 800d74a:	4a1f      	ldr	r2, [pc, #124]	; (800d7c8 <Exe_num5+0x94>)
 800d74c:	f04f 0300 	mov.w	r3, #0
 800d750:	f04f 0400 	mov.w	r4, #0
 800d754:	e9c2 3400 	strd	r3, r4, [r2]
	  self_timer = 0;
 800d758:	4a1c      	ldr	r2, [pc, #112]	; (800d7cc <Exe_num5+0x98>)
 800d75a:	f04f 0300 	mov.w	r3, #0
 800d75e:	f04f 0400 	mov.w	r4, #0
 800d762:	e9c2 3400 	strd	r3, r4, [r2]
	  while(1){
	  if(timer >= 2000){
 800d766:	4b18      	ldr	r3, [pc, #96]	; (800d7c8 <Exe_num5+0x94>)
 800d768:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d76c:	f04f 0200 	mov.w	r2, #0
 800d770:	4b17      	ldr	r3, [pc, #92]	; (800d7d0 <Exe_num5+0x9c>)
 800d772:	f7fb f8ff 	bl	8008974 <__aeabi_dcmpge>
 800d776:	4603      	mov	r3, r0
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d0f4      	beq.n	800d766 <Exe_num5+0x32>
	  Motor_PWM_Stop();
 800d77c:	f7fc fc98 	bl	800a0b0 <Motor_PWM_Stop>
	  HAL_Delay(17000);
 800d780:	f244 2068 	movw	r0, #17000	; 0x4268
 800d784:	f001 fb42 	bl	800ee0c <HAL_Delay>
	  for(int k=0;k < 400; k++)
 800d788:	2300      	movs	r3, #0
 800d78a:	607b      	str	r3, [r7, #4]
 800d78c:	e011      	b.n	800d7b2 <Exe_num5+0x7e>
		  printf("%f\r\n",identify[k]);
 800d78e:	4a11      	ldr	r2, [pc, #68]	; (800d7d4 <Exe_num5+0xa0>)
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	009b      	lsls	r3, r3, #2
 800d794:	4413      	add	r3, r2
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	4618      	mov	r0, r3
 800d79a:	f7fa fe0d 	bl	80083b8 <__aeabi_f2d>
 800d79e:	4603      	mov	r3, r0
 800d7a0:	460c      	mov	r4, r1
 800d7a2:	461a      	mov	r2, r3
 800d7a4:	4623      	mov	r3, r4
 800d7a6:	480c      	ldr	r0, [pc, #48]	; (800d7d8 <Exe_num5+0xa4>)
 800d7a8:	f007 f9ba 	bl	8014b20 <iprintf>
	  for(int k=0;k < 400; k++)
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	3301      	adds	r3, #1
 800d7b0:	607b      	str	r3, [r7, #4]
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800d7b8:	dbe9      	blt.n	800d78e <Exe_num5+0x5a>
	  if(timer >= 2000){
 800d7ba:	e7d4      	b.n	800d766 <Exe_num5+0x32>
 800d7bc:	20000ce8 	.word	0x20000ce8
 800d7c0:	20000f60 	.word	0x20000f60
 800d7c4:	42b40000 	.word	0x42b40000
 800d7c8:	20000f90 	.word	0x20000f90
 800d7cc:	20000f88 	.word	0x20000f88
 800d7d0:	409f4000 	.word	0x409f4000
 800d7d4:	20005164 	.word	0x20005164
 800d7d8:	08016ab8 	.word	0x08016ab8

0800d7dc <Exe_num6>:
    printf("\r\n");
#endif

#endif
}
void Exe_num6(){
 800d7dc:	b480      	push	{r7}
 800d7de:	af00      	add	r7, sp, #0
        	                    //3 imu
        	                    //4 enc
        	                    //5 nothing
        	                    //6 curve

        	  Target_velocity = 135;//test_velo_6;
 800d7e0:	4b07      	ldr	r3, [pc, #28]	; (800d800 <Exe_num6+0x24>)
 800d7e2:	4a08      	ldr	r2, [pc, #32]	; (800d804 <Exe_num6+0x28>)
 800d7e4:	601a      	str	r2, [r3, #0]
        	  mode.control = 3;
 800d7e6:	4b08      	ldr	r3, [pc, #32]	; (800d808 <Exe_num6+0x2c>)
 800d7e8:	2203      	movs	r2, #3
 800d7ea:	715a      	strb	r2, [r3, #5]
        	  Target_Rad_velo= 0;
 800d7ec:	4b07      	ldr	r3, [pc, #28]	; (800d80c <Exe_num6+0x30>)
 800d7ee:	f04f 0200 	mov.w	r2, #0
 800d7f2:	601a      	str	r2, [r3, #0]

#endif


//		Velocity_Control(Target_velocity, Body_velocity, T1,velocity.KP ,velocity.KI*, velocity.KD);
}
 800d7f4:	bf00      	nop
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7fc:	4770      	bx	lr
 800d7fe:	bf00      	nop
 800d800:	20000f60 	.word	0x20000f60
 800d804:	43070000 	.word	0x43070000
 800d808:	20000ce8 	.word	0x20000ce8
 800d80c:	20000f64 	.word	0x20000f64

0800d810 <Exe_num7>:
void Exe_num7(){
 800d810:	b580      	push	{r7, lr}
 800d812:	af00      	add	r7, sp, #0
	  //mode.control = 5;
	 // mode.control = 3; //1 Left_wall

#if 1
	  Adachi_search();
 800d814:	f7ff f94c 	bl	800cab0 <Adachi_search>
//        		      printf(" : %f\r\n",fr_average);
//        		  }
		  mode.control = 2;
		  Target_velocity = test_velo_7;
#endif
}
 800d818:	bf00      	nop
 800d81a:	bd80      	pop	{r7, pc}

0800d81c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800d820:	f001 fa82 	bl	800ed28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800d824:	f000 f866 	bl	800d8f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800d828:	f000 fcb0 	bl	800e18c <MX_GPIO_Init>
  MX_DMA_Init();
 800d82c:	f000 fc86 	bl	800e13c <MX_DMA_Init>
  MX_ADC1_Init();
 800d830:	f000 f8ca 	bl	800d9c8 <MX_ADC1_Init>
  MX_ADC2_Init();
 800d834:	f000 f936 	bl	800daa4 <MX_ADC2_Init>
  MX_TIM3_Init();
 800d838:	f000 fa90 	bl	800dd5c <MX_TIM3_Init>
  MX_TIM2_Init();
 800d83c:	f000 fa18 	bl	800dc70 <MX_TIM2_Init>
  MX_SPI3_Init();
 800d840:	f000 f990 	bl	800db64 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800d844:	f000 fc50 	bl	800e0e8 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 800d848:	f000 fb30 	bl	800deac <MX_TIM5_Init>
  MX_TIM4_Init();
 800d84c:	f000 fada 	bl	800de04 <MX_TIM4_Init>
  MX_TIM8_Init();
 800d850:	f000 fba2 	bl	800df98 <MX_TIM8_Init>
  MX_TIM1_Init();
 800d854:	f000 f9bc 	bl	800dbd0 <MX_TIM1_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  Encoder_Start();
 800d858:	f7fc fc00 	bl	800a05c <Encoder_Start>
  Encoder_Reset();
 800d85c:	f7fd f95e 	bl	800ab1c <Encoder_Reset>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET); //LED
 800d860:	2201      	movs	r2, #1
 800d862:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d866:	4821      	ldr	r0, [pc, #132]	; (800d8ec <main+0xd0>)
 800d868:	f003 faa6 	bl	8010db8 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 800d86c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800d870:	f001 facc 	bl	800ee0c <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET); //LED
 800d874:	2200      	movs	r2, #0
 800d876:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d87a:	481c      	ldr	r0, [pc, #112]	; (800d8ec <main+0xd0>)
 800d87c:	f003 fa9c 	bl	8010db8 <HAL_GPIO_WritePin>

  while (1)
  {
	  Execution_Select();
 800d880:	f7fe fa28 	bl	800bcd4 <Execution_Select>

//      printf("EN3_L.integrate : %d \r\n", EN3_L.integrate);
//      printf("EN4_R.integrate : %d \r\n", EN4_R.integrate);
//      printf("EN_Body.integrate : %d \r\n", EN_Body.integrate);
	  //
	  IMU_Calib();
 800d884:	f7fc fe4e 	bl	800a524 <IMU_Calib>

	  while(1){


switch(mode.execution){
 800d888:	4b19      	ldr	r3, [pc, #100]	; (800d8f0 <main+0xd4>)
 800d88a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800d88e:	2b07      	cmp	r3, #7
 800d890:	d82a      	bhi.n	800d8e8 <main+0xcc>
 800d892:	a201      	add	r2, pc, #4	; (adr r2, 800d898 <main+0x7c>)
 800d894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d898:	0800d8b9 	.word	0x0800d8b9
 800d89c:	0800d8bf 	.word	0x0800d8bf
 800d8a0:	0800d8c5 	.word	0x0800d8c5
 800d8a4:	0800d8cb 	.word	0x0800d8cb
 800d8a8:	0800d8d1 	.word	0x0800d8d1
 800d8ac:	0800d8d7 	.word	0x0800d8d7
 800d8b0:	0800d8dd 	.word	0x0800d8dd
 800d8b4:	0800d8e3 	.word	0x0800d8e3
          case 0:
        	  Exe_num0();
 800d8b8:	f7ff fe3a 	bl	800d530 <Exe_num0>
        	  break;
 800d8bc:	e015      	b.n	800d8ea <main+0xce>
	  /*------------------------------------------*/
          case 1:
        	  Exe_num1();
 800d8be:	f7ff fe9b 	bl	800d5f8 <Exe_num1>
              break;
 800d8c2:	e012      	b.n	800d8ea <main+0xce>
	  /*------------------------------------------*/
          case 2:
        	  Exe_num2();
 800d8c4:	f7ff fea3 	bl	800d60e <Exe_num2>
	          break;
 800d8c8:	e00f      	b.n	800d8ea <main+0xce>
	  /*------------------------------------------*/
          case 3:
        	  Exe_num3();
 800d8ca:	f7ff fea7 	bl	800d61c <Exe_num3>
              break;
 800d8ce:	e00c      	b.n	800d8ea <main+0xce>
	  /*------------------------------------------*/
          case 4:
        	  Exe_num4();
 800d8d0:	f7ff feba 	bl	800d648 <Exe_num4>
        	  break;
 800d8d4:	e009      	b.n	800d8ea <main+0xce>
	  /*------------------------------------------*/
          case 5:
        	  Exe_num5();
 800d8d6:	f7ff ff2d 	bl	800d734 <Exe_num5>
	          break;
 800d8da:	e006      	b.n	800d8ea <main+0xce>
	  /*------------------------------------------*/
          case 6:
        	  Exe_num6();
 800d8dc:	f7ff ff7e 	bl	800d7dc <Exe_num6>
		    break;
 800d8e0:	e003      	b.n	800d8ea <main+0xce>
	  /*------------------------------------------*/
          case 7:
        	  Exe_num7();
 800d8e2:	f7ff ff95 	bl	800d810 <Exe_num7>
	  	      break;
 800d8e6:	e000      	b.n	800d8ea <main+0xce>
          default:
        	  break;
 800d8e8:	bf00      	nop
switch(mode.execution){
 800d8ea:	e7cd      	b.n	800d888 <main+0x6c>
 800d8ec:	40020800 	.word	0x40020800
 800d8f0:	20000ce8 	.word	0x20000ce8

0800d8f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800d8f4:	b580      	push	{r7, lr}
 800d8f6:	b094      	sub	sp, #80	; 0x50
 800d8f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800d8fa:	f107 0320 	add.w	r3, r7, #32
 800d8fe:	2230      	movs	r2, #48	; 0x30
 800d900:	2100      	movs	r1, #0
 800d902:	4618      	mov	r0, r3
 800d904:	f006 fca7 	bl	8014256 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800d908:	f107 030c 	add.w	r3, r7, #12
 800d90c:	2200      	movs	r2, #0
 800d90e:	601a      	str	r2, [r3, #0]
 800d910:	605a      	str	r2, [r3, #4]
 800d912:	609a      	str	r2, [r3, #8]
 800d914:	60da      	str	r2, [r3, #12]
 800d916:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800d918:	2300      	movs	r3, #0
 800d91a:	60bb      	str	r3, [r7, #8]
 800d91c:	4b28      	ldr	r3, [pc, #160]	; (800d9c0 <SystemClock_Config+0xcc>)
 800d91e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d920:	4a27      	ldr	r2, [pc, #156]	; (800d9c0 <SystemClock_Config+0xcc>)
 800d922:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d926:	6413      	str	r3, [r2, #64]	; 0x40
 800d928:	4b25      	ldr	r3, [pc, #148]	; (800d9c0 <SystemClock_Config+0xcc>)
 800d92a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d92c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d930:	60bb      	str	r3, [r7, #8]
 800d932:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800d934:	2300      	movs	r3, #0
 800d936:	607b      	str	r3, [r7, #4]
 800d938:	4b22      	ldr	r3, [pc, #136]	; (800d9c4 <SystemClock_Config+0xd0>)
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	4a21      	ldr	r2, [pc, #132]	; (800d9c4 <SystemClock_Config+0xd0>)
 800d93e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d942:	6013      	str	r3, [r2, #0]
 800d944:	4b1f      	ldr	r3, [pc, #124]	; (800d9c4 <SystemClock_Config+0xd0>)
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d94c:	607b      	str	r3, [r7, #4]
 800d94e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800d950:	2301      	movs	r3, #1
 800d952:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800d954:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d958:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d95a:	2302      	movs	r3, #2
 800d95c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800d95e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d962:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800d964:	2304      	movs	r3, #4
 800d966:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800d968:	23a8      	movs	r3, #168	; 0xa8
 800d96a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800d96c:	2302      	movs	r3, #2
 800d96e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800d970:	2304      	movs	r3, #4
 800d972:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d974:	f107 0320 	add.w	r3, r7, #32
 800d978:	4618      	mov	r0, r3
 800d97a:	f003 fa37 	bl	8010dec <HAL_RCC_OscConfig>
 800d97e:	4603      	mov	r3, r0
 800d980:	2b00      	cmp	r3, #0
 800d982:	d001      	beq.n	800d988 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800d984:	f000 fcbe 	bl	800e304 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d988:	230f      	movs	r3, #15
 800d98a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d98c:	2302      	movs	r3, #2
 800d98e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d990:	2300      	movs	r3, #0
 800d992:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800d994:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800d998:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d99a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d99e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800d9a0:	f107 030c 	add.w	r3, r7, #12
 800d9a4:	2105      	movs	r1, #5
 800d9a6:	4618      	mov	r0, r3
 800d9a8:	f003 fc90 	bl	80112cc <HAL_RCC_ClockConfig>
 800d9ac:	4603      	mov	r3, r0
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d001      	beq.n	800d9b6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800d9b2:	f000 fca7 	bl	800e304 <Error_Handler>
  }
}
 800d9b6:	bf00      	nop
 800d9b8:	3750      	adds	r7, #80	; 0x50
 800d9ba:	46bd      	mov	sp, r7
 800d9bc:	bd80      	pop	{r7, pc}
 800d9be:	bf00      	nop
 800d9c0:	40023800 	.word	0x40023800
 800d9c4:	40007000 	.word	0x40007000

0800d9c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800d9c8:	b580      	push	{r7, lr}
 800d9ca:	b084      	sub	sp, #16
 800d9cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800d9ce:	463b      	mov	r3, r7
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	601a      	str	r2, [r3, #0]
 800d9d4:	605a      	str	r2, [r3, #4]
 800d9d6:	609a      	str	r2, [r3, #8]
 800d9d8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800d9da:	4b2f      	ldr	r3, [pc, #188]	; (800da98 <MX_ADC1_Init+0xd0>)
 800d9dc:	4a2f      	ldr	r2, [pc, #188]	; (800da9c <MX_ADC1_Init+0xd4>)
 800d9de:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800d9e0:	4b2d      	ldr	r3, [pc, #180]	; (800da98 <MX_ADC1_Init+0xd0>)
 800d9e2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d9e6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800d9e8:	4b2b      	ldr	r3, [pc, #172]	; (800da98 <MX_ADC1_Init+0xd0>)
 800d9ea:	2200      	movs	r2, #0
 800d9ec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800d9ee:	4b2a      	ldr	r3, [pc, #168]	; (800da98 <MX_ADC1_Init+0xd0>)
 800d9f0:	2201      	movs	r2, #1
 800d9f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800d9f4:	4b28      	ldr	r3, [pc, #160]	; (800da98 <MX_ADC1_Init+0xd0>)
 800d9f6:	2201      	movs	r2, #1
 800d9f8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800d9fa:	4b27      	ldr	r3, [pc, #156]	; (800da98 <MX_ADC1_Init+0xd0>)
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800da02:	4b25      	ldr	r3, [pc, #148]	; (800da98 <MX_ADC1_Init+0xd0>)
 800da04:	2200      	movs	r2, #0
 800da06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800da08:	4b23      	ldr	r3, [pc, #140]	; (800da98 <MX_ADC1_Init+0xd0>)
 800da0a:	4a25      	ldr	r2, [pc, #148]	; (800daa0 <MX_ADC1_Init+0xd8>)
 800da0c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800da0e:	4b22      	ldr	r3, [pc, #136]	; (800da98 <MX_ADC1_Init+0xd0>)
 800da10:	2200      	movs	r2, #0
 800da12:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800da14:	4b20      	ldr	r3, [pc, #128]	; (800da98 <MX_ADC1_Init+0xd0>)
 800da16:	2203      	movs	r2, #3
 800da18:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800da1a:	4b1f      	ldr	r3, [pc, #124]	; (800da98 <MX_ADC1_Init+0xd0>)
 800da1c:	2201      	movs	r2, #1
 800da1e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800da22:	4b1d      	ldr	r3, [pc, #116]	; (800da98 <MX_ADC1_Init+0xd0>)
 800da24:	2201      	movs	r2, #1
 800da26:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800da28:	481b      	ldr	r0, [pc, #108]	; (800da98 <MX_ADC1_Init+0xd0>)
 800da2a:	f001 fa11 	bl	800ee50 <HAL_ADC_Init>
 800da2e:	4603      	mov	r3, r0
 800da30:	2b00      	cmp	r3, #0
 800da32:	d001      	beq.n	800da38 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800da34:	f000 fc66 	bl	800e304 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800da38:	230a      	movs	r3, #10
 800da3a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800da3c:	2301      	movs	r3, #1
 800da3e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800da40:	2303      	movs	r3, #3
 800da42:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800da44:	463b      	mov	r3, r7
 800da46:	4619      	mov	r1, r3
 800da48:	4813      	ldr	r0, [pc, #76]	; (800da98 <MX_ADC1_Init+0xd0>)
 800da4a:	f001 fcdf 	bl	800f40c <HAL_ADC_ConfigChannel>
 800da4e:	4603      	mov	r3, r0
 800da50:	2b00      	cmp	r3, #0
 800da52:	d001      	beq.n	800da58 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800da54:	f000 fc56 	bl	800e304 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800da58:	230e      	movs	r3, #14
 800da5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800da5c:	2302      	movs	r3, #2
 800da5e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800da60:	463b      	mov	r3, r7
 800da62:	4619      	mov	r1, r3
 800da64:	480c      	ldr	r0, [pc, #48]	; (800da98 <MX_ADC1_Init+0xd0>)
 800da66:	f001 fcd1 	bl	800f40c <HAL_ADC_ConfigChannel>
 800da6a:	4603      	mov	r3, r0
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d001      	beq.n	800da74 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800da70:	f000 fc48 	bl	800e304 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800da74:	2309      	movs	r3, #9
 800da76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800da78:	2303      	movs	r3, #3
 800da7a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800da7c:	463b      	mov	r3, r7
 800da7e:	4619      	mov	r1, r3
 800da80:	4805      	ldr	r0, [pc, #20]	; (800da98 <MX_ADC1_Init+0xd0>)
 800da82:	f001 fcc3 	bl	800f40c <HAL_ADC_ConfigChannel>
 800da86:	4603      	mov	r3, r0
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d001      	beq.n	800da90 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800da8c:	f000 fc3a 	bl	800e304 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800da90:	bf00      	nop
 800da92:	3710      	adds	r7, #16
 800da94:	46bd      	mov	sp, r7
 800da96:	bd80      	pop	{r7, pc}
 800da98:	20015c18 	.word	0x20015c18
 800da9c:	40012000 	.word	0x40012000
 800daa0:	0f000001 	.word	0x0f000001

0800daa4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b084      	sub	sp, #16
 800daa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800daaa:	463b      	mov	r3, r7
 800daac:	2200      	movs	r2, #0
 800daae:	601a      	str	r2, [r3, #0]
 800dab0:	605a      	str	r2, [r3, #4]
 800dab2:	609a      	str	r2, [r3, #8]
 800dab4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800dab6:	4b28      	ldr	r3, [pc, #160]	; (800db58 <MX_ADC2_Init+0xb4>)
 800dab8:	4a28      	ldr	r2, [pc, #160]	; (800db5c <MX_ADC2_Init+0xb8>)
 800daba:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800dabc:	4b26      	ldr	r3, [pc, #152]	; (800db58 <MX_ADC2_Init+0xb4>)
 800dabe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800dac2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800dac4:	4b24      	ldr	r3, [pc, #144]	; (800db58 <MX_ADC2_Init+0xb4>)
 800dac6:	2200      	movs	r2, #0
 800dac8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800daca:	4b23      	ldr	r3, [pc, #140]	; (800db58 <MX_ADC2_Init+0xb4>)
 800dacc:	2201      	movs	r2, #1
 800dace:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800dad0:	4b21      	ldr	r3, [pc, #132]	; (800db58 <MX_ADC2_Init+0xb4>)
 800dad2:	2201      	movs	r2, #1
 800dad4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800dad6:	4b20      	ldr	r3, [pc, #128]	; (800db58 <MX_ADC2_Init+0xb4>)
 800dad8:	2200      	movs	r2, #0
 800dada:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800dade:	4b1e      	ldr	r3, [pc, #120]	; (800db58 <MX_ADC2_Init+0xb4>)
 800dae0:	2200      	movs	r2, #0
 800dae2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800dae4:	4b1c      	ldr	r3, [pc, #112]	; (800db58 <MX_ADC2_Init+0xb4>)
 800dae6:	4a1e      	ldr	r2, [pc, #120]	; (800db60 <MX_ADC2_Init+0xbc>)
 800dae8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800daea:	4b1b      	ldr	r3, [pc, #108]	; (800db58 <MX_ADC2_Init+0xb4>)
 800daec:	2200      	movs	r2, #0
 800daee:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 800daf0:	4b19      	ldr	r3, [pc, #100]	; (800db58 <MX_ADC2_Init+0xb4>)
 800daf2:	2202      	movs	r2, #2
 800daf4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800daf6:	4b18      	ldr	r3, [pc, #96]	; (800db58 <MX_ADC2_Init+0xb4>)
 800daf8:	2201      	movs	r2, #1
 800dafa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800dafe:	4b16      	ldr	r3, [pc, #88]	; (800db58 <MX_ADC2_Init+0xb4>)
 800db00:	2201      	movs	r2, #1
 800db02:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800db04:	4814      	ldr	r0, [pc, #80]	; (800db58 <MX_ADC2_Init+0xb4>)
 800db06:	f001 f9a3 	bl	800ee50 <HAL_ADC_Init>
 800db0a:	4603      	mov	r3, r0
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d001      	beq.n	800db14 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800db10:	f000 fbf8 	bl	800e304 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800db14:	230b      	movs	r3, #11
 800db16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800db18:	2301      	movs	r3, #1
 800db1a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800db1c:	2303      	movs	r3, #3
 800db1e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800db20:	463b      	mov	r3, r7
 800db22:	4619      	mov	r1, r3
 800db24:	480c      	ldr	r0, [pc, #48]	; (800db58 <MX_ADC2_Init+0xb4>)
 800db26:	f001 fc71 	bl	800f40c <HAL_ADC_ConfigChannel>
 800db2a:	4603      	mov	r3, r0
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d001      	beq.n	800db34 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800db30:	f000 fbe8 	bl	800e304 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800db34:	230f      	movs	r3, #15
 800db36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800db38:	2302      	movs	r3, #2
 800db3a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800db3c:	463b      	mov	r3, r7
 800db3e:	4619      	mov	r1, r3
 800db40:	4805      	ldr	r0, [pc, #20]	; (800db58 <MX_ADC2_Init+0xb4>)
 800db42:	f001 fc63 	bl	800f40c <HAL_ADC_ConfigChannel>
 800db46:	4603      	mov	r3, r0
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d001      	beq.n	800db50 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800db4c:	f000 fbda 	bl	800e304 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800db50:	bf00      	nop
 800db52:	3710      	adds	r7, #16
 800db54:	46bd      	mov	sp, r7
 800db56:	bd80      	pop	{r7, pc}
 800db58:	20005114 	.word	0x20005114
 800db5c:	40012100 	.word	0x40012100
 800db60:	0f000001 	.word	0x0f000001

0800db64 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800db64:	b580      	push	{r7, lr}
 800db66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800db68:	4b17      	ldr	r3, [pc, #92]	; (800dbc8 <MX_SPI3_Init+0x64>)
 800db6a:	4a18      	ldr	r2, [pc, #96]	; (800dbcc <MX_SPI3_Init+0x68>)
 800db6c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800db6e:	4b16      	ldr	r3, [pc, #88]	; (800dbc8 <MX_SPI3_Init+0x64>)
 800db70:	f44f 7282 	mov.w	r2, #260	; 0x104
 800db74:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800db76:	4b14      	ldr	r3, [pc, #80]	; (800dbc8 <MX_SPI3_Init+0x64>)
 800db78:	2200      	movs	r2, #0
 800db7a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800db7c:	4b12      	ldr	r3, [pc, #72]	; (800dbc8 <MX_SPI3_Init+0x64>)
 800db7e:	2200      	movs	r2, #0
 800db80:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800db82:	4b11      	ldr	r3, [pc, #68]	; (800dbc8 <MX_SPI3_Init+0x64>)
 800db84:	2202      	movs	r2, #2
 800db86:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800db88:	4b0f      	ldr	r3, [pc, #60]	; (800dbc8 <MX_SPI3_Init+0x64>)
 800db8a:	2201      	movs	r2, #1
 800db8c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800db8e:	4b0e      	ldr	r3, [pc, #56]	; (800dbc8 <MX_SPI3_Init+0x64>)
 800db90:	f44f 7200 	mov.w	r2, #512	; 0x200
 800db94:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800db96:	4b0c      	ldr	r3, [pc, #48]	; (800dbc8 <MX_SPI3_Init+0x64>)
 800db98:	2228      	movs	r2, #40	; 0x28
 800db9a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800db9c:	4b0a      	ldr	r3, [pc, #40]	; (800dbc8 <MX_SPI3_Init+0x64>)
 800db9e:	2200      	movs	r2, #0
 800dba0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800dba2:	4b09      	ldr	r3, [pc, #36]	; (800dbc8 <MX_SPI3_Init+0x64>)
 800dba4:	2200      	movs	r2, #0
 800dba6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dba8:	4b07      	ldr	r3, [pc, #28]	; (800dbc8 <MX_SPI3_Init+0x64>)
 800dbaa:	2200      	movs	r2, #0
 800dbac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800dbae:	4b06      	ldr	r3, [pc, #24]	; (800dbc8 <MX_SPI3_Init+0x64>)
 800dbb0:	220a      	movs	r2, #10
 800dbb2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800dbb4:	4804      	ldr	r0, [pc, #16]	; (800dbc8 <MX_SPI3_Init+0x64>)
 800dbb6:	f003 fd7b 	bl	80116b0 <HAL_SPI_Init>
 800dbba:	4603      	mov	r3, r0
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d001      	beq.n	800dbc4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800dbc0:	f000 fba0 	bl	800e304 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800dbc4:	bf00      	nop
 800dbc6:	bd80      	pop	{r7, pc}
 800dbc8:	20015bbc 	.word	0x20015bbc
 800dbcc:	40003c00 	.word	0x40003c00

0800dbd0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b086      	sub	sp, #24
 800dbd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800dbd6:	f107 0308 	add.w	r3, r7, #8
 800dbda:	2200      	movs	r2, #0
 800dbdc:	601a      	str	r2, [r3, #0]
 800dbde:	605a      	str	r2, [r3, #4]
 800dbe0:	609a      	str	r2, [r3, #8]
 800dbe2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dbe4:	463b      	mov	r3, r7
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	601a      	str	r2, [r3, #0]
 800dbea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800dbec:	4b1e      	ldr	r3, [pc, #120]	; (800dc68 <MX_TIM1_Init+0x98>)
 800dbee:	4a1f      	ldr	r2, [pc, #124]	; (800dc6c <MX_TIM1_Init+0x9c>)
 800dbf0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 800dbf2:	4b1d      	ldr	r3, [pc, #116]	; (800dc68 <MX_TIM1_Init+0x98>)
 800dbf4:	22a7      	movs	r2, #167	; 0xa7
 800dbf6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dbf8:	4b1b      	ldr	r3, [pc, #108]	; (800dc68 <MX_TIM1_Init+0x98>)
 800dbfa:	2200      	movs	r2, #0
 800dbfc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800dbfe:	4b1a      	ldr	r3, [pc, #104]	; (800dc68 <MX_TIM1_Init+0x98>)
 800dc00:	f240 32e7 	movw	r2, #999	; 0x3e7
 800dc04:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dc06:	4b18      	ldr	r3, [pc, #96]	; (800dc68 <MX_TIM1_Init+0x98>)
 800dc08:	2200      	movs	r2, #0
 800dc0a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800dc0c:	4b16      	ldr	r3, [pc, #88]	; (800dc68 <MX_TIM1_Init+0x98>)
 800dc0e:	2200      	movs	r2, #0
 800dc10:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800dc12:	4b15      	ldr	r3, [pc, #84]	; (800dc68 <MX_TIM1_Init+0x98>)
 800dc14:	2200      	movs	r2, #0
 800dc16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800dc18:	4813      	ldr	r0, [pc, #76]	; (800dc68 <MX_TIM1_Init+0x98>)
 800dc1a:	f004 fa9d 	bl	8012158 <HAL_TIM_Base_Init>
 800dc1e:	4603      	mov	r3, r0
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d001      	beq.n	800dc28 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800dc24:	f000 fb6e 	bl	800e304 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dc28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dc2c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800dc2e:	f107 0308 	add.w	r3, r7, #8
 800dc32:	4619      	mov	r1, r3
 800dc34:	480c      	ldr	r0, [pc, #48]	; (800dc68 <MX_TIM1_Init+0x98>)
 800dc36:	f005 f821 	bl	8012c7c <HAL_TIM_ConfigClockSource>
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d001      	beq.n	800dc44 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800dc40:	f000 fb60 	bl	800e304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dc44:	2300      	movs	r3, #0
 800dc46:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dc48:	2300      	movs	r3, #0
 800dc4a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800dc4c:	463b      	mov	r3, r7
 800dc4e:	4619      	mov	r1, r3
 800dc50:	4805      	ldr	r0, [pc, #20]	; (800dc68 <MX_TIM1_Init+0x98>)
 800dc52:	f005 fccd 	bl	80135f0 <HAL_TIMEx_MasterConfigSynchronization>
 800dc56:	4603      	mov	r3, r0
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d001      	beq.n	800dc60 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800dc5c:	f000 fb52 	bl	800e304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800dc60:	bf00      	nop
 800dc62:	3718      	adds	r7, #24
 800dc64:	46bd      	mov	sp, r7
 800dc66:	bd80      	pop	{r7, pc}
 800dc68:	20016130 	.word	0x20016130
 800dc6c:	40010000 	.word	0x40010000

0800dc70 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b08e      	sub	sp, #56	; 0x38
 800dc74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800dc76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dc7a:	2200      	movs	r2, #0
 800dc7c:	601a      	str	r2, [r3, #0]
 800dc7e:	605a      	str	r2, [r3, #4]
 800dc80:	609a      	str	r2, [r3, #8]
 800dc82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dc84:	f107 0320 	add.w	r3, r7, #32
 800dc88:	2200      	movs	r2, #0
 800dc8a:	601a      	str	r2, [r3, #0]
 800dc8c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800dc8e:	1d3b      	adds	r3, r7, #4
 800dc90:	2200      	movs	r2, #0
 800dc92:	601a      	str	r2, [r3, #0]
 800dc94:	605a      	str	r2, [r3, #4]
 800dc96:	609a      	str	r2, [r3, #8]
 800dc98:	60da      	str	r2, [r3, #12]
 800dc9a:	611a      	str	r2, [r3, #16]
 800dc9c:	615a      	str	r2, [r3, #20]
 800dc9e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800dca0:	4b2d      	ldr	r3, [pc, #180]	; (800dd58 <MX_TIM2_Init+0xe8>)
 800dca2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800dca6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800dca8:	4b2b      	ldr	r3, [pc, #172]	; (800dd58 <MX_TIM2_Init+0xe8>)
 800dcaa:	2200      	movs	r2, #0
 800dcac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dcae:	4b2a      	ldr	r3, [pc, #168]	; (800dd58 <MX_TIM2_Init+0xe8>)
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4200-1;
 800dcb4:	4b28      	ldr	r3, [pc, #160]	; (800dd58 <MX_TIM2_Init+0xe8>)
 800dcb6:	f241 0267 	movw	r2, #4199	; 0x1067
 800dcba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dcbc:	4b26      	ldr	r3, [pc, #152]	; (800dd58 <MX_TIM2_Init+0xe8>)
 800dcbe:	2200      	movs	r2, #0
 800dcc0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800dcc2:	4b25      	ldr	r3, [pc, #148]	; (800dd58 <MX_TIM2_Init+0xe8>)
 800dcc4:	2200      	movs	r2, #0
 800dcc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800dcc8:	4823      	ldr	r0, [pc, #140]	; (800dd58 <MX_TIM2_Init+0xe8>)
 800dcca:	f004 fa45 	bl	8012158 <HAL_TIM_Base_Init>
 800dcce:	4603      	mov	r3, r0
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d001      	beq.n	800dcd8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800dcd4:	f000 fb16 	bl	800e304 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dcd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dcdc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800dcde:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dce2:	4619      	mov	r1, r3
 800dce4:	481c      	ldr	r0, [pc, #112]	; (800dd58 <MX_TIM2_Init+0xe8>)
 800dce6:	f004 ffc9 	bl	8012c7c <HAL_TIM_ConfigClockSource>
 800dcea:	4603      	mov	r3, r0
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d001      	beq.n	800dcf4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800dcf0:	f000 fb08 	bl	800e304 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800dcf4:	4818      	ldr	r0, [pc, #96]	; (800dd58 <MX_TIM2_Init+0xe8>)
 800dcf6:	f004 fbfd 	bl	80124f4 <HAL_TIM_PWM_Init>
 800dcfa:	4603      	mov	r3, r0
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d001      	beq.n	800dd04 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800dd00:	f000 fb00 	bl	800e304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dd04:	2300      	movs	r3, #0
 800dd06:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dd08:	2300      	movs	r3, #0
 800dd0a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800dd0c:	f107 0320 	add.w	r3, r7, #32
 800dd10:	4619      	mov	r1, r3
 800dd12:	4811      	ldr	r0, [pc, #68]	; (800dd58 <MX_TIM2_Init+0xe8>)
 800dd14:	f005 fc6c 	bl	80135f0 <HAL_TIMEx_MasterConfigSynchronization>
 800dd18:	4603      	mov	r3, r0
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d001      	beq.n	800dd22 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800dd1e:	f000 faf1 	bl	800e304 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dd22:	2360      	movs	r3, #96	; 0x60
 800dd24:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800dd26:	2300      	movs	r3, #0
 800dd28:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dd2e:	2300      	movs	r3, #0
 800dd30:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800dd32:	1d3b      	adds	r3, r7, #4
 800dd34:	220c      	movs	r2, #12
 800dd36:	4619      	mov	r1, r3
 800dd38:	4807      	ldr	r0, [pc, #28]	; (800dd58 <MX_TIM2_Init+0xe8>)
 800dd3a:	f004 fed9 	bl	8012af0 <HAL_TIM_PWM_ConfigChannel>
 800dd3e:	4603      	mov	r3, r0
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d001      	beq.n	800dd48 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800dd44:	f000 fade 	bl	800e304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800dd48:	4803      	ldr	r0, [pc, #12]	; (800dd58 <MX_TIM2_Init+0xe8>)
 800dd4a:	f000 fd7b 	bl	800e844 <HAL_TIM_MspPostInit>

}
 800dd4e:	bf00      	nop
 800dd50:	3738      	adds	r7, #56	; 0x38
 800dd52:	46bd      	mov	sp, r7
 800dd54:	bd80      	pop	{r7, pc}
 800dd56:	bf00      	nop
 800dd58:	20016580 	.word	0x20016580

0800dd5c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800dd5c:	b580      	push	{r7, lr}
 800dd5e:	b08c      	sub	sp, #48	; 0x30
 800dd60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800dd62:	f107 030c 	add.w	r3, r7, #12
 800dd66:	2224      	movs	r2, #36	; 0x24
 800dd68:	2100      	movs	r1, #0
 800dd6a:	4618      	mov	r0, r3
 800dd6c:	f006 fa73 	bl	8014256 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dd70:	1d3b      	adds	r3, r7, #4
 800dd72:	2200      	movs	r2, #0
 800dd74:	601a      	str	r2, [r3, #0]
 800dd76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800dd78:	4b20      	ldr	r3, [pc, #128]	; (800ddfc <MX_TIM3_Init+0xa0>)
 800dd7a:	4a21      	ldr	r2, [pc, #132]	; (800de00 <MX_TIM3_Init+0xa4>)
 800dd7c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800dd7e:	4b1f      	ldr	r3, [pc, #124]	; (800ddfc <MX_TIM3_Init+0xa0>)
 800dd80:	2200      	movs	r2, #0
 800dd82:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dd84:	4b1d      	ldr	r3, [pc, #116]	; (800ddfc <MX_TIM3_Init+0xa0>)
 800dd86:	2200      	movs	r2, #0
 800dd88:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 800dd8a:	4b1c      	ldr	r3, [pc, #112]	; (800ddfc <MX_TIM3_Init+0xa0>)
 800dd8c:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800dd90:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dd92:	4b1a      	ldr	r3, [pc, #104]	; (800ddfc <MX_TIM3_Init+0xa0>)
 800dd94:	2200      	movs	r2, #0
 800dd96:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800dd98:	4b18      	ldr	r3, [pc, #96]	; (800ddfc <MX_TIM3_Init+0xa0>)
 800dd9a:	2200      	movs	r2, #0
 800dd9c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800dd9e:	2301      	movs	r3, #1
 800dda0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800dda2:	2300      	movs	r3, #0
 800dda4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800dda6:	2301      	movs	r3, #1
 800dda8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800ddaa:	2300      	movs	r3, #0
 800ddac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800ddae:	2300      	movs	r3, #0
 800ddb0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800ddb6:	2301      	movs	r3, #1
 800ddb8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800ddba:	2300      	movs	r3, #0
 800ddbc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800ddc2:	f107 030c 	add.w	r3, r7, #12
 800ddc6:	4619      	mov	r1, r3
 800ddc8:	480c      	ldr	r0, [pc, #48]	; (800ddfc <MX_TIM3_Init+0xa0>)
 800ddca:	f004 fc5f 	bl	801268c <HAL_TIM_Encoder_Init>
 800ddce:	4603      	mov	r3, r0
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d001      	beq.n	800ddd8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800ddd4:	f000 fa96 	bl	800e304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ddd8:	2300      	movs	r3, #0
 800ddda:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dddc:	2300      	movs	r3, #0
 800ddde:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800dde0:	1d3b      	adds	r3, r7, #4
 800dde2:	4619      	mov	r1, r3
 800dde4:	4805      	ldr	r0, [pc, #20]	; (800ddfc <MX_TIM3_Init+0xa0>)
 800dde6:	f005 fc03 	bl	80135f0 <HAL_TIMEx_MasterConfigSynchronization>
 800ddea:	4603      	mov	r3, r0
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d001      	beq.n	800ddf4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800ddf0:	f000 fa88 	bl	800e304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800ddf4:	bf00      	nop
 800ddf6:	3730      	adds	r7, #48	; 0x30
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	bd80      	pop	{r7, pc}
 800ddfc:	20015b78 	.word	0x20015b78
 800de00:	40000400 	.word	0x40000400

0800de04 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b08c      	sub	sp, #48	; 0x30
 800de08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800de0a:	f107 030c 	add.w	r3, r7, #12
 800de0e:	2224      	movs	r2, #36	; 0x24
 800de10:	2100      	movs	r1, #0
 800de12:	4618      	mov	r0, r3
 800de14:	f006 fa1f 	bl	8014256 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800de18:	1d3b      	adds	r3, r7, #4
 800de1a:	2200      	movs	r2, #0
 800de1c:	601a      	str	r2, [r3, #0]
 800de1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800de20:	4b20      	ldr	r3, [pc, #128]	; (800dea4 <MX_TIM4_Init+0xa0>)
 800de22:	4a21      	ldr	r2, [pc, #132]	; (800dea8 <MX_TIM4_Init+0xa4>)
 800de24:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800de26:	4b1f      	ldr	r3, [pc, #124]	; (800dea4 <MX_TIM4_Init+0xa0>)
 800de28:	2200      	movs	r2, #0
 800de2a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800de2c:	4b1d      	ldr	r3, [pc, #116]	; (800dea4 <MX_TIM4_Init+0xa0>)
 800de2e:	2200      	movs	r2, #0
 800de30:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000-1;
 800de32:	4b1c      	ldr	r3, [pc, #112]	; (800dea4 <MX_TIM4_Init+0xa0>)
 800de34:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800de38:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800de3a:	4b1a      	ldr	r3, [pc, #104]	; (800dea4 <MX_TIM4_Init+0xa0>)
 800de3c:	2200      	movs	r2, #0
 800de3e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800de40:	4b18      	ldr	r3, [pc, #96]	; (800dea4 <MX_TIM4_Init+0xa0>)
 800de42:	2200      	movs	r2, #0
 800de44:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800de46:	2301      	movs	r3, #1
 800de48:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800de4a:	2300      	movs	r3, #0
 800de4c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800de4e:	2301      	movs	r3, #1
 800de50:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800de52:	2300      	movs	r3, #0
 800de54:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800de56:	2300      	movs	r3, #0
 800de58:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800de5a:	2300      	movs	r3, #0
 800de5c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800de5e:	2301      	movs	r3, #1
 800de60:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800de62:	2300      	movs	r3, #0
 800de64:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800de66:	2300      	movs	r3, #0
 800de68:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800de6a:	f107 030c 	add.w	r3, r7, #12
 800de6e:	4619      	mov	r1, r3
 800de70:	480c      	ldr	r0, [pc, #48]	; (800dea4 <MX_TIM4_Init+0xa0>)
 800de72:	f004 fc0b 	bl	801268c <HAL_TIM_Encoder_Init>
 800de76:	4603      	mov	r3, r0
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d001      	beq.n	800de80 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800de7c:	f000 fa42 	bl	800e304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800de80:	2300      	movs	r3, #0
 800de82:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800de84:	2300      	movs	r3, #0
 800de86:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800de88:	1d3b      	adds	r3, r7, #4
 800de8a:	4619      	mov	r1, r3
 800de8c:	4805      	ldr	r0, [pc, #20]	; (800dea4 <MX_TIM4_Init+0xa0>)
 800de8e:	f005 fbaf 	bl	80135f0 <HAL_TIMEx_MasterConfigSynchronization>
 800de92:	4603      	mov	r3, r0
 800de94:	2b00      	cmp	r3, #0
 800de96:	d001      	beq.n	800de9c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800de98:	f000 fa34 	bl	800e304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800de9c:	bf00      	nop
 800de9e:	3730      	adds	r7, #48	; 0x30
 800dea0:	46bd      	mov	sp, r7
 800dea2:	bd80      	pop	{r7, pc}
 800dea4:	200050d4 	.word	0x200050d4
 800dea8:	40000800 	.word	0x40000800

0800deac <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b08e      	sub	sp, #56	; 0x38
 800deb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800deb2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800deb6:	2200      	movs	r2, #0
 800deb8:	601a      	str	r2, [r3, #0]
 800deba:	605a      	str	r2, [r3, #4]
 800debc:	609a      	str	r2, [r3, #8]
 800debe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dec0:	f107 0320 	add.w	r3, r7, #32
 800dec4:	2200      	movs	r2, #0
 800dec6:	601a      	str	r2, [r3, #0]
 800dec8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800deca:	1d3b      	adds	r3, r7, #4
 800decc:	2200      	movs	r2, #0
 800dece:	601a      	str	r2, [r3, #0]
 800ded0:	605a      	str	r2, [r3, #4]
 800ded2:	609a      	str	r2, [r3, #8]
 800ded4:	60da      	str	r2, [r3, #12]
 800ded6:	611a      	str	r2, [r3, #16]
 800ded8:	615a      	str	r2, [r3, #20]
 800deda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800dedc:	4b2c      	ldr	r3, [pc, #176]	; (800df90 <MX_TIM5_Init+0xe4>)
 800dede:	4a2d      	ldr	r2, [pc, #180]	; (800df94 <MX_TIM5_Init+0xe8>)
 800dee0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800dee2:	4b2b      	ldr	r3, [pc, #172]	; (800df90 <MX_TIM5_Init+0xe4>)
 800dee4:	2200      	movs	r2, #0
 800dee6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dee8:	4b29      	ldr	r3, [pc, #164]	; (800df90 <MX_TIM5_Init+0xe4>)
 800deea:	2200      	movs	r2, #0
 800deec:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4200-1;
 800deee:	4b28      	ldr	r3, [pc, #160]	; (800df90 <MX_TIM5_Init+0xe4>)
 800def0:	f241 0267 	movw	r2, #4199	; 0x1067
 800def4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800def6:	4b26      	ldr	r3, [pc, #152]	; (800df90 <MX_TIM5_Init+0xe4>)
 800def8:	2200      	movs	r2, #0
 800defa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800defc:	4b24      	ldr	r3, [pc, #144]	; (800df90 <MX_TIM5_Init+0xe4>)
 800defe:	2200      	movs	r2, #0
 800df00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800df02:	4823      	ldr	r0, [pc, #140]	; (800df90 <MX_TIM5_Init+0xe4>)
 800df04:	f004 f928 	bl	8012158 <HAL_TIM_Base_Init>
 800df08:	4603      	mov	r3, r0
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d001      	beq.n	800df12 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800df0e:	f000 f9f9 	bl	800e304 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800df12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800df16:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800df18:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800df1c:	4619      	mov	r1, r3
 800df1e:	481c      	ldr	r0, [pc, #112]	; (800df90 <MX_TIM5_Init+0xe4>)
 800df20:	f004 feac 	bl	8012c7c <HAL_TIM_ConfigClockSource>
 800df24:	4603      	mov	r3, r0
 800df26:	2b00      	cmp	r3, #0
 800df28:	d001      	beq.n	800df2e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800df2a:	f000 f9eb 	bl	800e304 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800df2e:	4818      	ldr	r0, [pc, #96]	; (800df90 <MX_TIM5_Init+0xe4>)
 800df30:	f004 fae0 	bl	80124f4 <HAL_TIM_PWM_Init>
 800df34:	4603      	mov	r3, r0
 800df36:	2b00      	cmp	r3, #0
 800df38:	d001      	beq.n	800df3e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800df3a:	f000 f9e3 	bl	800e304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800df3e:	2300      	movs	r3, #0
 800df40:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800df42:	2300      	movs	r3, #0
 800df44:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800df46:	f107 0320 	add.w	r3, r7, #32
 800df4a:	4619      	mov	r1, r3
 800df4c:	4810      	ldr	r0, [pc, #64]	; (800df90 <MX_TIM5_Init+0xe4>)
 800df4e:	f005 fb4f 	bl	80135f0 <HAL_TIMEx_MasterConfigSynchronization>
 800df52:	4603      	mov	r3, r0
 800df54:	2b00      	cmp	r3, #0
 800df56:	d001      	beq.n	800df5c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800df58:	f000 f9d4 	bl	800e304 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800df5c:	2360      	movs	r3, #96	; 0x60
 800df5e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800df60:	2300      	movs	r3, #0
 800df62:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800df64:	2300      	movs	r3, #0
 800df66:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800df68:	2300      	movs	r3, #0
 800df6a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800df6c:	1d3b      	adds	r3, r7, #4
 800df6e:	2204      	movs	r2, #4
 800df70:	4619      	mov	r1, r3
 800df72:	4807      	ldr	r0, [pc, #28]	; (800df90 <MX_TIM5_Init+0xe4>)
 800df74:	f004 fdbc 	bl	8012af0 <HAL_TIM_PWM_ConfigChannel>
 800df78:	4603      	mov	r3, r0
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d001      	beq.n	800df82 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800df7e:	f000 f9c1 	bl	800e304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800df82:	4803      	ldr	r0, [pc, #12]	; (800df90 <MX_TIM5_Init+0xe4>)
 800df84:	f000 fc5e 	bl	800e844 <HAL_TIM_MspPostInit>

}
 800df88:	bf00      	nop
 800df8a:	3738      	adds	r7, #56	; 0x38
 800df8c:	46bd      	mov	sp, r7
 800df8e:	bd80      	pop	{r7, pc}
 800df90:	20015b34 	.word	0x20015b34
 800df94:	40000c00 	.word	0x40000c00

0800df98 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800df98:	b580      	push	{r7, lr}
 800df9a:	b096      	sub	sp, #88	; 0x58
 800df9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800df9e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800dfa2:	2200      	movs	r2, #0
 800dfa4:	601a      	str	r2, [r3, #0]
 800dfa6:	605a      	str	r2, [r3, #4]
 800dfa8:	609a      	str	r2, [r3, #8]
 800dfaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dfac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	601a      	str	r2, [r3, #0]
 800dfb4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800dfb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dfba:	2200      	movs	r2, #0
 800dfbc:	601a      	str	r2, [r3, #0]
 800dfbe:	605a      	str	r2, [r3, #4]
 800dfc0:	609a      	str	r2, [r3, #8]
 800dfc2:	60da      	str	r2, [r3, #12]
 800dfc4:	611a      	str	r2, [r3, #16]
 800dfc6:	615a      	str	r2, [r3, #20]
 800dfc8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800dfca:	1d3b      	adds	r3, r7, #4
 800dfcc:	2220      	movs	r2, #32
 800dfce:	2100      	movs	r1, #0
 800dfd0:	4618      	mov	r0, r3
 800dfd2:	f006 f940 	bl	8014256 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800dfd6:	4b42      	ldr	r3, [pc, #264]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800dfd8:	4a42      	ldr	r2, [pc, #264]	; (800e0e4 <MX_TIM8_Init+0x14c>)
 800dfda:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800dfdc:	4b40      	ldr	r3, [pc, #256]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800dfde:	22a7      	movs	r2, #167	; 0xa7
 800dfe0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dfe2:	4b3f      	ldr	r3, [pc, #252]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 50-1;
 800dfe8:	4b3d      	ldr	r3, [pc, #244]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800dfea:	2231      	movs	r2, #49	; 0x31
 800dfec:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dfee:	4b3c      	ldr	r3, [pc, #240]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800dff0:	2200      	movs	r2, #0
 800dff2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800dff4:	4b3a      	ldr	r3, [pc, #232]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800dff6:	2200      	movs	r2, #0
 800dff8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800dffa:	4b39      	ldr	r3, [pc, #228]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800dffc:	2280      	movs	r2, #128	; 0x80
 800dffe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800e000:	4837      	ldr	r0, [pc, #220]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800e002:	f004 f8a9 	bl	8012158 <HAL_TIM_Base_Init>
 800e006:	4603      	mov	r3, r0
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d001      	beq.n	800e010 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800e00c:	f000 f97a 	bl	800e304 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e010:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e014:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800e016:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800e01a:	4619      	mov	r1, r3
 800e01c:	4830      	ldr	r0, [pc, #192]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800e01e:	f004 fe2d 	bl	8012c7c <HAL_TIM_ConfigClockSource>
 800e022:	4603      	mov	r3, r0
 800e024:	2b00      	cmp	r3, #0
 800e026:	d001      	beq.n	800e02c <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 800e028:	f000 f96c 	bl	800e304 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800e02c:	482c      	ldr	r0, [pc, #176]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800e02e:	f004 f90d 	bl	801224c <HAL_TIM_OC_Init>
 800e032:	4603      	mov	r3, r0
 800e034:	2b00      	cmp	r3, #0
 800e036:	d001      	beq.n	800e03c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800e038:	f000 f964 	bl	800e304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e03c:	2300      	movs	r3, #0
 800e03e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e040:	2300      	movs	r3, #0
 800e042:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800e044:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800e048:	4619      	mov	r1, r3
 800e04a:	4825      	ldr	r0, [pc, #148]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800e04c:	f005 fad0 	bl	80135f0 <HAL_TIMEx_MasterConfigSynchronization>
 800e050:	4603      	mov	r3, r0
 800e052:	2b00      	cmp	r3, #0
 800e054:	d001      	beq.n	800e05a <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800e056:	f000 f955 	bl	800e304 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800e05a:	2330      	movs	r3, #48	; 0x30
 800e05c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 25-1;
 800e05e:	2318      	movs	r3, #24
 800e060:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e062:	2300      	movs	r3, #0
 800e064:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800e066:	2300      	movs	r3, #0
 800e068:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e06a:	2300      	movs	r3, #0
 800e06c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800e06e:	2300      	movs	r3, #0
 800e070:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800e072:	2300      	movs	r3, #0
 800e074:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e076:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e07a:	2200      	movs	r2, #0
 800e07c:	4619      	mov	r1, r3
 800e07e:	4818      	ldr	r0, [pc, #96]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800e080:	f004 fcd6 	bl	8012a30 <HAL_TIM_OC_ConfigChannel>
 800e084:	4603      	mov	r3, r0
 800e086:	2b00      	cmp	r3, #0
 800e088:	d001      	beq.n	800e08e <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 800e08a:	f000 f93b 	bl	800e304 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800e08e:	4b14      	ldr	r3, [pc, #80]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	699a      	ldr	r2, [r3, #24]
 800e094:	4b12      	ldr	r3, [pc, #72]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	f042 0208 	orr.w	r2, r2, #8
 800e09c:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800e09e:	2300      	movs	r3, #0
 800e0a0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800e0b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e0b6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800e0bc:	1d3b      	adds	r3, r7, #4
 800e0be:	4619      	mov	r1, r3
 800e0c0:	4807      	ldr	r0, [pc, #28]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800e0c2:	f005 fb11 	bl	80136e8 <HAL_TIMEx_ConfigBreakDeadTime>
 800e0c6:	4603      	mov	r3, r0
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d001      	beq.n	800e0d0 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 800e0cc:	f000 f91a 	bl	800e304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800e0d0:	4803      	ldr	r0, [pc, #12]	; (800e0e0 <MX_TIM8_Init+0x148>)
 800e0d2:	f000 fbb7 	bl	800e844 <HAL_TIM_MspPostInit>

}
 800e0d6:	bf00      	nop
 800e0d8:	3758      	adds	r7, #88	; 0x58
 800e0da:	46bd      	mov	sp, r7
 800e0dc:	bd80      	pop	{r7, pc}
 800e0de:	bf00      	nop
 800e0e0:	20005090 	.word	0x20005090
 800e0e4:	40010400 	.word	0x40010400

0800e0e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800e0e8:	b580      	push	{r7, lr}
 800e0ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800e0ec:	4b11      	ldr	r3, [pc, #68]	; (800e134 <MX_USART1_UART_Init+0x4c>)
 800e0ee:	4a12      	ldr	r2, [pc, #72]	; (800e138 <MX_USART1_UART_Init+0x50>)
 800e0f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800e0f2:	4b10      	ldr	r3, [pc, #64]	; (800e134 <MX_USART1_UART_Init+0x4c>)
 800e0f4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800e0f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800e0fa:	4b0e      	ldr	r3, [pc, #56]	; (800e134 <MX_USART1_UART_Init+0x4c>)
 800e0fc:	2200      	movs	r2, #0
 800e0fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800e100:	4b0c      	ldr	r3, [pc, #48]	; (800e134 <MX_USART1_UART_Init+0x4c>)
 800e102:	2200      	movs	r2, #0
 800e104:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800e106:	4b0b      	ldr	r3, [pc, #44]	; (800e134 <MX_USART1_UART_Init+0x4c>)
 800e108:	2200      	movs	r2, #0
 800e10a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800e10c:	4b09      	ldr	r3, [pc, #36]	; (800e134 <MX_USART1_UART_Init+0x4c>)
 800e10e:	220c      	movs	r2, #12
 800e110:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e112:	4b08      	ldr	r3, [pc, #32]	; (800e134 <MX_USART1_UART_Init+0x4c>)
 800e114:	2200      	movs	r2, #0
 800e116:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800e118:	4b06      	ldr	r3, [pc, #24]	; (800e134 <MX_USART1_UART_Init+0x4c>)
 800e11a:	2200      	movs	r2, #0
 800e11c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800e11e:	4805      	ldr	r0, [pc, #20]	; (800e134 <MX_USART1_UART_Init+0x4c>)
 800e120:	f005 fb6d 	bl	80137fe <HAL_UART_Init>
 800e124:	4603      	mov	r3, r0
 800e126:	2b00      	cmp	r3, #0
 800e128:	d001      	beq.n	800e12e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800e12a:	f000 f8eb 	bl	800e304 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800e12e:	bf00      	nop
 800e130:	bd80      	pop	{r7, pc}
 800e132:	bf00      	nop
 800e134:	20015c64 	.word	0x20015c64
 800e138:	40011000 	.word	0x40011000

0800e13c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800e13c:	b580      	push	{r7, lr}
 800e13e:	b082      	sub	sp, #8
 800e140:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800e142:	2300      	movs	r3, #0
 800e144:	607b      	str	r3, [r7, #4]
 800e146:	4b10      	ldr	r3, [pc, #64]	; (800e188 <MX_DMA_Init+0x4c>)
 800e148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e14a:	4a0f      	ldr	r2, [pc, #60]	; (800e188 <MX_DMA_Init+0x4c>)
 800e14c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e150:	6313      	str	r3, [r2, #48]	; 0x30
 800e152:	4b0d      	ldr	r3, [pc, #52]	; (800e188 <MX_DMA_Init+0x4c>)
 800e154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e156:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e15a:	607b      	str	r3, [r7, #4]
 800e15c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800e15e:	2200      	movs	r2, #0
 800e160:	2100      	movs	r1, #0
 800e162:	2038      	movs	r0, #56	; 0x38
 800e164:	f001 fcd7 	bl	800fb16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800e168:	2038      	movs	r0, #56	; 0x38
 800e16a:	f001 fcf0 	bl	800fb4e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800e16e:	2200      	movs	r2, #0
 800e170:	2100      	movs	r1, #0
 800e172:	203a      	movs	r0, #58	; 0x3a
 800e174:	f001 fccf 	bl	800fb16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800e178:	203a      	movs	r0, #58	; 0x3a
 800e17a:	f001 fce8 	bl	800fb4e <HAL_NVIC_EnableIRQ>

}
 800e17e:	bf00      	nop
 800e180:	3708      	adds	r7, #8
 800e182:	46bd      	mov	sp, r7
 800e184:	bd80      	pop	{r7, pc}
 800e186:	bf00      	nop
 800e188:	40023800 	.word	0x40023800

0800e18c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800e18c:	b580      	push	{r7, lr}
 800e18e:	b08a      	sub	sp, #40	; 0x28
 800e190:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e192:	f107 0314 	add.w	r3, r7, #20
 800e196:	2200      	movs	r2, #0
 800e198:	601a      	str	r2, [r3, #0]
 800e19a:	605a      	str	r2, [r3, #4]
 800e19c:	609a      	str	r2, [r3, #8]
 800e19e:	60da      	str	r2, [r3, #12]
 800e1a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800e1a2:	2300      	movs	r3, #0
 800e1a4:	613b      	str	r3, [r7, #16]
 800e1a6:	4b52      	ldr	r3, [pc, #328]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e1a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1aa:	4a51      	ldr	r2, [pc, #324]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e1ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e1b0:	6313      	str	r3, [r2, #48]	; 0x30
 800e1b2:	4b4f      	ldr	r3, [pc, #316]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e1b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e1ba:	613b      	str	r3, [r7, #16]
 800e1bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800e1be:	2300      	movs	r3, #0
 800e1c0:	60fb      	str	r3, [r7, #12]
 800e1c2:	4b4b      	ldr	r3, [pc, #300]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e1c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1c6:	4a4a      	ldr	r2, [pc, #296]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e1c8:	f043 0304 	orr.w	r3, r3, #4
 800e1cc:	6313      	str	r3, [r2, #48]	; 0x30
 800e1ce:	4b48      	ldr	r3, [pc, #288]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e1d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1d2:	f003 0304 	and.w	r3, r3, #4
 800e1d6:	60fb      	str	r3, [r7, #12]
 800e1d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800e1da:	2300      	movs	r3, #0
 800e1dc:	60bb      	str	r3, [r7, #8]
 800e1de:	4b44      	ldr	r3, [pc, #272]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e1e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1e2:	4a43      	ldr	r2, [pc, #268]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e1e4:	f043 0301 	orr.w	r3, r3, #1
 800e1e8:	6313      	str	r3, [r2, #48]	; 0x30
 800e1ea:	4b41      	ldr	r3, [pc, #260]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e1ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1ee:	f003 0301 	and.w	r3, r3, #1
 800e1f2:	60bb      	str	r3, [r7, #8]
 800e1f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	607b      	str	r3, [r7, #4]
 800e1fa:	4b3d      	ldr	r3, [pc, #244]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e1fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1fe:	4a3c      	ldr	r2, [pc, #240]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e200:	f043 0302 	orr.w	r3, r3, #2
 800e204:	6313      	str	r3, [r2, #48]	; 0x30
 800e206:	4b3a      	ldr	r3, [pc, #232]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e20a:	f003 0302 	and.w	r3, r3, #2
 800e20e:	607b      	str	r3, [r7, #4]
 800e210:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800e212:	2300      	movs	r3, #0
 800e214:	603b      	str	r3, [r7, #0]
 800e216:	4b36      	ldr	r3, [pc, #216]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e21a:	4a35      	ldr	r2, [pc, #212]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e21c:	f043 0308 	orr.w	r3, r3, #8
 800e220:	6313      	str	r3, [r2, #48]	; 0x30
 800e222:	4b33      	ldr	r3, [pc, #204]	; (800e2f0 <MX_GPIO_Init+0x164>)
 800e224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e226:	f003 0308 	and.w	r3, r3, #8
 800e22a:	603b      	str	r3, [r7, #0]
 800e22c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800e22e:	2200      	movs	r2, #0
 800e230:	f44f 7141 	mov.w	r1, #772	; 0x304
 800e234:	482f      	ldr	r0, [pc, #188]	; (800e2f4 <MX_GPIO_Init+0x168>)
 800e236:	f002 fdbf 	bl	8010db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800e23a:	2200      	movs	r2, #0
 800e23c:	2105      	movs	r1, #5
 800e23e:	482e      	ldr	r0, [pc, #184]	; (800e2f8 <MX_GPIO_Init+0x16c>)
 800e240:	f002 fdba 	bl	8010db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800e244:	2200      	movs	r2, #0
 800e246:	2104      	movs	r1, #4
 800e248:	482c      	ldr	r0, [pc, #176]	; (800e2fc <MX_GPIO_Init+0x170>)
 800e24a:	f002 fdb5 	bl	8010db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800e24e:	2200      	movs	r2, #0
 800e250:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e254:	482a      	ldr	r0, [pc, #168]	; (800e300 <MX_GPIO_Init+0x174>)
 800e256:	f002 fdaf 	bl	8010db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9;
 800e25a:	f44f 7341 	mov.w	r3, #772	; 0x304
 800e25e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e260:	2301      	movs	r3, #1
 800e262:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e264:	2300      	movs	r3, #0
 800e266:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e268:	2300      	movs	r3, #0
 800e26a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e26c:	f107 0314 	add.w	r3, r7, #20
 800e270:	4619      	mov	r1, r3
 800e272:	4820      	ldr	r0, [pc, #128]	; (800e2f4 <MX_GPIO_Init+0x168>)
 800e274:	f002 fbee 	bl	8010a54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800e278:	2305      	movs	r3, #5
 800e27a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e27c:	2301      	movs	r3, #1
 800e27e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e280:	2300      	movs	r3, #0
 800e282:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e284:	2300      	movs	r3, #0
 800e286:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e288:	f107 0314 	add.w	r3, r7, #20
 800e28c:	4619      	mov	r1, r3
 800e28e:	481a      	ldr	r0, [pc, #104]	; (800e2f8 <MX_GPIO_Init+0x16c>)
 800e290:	f002 fbe0 	bl	8010a54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 800e294:	f241 0304 	movw	r3, #4100	; 0x1004
 800e298:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e29a:	2300      	movs	r3, #0
 800e29c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e29e:	2300      	movs	r3, #0
 800e2a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e2a2:	f107 0314 	add.w	r3, r7, #20
 800e2a6:	4619      	mov	r1, r3
 800e2a8:	4815      	ldr	r0, [pc, #84]	; (800e300 <MX_GPIO_Init+0x174>)
 800e2aa:	f002 fbd3 	bl	8010a54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800e2ae:	2304      	movs	r3, #4
 800e2b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e2b2:	2301      	movs	r3, #1
 800e2b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e2ba:	2300      	movs	r3, #0
 800e2bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e2be:	f107 0314 	add.w	r3, r7, #20
 800e2c2:	4619      	mov	r1, r3
 800e2c4:	480d      	ldr	r0, [pc, #52]	; (800e2fc <MX_GPIO_Init+0x170>)
 800e2c6:	f002 fbc5 	bl	8010a54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800e2ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e2ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e2d0:	2301      	movs	r3, #1
 800e2d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e2d8:	2300      	movs	r3, #0
 800e2da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e2dc:	f107 0314 	add.w	r3, r7, #20
 800e2e0:	4619      	mov	r1, r3
 800e2e2:	4807      	ldr	r0, [pc, #28]	; (800e300 <MX_GPIO_Init+0x174>)
 800e2e4:	f002 fbb6 	bl	8010a54 <HAL_GPIO_Init>

}
 800e2e8:	bf00      	nop
 800e2ea:	3728      	adds	r7, #40	; 0x28
 800e2ec:	46bd      	mov	sp, r7
 800e2ee:	bd80      	pop	{r7, pc}
 800e2f0:	40023800 	.word	0x40023800
 800e2f4:	40020800 	.word	0x40020800
 800e2f8:	40020000 	.word	0x40020000
 800e2fc:	40020c00 	.word	0x40020c00
 800e300:	40020400 	.word	0x40020400

0800e304 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800e304:	b480      	push	{r7}
 800e306:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800e308:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800e30a:	e7fe      	b.n	800e30a <Error_Handler+0x6>

0800e30c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b082      	sub	sp, #8
 800e310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e312:	2300      	movs	r3, #0
 800e314:	607b      	str	r3, [r7, #4]
 800e316:	4b13      	ldr	r3, [pc, #76]	; (800e364 <HAL_MspInit+0x58>)
 800e318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e31a:	4a12      	ldr	r2, [pc, #72]	; (800e364 <HAL_MspInit+0x58>)
 800e31c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e320:	6453      	str	r3, [r2, #68]	; 0x44
 800e322:	4b10      	ldr	r3, [pc, #64]	; (800e364 <HAL_MspInit+0x58>)
 800e324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e326:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e32a:	607b      	str	r3, [r7, #4]
 800e32c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800e32e:	2300      	movs	r3, #0
 800e330:	603b      	str	r3, [r7, #0]
 800e332:	4b0c      	ldr	r3, [pc, #48]	; (800e364 <HAL_MspInit+0x58>)
 800e334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e336:	4a0b      	ldr	r2, [pc, #44]	; (800e364 <HAL_MspInit+0x58>)
 800e338:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e33c:	6413      	str	r3, [r2, #64]	; 0x40
 800e33e:	4b09      	ldr	r3, [pc, #36]	; (800e364 <HAL_MspInit+0x58>)
 800e340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e342:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e346:	603b      	str	r3, [r7, #0]
 800e348:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 800e34a:	2200      	movs	r2, #0
 800e34c:	2100      	movs	r1, #0
 800e34e:	2004      	movs	r0, #4
 800e350:	f001 fbe1 	bl	800fb16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 800e354:	2004      	movs	r0, #4
 800e356:	f001 fbfa 	bl	800fb4e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800e35a:	bf00      	nop
 800e35c:	3708      	adds	r7, #8
 800e35e:	46bd      	mov	sp, r7
 800e360:	bd80      	pop	{r7, pc}
 800e362:	bf00      	nop
 800e364:	40023800 	.word	0x40023800

0800e368 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800e368:	b580      	push	{r7, lr}
 800e36a:	b08c      	sub	sp, #48	; 0x30
 800e36c:	af00      	add	r7, sp, #0
 800e36e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e370:	f107 031c 	add.w	r3, r7, #28
 800e374:	2200      	movs	r2, #0
 800e376:	601a      	str	r2, [r3, #0]
 800e378:	605a      	str	r2, [r3, #4]
 800e37a:	609a      	str	r2, [r3, #8]
 800e37c:	60da      	str	r2, [r3, #12]
 800e37e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	4a73      	ldr	r2, [pc, #460]	; (800e554 <HAL_ADC_MspInit+0x1ec>)
 800e386:	4293      	cmp	r3, r2
 800e388:	d17a      	bne.n	800e480 <HAL_ADC_MspInit+0x118>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800e38a:	2300      	movs	r3, #0
 800e38c:	61bb      	str	r3, [r7, #24]
 800e38e:	4b72      	ldr	r3, [pc, #456]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e392:	4a71      	ldr	r2, [pc, #452]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e398:	6453      	str	r3, [r2, #68]	; 0x44
 800e39a:	4b6f      	ldr	r3, [pc, #444]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e39c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e39e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e3a2:	61bb      	str	r3, [r7, #24]
 800e3a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e3a6:	2300      	movs	r3, #0
 800e3a8:	617b      	str	r3, [r7, #20]
 800e3aa:	4b6b      	ldr	r3, [pc, #428]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e3ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3ae:	4a6a      	ldr	r2, [pc, #424]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e3b0:	f043 0304 	orr.w	r3, r3, #4
 800e3b4:	6313      	str	r3, [r2, #48]	; 0x30
 800e3b6:	4b68      	ldr	r3, [pc, #416]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e3b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3ba:	f003 0304 	and.w	r3, r3, #4
 800e3be:	617b      	str	r3, [r7, #20]
 800e3c0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	613b      	str	r3, [r7, #16]
 800e3c6:	4b64      	ldr	r3, [pc, #400]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e3c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3ca:	4a63      	ldr	r2, [pc, #396]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e3cc:	f043 0302 	orr.w	r3, r3, #2
 800e3d0:	6313      	str	r3, [r2, #48]	; 0x30
 800e3d2:	4b61      	ldr	r3, [pc, #388]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e3d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3d6:	f003 0302 	and.w	r3, r3, #2
 800e3da:	613b      	str	r3, [r7, #16]
 800e3dc:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800e3de:	2311      	movs	r3, #17
 800e3e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e3e2:	2303      	movs	r3, #3
 800e3e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e3e6:	2300      	movs	r3, #0
 800e3e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e3ea:	f107 031c 	add.w	r3, r7, #28
 800e3ee:	4619      	mov	r1, r3
 800e3f0:	485a      	ldr	r0, [pc, #360]	; (800e55c <HAL_ADC_MspInit+0x1f4>)
 800e3f2:	f002 fb2f 	bl	8010a54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800e3f6:	2302      	movs	r3, #2
 800e3f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e3fa:	2303      	movs	r3, #3
 800e3fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e3fe:	2300      	movs	r3, #0
 800e400:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e402:	f107 031c 	add.w	r3, r7, #28
 800e406:	4619      	mov	r1, r3
 800e408:	4855      	ldr	r0, [pc, #340]	; (800e560 <HAL_ADC_MspInit+0x1f8>)
 800e40a:	f002 fb23 	bl	8010a54 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800e40e:	4b55      	ldr	r3, [pc, #340]	; (800e564 <HAL_ADC_MspInit+0x1fc>)
 800e410:	4a55      	ldr	r2, [pc, #340]	; (800e568 <HAL_ADC_MspInit+0x200>)
 800e412:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800e414:	4b53      	ldr	r3, [pc, #332]	; (800e564 <HAL_ADC_MspInit+0x1fc>)
 800e416:	2200      	movs	r2, #0
 800e418:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e41a:	4b52      	ldr	r3, [pc, #328]	; (800e564 <HAL_ADC_MspInit+0x1fc>)
 800e41c:	2200      	movs	r2, #0
 800e41e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800e420:	4b50      	ldr	r3, [pc, #320]	; (800e564 <HAL_ADC_MspInit+0x1fc>)
 800e422:	2200      	movs	r2, #0
 800e424:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800e426:	4b4f      	ldr	r3, [pc, #316]	; (800e564 <HAL_ADC_MspInit+0x1fc>)
 800e428:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e42c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e42e:	4b4d      	ldr	r3, [pc, #308]	; (800e564 <HAL_ADC_MspInit+0x1fc>)
 800e430:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e434:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e436:	4b4b      	ldr	r3, [pc, #300]	; (800e564 <HAL_ADC_MspInit+0x1fc>)
 800e438:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e43c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800e43e:	4b49      	ldr	r3, [pc, #292]	; (800e564 <HAL_ADC_MspInit+0x1fc>)
 800e440:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e444:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800e446:	4b47      	ldr	r3, [pc, #284]	; (800e564 <HAL_ADC_MspInit+0x1fc>)
 800e448:	2200      	movs	r2, #0
 800e44a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e44c:	4b45      	ldr	r3, [pc, #276]	; (800e564 <HAL_ADC_MspInit+0x1fc>)
 800e44e:	2200      	movs	r2, #0
 800e450:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800e452:	4844      	ldr	r0, [pc, #272]	; (800e564 <HAL_ADC_MspInit+0x1fc>)
 800e454:	f001 fb96 	bl	800fb84 <HAL_DMA_Init>
 800e458:	4603      	mov	r3, r0
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d001      	beq.n	800e462 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800e45e:	f7ff ff51 	bl	800e304 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	4a3f      	ldr	r2, [pc, #252]	; (800e564 <HAL_ADC_MspInit+0x1fc>)
 800e466:	639a      	str	r2, [r3, #56]	; 0x38
 800e468:	4a3e      	ldr	r2, [pc, #248]	; (800e564 <HAL_ADC_MspInit+0x1fc>)
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800e46e:	2200      	movs	r2, #0
 800e470:	2100      	movs	r1, #0
 800e472:	2012      	movs	r0, #18
 800e474:	f001 fb4f 	bl	800fb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800e478:	2012      	movs	r0, #18
 800e47a:	f001 fb68 	bl	800fb4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800e47e:	e065      	b.n	800e54c <HAL_ADC_MspInit+0x1e4>
  else if(hadc->Instance==ADC2)
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	4a39      	ldr	r2, [pc, #228]	; (800e56c <HAL_ADC_MspInit+0x204>)
 800e486:	4293      	cmp	r3, r2
 800e488:	d160      	bne.n	800e54c <HAL_ADC_MspInit+0x1e4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800e48a:	2300      	movs	r3, #0
 800e48c:	60fb      	str	r3, [r7, #12]
 800e48e:	4b32      	ldr	r3, [pc, #200]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e492:	4a31      	ldr	r2, [pc, #196]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e494:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e498:	6453      	str	r3, [r2, #68]	; 0x44
 800e49a:	4b2f      	ldr	r3, [pc, #188]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e49c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e49e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e4a2:	60fb      	str	r3, [r7, #12]
 800e4a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	60bb      	str	r3, [r7, #8]
 800e4aa:	4b2b      	ldr	r3, [pc, #172]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e4ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4ae:	4a2a      	ldr	r2, [pc, #168]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e4b0:	f043 0304 	orr.w	r3, r3, #4
 800e4b4:	6313      	str	r3, [r2, #48]	; 0x30
 800e4b6:	4b28      	ldr	r3, [pc, #160]	; (800e558 <HAL_ADC_MspInit+0x1f0>)
 800e4b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4ba:	f003 0304 	and.w	r3, r3, #4
 800e4be:	60bb      	str	r3, [r7, #8]
 800e4c0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800e4c2:	2322      	movs	r3, #34	; 0x22
 800e4c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e4c6:	2303      	movs	r3, #3
 800e4c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e4ca:	2300      	movs	r3, #0
 800e4cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e4ce:	f107 031c 	add.w	r3, r7, #28
 800e4d2:	4619      	mov	r1, r3
 800e4d4:	4821      	ldr	r0, [pc, #132]	; (800e55c <HAL_ADC_MspInit+0x1f4>)
 800e4d6:	f002 fabd 	bl	8010a54 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800e4da:	4b25      	ldr	r3, [pc, #148]	; (800e570 <HAL_ADC_MspInit+0x208>)
 800e4dc:	4a25      	ldr	r2, [pc, #148]	; (800e574 <HAL_ADC_MspInit+0x20c>)
 800e4de:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800e4e0:	4b23      	ldr	r3, [pc, #140]	; (800e570 <HAL_ADC_MspInit+0x208>)
 800e4e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e4e6:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e4e8:	4b21      	ldr	r3, [pc, #132]	; (800e570 <HAL_ADC_MspInit+0x208>)
 800e4ea:	2200      	movs	r2, #0
 800e4ec:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800e4ee:	4b20      	ldr	r3, [pc, #128]	; (800e570 <HAL_ADC_MspInit+0x208>)
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800e4f4:	4b1e      	ldr	r3, [pc, #120]	; (800e570 <HAL_ADC_MspInit+0x208>)
 800e4f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e4fa:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e4fc:	4b1c      	ldr	r3, [pc, #112]	; (800e570 <HAL_ADC_MspInit+0x208>)
 800e4fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e502:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e504:	4b1a      	ldr	r3, [pc, #104]	; (800e570 <HAL_ADC_MspInit+0x208>)
 800e506:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e50a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800e50c:	4b18      	ldr	r3, [pc, #96]	; (800e570 <HAL_ADC_MspInit+0x208>)
 800e50e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e512:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800e514:	4b16      	ldr	r3, [pc, #88]	; (800e570 <HAL_ADC_MspInit+0x208>)
 800e516:	2200      	movs	r2, #0
 800e518:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e51a:	4b15      	ldr	r3, [pc, #84]	; (800e570 <HAL_ADC_MspInit+0x208>)
 800e51c:	2200      	movs	r2, #0
 800e51e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800e520:	4813      	ldr	r0, [pc, #76]	; (800e570 <HAL_ADC_MspInit+0x208>)
 800e522:	f001 fb2f 	bl	800fb84 <HAL_DMA_Init>
 800e526:	4603      	mov	r3, r0
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d001      	beq.n	800e530 <HAL_ADC_MspInit+0x1c8>
      Error_Handler();
 800e52c:	f7ff feea 	bl	800e304 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	4a0f      	ldr	r2, [pc, #60]	; (800e570 <HAL_ADC_MspInit+0x208>)
 800e534:	639a      	str	r2, [r3, #56]	; 0x38
 800e536:	4a0e      	ldr	r2, [pc, #56]	; (800e570 <HAL_ADC_MspInit+0x208>)
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800e53c:	2200      	movs	r2, #0
 800e53e:	2100      	movs	r1, #0
 800e540:	2012      	movs	r0, #18
 800e542:	f001 fae8 	bl	800fb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800e546:	2012      	movs	r0, #18
 800e548:	f001 fb01 	bl	800fb4e <HAL_NVIC_EnableIRQ>
}
 800e54c:	bf00      	nop
 800e54e:	3730      	adds	r7, #48	; 0x30
 800e550:	46bd      	mov	sp, r7
 800e552:	bd80      	pop	{r7, pc}
 800e554:	40012000 	.word	0x40012000
 800e558:	40023800 	.word	0x40023800
 800e55c:	40020800 	.word	0x40020800
 800e560:	40020400 	.word	0x40020400
 800e564:	20016090 	.word	0x20016090
 800e568:	40026410 	.word	0x40026410
 800e56c:	40012100 	.word	0x40012100
 800e570:	200165c4 	.word	0x200165c4
 800e574:	40026440 	.word	0x40026440

0800e578 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	b08a      	sub	sp, #40	; 0x28
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e580:	f107 0314 	add.w	r3, r7, #20
 800e584:	2200      	movs	r2, #0
 800e586:	601a      	str	r2, [r3, #0]
 800e588:	605a      	str	r2, [r3, #4]
 800e58a:	609a      	str	r2, [r3, #8]
 800e58c:	60da      	str	r2, [r3, #12]
 800e58e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	4a19      	ldr	r2, [pc, #100]	; (800e5fc <HAL_SPI_MspInit+0x84>)
 800e596:	4293      	cmp	r3, r2
 800e598:	d12c      	bne.n	800e5f4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800e59a:	2300      	movs	r3, #0
 800e59c:	613b      	str	r3, [r7, #16]
 800e59e:	4b18      	ldr	r3, [pc, #96]	; (800e600 <HAL_SPI_MspInit+0x88>)
 800e5a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5a2:	4a17      	ldr	r2, [pc, #92]	; (800e600 <HAL_SPI_MspInit+0x88>)
 800e5a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e5a8:	6413      	str	r3, [r2, #64]	; 0x40
 800e5aa:	4b15      	ldr	r3, [pc, #84]	; (800e600 <HAL_SPI_MspInit+0x88>)
 800e5ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e5b2:	613b      	str	r3, [r7, #16]
 800e5b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	60fb      	str	r3, [r7, #12]
 800e5ba:	4b11      	ldr	r3, [pc, #68]	; (800e600 <HAL_SPI_MspInit+0x88>)
 800e5bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5be:	4a10      	ldr	r2, [pc, #64]	; (800e600 <HAL_SPI_MspInit+0x88>)
 800e5c0:	f043 0304 	orr.w	r3, r3, #4
 800e5c4:	6313      	str	r3, [r2, #48]	; 0x30
 800e5c6:	4b0e      	ldr	r3, [pc, #56]	; (800e600 <HAL_SPI_MspInit+0x88>)
 800e5c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5ca:	f003 0304 	and.w	r3, r3, #4
 800e5ce:	60fb      	str	r3, [r7, #12]
 800e5d0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800e5d2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800e5d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e5d8:	2302      	movs	r3, #2
 800e5da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e5dc:	2300      	movs	r3, #0
 800e5de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e5e0:	2303      	movs	r3, #3
 800e5e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800e5e4:	2306      	movs	r3, #6
 800e5e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e5e8:	f107 0314 	add.w	r3, r7, #20
 800e5ec:	4619      	mov	r1, r3
 800e5ee:	4805      	ldr	r0, [pc, #20]	; (800e604 <HAL_SPI_MspInit+0x8c>)
 800e5f0:	f002 fa30 	bl	8010a54 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800e5f4:	bf00      	nop
 800e5f6:	3728      	adds	r7, #40	; 0x28
 800e5f8:	46bd      	mov	sp, r7
 800e5fa:	bd80      	pop	{r7, pc}
 800e5fc:	40003c00 	.word	0x40003c00
 800e600:	40023800 	.word	0x40023800
 800e604:	40020800 	.word	0x40020800

0800e608 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800e608:	b580      	push	{r7, lr}
 800e60a:	b086      	sub	sp, #24
 800e60c:	af00      	add	r7, sp, #0
 800e60e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	4a40      	ldr	r2, [pc, #256]	; (800e718 <HAL_TIM_Base_MspInit+0x110>)
 800e616:	4293      	cmp	r3, r2
 800e618:	d116      	bne.n	800e648 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800e61a:	2300      	movs	r3, #0
 800e61c:	617b      	str	r3, [r7, #20]
 800e61e:	4b3f      	ldr	r3, [pc, #252]	; (800e71c <HAL_TIM_Base_MspInit+0x114>)
 800e620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e622:	4a3e      	ldr	r2, [pc, #248]	; (800e71c <HAL_TIM_Base_MspInit+0x114>)
 800e624:	f043 0301 	orr.w	r3, r3, #1
 800e628:	6453      	str	r3, [r2, #68]	; 0x44
 800e62a:	4b3c      	ldr	r3, [pc, #240]	; (800e71c <HAL_TIM_Base_MspInit+0x114>)
 800e62c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e62e:	f003 0301 	and.w	r3, r3, #1
 800e632:	617b      	str	r3, [r7, #20]
 800e634:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 800e636:	2200      	movs	r2, #0
 800e638:	2101      	movs	r1, #1
 800e63a:	2019      	movs	r0, #25
 800e63c:	f001 fa6b 	bl	800fb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800e640:	2019      	movs	r0, #25
 800e642:	f001 fa84 	bl	800fb4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800e646:	e062      	b.n	800e70e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM2)
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e650:	d116      	bne.n	800e680 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800e652:	2300      	movs	r3, #0
 800e654:	613b      	str	r3, [r7, #16]
 800e656:	4b31      	ldr	r3, [pc, #196]	; (800e71c <HAL_TIM_Base_MspInit+0x114>)
 800e658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e65a:	4a30      	ldr	r2, [pc, #192]	; (800e71c <HAL_TIM_Base_MspInit+0x114>)
 800e65c:	f043 0301 	orr.w	r3, r3, #1
 800e660:	6413      	str	r3, [r2, #64]	; 0x40
 800e662:	4b2e      	ldr	r3, [pc, #184]	; (800e71c <HAL_TIM_Base_MspInit+0x114>)
 800e664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e666:	f003 0301 	and.w	r3, r3, #1
 800e66a:	613b      	str	r3, [r7, #16]
 800e66c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800e66e:	2200      	movs	r2, #0
 800e670:	2100      	movs	r1, #0
 800e672:	201c      	movs	r0, #28
 800e674:	f001 fa4f 	bl	800fb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800e678:	201c      	movs	r0, #28
 800e67a:	f001 fa68 	bl	800fb4e <HAL_NVIC_EnableIRQ>
}
 800e67e:	e046      	b.n	800e70e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM5)
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	4a26      	ldr	r2, [pc, #152]	; (800e720 <HAL_TIM_Base_MspInit+0x118>)
 800e686:	4293      	cmp	r3, r2
 800e688:	d116      	bne.n	800e6b8 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800e68a:	2300      	movs	r3, #0
 800e68c:	60fb      	str	r3, [r7, #12]
 800e68e:	4b23      	ldr	r3, [pc, #140]	; (800e71c <HAL_TIM_Base_MspInit+0x114>)
 800e690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e692:	4a22      	ldr	r2, [pc, #136]	; (800e71c <HAL_TIM_Base_MspInit+0x114>)
 800e694:	f043 0308 	orr.w	r3, r3, #8
 800e698:	6413      	str	r3, [r2, #64]	; 0x40
 800e69a:	4b20      	ldr	r3, [pc, #128]	; (800e71c <HAL_TIM_Base_MspInit+0x114>)
 800e69c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e69e:	f003 0308 	and.w	r3, r3, #8
 800e6a2:	60fb      	str	r3, [r7, #12]
 800e6a4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800e6a6:	2200      	movs	r2, #0
 800e6a8:	2100      	movs	r1, #0
 800e6aa:	2032      	movs	r0, #50	; 0x32
 800e6ac:	f001 fa33 	bl	800fb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800e6b0:	2032      	movs	r0, #50	; 0x32
 800e6b2:	f001 fa4c 	bl	800fb4e <HAL_NVIC_EnableIRQ>
}
 800e6b6:	e02a      	b.n	800e70e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM8)
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	4a19      	ldr	r2, [pc, #100]	; (800e724 <HAL_TIM_Base_MspInit+0x11c>)
 800e6be:	4293      	cmp	r3, r2
 800e6c0:	d125      	bne.n	800e70e <HAL_TIM_Base_MspInit+0x106>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	60bb      	str	r3, [r7, #8]
 800e6c6:	4b15      	ldr	r3, [pc, #84]	; (800e71c <HAL_TIM_Base_MspInit+0x114>)
 800e6c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e6ca:	4a14      	ldr	r2, [pc, #80]	; (800e71c <HAL_TIM_Base_MspInit+0x114>)
 800e6cc:	f043 0302 	orr.w	r3, r3, #2
 800e6d0:	6453      	str	r3, [r2, #68]	; 0x44
 800e6d2:	4b12      	ldr	r3, [pc, #72]	; (800e71c <HAL_TIM_Base_MspInit+0x114>)
 800e6d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e6d6:	f003 0302 	and.w	r3, r3, #2
 800e6da:	60bb      	str	r3, [r7, #8]
 800e6dc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 2, 0);
 800e6de:	2200      	movs	r2, #0
 800e6e0:	2102      	movs	r1, #2
 800e6e2:	202c      	movs	r0, #44	; 0x2c
 800e6e4:	f001 fa17 	bl	800fb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800e6e8:	202c      	movs	r0, #44	; 0x2c
 800e6ea:	f001 fa30 	bl	800fb4e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	2100      	movs	r1, #0
 800e6f2:	202d      	movs	r0, #45	; 0x2d
 800e6f4:	f001 fa0f 	bl	800fb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800e6f8:	202d      	movs	r0, #45	; 0x2d
 800e6fa:	f001 fa28 	bl	800fb4e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 800e6fe:	2200      	movs	r2, #0
 800e700:	2100      	movs	r1, #0
 800e702:	202e      	movs	r0, #46	; 0x2e
 800e704:	f001 fa07 	bl	800fb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800e708:	202e      	movs	r0, #46	; 0x2e
 800e70a:	f001 fa20 	bl	800fb4e <HAL_NVIC_EnableIRQ>
}
 800e70e:	bf00      	nop
 800e710:	3718      	adds	r7, #24
 800e712:	46bd      	mov	sp, r7
 800e714:	bd80      	pop	{r7, pc}
 800e716:	bf00      	nop
 800e718:	40010000 	.word	0x40010000
 800e71c:	40023800 	.word	0x40023800
 800e720:	40000c00 	.word	0x40000c00
 800e724:	40010400 	.word	0x40010400

0800e728 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	b08c      	sub	sp, #48	; 0x30
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e730:	f107 031c 	add.w	r3, r7, #28
 800e734:	2200      	movs	r2, #0
 800e736:	601a      	str	r2, [r3, #0]
 800e738:	605a      	str	r2, [r3, #4]
 800e73a:	609a      	str	r2, [r3, #8]
 800e73c:	60da      	str	r2, [r3, #12]
 800e73e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	4a3a      	ldr	r2, [pc, #232]	; (800e830 <HAL_TIM_Encoder_MspInit+0x108>)
 800e746:	4293      	cmp	r3, r2
 800e748:	d134      	bne.n	800e7b4 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800e74a:	2300      	movs	r3, #0
 800e74c:	61bb      	str	r3, [r7, #24]
 800e74e:	4b39      	ldr	r3, [pc, #228]	; (800e834 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e752:	4a38      	ldr	r2, [pc, #224]	; (800e834 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e754:	f043 0302 	orr.w	r3, r3, #2
 800e758:	6413      	str	r3, [r2, #64]	; 0x40
 800e75a:	4b36      	ldr	r3, [pc, #216]	; (800e834 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e75c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e75e:	f003 0302 	and.w	r3, r3, #2
 800e762:	61bb      	str	r3, [r7, #24]
 800e764:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e766:	2300      	movs	r3, #0
 800e768:	617b      	str	r3, [r7, #20]
 800e76a:	4b32      	ldr	r3, [pc, #200]	; (800e834 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e76c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e76e:	4a31      	ldr	r2, [pc, #196]	; (800e834 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e770:	f043 0301 	orr.w	r3, r3, #1
 800e774:	6313      	str	r3, [r2, #48]	; 0x30
 800e776:	4b2f      	ldr	r3, [pc, #188]	; (800e834 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e77a:	f003 0301 	and.w	r3, r3, #1
 800e77e:	617b      	str	r3, [r7, #20]
 800e780:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800e782:	23c0      	movs	r3, #192	; 0xc0
 800e784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e786:	2302      	movs	r3, #2
 800e788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e78a:	2300      	movs	r3, #0
 800e78c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e78e:	2300      	movs	r3, #0
 800e790:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800e792:	2302      	movs	r3, #2
 800e794:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e796:	f107 031c 	add.w	r3, r7, #28
 800e79a:	4619      	mov	r1, r3
 800e79c:	4826      	ldr	r0, [pc, #152]	; (800e838 <HAL_TIM_Encoder_MspInit+0x110>)
 800e79e:	f002 f959 	bl	8010a54 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800e7a2:	2200      	movs	r2, #0
 800e7a4:	2100      	movs	r1, #0
 800e7a6:	201d      	movs	r0, #29
 800e7a8:	f001 f9b5 	bl	800fb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800e7ac:	201d      	movs	r0, #29
 800e7ae:	f001 f9ce 	bl	800fb4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800e7b2:	e038      	b.n	800e826 <HAL_TIM_Encoder_MspInit+0xfe>
  else if(htim_encoder->Instance==TIM4)
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	4a20      	ldr	r2, [pc, #128]	; (800e83c <HAL_TIM_Encoder_MspInit+0x114>)
 800e7ba:	4293      	cmp	r3, r2
 800e7bc:	d133      	bne.n	800e826 <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800e7be:	2300      	movs	r3, #0
 800e7c0:	613b      	str	r3, [r7, #16]
 800e7c2:	4b1c      	ldr	r3, [pc, #112]	; (800e834 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e7c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7c6:	4a1b      	ldr	r2, [pc, #108]	; (800e834 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e7c8:	f043 0304 	orr.w	r3, r3, #4
 800e7cc:	6413      	str	r3, [r2, #64]	; 0x40
 800e7ce:	4b19      	ldr	r3, [pc, #100]	; (800e834 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e7d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7d2:	f003 0304 	and.w	r3, r3, #4
 800e7d6:	613b      	str	r3, [r7, #16]
 800e7d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e7da:	2300      	movs	r3, #0
 800e7dc:	60fb      	str	r3, [r7, #12]
 800e7de:	4b15      	ldr	r3, [pc, #84]	; (800e834 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e7e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7e2:	4a14      	ldr	r2, [pc, #80]	; (800e834 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e7e4:	f043 0302 	orr.w	r3, r3, #2
 800e7e8:	6313      	str	r3, [r2, #48]	; 0x30
 800e7ea:	4b12      	ldr	r3, [pc, #72]	; (800e834 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e7ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7ee:	f003 0302 	and.w	r3, r3, #2
 800e7f2:	60fb      	str	r3, [r7, #12]
 800e7f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800e7f6:	23c0      	movs	r3, #192	; 0xc0
 800e7f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e7fa:	2302      	movs	r3, #2
 800e7fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e7fe:	2300      	movs	r3, #0
 800e800:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e802:	2300      	movs	r3, #0
 800e804:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800e806:	2302      	movs	r3, #2
 800e808:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e80a:	f107 031c 	add.w	r3, r7, #28
 800e80e:	4619      	mov	r1, r3
 800e810:	480b      	ldr	r0, [pc, #44]	; (800e840 <HAL_TIM_Encoder_MspInit+0x118>)
 800e812:	f002 f91f 	bl	8010a54 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800e816:	2200      	movs	r2, #0
 800e818:	2100      	movs	r1, #0
 800e81a:	201e      	movs	r0, #30
 800e81c:	f001 f97b 	bl	800fb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800e820:	201e      	movs	r0, #30
 800e822:	f001 f994 	bl	800fb4e <HAL_NVIC_EnableIRQ>
}
 800e826:	bf00      	nop
 800e828:	3730      	adds	r7, #48	; 0x30
 800e82a:	46bd      	mov	sp, r7
 800e82c:	bd80      	pop	{r7, pc}
 800e82e:	bf00      	nop
 800e830:	40000400 	.word	0x40000400
 800e834:	40023800 	.word	0x40023800
 800e838:	40020000 	.word	0x40020000
 800e83c:	40000800 	.word	0x40000800
 800e840:	40020400 	.word	0x40020400

0800e844 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800e844:	b580      	push	{r7, lr}
 800e846:	b08c      	sub	sp, #48	; 0x30
 800e848:	af00      	add	r7, sp, #0
 800e84a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e84c:	f107 031c 	add.w	r3, r7, #28
 800e850:	2200      	movs	r2, #0
 800e852:	601a      	str	r2, [r3, #0]
 800e854:	605a      	str	r2, [r3, #4]
 800e856:	609a      	str	r2, [r3, #8]
 800e858:	60da      	str	r2, [r3, #12]
 800e85a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e864:	d11e      	bne.n	800e8a4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e866:	2300      	movs	r3, #0
 800e868:	61bb      	str	r3, [r7, #24]
 800e86a:	4b43      	ldr	r3, [pc, #268]	; (800e978 <HAL_TIM_MspPostInit+0x134>)
 800e86c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e86e:	4a42      	ldr	r2, [pc, #264]	; (800e978 <HAL_TIM_MspPostInit+0x134>)
 800e870:	f043 0301 	orr.w	r3, r3, #1
 800e874:	6313      	str	r3, [r2, #48]	; 0x30
 800e876:	4b40      	ldr	r3, [pc, #256]	; (800e978 <HAL_TIM_MspPostInit+0x134>)
 800e878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e87a:	f003 0301 	and.w	r3, r3, #1
 800e87e:	61bb      	str	r3, [r7, #24]
 800e880:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800e882:	2308      	movs	r3, #8
 800e884:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e886:	2302      	movs	r3, #2
 800e888:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e88a:	2300      	movs	r3, #0
 800e88c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e88e:	2303      	movs	r3, #3
 800e890:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800e892:	2301      	movs	r3, #1
 800e894:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e896:	f107 031c 	add.w	r3, r7, #28
 800e89a:	4619      	mov	r1, r3
 800e89c:	4837      	ldr	r0, [pc, #220]	; (800e97c <HAL_TIM_MspPostInit+0x138>)
 800e89e:	f002 f8d9 	bl	8010a54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800e8a2:	e064      	b.n	800e96e <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM5)
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	4a35      	ldr	r2, [pc, #212]	; (800e980 <HAL_TIM_MspPostInit+0x13c>)
 800e8aa:	4293      	cmp	r3, r2
 800e8ac:	d11e      	bne.n	800e8ec <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	617b      	str	r3, [r7, #20]
 800e8b2:	4b31      	ldr	r3, [pc, #196]	; (800e978 <HAL_TIM_MspPostInit+0x134>)
 800e8b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8b6:	4a30      	ldr	r2, [pc, #192]	; (800e978 <HAL_TIM_MspPostInit+0x134>)
 800e8b8:	f043 0301 	orr.w	r3, r3, #1
 800e8bc:	6313      	str	r3, [r2, #48]	; 0x30
 800e8be:	4b2e      	ldr	r3, [pc, #184]	; (800e978 <HAL_TIM_MspPostInit+0x134>)
 800e8c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8c2:	f003 0301 	and.w	r3, r3, #1
 800e8c6:	617b      	str	r3, [r7, #20]
 800e8c8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800e8ca:	2302      	movs	r3, #2
 800e8cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e8ce:	2302      	movs	r3, #2
 800e8d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e8d2:	2300      	movs	r3, #0
 800e8d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800e8da:	2302      	movs	r3, #2
 800e8dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e8de:	f107 031c 	add.w	r3, r7, #28
 800e8e2:	4619      	mov	r1, r3
 800e8e4:	4825      	ldr	r0, [pc, #148]	; (800e97c <HAL_TIM_MspPostInit+0x138>)
 800e8e6:	f002 f8b5 	bl	8010a54 <HAL_GPIO_Init>
}
 800e8ea:	e040      	b.n	800e96e <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	4a24      	ldr	r2, [pc, #144]	; (800e984 <HAL_TIM_MspPostInit+0x140>)
 800e8f2:	4293      	cmp	r3, r2
 800e8f4:	d13b      	bne.n	800e96e <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	613b      	str	r3, [r7, #16]
 800e8fa:	4b1f      	ldr	r3, [pc, #124]	; (800e978 <HAL_TIM_MspPostInit+0x134>)
 800e8fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8fe:	4a1e      	ldr	r2, [pc, #120]	; (800e978 <HAL_TIM_MspPostInit+0x134>)
 800e900:	f043 0301 	orr.w	r3, r3, #1
 800e904:	6313      	str	r3, [r2, #48]	; 0x30
 800e906:	4b1c      	ldr	r3, [pc, #112]	; (800e978 <HAL_TIM_MspPostInit+0x134>)
 800e908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e90a:	f003 0301 	and.w	r3, r3, #1
 800e90e:	613b      	str	r3, [r7, #16]
 800e910:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e912:	2300      	movs	r3, #0
 800e914:	60fb      	str	r3, [r7, #12]
 800e916:	4b18      	ldr	r3, [pc, #96]	; (800e978 <HAL_TIM_MspPostInit+0x134>)
 800e918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e91a:	4a17      	ldr	r2, [pc, #92]	; (800e978 <HAL_TIM_MspPostInit+0x134>)
 800e91c:	f043 0304 	orr.w	r3, r3, #4
 800e920:	6313      	str	r3, [r2, #48]	; 0x30
 800e922:	4b15      	ldr	r3, [pc, #84]	; (800e978 <HAL_TIM_MspPostInit+0x134>)
 800e924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e926:	f003 0304 	and.w	r3, r3, #4
 800e92a:	60fb      	str	r3, [r7, #12]
 800e92c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800e92e:	2320      	movs	r3, #32
 800e930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e932:	2302      	movs	r3, #2
 800e934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e936:	2300      	movs	r3, #0
 800e938:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e93a:	2300      	movs	r3, #0
 800e93c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800e93e:	2303      	movs	r3, #3
 800e940:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e942:	f107 031c 	add.w	r3, r7, #28
 800e946:	4619      	mov	r1, r3
 800e948:	480c      	ldr	r0, [pc, #48]	; (800e97c <HAL_TIM_MspPostInit+0x138>)
 800e94a:	f002 f883 	bl	8010a54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800e94e:	2340      	movs	r3, #64	; 0x40
 800e950:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e952:	2302      	movs	r3, #2
 800e954:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e956:	2300      	movs	r3, #0
 800e958:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e95a:	2300      	movs	r3, #0
 800e95c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800e95e:	2303      	movs	r3, #3
 800e960:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e962:	f107 031c 	add.w	r3, r7, #28
 800e966:	4619      	mov	r1, r3
 800e968:	4807      	ldr	r0, [pc, #28]	; (800e988 <HAL_TIM_MspPostInit+0x144>)
 800e96a:	f002 f873 	bl	8010a54 <HAL_GPIO_Init>
}
 800e96e:	bf00      	nop
 800e970:	3730      	adds	r7, #48	; 0x30
 800e972:	46bd      	mov	sp, r7
 800e974:	bd80      	pop	{r7, pc}
 800e976:	bf00      	nop
 800e978:	40023800 	.word	0x40023800
 800e97c:	40020000 	.word	0x40020000
 800e980:	40000c00 	.word	0x40000c00
 800e984:	40010400 	.word	0x40010400
 800e988:	40020800 	.word	0x40020800

0800e98c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800e98c:	b580      	push	{r7, lr}
 800e98e:	b08a      	sub	sp, #40	; 0x28
 800e990:	af00      	add	r7, sp, #0
 800e992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e994:	f107 0314 	add.w	r3, r7, #20
 800e998:	2200      	movs	r2, #0
 800e99a:	601a      	str	r2, [r3, #0]
 800e99c:	605a      	str	r2, [r3, #4]
 800e99e:	609a      	str	r2, [r3, #8]
 800e9a0:	60da      	str	r2, [r3, #12]
 800e9a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	4a19      	ldr	r2, [pc, #100]	; (800ea10 <HAL_UART_MspInit+0x84>)
 800e9aa:	4293      	cmp	r3, r2
 800e9ac:	d12c      	bne.n	800ea08 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	613b      	str	r3, [r7, #16]
 800e9b2:	4b18      	ldr	r3, [pc, #96]	; (800ea14 <HAL_UART_MspInit+0x88>)
 800e9b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e9b6:	4a17      	ldr	r2, [pc, #92]	; (800ea14 <HAL_UART_MspInit+0x88>)
 800e9b8:	f043 0310 	orr.w	r3, r3, #16
 800e9bc:	6453      	str	r3, [r2, #68]	; 0x44
 800e9be:	4b15      	ldr	r3, [pc, #84]	; (800ea14 <HAL_UART_MspInit+0x88>)
 800e9c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e9c2:	f003 0310 	and.w	r3, r3, #16
 800e9c6:	613b      	str	r3, [r7, #16]
 800e9c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e9ca:	2300      	movs	r3, #0
 800e9cc:	60fb      	str	r3, [r7, #12]
 800e9ce:	4b11      	ldr	r3, [pc, #68]	; (800ea14 <HAL_UART_MspInit+0x88>)
 800e9d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e9d2:	4a10      	ldr	r2, [pc, #64]	; (800ea14 <HAL_UART_MspInit+0x88>)
 800e9d4:	f043 0301 	orr.w	r3, r3, #1
 800e9d8:	6313      	str	r3, [r2, #48]	; 0x30
 800e9da:	4b0e      	ldr	r3, [pc, #56]	; (800ea14 <HAL_UART_MspInit+0x88>)
 800e9dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e9de:	f003 0301 	and.w	r3, r3, #1
 800e9e2:	60fb      	str	r3, [r7, #12]
 800e9e4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800e9e6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800e9ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e9ec:	2302      	movs	r3, #2
 800e9ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e9f4:	2303      	movs	r3, #3
 800e9f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800e9f8:	2307      	movs	r3, #7
 800e9fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e9fc:	f107 0314 	add.w	r3, r7, #20
 800ea00:	4619      	mov	r1, r3
 800ea02:	4805      	ldr	r0, [pc, #20]	; (800ea18 <HAL_UART_MspInit+0x8c>)
 800ea04:	f002 f826 	bl	8010a54 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800ea08:	bf00      	nop
 800ea0a:	3728      	adds	r7, #40	; 0x28
 800ea0c:	46bd      	mov	sp, r7
 800ea0e:	bd80      	pop	{r7, pc}
 800ea10:	40011000 	.word	0x40011000
 800ea14:	40023800 	.word	0x40023800
 800ea18:	40020000 	.word	0x40020000

0800ea1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ea1c:	b480      	push	{r7}
 800ea1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800ea20:	e7fe      	b.n	800ea20 <NMI_Handler+0x4>

0800ea22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ea22:	b480      	push	{r7}
 800ea24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800ea26:	e7fe      	b.n	800ea26 <HardFault_Handler+0x4>

0800ea28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ea28:	b480      	push	{r7}
 800ea2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800ea2c:	e7fe      	b.n	800ea2c <MemManage_Handler+0x4>

0800ea2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ea2e:	b480      	push	{r7}
 800ea30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800ea32:	e7fe      	b.n	800ea32 <BusFault_Handler+0x4>

0800ea34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ea34:	b480      	push	{r7}
 800ea36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800ea38:	e7fe      	b.n	800ea38 <UsageFault_Handler+0x4>

0800ea3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800ea3a:	b480      	push	{r7}
 800ea3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800ea3e:	bf00      	nop
 800ea40:	46bd      	mov	sp, r7
 800ea42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea46:	4770      	bx	lr

0800ea48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ea48:	b480      	push	{r7}
 800ea4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800ea4c:	bf00      	nop
 800ea4e:	46bd      	mov	sp, r7
 800ea50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea54:	4770      	bx	lr

0800ea56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800ea56:	b480      	push	{r7}
 800ea58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800ea5a:	bf00      	nop
 800ea5c:	46bd      	mov	sp, r7
 800ea5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea62:	4770      	bx	lr

0800ea64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800ea64:	b580      	push	{r7, lr}
 800ea66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800ea68:	f000 f9b0 	bl	800edcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800ea6c:	bf00      	nop
 800ea6e:	bd80      	pop	{r7, pc}

0800ea70 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 800ea70:	b580      	push	{r7, lr}
 800ea72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 800ea74:	f001 fcb8 	bl	80103e8 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 800ea78:	bf00      	nop
 800ea7a:	bd80      	pop	{r7, pc}

0800ea7c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800ea7c:	b580      	push	{r7, lr}
 800ea7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800ea80:	4803      	ldr	r0, [pc, #12]	; (800ea90 <ADC_IRQHandler+0x14>)
 800ea82:	f000 fa28 	bl	800eed6 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800ea86:	4803      	ldr	r0, [pc, #12]	; (800ea94 <ADC_IRQHandler+0x18>)
 800ea88:	f000 fa25 	bl	800eed6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800ea8c:	bf00      	nop
 800ea8e:	bd80      	pop	{r7, pc}
 800ea90:	20015c18 	.word	0x20015c18
 800ea94:	20005114 	.word	0x20005114

0800ea98 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800ea98:	b580      	push	{r7, lr}
 800ea9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800ea9c:	4802      	ldr	r0, [pc, #8]	; (800eaa8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800ea9e:	f003 febe 	bl	801281e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800eaa2:	bf00      	nop
 800eaa4:	bd80      	pop	{r7, pc}
 800eaa6:	bf00      	nop
 800eaa8:	20016130 	.word	0x20016130

0800eaac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800eaac:	b580      	push	{r7, lr}
 800eaae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800eab0:	4802      	ldr	r0, [pc, #8]	; (800eabc <TIM2_IRQHandler+0x10>)
 800eab2:	f003 feb4 	bl	801281e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800eab6:	bf00      	nop
 800eab8:	bd80      	pop	{r7, pc}
 800eaba:	bf00      	nop
 800eabc:	20016580 	.word	0x20016580

0800eac0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800eac0:	b580      	push	{r7, lr}
 800eac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800eac4:	4802      	ldr	r0, [pc, #8]	; (800ead0 <TIM3_IRQHandler+0x10>)
 800eac6:	f003 feaa 	bl	801281e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800eaca:	bf00      	nop
 800eacc:	bd80      	pop	{r7, pc}
 800eace:	bf00      	nop
 800ead0:	20015b78 	.word	0x20015b78

0800ead4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800ead4:	b580      	push	{r7, lr}
 800ead6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800ead8:	4802      	ldr	r0, [pc, #8]	; (800eae4 <TIM4_IRQHandler+0x10>)
 800eada:	f003 fea0 	bl	801281e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800eade:	bf00      	nop
 800eae0:	bd80      	pop	{r7, pc}
 800eae2:	bf00      	nop
 800eae4:	200050d4 	.word	0x200050d4

0800eae8 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800eae8:	b580      	push	{r7, lr}
 800eaea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800eaec:	4802      	ldr	r0, [pc, #8]	; (800eaf8 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800eaee:	f003 fe96 	bl	801281e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800eaf2:	bf00      	nop
 800eaf4:	bd80      	pop	{r7, pc}
 800eaf6:	bf00      	nop
 800eaf8:	20005090 	.word	0x20005090

0800eafc <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 800eafc:	b580      	push	{r7, lr}
 800eafe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800eb00:	4802      	ldr	r0, [pc, #8]	; (800eb0c <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800eb02:	f003 fe8c 	bl	801281e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800eb06:	bf00      	nop
 800eb08:	bd80      	pop	{r7, pc}
 800eb0a:	bf00      	nop
 800eb0c:	20005090 	.word	0x20005090

0800eb10 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800eb14:	4802      	ldr	r0, [pc, #8]	; (800eb20 <TIM8_CC_IRQHandler+0x10>)
 800eb16:	f003 fe82 	bl	801281e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800eb1a:	bf00      	nop
 800eb1c:	bd80      	pop	{r7, pc}
 800eb1e:	bf00      	nop
 800eb20:	20005090 	.word	0x20005090

0800eb24 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800eb28:	4802      	ldr	r0, [pc, #8]	; (800eb34 <TIM5_IRQHandler+0x10>)
 800eb2a:	f003 fe78 	bl	801281e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800eb2e:	bf00      	nop
 800eb30:	bd80      	pop	{r7, pc}
 800eb32:	bf00      	nop
 800eb34:	20015b34 	.word	0x20015b34

0800eb38 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800eb3c:	4802      	ldr	r0, [pc, #8]	; (800eb48 <DMA2_Stream0_IRQHandler+0x10>)
 800eb3e:	f001 f997 	bl	800fe70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800eb42:	bf00      	nop
 800eb44:	bd80      	pop	{r7, pc}
 800eb46:	bf00      	nop
 800eb48:	20016090 	.word	0x20016090

0800eb4c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800eb4c:	b580      	push	{r7, lr}
 800eb4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800eb50:	4802      	ldr	r0, [pc, #8]	; (800eb5c <DMA2_Stream2_IRQHandler+0x10>)
 800eb52:	f001 f98d 	bl	800fe70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800eb56:	bf00      	nop
 800eb58:	bd80      	pop	{r7, pc}
 800eb5a:	bf00      	nop
 800eb5c:	200165c4 	.word	0x200165c4

0800eb60 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800eb60:	b580      	push	{r7, lr}
 800eb62:	b086      	sub	sp, #24
 800eb64:	af00      	add	r7, sp, #0
 800eb66:	60f8      	str	r0, [r7, #12]
 800eb68:	60b9      	str	r1, [r7, #8]
 800eb6a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800eb6c:	2300      	movs	r3, #0
 800eb6e:	617b      	str	r3, [r7, #20]
 800eb70:	e00a      	b.n	800eb88 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800eb72:	f3af 8000 	nop.w
 800eb76:	4601      	mov	r1, r0
 800eb78:	68bb      	ldr	r3, [r7, #8]
 800eb7a:	1c5a      	adds	r2, r3, #1
 800eb7c:	60ba      	str	r2, [r7, #8]
 800eb7e:	b2ca      	uxtb	r2, r1
 800eb80:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800eb82:	697b      	ldr	r3, [r7, #20]
 800eb84:	3301      	adds	r3, #1
 800eb86:	617b      	str	r3, [r7, #20]
 800eb88:	697a      	ldr	r2, [r7, #20]
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	429a      	cmp	r2, r3
 800eb8e:	dbf0      	blt.n	800eb72 <_read+0x12>
	}

return len;
 800eb90:	687b      	ldr	r3, [r7, #4]
}
 800eb92:	4618      	mov	r0, r3
 800eb94:	3718      	adds	r7, #24
 800eb96:	46bd      	mov	sp, r7
 800eb98:	bd80      	pop	{r7, pc}

0800eb9a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800eb9a:	b580      	push	{r7, lr}
 800eb9c:	b086      	sub	sp, #24
 800eb9e:	af00      	add	r7, sp, #0
 800eba0:	60f8      	str	r0, [r7, #12]
 800eba2:	60b9      	str	r1, [r7, #8]
 800eba4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800eba6:	2300      	movs	r3, #0
 800eba8:	617b      	str	r3, [r7, #20]
 800ebaa:	e009      	b.n	800ebc0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800ebac:	68bb      	ldr	r3, [r7, #8]
 800ebae:	1c5a      	adds	r2, r3, #1
 800ebb0:	60ba      	str	r2, [r7, #8]
 800ebb2:	781b      	ldrb	r3, [r3, #0]
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	f7fa fefb 	bl	80099b0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ebba:	697b      	ldr	r3, [r7, #20]
 800ebbc:	3301      	adds	r3, #1
 800ebbe:	617b      	str	r3, [r7, #20]
 800ebc0:	697a      	ldr	r2, [r7, #20]
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	429a      	cmp	r2, r3
 800ebc6:	dbf1      	blt.n	800ebac <_write+0x12>
	}
	return len;
 800ebc8:	687b      	ldr	r3, [r7, #4]
}
 800ebca:	4618      	mov	r0, r3
 800ebcc:	3718      	adds	r7, #24
 800ebce:	46bd      	mov	sp, r7
 800ebd0:	bd80      	pop	{r7, pc}

0800ebd2 <_close>:

int _close(int file)
{
 800ebd2:	b480      	push	{r7}
 800ebd4:	b083      	sub	sp, #12
 800ebd6:	af00      	add	r7, sp, #0
 800ebd8:	6078      	str	r0, [r7, #4]
	return -1;
 800ebda:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ebde:	4618      	mov	r0, r3
 800ebe0:	370c      	adds	r7, #12
 800ebe2:	46bd      	mov	sp, r7
 800ebe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebe8:	4770      	bx	lr

0800ebea <_fstat>:


int _fstat(int file, struct stat *st)
{
 800ebea:	b480      	push	{r7}
 800ebec:	b083      	sub	sp, #12
 800ebee:	af00      	add	r7, sp, #0
 800ebf0:	6078      	str	r0, [r7, #4]
 800ebf2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800ebfa:	605a      	str	r2, [r3, #4]
	return 0;
 800ebfc:	2300      	movs	r3, #0
}
 800ebfe:	4618      	mov	r0, r3
 800ec00:	370c      	adds	r7, #12
 800ec02:	46bd      	mov	sp, r7
 800ec04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec08:	4770      	bx	lr

0800ec0a <_isatty>:

int _isatty(int file)
{
 800ec0a:	b480      	push	{r7}
 800ec0c:	b083      	sub	sp, #12
 800ec0e:	af00      	add	r7, sp, #0
 800ec10:	6078      	str	r0, [r7, #4]
	return 1;
 800ec12:	2301      	movs	r3, #1
}
 800ec14:	4618      	mov	r0, r3
 800ec16:	370c      	adds	r7, #12
 800ec18:	46bd      	mov	sp, r7
 800ec1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec1e:	4770      	bx	lr

0800ec20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800ec20:	b480      	push	{r7}
 800ec22:	b085      	sub	sp, #20
 800ec24:	af00      	add	r7, sp, #0
 800ec26:	60f8      	str	r0, [r7, #12]
 800ec28:	60b9      	str	r1, [r7, #8]
 800ec2a:	607a      	str	r2, [r7, #4]
	return 0;
 800ec2c:	2300      	movs	r3, #0
}
 800ec2e:	4618      	mov	r0, r3
 800ec30:	3714      	adds	r7, #20
 800ec32:	46bd      	mov	sp, r7
 800ec34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec38:	4770      	bx	lr
	...

0800ec3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b086      	sub	sp, #24
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800ec44:	4a14      	ldr	r2, [pc, #80]	; (800ec98 <_sbrk+0x5c>)
 800ec46:	4b15      	ldr	r3, [pc, #84]	; (800ec9c <_sbrk+0x60>)
 800ec48:	1ad3      	subs	r3, r2, r3
 800ec4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800ec4c:	697b      	ldr	r3, [r7, #20]
 800ec4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800ec50:	4b13      	ldr	r3, [pc, #76]	; (800eca0 <_sbrk+0x64>)
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d102      	bne.n	800ec5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800ec58:	4b11      	ldr	r3, [pc, #68]	; (800eca0 <_sbrk+0x64>)
 800ec5a:	4a12      	ldr	r2, [pc, #72]	; (800eca4 <_sbrk+0x68>)
 800ec5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800ec5e:	4b10      	ldr	r3, [pc, #64]	; (800eca0 <_sbrk+0x64>)
 800ec60:	681a      	ldr	r2, [r3, #0]
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	4413      	add	r3, r2
 800ec66:	693a      	ldr	r2, [r7, #16]
 800ec68:	429a      	cmp	r2, r3
 800ec6a:	d207      	bcs.n	800ec7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800ec6c:	f005 fabe 	bl	80141ec <__errno>
 800ec70:	4602      	mov	r2, r0
 800ec72:	230c      	movs	r3, #12
 800ec74:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800ec76:	f04f 33ff 	mov.w	r3, #4294967295
 800ec7a:	e009      	b.n	800ec90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800ec7c:	4b08      	ldr	r3, [pc, #32]	; (800eca0 <_sbrk+0x64>)
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800ec82:	4b07      	ldr	r3, [pc, #28]	; (800eca0 <_sbrk+0x64>)
 800ec84:	681a      	ldr	r2, [r3, #0]
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	4413      	add	r3, r2
 800ec8a:	4a05      	ldr	r2, [pc, #20]	; (800eca0 <_sbrk+0x64>)
 800ec8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800ec8e:	68fb      	ldr	r3, [r7, #12]
}
 800ec90:	4618      	mov	r0, r3
 800ec92:	3718      	adds	r7, #24
 800ec94:	46bd      	mov	sp, r7
 800ec96:	bd80      	pop	{r7, pc}
 800ec98:	20020000 	.word	0x20020000
 800ec9c:	00000400 	.word	0x00000400
 800eca0:	20005038 	.word	0x20005038
 800eca4:	20016668 	.word	0x20016668

0800eca8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800eca8:	b480      	push	{r7}
 800ecaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800ecac:	4b08      	ldr	r3, [pc, #32]	; (800ecd0 <SystemInit+0x28>)
 800ecae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ecb2:	4a07      	ldr	r2, [pc, #28]	; (800ecd0 <SystemInit+0x28>)
 800ecb4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ecb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800ecbc:	4b04      	ldr	r3, [pc, #16]	; (800ecd0 <SystemInit+0x28>)
 800ecbe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800ecc2:	609a      	str	r2, [r3, #8]
#endif
}
 800ecc4:	bf00      	nop
 800ecc6:	46bd      	mov	sp, r7
 800ecc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eccc:	4770      	bx	lr
 800ecce:	bf00      	nop
 800ecd0:	e000ed00 	.word	0xe000ed00

0800ecd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800ecd4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800ed0c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800ecd8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800ecda:	e003      	b.n	800ece4 <LoopCopyDataInit>

0800ecdc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800ecdc:	4b0c      	ldr	r3, [pc, #48]	; (800ed10 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800ecde:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800ece0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800ece2:	3104      	adds	r1, #4

0800ece4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800ece4:	480b      	ldr	r0, [pc, #44]	; (800ed14 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800ece6:	4b0c      	ldr	r3, [pc, #48]	; (800ed18 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800ece8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800ecea:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800ecec:	d3f6      	bcc.n	800ecdc <CopyDataInit>
  ldr  r2, =_sbss
 800ecee:	4a0b      	ldr	r2, [pc, #44]	; (800ed1c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800ecf0:	e002      	b.n	800ecf8 <LoopFillZerobss>

0800ecf2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800ecf2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800ecf4:	f842 3b04 	str.w	r3, [r2], #4

0800ecf8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800ecf8:	4b09      	ldr	r3, [pc, #36]	; (800ed20 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800ecfa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800ecfc:	d3f9      	bcc.n	800ecf2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800ecfe:	f7ff ffd3 	bl	800eca8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800ed02:	f005 fa79 	bl	80141f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800ed06:	f7fe fd89 	bl	800d81c <main>
  bx  lr    
 800ed0a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800ed0c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800ed10:	08016db0 	.word	0x08016db0
  ldr  r0, =_sdata
 800ed14:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800ed18:	20000ed0 	.word	0x20000ed0
  ldr  r2, =_sbss
 800ed1c:	20000ed0 	.word	0x20000ed0
  ldr  r3, = _ebss
 800ed20:	20016668 	.word	0x20016668

0800ed24 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ed24:	e7fe      	b.n	800ed24 <CAN1_RX0_IRQHandler>
	...

0800ed28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800ed28:	b580      	push	{r7, lr}
 800ed2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800ed2c:	4b0e      	ldr	r3, [pc, #56]	; (800ed68 <HAL_Init+0x40>)
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	4a0d      	ldr	r2, [pc, #52]	; (800ed68 <HAL_Init+0x40>)
 800ed32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ed36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800ed38:	4b0b      	ldr	r3, [pc, #44]	; (800ed68 <HAL_Init+0x40>)
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	4a0a      	ldr	r2, [pc, #40]	; (800ed68 <HAL_Init+0x40>)
 800ed3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ed42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800ed44:	4b08      	ldr	r3, [pc, #32]	; (800ed68 <HAL_Init+0x40>)
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	4a07      	ldr	r2, [pc, #28]	; (800ed68 <HAL_Init+0x40>)
 800ed4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ed4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ed50:	2003      	movs	r0, #3
 800ed52:	f000 fed5 	bl	800fb00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800ed56:	2000      	movs	r0, #0
 800ed58:	f000 f808 	bl	800ed6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800ed5c:	f7ff fad6 	bl	800e30c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800ed60:	2300      	movs	r3, #0
}
 800ed62:	4618      	mov	r0, r3
 800ed64:	bd80      	pop	{r7, pc}
 800ed66:	bf00      	nop
 800ed68:	40023c00 	.word	0x40023c00

0800ed6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ed6c:	b580      	push	{r7, lr}
 800ed6e:	b082      	sub	sp, #8
 800ed70:	af00      	add	r7, sp, #0
 800ed72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800ed74:	4b12      	ldr	r3, [pc, #72]	; (800edc0 <HAL_InitTick+0x54>)
 800ed76:	681a      	ldr	r2, [r3, #0]
 800ed78:	4b12      	ldr	r3, [pc, #72]	; (800edc4 <HAL_InitTick+0x58>)
 800ed7a:	781b      	ldrb	r3, [r3, #0]
 800ed7c:	4619      	mov	r1, r3
 800ed7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ed82:	fbb3 f3f1 	udiv	r3, r3, r1
 800ed86:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed8a:	4618      	mov	r0, r3
 800ed8c:	f000 feed 	bl	800fb6a <HAL_SYSTICK_Config>
 800ed90:	4603      	mov	r3, r0
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d001      	beq.n	800ed9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800ed96:	2301      	movs	r3, #1
 800ed98:	e00e      	b.n	800edb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	2b0f      	cmp	r3, #15
 800ed9e:	d80a      	bhi.n	800edb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800eda0:	2200      	movs	r2, #0
 800eda2:	6879      	ldr	r1, [r7, #4]
 800eda4:	f04f 30ff 	mov.w	r0, #4294967295
 800eda8:	f000 feb5 	bl	800fb16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800edac:	4a06      	ldr	r2, [pc, #24]	; (800edc8 <HAL_InitTick+0x5c>)
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800edb2:	2300      	movs	r3, #0
 800edb4:	e000      	b.n	800edb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800edb6:	2301      	movs	r3, #1
}
 800edb8:	4618      	mov	r0, r3
 800edba:	3708      	adds	r7, #8
 800edbc:	46bd      	mov	sp, r7
 800edbe:	bd80      	pop	{r7, pc}
 800edc0:	20000cf4 	.word	0x20000cf4
 800edc4:	20000cfc 	.word	0x20000cfc
 800edc8:	20000cf8 	.word	0x20000cf8

0800edcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800edcc:	b480      	push	{r7}
 800edce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800edd0:	4b06      	ldr	r3, [pc, #24]	; (800edec <HAL_IncTick+0x20>)
 800edd2:	781b      	ldrb	r3, [r3, #0]
 800edd4:	461a      	mov	r2, r3
 800edd6:	4b06      	ldr	r3, [pc, #24]	; (800edf0 <HAL_IncTick+0x24>)
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	4413      	add	r3, r2
 800eddc:	4a04      	ldr	r2, [pc, #16]	; (800edf0 <HAL_IncTick+0x24>)
 800edde:	6013      	str	r3, [r2, #0]
}
 800ede0:	bf00      	nop
 800ede2:	46bd      	mov	sp, r7
 800ede4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede8:	4770      	bx	lr
 800edea:	bf00      	nop
 800edec:	20000cfc 	.word	0x20000cfc
 800edf0:	20016640 	.word	0x20016640

0800edf4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800edf4:	b480      	push	{r7}
 800edf6:	af00      	add	r7, sp, #0
  return uwTick;
 800edf8:	4b03      	ldr	r3, [pc, #12]	; (800ee08 <HAL_GetTick+0x14>)
 800edfa:	681b      	ldr	r3, [r3, #0]
}
 800edfc:	4618      	mov	r0, r3
 800edfe:	46bd      	mov	sp, r7
 800ee00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee04:	4770      	bx	lr
 800ee06:	bf00      	nop
 800ee08:	20016640 	.word	0x20016640

0800ee0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800ee0c:	b580      	push	{r7, lr}
 800ee0e:	b084      	sub	sp, #16
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800ee14:	f7ff ffee 	bl	800edf4 <HAL_GetTick>
 800ee18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee24:	d005      	beq.n	800ee32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800ee26:	4b09      	ldr	r3, [pc, #36]	; (800ee4c <HAL_Delay+0x40>)
 800ee28:	781b      	ldrb	r3, [r3, #0]
 800ee2a:	461a      	mov	r2, r3
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	4413      	add	r3, r2
 800ee30:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800ee32:	bf00      	nop
 800ee34:	f7ff ffde 	bl	800edf4 <HAL_GetTick>
 800ee38:	4602      	mov	r2, r0
 800ee3a:	68bb      	ldr	r3, [r7, #8]
 800ee3c:	1ad3      	subs	r3, r2, r3
 800ee3e:	68fa      	ldr	r2, [r7, #12]
 800ee40:	429a      	cmp	r2, r3
 800ee42:	d8f7      	bhi.n	800ee34 <HAL_Delay+0x28>
  {
  }
}
 800ee44:	bf00      	nop
 800ee46:	3710      	adds	r7, #16
 800ee48:	46bd      	mov	sp, r7
 800ee4a:	bd80      	pop	{r7, pc}
 800ee4c:	20000cfc 	.word	0x20000cfc

0800ee50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800ee50:	b580      	push	{r7, lr}
 800ee52:	b084      	sub	sp, #16
 800ee54:	af00      	add	r7, sp, #0
 800ee56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ee58:	2300      	movs	r3, #0
 800ee5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d101      	bne.n	800ee66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800ee62:	2301      	movs	r3, #1
 800ee64:	e033      	b.n	800eece <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d109      	bne.n	800ee82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800ee6e:	6878      	ldr	r0, [r7, #4]
 800ee70:	f7ff fa7a 	bl	800e368 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	2200      	movs	r2, #0
 800ee78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	2200      	movs	r2, #0
 800ee7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee86:	f003 0310 	and.w	r3, r3, #16
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d118      	bne.n	800eec0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee92:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800ee96:	f023 0302 	bic.w	r3, r3, #2
 800ee9a:	f043 0202 	orr.w	r2, r3, #2
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800eea2:	6878      	ldr	r0, [r7, #4]
 800eea4:	f000 fbd4 	bl	800f650 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	2200      	movs	r2, #0
 800eeac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eeb2:	f023 0303 	bic.w	r3, r3, #3
 800eeb6:	f043 0201 	orr.w	r2, r3, #1
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	641a      	str	r2, [r3, #64]	; 0x40
 800eebe:	e001      	b.n	800eec4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800eec0:	2301      	movs	r3, #1
 800eec2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	2200      	movs	r2, #0
 800eec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800eecc:	7bfb      	ldrb	r3, [r7, #15]
}
 800eece:	4618      	mov	r0, r3
 800eed0:	3710      	adds	r7, #16
 800eed2:	46bd      	mov	sp, r7
 800eed4:	bd80      	pop	{r7, pc}

0800eed6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800eed6:	b580      	push	{r7, lr}
 800eed8:	b084      	sub	sp, #16
 800eeda:	af00      	add	r7, sp, #0
 800eedc:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800eede:	2300      	movs	r3, #0
 800eee0:	60fb      	str	r3, [r7, #12]
 800eee2:	2300      	movs	r3, #0
 800eee4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	f003 0302 	and.w	r3, r3, #2
 800eef0:	2b02      	cmp	r3, #2
 800eef2:	bf0c      	ite	eq
 800eef4:	2301      	moveq	r3, #1
 800eef6:	2300      	movne	r3, #0
 800eef8:	b2db      	uxtb	r3, r3
 800eefa:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	685b      	ldr	r3, [r3, #4]
 800ef02:	f003 0320 	and.w	r3, r3, #32
 800ef06:	2b20      	cmp	r3, #32
 800ef08:	bf0c      	ite	eq
 800ef0a:	2301      	moveq	r3, #1
 800ef0c:	2300      	movne	r3, #0
 800ef0e:	b2db      	uxtb	r3, r3
 800ef10:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d049      	beq.n	800efac <HAL_ADC_IRQHandler+0xd6>
 800ef18:	68bb      	ldr	r3, [r7, #8]
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d046      	beq.n	800efac <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef22:	f003 0310 	and.w	r3, r3, #16
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d105      	bne.n	800ef36 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef2e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	689b      	ldr	r3, [r3, #8]
 800ef3c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d12b      	bne.n	800ef9c <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d127      	bne.n	800ef9c <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef52:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d006      	beq.n	800ef68 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	689b      	ldr	r3, [r3, #8]
 800ef60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d119      	bne.n	800ef9c <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	685a      	ldr	r2, [r3, #4]
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	f022 0220 	bic.w	r2, r2, #32
 800ef76:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d105      	bne.n	800ef9c <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef94:	f043 0201 	orr.w	r2, r3, #1
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800ef9c:	6878      	ldr	r0, [r7, #4]
 800ef9e:	f7fd fdeb 	bl	800cb78 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	f06f 0212 	mvn.w	r2, #18
 800efaa:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	f003 0304 	and.w	r3, r3, #4
 800efb6:	2b04      	cmp	r3, #4
 800efb8:	bf0c      	ite	eq
 800efba:	2301      	moveq	r3, #1
 800efbc:	2300      	movne	r3, #0
 800efbe:	b2db      	uxtb	r3, r3
 800efc0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	685b      	ldr	r3, [r3, #4]
 800efc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800efcc:	2b80      	cmp	r3, #128	; 0x80
 800efce:	bf0c      	ite	eq
 800efd0:	2301      	moveq	r3, #1
 800efd2:	2300      	movne	r3, #0
 800efd4:	b2db      	uxtb	r3, r3
 800efd6:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d057      	beq.n	800f08e <HAL_ADC_IRQHandler+0x1b8>
 800efde:	68bb      	ldr	r3, [r7, #8]
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d054      	beq.n	800f08e <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800efe8:	f003 0310 	and.w	r3, r3, #16
 800efec:	2b00      	cmp	r3, #0
 800efee:	d105      	bne.n	800effc <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eff4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	689b      	ldr	r3, [r3, #8]
 800f002:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800f006:	2b00      	cmp	r3, #0
 800f008:	d139      	bne.n	800f07e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f010:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800f014:	2b00      	cmp	r3, #0
 800f016:	d006      	beq.n	800f026 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	689b      	ldr	r3, [r3, #8]
 800f01e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800f022:	2b00      	cmp	r3, #0
 800f024:	d12b      	bne.n	800f07e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	685b      	ldr	r3, [r3, #4]
 800f02c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800f030:	2b00      	cmp	r3, #0
 800f032:	d124      	bne.n	800f07e <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	689b      	ldr	r3, [r3, #8]
 800f03a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d11d      	bne.n	800f07e <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800f046:	2b00      	cmp	r3, #0
 800f048:	d119      	bne.n	800f07e <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	685a      	ldr	r2, [r3, #4]
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f058:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f05e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f06a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d105      	bne.n	800f07e <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f076:	f043 0201 	orr.w	r2, r3, #1
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800f07e:	6878      	ldr	r0, [r7, #4]
 800f080:	f000 fc64 	bl	800f94c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	f06f 020c 	mvn.w	r2, #12
 800f08c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	f003 0301 	and.w	r3, r3, #1
 800f098:	2b01      	cmp	r3, #1
 800f09a:	bf0c      	ite	eq
 800f09c:	2301      	moveq	r3, #1
 800f09e:	2300      	movne	r3, #0
 800f0a0:	b2db      	uxtb	r3, r3
 800f0a2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	685b      	ldr	r3, [r3, #4]
 800f0aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f0ae:	2b40      	cmp	r3, #64	; 0x40
 800f0b0:	bf0c      	ite	eq
 800f0b2:	2301      	moveq	r3, #1
 800f0b4:	2300      	movne	r3, #0
 800f0b6:	b2db      	uxtb	r3, r3
 800f0b8:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d017      	beq.n	800f0f0 <HAL_ADC_IRQHandler+0x21a>
 800f0c0:	68bb      	ldr	r3, [r7, #8]
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d014      	beq.n	800f0f0 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	f003 0301 	and.w	r3, r3, #1
 800f0d0:	2b01      	cmp	r3, #1
 800f0d2:	d10d      	bne.n	800f0f0 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f0d8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800f0e0:	6878      	ldr	r0, [r7, #4]
 800f0e2:	f000 f97f 	bl	800f3e4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	f06f 0201 	mvn.w	r2, #1
 800f0ee:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	f003 0320 	and.w	r3, r3, #32
 800f0fa:	2b20      	cmp	r3, #32
 800f0fc:	bf0c      	ite	eq
 800f0fe:	2301      	moveq	r3, #1
 800f100:	2300      	movne	r3, #0
 800f102:	b2db      	uxtb	r3, r3
 800f104:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	685b      	ldr	r3, [r3, #4]
 800f10c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f110:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800f114:	bf0c      	ite	eq
 800f116:	2301      	moveq	r3, #1
 800f118:	2300      	movne	r3, #0
 800f11a:	b2db      	uxtb	r3, r3
 800f11c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	2b00      	cmp	r3, #0
 800f122:	d015      	beq.n	800f150 <HAL_ADC_IRQHandler+0x27a>
 800f124:	68bb      	ldr	r3, [r7, #8]
 800f126:	2b00      	cmp	r3, #0
 800f128:	d012      	beq.n	800f150 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f12e:	f043 0202 	orr.w	r2, r3, #2
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	f06f 0220 	mvn.w	r2, #32
 800f13e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800f140:	6878      	ldr	r0, [r7, #4]
 800f142:	f000 f959 	bl	800f3f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	f06f 0220 	mvn.w	r2, #32
 800f14e:	601a      	str	r2, [r3, #0]
  }
}
 800f150:	bf00      	nop
 800f152:	3710      	adds	r7, #16
 800f154:	46bd      	mov	sp, r7
 800f156:	bd80      	pop	{r7, pc}

0800f158 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	b086      	sub	sp, #24
 800f15c:	af00      	add	r7, sp, #0
 800f15e:	60f8      	str	r0, [r7, #12]
 800f160:	60b9      	str	r1, [r7, #8]
 800f162:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800f164:	2300      	movs	r3, #0
 800f166:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f16e:	2b01      	cmp	r3, #1
 800f170:	d101      	bne.n	800f176 <HAL_ADC_Start_DMA+0x1e>
 800f172:	2302      	movs	r3, #2
 800f174:	e0cc      	b.n	800f310 <HAL_ADC_Start_DMA+0x1b8>
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	2201      	movs	r2, #1
 800f17a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	689b      	ldr	r3, [r3, #8]
 800f184:	f003 0301 	and.w	r3, r3, #1
 800f188:	2b01      	cmp	r3, #1
 800f18a:	d018      	beq.n	800f1be <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	689a      	ldr	r2, [r3, #8]
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	f042 0201 	orr.w	r2, r2, #1
 800f19a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800f19c:	4b5e      	ldr	r3, [pc, #376]	; (800f318 <HAL_ADC_Start_DMA+0x1c0>)
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	4a5e      	ldr	r2, [pc, #376]	; (800f31c <HAL_ADC_Start_DMA+0x1c4>)
 800f1a2:	fba2 2303 	umull	r2, r3, r2, r3
 800f1a6:	0c9a      	lsrs	r2, r3, #18
 800f1a8:	4613      	mov	r3, r2
 800f1aa:	005b      	lsls	r3, r3, #1
 800f1ac:	4413      	add	r3, r2
 800f1ae:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800f1b0:	e002      	b.n	800f1b8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800f1b2:	693b      	ldr	r3, [r7, #16]
 800f1b4:	3b01      	subs	r3, #1
 800f1b6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800f1b8:	693b      	ldr	r3, [r7, #16]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d1f9      	bne.n	800f1b2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	689b      	ldr	r3, [r3, #8]
 800f1c4:	f003 0301 	and.w	r3, r3, #1
 800f1c8:	2b01      	cmp	r3, #1
 800f1ca:	f040 80a0 	bne.w	800f30e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1d2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800f1d6:	f023 0301 	bic.w	r3, r3, #1
 800f1da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	685b      	ldr	r3, [r3, #4]
 800f1e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d007      	beq.n	800f200 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800f1f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f204:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800f208:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f20c:	d106      	bne.n	800f21c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f212:	f023 0206 	bic.w	r2, r3, #6
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	645a      	str	r2, [r3, #68]	; 0x44
 800f21a:	e002      	b.n	800f222 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	2200      	movs	r2, #0
 800f220:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	2200      	movs	r2, #0
 800f226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800f22a:	4b3d      	ldr	r3, [pc, #244]	; (800f320 <HAL_ADC_Start_DMA+0x1c8>)
 800f22c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f232:	4a3c      	ldr	r2, [pc, #240]	; (800f324 <HAL_ADC_Start_DMA+0x1cc>)
 800f234:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f23a:	4a3b      	ldr	r2, [pc, #236]	; (800f328 <HAL_ADC_Start_DMA+0x1d0>)
 800f23c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f242:	4a3a      	ldr	r2, [pc, #232]	; (800f32c <HAL_ADC_Start_DMA+0x1d4>)
 800f244:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800f24e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	685a      	ldr	r2, [r3, #4]
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800f25e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	689a      	ldr	r2, [r3, #8]
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f26e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	334c      	adds	r3, #76	; 0x4c
 800f27a:	4619      	mov	r1, r3
 800f27c:	68ba      	ldr	r2, [r7, #8]
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	f000 fd2e 	bl	800fce0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800f284:	697b      	ldr	r3, [r7, #20]
 800f286:	685b      	ldr	r3, [r3, #4]
 800f288:	f003 031f 	and.w	r3, r3, #31
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d12a      	bne.n	800f2e6 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	4a26      	ldr	r2, [pc, #152]	; (800f330 <HAL_ADC_Start_DMA+0x1d8>)
 800f296:	4293      	cmp	r3, r2
 800f298:	d015      	beq.n	800f2c6 <HAL_ADC_Start_DMA+0x16e>
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	4a25      	ldr	r2, [pc, #148]	; (800f334 <HAL_ADC_Start_DMA+0x1dc>)
 800f2a0:	4293      	cmp	r3, r2
 800f2a2:	d105      	bne.n	800f2b0 <HAL_ADC_Start_DMA+0x158>
 800f2a4:	4b1e      	ldr	r3, [pc, #120]	; (800f320 <HAL_ADC_Start_DMA+0x1c8>)
 800f2a6:	685b      	ldr	r3, [r3, #4]
 800f2a8:	f003 031f 	and.w	r3, r3, #31
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d00a      	beq.n	800f2c6 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800f2b0:	68fb      	ldr	r3, [r7, #12]
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	4a20      	ldr	r2, [pc, #128]	; (800f338 <HAL_ADC_Start_DMA+0x1e0>)
 800f2b6:	4293      	cmp	r3, r2
 800f2b8:	d129      	bne.n	800f30e <HAL_ADC_Start_DMA+0x1b6>
 800f2ba:	4b19      	ldr	r3, [pc, #100]	; (800f320 <HAL_ADC_Start_DMA+0x1c8>)
 800f2bc:	685b      	ldr	r3, [r3, #4]
 800f2be:	f003 031f 	and.w	r3, r3, #31
 800f2c2:	2b0f      	cmp	r3, #15
 800f2c4:	d823      	bhi.n	800f30e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	689b      	ldr	r3, [r3, #8]
 800f2cc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d11c      	bne.n	800f30e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	689a      	ldr	r2, [r3, #8]
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800f2e2:	609a      	str	r2, [r3, #8]
 800f2e4:	e013      	b.n	800f30e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	4a11      	ldr	r2, [pc, #68]	; (800f330 <HAL_ADC_Start_DMA+0x1d8>)
 800f2ec:	4293      	cmp	r3, r2
 800f2ee:	d10e      	bne.n	800f30e <HAL_ADC_Start_DMA+0x1b6>
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	689b      	ldr	r3, [r3, #8]
 800f2f6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d107      	bne.n	800f30e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	689a      	ldr	r2, [r3, #8]
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800f30c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800f30e:	2300      	movs	r3, #0
}
 800f310:	4618      	mov	r0, r3
 800f312:	3718      	adds	r7, #24
 800f314:	46bd      	mov	sp, r7
 800f316:	bd80      	pop	{r7, pc}
 800f318:	20000cf4 	.word	0x20000cf4
 800f31c:	431bde83 	.word	0x431bde83
 800f320:	40012300 	.word	0x40012300
 800f324:	0800f849 	.word	0x0800f849
 800f328:	0800f903 	.word	0x0800f903
 800f32c:	0800f91f 	.word	0x0800f91f
 800f330:	40012000 	.word	0x40012000
 800f334:	40012100 	.word	0x40012100
 800f338:	40012200 	.word	0x40012200

0800f33c <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800f33c:	b580      	push	{r7, lr}
 800f33e:	b084      	sub	sp, #16
 800f340:	af00      	add	r7, sp, #0
 800f342:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800f344:	2300      	movs	r3, #0
 800f346:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f34e:	2b01      	cmp	r3, #1
 800f350:	d101      	bne.n	800f356 <HAL_ADC_Stop_DMA+0x1a>
 800f352:	2302      	movs	r3, #2
 800f354:	e038      	b.n	800f3c8 <HAL_ADC_Stop_DMA+0x8c>
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	2201      	movs	r2, #1
 800f35a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	689a      	ldr	r2, [r3, #8]
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	f022 0201 	bic.w	r2, r2, #1
 800f36c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	689b      	ldr	r3, [r3, #8]
 800f374:	f003 0301 	and.w	r3, r3, #1
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d120      	bne.n	800f3be <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	689a      	ldr	r2, [r3, #8]
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800f38a:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f390:	4618      	mov	r0, r3
 800f392:	f000 fcfd 	bl	800fd90 <HAL_DMA_Abort>
 800f396:	4603      	mov	r3, r0
 800f398:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	685a      	ldr	r2, [r3, #4]
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800f3a8:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f3ae:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800f3b2:	f023 0301 	bic.w	r3, r3, #1
 800f3b6:	f043 0201 	orr.w	r2, r3, #1
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	2200      	movs	r2, #0
 800f3c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800f3c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3c8:	4618      	mov	r0, r3
 800f3ca:	3710      	adds	r7, #16
 800f3cc:	46bd      	mov	sp, r7
 800f3ce:	bd80      	pop	{r7, pc}

0800f3d0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800f3d0:	b480      	push	{r7}
 800f3d2:	b083      	sub	sp, #12
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800f3d8:	bf00      	nop
 800f3da:	370c      	adds	r7, #12
 800f3dc:	46bd      	mov	sp, r7
 800f3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e2:	4770      	bx	lr

0800f3e4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800f3e4:	b480      	push	{r7}
 800f3e6:	b083      	sub	sp, #12
 800f3e8:	af00      	add	r7, sp, #0
 800f3ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800f3ec:	bf00      	nop
 800f3ee:	370c      	adds	r7, #12
 800f3f0:	46bd      	mov	sp, r7
 800f3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f6:	4770      	bx	lr

0800f3f8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800f3f8:	b480      	push	{r7}
 800f3fa:	b083      	sub	sp, #12
 800f3fc:	af00      	add	r7, sp, #0
 800f3fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800f400:	bf00      	nop
 800f402:	370c      	adds	r7, #12
 800f404:	46bd      	mov	sp, r7
 800f406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f40a:	4770      	bx	lr

0800f40c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800f40c:	b480      	push	{r7}
 800f40e:	b085      	sub	sp, #20
 800f410:	af00      	add	r7, sp, #0
 800f412:	6078      	str	r0, [r7, #4]
 800f414:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800f416:	2300      	movs	r3, #0
 800f418:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f420:	2b01      	cmp	r3, #1
 800f422:	d101      	bne.n	800f428 <HAL_ADC_ConfigChannel+0x1c>
 800f424:	2302      	movs	r3, #2
 800f426:	e105      	b.n	800f634 <HAL_ADC_ConfigChannel+0x228>
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	2201      	movs	r2, #1
 800f42c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800f430:	683b      	ldr	r3, [r7, #0]
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	2b09      	cmp	r3, #9
 800f436:	d925      	bls.n	800f484 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	68d9      	ldr	r1, [r3, #12]
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	b29b      	uxth	r3, r3
 800f444:	461a      	mov	r2, r3
 800f446:	4613      	mov	r3, r2
 800f448:	005b      	lsls	r3, r3, #1
 800f44a:	4413      	add	r3, r2
 800f44c:	3b1e      	subs	r3, #30
 800f44e:	2207      	movs	r2, #7
 800f450:	fa02 f303 	lsl.w	r3, r2, r3
 800f454:	43da      	mvns	r2, r3
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	400a      	ands	r2, r1
 800f45c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	68d9      	ldr	r1, [r3, #12]
 800f464:	683b      	ldr	r3, [r7, #0]
 800f466:	689a      	ldr	r2, [r3, #8]
 800f468:	683b      	ldr	r3, [r7, #0]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	b29b      	uxth	r3, r3
 800f46e:	4618      	mov	r0, r3
 800f470:	4603      	mov	r3, r0
 800f472:	005b      	lsls	r3, r3, #1
 800f474:	4403      	add	r3, r0
 800f476:	3b1e      	subs	r3, #30
 800f478:	409a      	lsls	r2, r3
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	430a      	orrs	r2, r1
 800f480:	60da      	str	r2, [r3, #12]
 800f482:	e022      	b.n	800f4ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	6919      	ldr	r1, [r3, #16]
 800f48a:	683b      	ldr	r3, [r7, #0]
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	b29b      	uxth	r3, r3
 800f490:	461a      	mov	r2, r3
 800f492:	4613      	mov	r3, r2
 800f494:	005b      	lsls	r3, r3, #1
 800f496:	4413      	add	r3, r2
 800f498:	2207      	movs	r2, #7
 800f49a:	fa02 f303 	lsl.w	r3, r2, r3
 800f49e:	43da      	mvns	r2, r3
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	400a      	ands	r2, r1
 800f4a6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	6919      	ldr	r1, [r3, #16]
 800f4ae:	683b      	ldr	r3, [r7, #0]
 800f4b0:	689a      	ldr	r2, [r3, #8]
 800f4b2:	683b      	ldr	r3, [r7, #0]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	b29b      	uxth	r3, r3
 800f4b8:	4618      	mov	r0, r3
 800f4ba:	4603      	mov	r3, r0
 800f4bc:	005b      	lsls	r3, r3, #1
 800f4be:	4403      	add	r3, r0
 800f4c0:	409a      	lsls	r2, r3
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	430a      	orrs	r2, r1
 800f4c8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800f4ca:	683b      	ldr	r3, [r7, #0]
 800f4cc:	685b      	ldr	r3, [r3, #4]
 800f4ce:	2b06      	cmp	r3, #6
 800f4d0:	d824      	bhi.n	800f51c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800f4d8:	683b      	ldr	r3, [r7, #0]
 800f4da:	685a      	ldr	r2, [r3, #4]
 800f4dc:	4613      	mov	r3, r2
 800f4de:	009b      	lsls	r3, r3, #2
 800f4e0:	4413      	add	r3, r2
 800f4e2:	3b05      	subs	r3, #5
 800f4e4:	221f      	movs	r2, #31
 800f4e6:	fa02 f303 	lsl.w	r3, r2, r3
 800f4ea:	43da      	mvns	r2, r3
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	400a      	ands	r2, r1
 800f4f2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800f4fa:	683b      	ldr	r3, [r7, #0]
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	b29b      	uxth	r3, r3
 800f500:	4618      	mov	r0, r3
 800f502:	683b      	ldr	r3, [r7, #0]
 800f504:	685a      	ldr	r2, [r3, #4]
 800f506:	4613      	mov	r3, r2
 800f508:	009b      	lsls	r3, r3, #2
 800f50a:	4413      	add	r3, r2
 800f50c:	3b05      	subs	r3, #5
 800f50e:	fa00 f203 	lsl.w	r2, r0, r3
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	681b      	ldr	r3, [r3, #0]
 800f516:	430a      	orrs	r2, r1
 800f518:	635a      	str	r2, [r3, #52]	; 0x34
 800f51a:	e04c      	b.n	800f5b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800f51c:	683b      	ldr	r3, [r7, #0]
 800f51e:	685b      	ldr	r3, [r3, #4]
 800f520:	2b0c      	cmp	r3, #12
 800f522:	d824      	bhi.n	800f56e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800f52a:	683b      	ldr	r3, [r7, #0]
 800f52c:	685a      	ldr	r2, [r3, #4]
 800f52e:	4613      	mov	r3, r2
 800f530:	009b      	lsls	r3, r3, #2
 800f532:	4413      	add	r3, r2
 800f534:	3b23      	subs	r3, #35	; 0x23
 800f536:	221f      	movs	r2, #31
 800f538:	fa02 f303 	lsl.w	r3, r2, r3
 800f53c:	43da      	mvns	r2, r3
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	400a      	ands	r2, r1
 800f544:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	681b      	ldr	r3, [r3, #0]
 800f54a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800f54c:	683b      	ldr	r3, [r7, #0]
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	b29b      	uxth	r3, r3
 800f552:	4618      	mov	r0, r3
 800f554:	683b      	ldr	r3, [r7, #0]
 800f556:	685a      	ldr	r2, [r3, #4]
 800f558:	4613      	mov	r3, r2
 800f55a:	009b      	lsls	r3, r3, #2
 800f55c:	4413      	add	r3, r2
 800f55e:	3b23      	subs	r3, #35	; 0x23
 800f560:	fa00 f203 	lsl.w	r2, r0, r3
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	430a      	orrs	r2, r1
 800f56a:	631a      	str	r2, [r3, #48]	; 0x30
 800f56c:	e023      	b.n	800f5b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800f574:	683b      	ldr	r3, [r7, #0]
 800f576:	685a      	ldr	r2, [r3, #4]
 800f578:	4613      	mov	r3, r2
 800f57a:	009b      	lsls	r3, r3, #2
 800f57c:	4413      	add	r3, r2
 800f57e:	3b41      	subs	r3, #65	; 0x41
 800f580:	221f      	movs	r2, #31
 800f582:	fa02 f303 	lsl.w	r3, r2, r3
 800f586:	43da      	mvns	r2, r3
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	400a      	ands	r2, r1
 800f58e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800f596:	683b      	ldr	r3, [r7, #0]
 800f598:	681b      	ldr	r3, [r3, #0]
 800f59a:	b29b      	uxth	r3, r3
 800f59c:	4618      	mov	r0, r3
 800f59e:	683b      	ldr	r3, [r7, #0]
 800f5a0:	685a      	ldr	r2, [r3, #4]
 800f5a2:	4613      	mov	r3, r2
 800f5a4:	009b      	lsls	r3, r3, #2
 800f5a6:	4413      	add	r3, r2
 800f5a8:	3b41      	subs	r3, #65	; 0x41
 800f5aa:	fa00 f203 	lsl.w	r2, r0, r3
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	430a      	orrs	r2, r1
 800f5b4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800f5b6:	4b22      	ldr	r3, [pc, #136]	; (800f640 <HAL_ADC_ConfigChannel+0x234>)
 800f5b8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	681b      	ldr	r3, [r3, #0]
 800f5be:	4a21      	ldr	r2, [pc, #132]	; (800f644 <HAL_ADC_ConfigChannel+0x238>)
 800f5c0:	4293      	cmp	r3, r2
 800f5c2:	d109      	bne.n	800f5d8 <HAL_ADC_ConfigChannel+0x1cc>
 800f5c4:	683b      	ldr	r3, [r7, #0]
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	2b12      	cmp	r3, #18
 800f5ca:	d105      	bne.n	800f5d8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	685b      	ldr	r3, [r3, #4]
 800f5d0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	4a19      	ldr	r2, [pc, #100]	; (800f644 <HAL_ADC_ConfigChannel+0x238>)
 800f5de:	4293      	cmp	r3, r2
 800f5e0:	d123      	bne.n	800f62a <HAL_ADC_ConfigChannel+0x21e>
 800f5e2:	683b      	ldr	r3, [r7, #0]
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	2b10      	cmp	r3, #16
 800f5e8:	d003      	beq.n	800f5f2 <HAL_ADC_ConfigChannel+0x1e6>
 800f5ea:	683b      	ldr	r3, [r7, #0]
 800f5ec:	681b      	ldr	r3, [r3, #0]
 800f5ee:	2b11      	cmp	r3, #17
 800f5f0:	d11b      	bne.n	800f62a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	685b      	ldr	r3, [r3, #4]
 800f5f6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800f5fe:	683b      	ldr	r3, [r7, #0]
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	2b10      	cmp	r3, #16
 800f604:	d111      	bne.n	800f62a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800f606:	4b10      	ldr	r3, [pc, #64]	; (800f648 <HAL_ADC_ConfigChannel+0x23c>)
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	4a10      	ldr	r2, [pc, #64]	; (800f64c <HAL_ADC_ConfigChannel+0x240>)
 800f60c:	fba2 2303 	umull	r2, r3, r2, r3
 800f610:	0c9a      	lsrs	r2, r3, #18
 800f612:	4613      	mov	r3, r2
 800f614:	009b      	lsls	r3, r3, #2
 800f616:	4413      	add	r3, r2
 800f618:	005b      	lsls	r3, r3, #1
 800f61a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800f61c:	e002      	b.n	800f624 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800f61e:	68bb      	ldr	r3, [r7, #8]
 800f620:	3b01      	subs	r3, #1
 800f622:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800f624:	68bb      	ldr	r3, [r7, #8]
 800f626:	2b00      	cmp	r3, #0
 800f628:	d1f9      	bne.n	800f61e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	2200      	movs	r2, #0
 800f62e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800f632:	2300      	movs	r3, #0
}
 800f634:	4618      	mov	r0, r3
 800f636:	3714      	adds	r7, #20
 800f638:	46bd      	mov	sp, r7
 800f63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63e:	4770      	bx	lr
 800f640:	40012300 	.word	0x40012300
 800f644:	40012000 	.word	0x40012000
 800f648:	20000cf4 	.word	0x20000cf4
 800f64c:	431bde83 	.word	0x431bde83

0800f650 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800f650:	b480      	push	{r7}
 800f652:	b085      	sub	sp, #20
 800f654:	af00      	add	r7, sp, #0
 800f656:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800f658:	4b79      	ldr	r3, [pc, #484]	; (800f840 <ADC_Init+0x1f0>)
 800f65a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	685b      	ldr	r3, [r3, #4]
 800f660:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	685a      	ldr	r2, [r3, #4]
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	685b      	ldr	r3, [r3, #4]
 800f670:	431a      	orrs	r2, r3
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	685a      	ldr	r2, [r3, #4]
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800f684:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	6859      	ldr	r1, [r3, #4]
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	691b      	ldr	r3, [r3, #16]
 800f690:	021a      	lsls	r2, r3, #8
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	430a      	orrs	r2, r1
 800f698:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	685a      	ldr	r2, [r3, #4]
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800f6a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	681b      	ldr	r3, [r3, #0]
 800f6ae:	6859      	ldr	r1, [r3, #4]
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	689a      	ldr	r2, [r3, #8]
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	430a      	orrs	r2, r1
 800f6ba:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	689a      	ldr	r2, [r3, #8]
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f6ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	6899      	ldr	r1, [r3, #8]
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	68da      	ldr	r2, [r3, #12]
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	430a      	orrs	r2, r1
 800f6dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f6e2:	4a58      	ldr	r2, [pc, #352]	; (800f844 <ADC_Init+0x1f4>)
 800f6e4:	4293      	cmp	r3, r2
 800f6e6:	d022      	beq.n	800f72e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	689a      	ldr	r2, [r3, #8]
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800f6f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	6899      	ldr	r1, [r3, #8]
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	430a      	orrs	r2, r1
 800f708:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	689a      	ldr	r2, [r3, #8]
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800f718:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	6899      	ldr	r1, [r3, #8]
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	430a      	orrs	r2, r1
 800f72a:	609a      	str	r2, [r3, #8]
 800f72c:	e00f      	b.n	800f74e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	689a      	ldr	r2, [r3, #8]
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800f73c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	689a      	ldr	r2, [r3, #8]
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	681b      	ldr	r3, [r3, #0]
 800f748:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800f74c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	689a      	ldr	r2, [r3, #8]
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	f022 0202 	bic.w	r2, r2, #2
 800f75c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	6899      	ldr	r1, [r3, #8]
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	7e1b      	ldrb	r3, [r3, #24]
 800f768:	005a      	lsls	r2, r3, #1
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	430a      	orrs	r2, r1
 800f770:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d01b      	beq.n	800f7b4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	685a      	ldr	r2, [r3, #4]
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f78a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	685a      	ldr	r2, [r3, #4]
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800f79a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	6859      	ldr	r1, [r3, #4]
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7a6:	3b01      	subs	r3, #1
 800f7a8:	035a      	lsls	r2, r3, #13
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	430a      	orrs	r2, r1
 800f7b0:	605a      	str	r2, [r3, #4]
 800f7b2:	e007      	b.n	800f7c4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	681b      	ldr	r3, [r3, #0]
 800f7b8:	685a      	ldr	r2, [r3, #4]
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f7c2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	681b      	ldr	r3, [r3, #0]
 800f7c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800f7d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	69db      	ldr	r3, [r3, #28]
 800f7de:	3b01      	subs	r3, #1
 800f7e0:	051a      	lsls	r2, r3, #20
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	430a      	orrs	r2, r1
 800f7e8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	689a      	ldr	r2, [r3, #8]
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800f7f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	6899      	ldr	r1, [r3, #8]
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f806:	025a      	lsls	r2, r3, #9
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	430a      	orrs	r2, r1
 800f80e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	689a      	ldr	r2, [r3, #8]
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f81e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	6899      	ldr	r1, [r3, #8]
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	695b      	ldr	r3, [r3, #20]
 800f82a:	029a      	lsls	r2, r3, #10
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	430a      	orrs	r2, r1
 800f832:	609a      	str	r2, [r3, #8]
}
 800f834:	bf00      	nop
 800f836:	3714      	adds	r7, #20
 800f838:	46bd      	mov	sp, r7
 800f83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f83e:	4770      	bx	lr
 800f840:	40012300 	.word	0x40012300
 800f844:	0f000001 	.word	0x0f000001

0800f848 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800f848:	b580      	push	{r7, lr}
 800f84a:	b084      	sub	sp, #16
 800f84c:	af00      	add	r7, sp, #0
 800f84e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f854:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f85a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d13c      	bne.n	800f8dc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f866:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	689b      	ldr	r3, [r3, #8]
 800f874:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d12b      	bne.n	800f8d4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800f880:	2b00      	cmp	r3, #0
 800f882:	d127      	bne.n	800f8d4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f88a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d006      	beq.n	800f8a0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	689b      	ldr	r3, [r3, #8]
 800f898:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d119      	bne.n	800f8d4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	685a      	ldr	r2, [r3, #4]
 800f8a6:	68fb      	ldr	r3, [r7, #12]
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	f022 0220 	bic.w	r2, r2, #32
 800f8ae:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f8b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f8c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d105      	bne.n	800f8d4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f8cc:	f043 0201 	orr.w	r2, r3, #1
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800f8d4:	68f8      	ldr	r0, [r7, #12]
 800f8d6:	f7fd f94f 	bl	800cb78 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800f8da:	e00e      	b.n	800f8fa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f8e0:	f003 0310 	and.w	r3, r3, #16
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d003      	beq.n	800f8f0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800f8e8:	68f8      	ldr	r0, [r7, #12]
 800f8ea:	f7ff fd85 	bl	800f3f8 <HAL_ADC_ErrorCallback>
}
 800f8ee:	e004      	b.n	800f8fa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f8f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f8f6:	6878      	ldr	r0, [r7, #4]
 800f8f8:	4798      	blx	r3
}
 800f8fa:	bf00      	nop
 800f8fc:	3710      	adds	r7, #16
 800f8fe:	46bd      	mov	sp, r7
 800f900:	bd80      	pop	{r7, pc}

0800f902 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800f902:	b580      	push	{r7, lr}
 800f904:	b084      	sub	sp, #16
 800f906:	af00      	add	r7, sp, #0
 800f908:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f90e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800f910:	68f8      	ldr	r0, [r7, #12]
 800f912:	f7ff fd5d 	bl	800f3d0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800f916:	bf00      	nop
 800f918:	3710      	adds	r7, #16
 800f91a:	46bd      	mov	sp, r7
 800f91c:	bd80      	pop	{r7, pc}

0800f91e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800f91e:	b580      	push	{r7, lr}
 800f920:	b084      	sub	sp, #16
 800f922:	af00      	add	r7, sp, #0
 800f924:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f92a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	2240      	movs	r2, #64	; 0x40
 800f930:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f936:	f043 0204 	orr.w	r2, r3, #4
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800f93e:	68f8      	ldr	r0, [r7, #12]
 800f940:	f7ff fd5a 	bl	800f3f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800f944:	bf00      	nop
 800f946:	3710      	adds	r7, #16
 800f948:	46bd      	mov	sp, r7
 800f94a:	bd80      	pop	{r7, pc}

0800f94c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800f94c:	b480      	push	{r7}
 800f94e:	b083      	sub	sp, #12
 800f950:	af00      	add	r7, sp, #0
 800f952:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800f954:	bf00      	nop
 800f956:	370c      	adds	r7, #12
 800f958:	46bd      	mov	sp, r7
 800f95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95e:	4770      	bx	lr

0800f960 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f960:	b480      	push	{r7}
 800f962:	b085      	sub	sp, #20
 800f964:	af00      	add	r7, sp, #0
 800f966:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	f003 0307 	and.w	r3, r3, #7
 800f96e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800f970:	4b0c      	ldr	r3, [pc, #48]	; (800f9a4 <__NVIC_SetPriorityGrouping+0x44>)
 800f972:	68db      	ldr	r3, [r3, #12]
 800f974:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800f976:	68ba      	ldr	r2, [r7, #8]
 800f978:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800f97c:	4013      	ands	r3, r2
 800f97e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800f984:	68bb      	ldr	r3, [r7, #8]
 800f986:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800f988:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800f98c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f990:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800f992:	4a04      	ldr	r2, [pc, #16]	; (800f9a4 <__NVIC_SetPriorityGrouping+0x44>)
 800f994:	68bb      	ldr	r3, [r7, #8]
 800f996:	60d3      	str	r3, [r2, #12]
}
 800f998:	bf00      	nop
 800f99a:	3714      	adds	r7, #20
 800f99c:	46bd      	mov	sp, r7
 800f99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a2:	4770      	bx	lr
 800f9a4:	e000ed00 	.word	0xe000ed00

0800f9a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800f9a8:	b480      	push	{r7}
 800f9aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800f9ac:	4b04      	ldr	r3, [pc, #16]	; (800f9c0 <__NVIC_GetPriorityGrouping+0x18>)
 800f9ae:	68db      	ldr	r3, [r3, #12]
 800f9b0:	0a1b      	lsrs	r3, r3, #8
 800f9b2:	f003 0307 	and.w	r3, r3, #7
}
 800f9b6:	4618      	mov	r0, r3
 800f9b8:	46bd      	mov	sp, r7
 800f9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9be:	4770      	bx	lr
 800f9c0:	e000ed00 	.word	0xe000ed00

0800f9c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f9c4:	b480      	push	{r7}
 800f9c6:	b083      	sub	sp, #12
 800f9c8:	af00      	add	r7, sp, #0
 800f9ca:	4603      	mov	r3, r0
 800f9cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f9ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	db0b      	blt.n	800f9ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f9d6:	79fb      	ldrb	r3, [r7, #7]
 800f9d8:	f003 021f 	and.w	r2, r3, #31
 800f9dc:	4907      	ldr	r1, [pc, #28]	; (800f9fc <__NVIC_EnableIRQ+0x38>)
 800f9de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f9e2:	095b      	lsrs	r3, r3, #5
 800f9e4:	2001      	movs	r0, #1
 800f9e6:	fa00 f202 	lsl.w	r2, r0, r2
 800f9ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800f9ee:	bf00      	nop
 800f9f0:	370c      	adds	r7, #12
 800f9f2:	46bd      	mov	sp, r7
 800f9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9f8:	4770      	bx	lr
 800f9fa:	bf00      	nop
 800f9fc:	e000e100 	.word	0xe000e100

0800fa00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800fa00:	b480      	push	{r7}
 800fa02:	b083      	sub	sp, #12
 800fa04:	af00      	add	r7, sp, #0
 800fa06:	4603      	mov	r3, r0
 800fa08:	6039      	str	r1, [r7, #0]
 800fa0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fa0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	db0a      	blt.n	800fa2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fa14:	683b      	ldr	r3, [r7, #0]
 800fa16:	b2da      	uxtb	r2, r3
 800fa18:	490c      	ldr	r1, [pc, #48]	; (800fa4c <__NVIC_SetPriority+0x4c>)
 800fa1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fa1e:	0112      	lsls	r2, r2, #4
 800fa20:	b2d2      	uxtb	r2, r2
 800fa22:	440b      	add	r3, r1
 800fa24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800fa28:	e00a      	b.n	800fa40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fa2a:	683b      	ldr	r3, [r7, #0]
 800fa2c:	b2da      	uxtb	r2, r3
 800fa2e:	4908      	ldr	r1, [pc, #32]	; (800fa50 <__NVIC_SetPriority+0x50>)
 800fa30:	79fb      	ldrb	r3, [r7, #7]
 800fa32:	f003 030f 	and.w	r3, r3, #15
 800fa36:	3b04      	subs	r3, #4
 800fa38:	0112      	lsls	r2, r2, #4
 800fa3a:	b2d2      	uxtb	r2, r2
 800fa3c:	440b      	add	r3, r1
 800fa3e:	761a      	strb	r2, [r3, #24]
}
 800fa40:	bf00      	nop
 800fa42:	370c      	adds	r7, #12
 800fa44:	46bd      	mov	sp, r7
 800fa46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4a:	4770      	bx	lr
 800fa4c:	e000e100 	.word	0xe000e100
 800fa50:	e000ed00 	.word	0xe000ed00

0800fa54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800fa54:	b480      	push	{r7}
 800fa56:	b089      	sub	sp, #36	; 0x24
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	60f8      	str	r0, [r7, #12]
 800fa5c:	60b9      	str	r1, [r7, #8]
 800fa5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	f003 0307 	and.w	r3, r3, #7
 800fa66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800fa68:	69fb      	ldr	r3, [r7, #28]
 800fa6a:	f1c3 0307 	rsb	r3, r3, #7
 800fa6e:	2b04      	cmp	r3, #4
 800fa70:	bf28      	it	cs
 800fa72:	2304      	movcs	r3, #4
 800fa74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800fa76:	69fb      	ldr	r3, [r7, #28]
 800fa78:	3304      	adds	r3, #4
 800fa7a:	2b06      	cmp	r3, #6
 800fa7c:	d902      	bls.n	800fa84 <NVIC_EncodePriority+0x30>
 800fa7e:	69fb      	ldr	r3, [r7, #28]
 800fa80:	3b03      	subs	r3, #3
 800fa82:	e000      	b.n	800fa86 <NVIC_EncodePriority+0x32>
 800fa84:	2300      	movs	r3, #0
 800fa86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800fa88:	f04f 32ff 	mov.w	r2, #4294967295
 800fa8c:	69bb      	ldr	r3, [r7, #24]
 800fa8e:	fa02 f303 	lsl.w	r3, r2, r3
 800fa92:	43da      	mvns	r2, r3
 800fa94:	68bb      	ldr	r3, [r7, #8]
 800fa96:	401a      	ands	r2, r3
 800fa98:	697b      	ldr	r3, [r7, #20]
 800fa9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800fa9c:	f04f 31ff 	mov.w	r1, #4294967295
 800faa0:	697b      	ldr	r3, [r7, #20]
 800faa2:	fa01 f303 	lsl.w	r3, r1, r3
 800faa6:	43d9      	mvns	r1, r3
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800faac:	4313      	orrs	r3, r2
         );
}
 800faae:	4618      	mov	r0, r3
 800fab0:	3724      	adds	r7, #36	; 0x24
 800fab2:	46bd      	mov	sp, r7
 800fab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab8:	4770      	bx	lr
	...

0800fabc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800fabc:	b580      	push	{r7, lr}
 800fabe:	b082      	sub	sp, #8
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	3b01      	subs	r3, #1
 800fac8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800facc:	d301      	bcc.n	800fad2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800face:	2301      	movs	r3, #1
 800fad0:	e00f      	b.n	800faf2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800fad2:	4a0a      	ldr	r2, [pc, #40]	; (800fafc <SysTick_Config+0x40>)
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	3b01      	subs	r3, #1
 800fad8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800fada:	210f      	movs	r1, #15
 800fadc:	f04f 30ff 	mov.w	r0, #4294967295
 800fae0:	f7ff ff8e 	bl	800fa00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800fae4:	4b05      	ldr	r3, [pc, #20]	; (800fafc <SysTick_Config+0x40>)
 800fae6:	2200      	movs	r2, #0
 800fae8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800faea:	4b04      	ldr	r3, [pc, #16]	; (800fafc <SysTick_Config+0x40>)
 800faec:	2207      	movs	r2, #7
 800faee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800faf0:	2300      	movs	r3, #0
}
 800faf2:	4618      	mov	r0, r3
 800faf4:	3708      	adds	r7, #8
 800faf6:	46bd      	mov	sp, r7
 800faf8:	bd80      	pop	{r7, pc}
 800fafa:	bf00      	nop
 800fafc:	e000e010 	.word	0xe000e010

0800fb00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800fb00:	b580      	push	{r7, lr}
 800fb02:	b082      	sub	sp, #8
 800fb04:	af00      	add	r7, sp, #0
 800fb06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800fb08:	6878      	ldr	r0, [r7, #4]
 800fb0a:	f7ff ff29 	bl	800f960 <__NVIC_SetPriorityGrouping>
}
 800fb0e:	bf00      	nop
 800fb10:	3708      	adds	r7, #8
 800fb12:	46bd      	mov	sp, r7
 800fb14:	bd80      	pop	{r7, pc}

0800fb16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800fb16:	b580      	push	{r7, lr}
 800fb18:	b086      	sub	sp, #24
 800fb1a:	af00      	add	r7, sp, #0
 800fb1c:	4603      	mov	r3, r0
 800fb1e:	60b9      	str	r1, [r7, #8]
 800fb20:	607a      	str	r2, [r7, #4]
 800fb22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800fb24:	2300      	movs	r3, #0
 800fb26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800fb28:	f7ff ff3e 	bl	800f9a8 <__NVIC_GetPriorityGrouping>
 800fb2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800fb2e:	687a      	ldr	r2, [r7, #4]
 800fb30:	68b9      	ldr	r1, [r7, #8]
 800fb32:	6978      	ldr	r0, [r7, #20]
 800fb34:	f7ff ff8e 	bl	800fa54 <NVIC_EncodePriority>
 800fb38:	4602      	mov	r2, r0
 800fb3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fb3e:	4611      	mov	r1, r2
 800fb40:	4618      	mov	r0, r3
 800fb42:	f7ff ff5d 	bl	800fa00 <__NVIC_SetPriority>
}
 800fb46:	bf00      	nop
 800fb48:	3718      	adds	r7, #24
 800fb4a:	46bd      	mov	sp, r7
 800fb4c:	bd80      	pop	{r7, pc}

0800fb4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800fb4e:	b580      	push	{r7, lr}
 800fb50:	b082      	sub	sp, #8
 800fb52:	af00      	add	r7, sp, #0
 800fb54:	4603      	mov	r3, r0
 800fb56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800fb58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	f7ff ff31 	bl	800f9c4 <__NVIC_EnableIRQ>
}
 800fb62:	bf00      	nop
 800fb64:	3708      	adds	r7, #8
 800fb66:	46bd      	mov	sp, r7
 800fb68:	bd80      	pop	{r7, pc}

0800fb6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800fb6a:	b580      	push	{r7, lr}
 800fb6c:	b082      	sub	sp, #8
 800fb6e:	af00      	add	r7, sp, #0
 800fb70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800fb72:	6878      	ldr	r0, [r7, #4]
 800fb74:	f7ff ffa2 	bl	800fabc <SysTick_Config>
 800fb78:	4603      	mov	r3, r0
}
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	3708      	adds	r7, #8
 800fb7e:	46bd      	mov	sp, r7
 800fb80:	bd80      	pop	{r7, pc}
	...

0800fb84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800fb84:	b580      	push	{r7, lr}
 800fb86:	b086      	sub	sp, #24
 800fb88:	af00      	add	r7, sp, #0
 800fb8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800fb8c:	2300      	movs	r3, #0
 800fb8e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800fb90:	f7ff f930 	bl	800edf4 <HAL_GetTick>
 800fb94:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d101      	bne.n	800fba0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800fb9c:	2301      	movs	r3, #1
 800fb9e:	e099      	b.n	800fcd4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	2200      	movs	r2, #0
 800fba4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	2202      	movs	r2, #2
 800fbac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	681a      	ldr	r2, [r3, #0]
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	f022 0201 	bic.w	r2, r2, #1
 800fbbe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800fbc0:	e00f      	b.n	800fbe2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800fbc2:	f7ff f917 	bl	800edf4 <HAL_GetTick>
 800fbc6:	4602      	mov	r2, r0
 800fbc8:	693b      	ldr	r3, [r7, #16]
 800fbca:	1ad3      	subs	r3, r2, r3
 800fbcc:	2b05      	cmp	r3, #5
 800fbce:	d908      	bls.n	800fbe2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	2220      	movs	r2, #32
 800fbd4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	2203      	movs	r2, #3
 800fbda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800fbde:	2303      	movs	r3, #3
 800fbe0:	e078      	b.n	800fcd4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	f003 0301 	and.w	r3, r3, #1
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d1e8      	bne.n	800fbc2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800fbf8:	697a      	ldr	r2, [r7, #20]
 800fbfa:	4b38      	ldr	r3, [pc, #224]	; (800fcdc <HAL_DMA_Init+0x158>)
 800fbfc:	4013      	ands	r3, r2
 800fbfe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	685a      	ldr	r2, [r3, #4]
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	689b      	ldr	r3, [r3, #8]
 800fc08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800fc0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	691b      	ldr	r3, [r3, #16]
 800fc14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800fc1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	699b      	ldr	r3, [r3, #24]
 800fc20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800fc26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	6a1b      	ldr	r3, [r3, #32]
 800fc2c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800fc2e:	697a      	ldr	r2, [r7, #20]
 800fc30:	4313      	orrs	r3, r2
 800fc32:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fc38:	2b04      	cmp	r3, #4
 800fc3a:	d107      	bne.n	800fc4c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fc44:	4313      	orrs	r3, r2
 800fc46:	697a      	ldr	r2, [r7, #20]
 800fc48:	4313      	orrs	r3, r2
 800fc4a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	697a      	ldr	r2, [r7, #20]
 800fc52:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	695b      	ldr	r3, [r3, #20]
 800fc5a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800fc5c:	697b      	ldr	r3, [r7, #20]
 800fc5e:	f023 0307 	bic.w	r3, r3, #7
 800fc62:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fc68:	697a      	ldr	r2, [r7, #20]
 800fc6a:	4313      	orrs	r3, r2
 800fc6c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fc72:	2b04      	cmp	r3, #4
 800fc74:	d117      	bne.n	800fca6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc7a:	697a      	ldr	r2, [r7, #20]
 800fc7c:	4313      	orrs	r3, r2
 800fc7e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d00e      	beq.n	800fca6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800fc88:	6878      	ldr	r0, [r7, #4]
 800fc8a:	f000 fadf 	bl	801024c <DMA_CheckFifoParam>
 800fc8e:	4603      	mov	r3, r0
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d008      	beq.n	800fca6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	2240      	movs	r2, #64	; 0x40
 800fc98:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	2201      	movs	r2, #1
 800fc9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800fca2:	2301      	movs	r3, #1
 800fca4:	e016      	b.n	800fcd4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	697a      	ldr	r2, [r7, #20]
 800fcac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800fcae:	6878      	ldr	r0, [r7, #4]
 800fcb0:	f000 fa96 	bl	80101e0 <DMA_CalcBaseAndBitshift>
 800fcb4:	4603      	mov	r3, r0
 800fcb6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fcbc:	223f      	movs	r2, #63	; 0x3f
 800fcbe:	409a      	lsls	r2, r3
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	2200      	movs	r2, #0
 800fcc8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	2201      	movs	r2, #1
 800fcce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800fcd2:	2300      	movs	r3, #0
}
 800fcd4:	4618      	mov	r0, r3
 800fcd6:	3718      	adds	r7, #24
 800fcd8:	46bd      	mov	sp, r7
 800fcda:	bd80      	pop	{r7, pc}
 800fcdc:	f010803f 	.word	0xf010803f

0800fce0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800fce0:	b580      	push	{r7, lr}
 800fce2:	b086      	sub	sp, #24
 800fce4:	af00      	add	r7, sp, #0
 800fce6:	60f8      	str	r0, [r7, #12]
 800fce8:	60b9      	str	r1, [r7, #8]
 800fcea:	607a      	str	r2, [r7, #4]
 800fcec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800fcee:	2300      	movs	r3, #0
 800fcf0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fcf6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800fcfe:	2b01      	cmp	r3, #1
 800fd00:	d101      	bne.n	800fd06 <HAL_DMA_Start_IT+0x26>
 800fd02:	2302      	movs	r3, #2
 800fd04:	e040      	b.n	800fd88 <HAL_DMA_Start_IT+0xa8>
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	2201      	movs	r2, #1
 800fd0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800fd14:	b2db      	uxtb	r3, r3
 800fd16:	2b01      	cmp	r3, #1
 800fd18:	d12f      	bne.n	800fd7a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	2202      	movs	r2, #2
 800fd1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	2200      	movs	r2, #0
 800fd26:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800fd28:	683b      	ldr	r3, [r7, #0]
 800fd2a:	687a      	ldr	r2, [r7, #4]
 800fd2c:	68b9      	ldr	r1, [r7, #8]
 800fd2e:	68f8      	ldr	r0, [r7, #12]
 800fd30:	f000 fa28 	bl	8010184 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800fd34:	68fb      	ldr	r3, [r7, #12]
 800fd36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fd38:	223f      	movs	r2, #63	; 0x3f
 800fd3a:	409a      	lsls	r2, r3
 800fd3c:	693b      	ldr	r3, [r7, #16]
 800fd3e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	681a      	ldr	r2, [r3, #0]
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	f042 0216 	orr.w	r2, r2, #22
 800fd4e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d007      	beq.n	800fd68 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800fd58:	68fb      	ldr	r3, [r7, #12]
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	681a      	ldr	r2, [r3, #0]
 800fd5e:	68fb      	ldr	r3, [r7, #12]
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	f042 0208 	orr.w	r2, r2, #8
 800fd66:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	681a      	ldr	r2, [r3, #0]
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	f042 0201 	orr.w	r2, r2, #1
 800fd76:	601a      	str	r2, [r3, #0]
 800fd78:	e005      	b.n	800fd86 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	2200      	movs	r2, #0
 800fd7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800fd82:	2302      	movs	r3, #2
 800fd84:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800fd86:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd88:	4618      	mov	r0, r3
 800fd8a:	3718      	adds	r7, #24
 800fd8c:	46bd      	mov	sp, r7
 800fd8e:	bd80      	pop	{r7, pc}

0800fd90 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800fd90:	b580      	push	{r7, lr}
 800fd92:	b084      	sub	sp, #16
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fd9c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800fd9e:	f7ff f829 	bl	800edf4 <HAL_GetTick>
 800fda2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800fdaa:	b2db      	uxtb	r3, r3
 800fdac:	2b02      	cmp	r3, #2
 800fdae:	d008      	beq.n	800fdc2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	2280      	movs	r2, #128	; 0x80
 800fdb4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	2200      	movs	r2, #0
 800fdba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800fdbe:	2301      	movs	r3, #1
 800fdc0:	e052      	b.n	800fe68 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	681a      	ldr	r2, [r3, #0]
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	f022 0216 	bic.w	r2, r2, #22
 800fdd0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	695a      	ldr	r2, [r3, #20]
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800fde0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d103      	bne.n	800fdf2 <HAL_DMA_Abort+0x62>
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d007      	beq.n	800fe02 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	681a      	ldr	r2, [r3, #0]
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	f022 0208 	bic.w	r2, r2, #8
 800fe00:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	681a      	ldr	r2, [r3, #0]
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	f022 0201 	bic.w	r2, r2, #1
 800fe10:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800fe12:	e013      	b.n	800fe3c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800fe14:	f7fe ffee 	bl	800edf4 <HAL_GetTick>
 800fe18:	4602      	mov	r2, r0
 800fe1a:	68bb      	ldr	r3, [r7, #8]
 800fe1c:	1ad3      	subs	r3, r2, r3
 800fe1e:	2b05      	cmp	r3, #5
 800fe20:	d90c      	bls.n	800fe3c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	2220      	movs	r2, #32
 800fe26:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	2200      	movs	r2, #0
 800fe2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	2203      	movs	r2, #3
 800fe34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800fe38:	2303      	movs	r3, #3
 800fe3a:	e015      	b.n	800fe68 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	f003 0301 	and.w	r3, r3, #1
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d1e4      	bne.n	800fe14 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fe4e:	223f      	movs	r2, #63	; 0x3f
 800fe50:	409a      	lsls	r2, r3
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	2200      	movs	r2, #0
 800fe5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	2201      	movs	r2, #1
 800fe62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800fe66:	2300      	movs	r3, #0
}
 800fe68:	4618      	mov	r0, r3
 800fe6a:	3710      	adds	r7, #16
 800fe6c:	46bd      	mov	sp, r7
 800fe6e:	bd80      	pop	{r7, pc}

0800fe70 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800fe70:	b580      	push	{r7, lr}
 800fe72:	b086      	sub	sp, #24
 800fe74:	af00      	add	r7, sp, #0
 800fe76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800fe78:	2300      	movs	r3, #0
 800fe7a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800fe7c:	4b92      	ldr	r3, [pc, #584]	; (80100c8 <HAL_DMA_IRQHandler+0x258>)
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	4a92      	ldr	r2, [pc, #584]	; (80100cc <HAL_DMA_IRQHandler+0x25c>)
 800fe82:	fba2 2303 	umull	r2, r3, r2, r3
 800fe86:	0a9b      	lsrs	r3, r3, #10
 800fe88:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fe8e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800fe90:	693b      	ldr	r3, [r7, #16]
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fe9a:	2208      	movs	r2, #8
 800fe9c:	409a      	lsls	r2, r3
 800fe9e:	68fb      	ldr	r3, [r7, #12]
 800fea0:	4013      	ands	r3, r2
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d01a      	beq.n	800fedc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	f003 0304 	and.w	r3, r3, #4
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d013      	beq.n	800fedc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	681a      	ldr	r2, [r3, #0]
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	f022 0204 	bic.w	r2, r2, #4
 800fec2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fec8:	2208      	movs	r2, #8
 800feca:	409a      	lsls	r2, r3
 800fecc:	693b      	ldr	r3, [r7, #16]
 800fece:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fed4:	f043 0201 	orr.w	r2, r3, #1
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fee0:	2201      	movs	r2, #1
 800fee2:	409a      	lsls	r2, r3
 800fee4:	68fb      	ldr	r3, [r7, #12]
 800fee6:	4013      	ands	r3, r2
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d012      	beq.n	800ff12 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	695b      	ldr	r3, [r3, #20]
 800fef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d00b      	beq.n	800ff12 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fefe:	2201      	movs	r2, #1
 800ff00:	409a      	lsls	r2, r3
 800ff02:	693b      	ldr	r3, [r7, #16]
 800ff04:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ff0a:	f043 0202 	orr.w	r2, r3, #2
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ff16:	2204      	movs	r2, #4
 800ff18:	409a      	lsls	r2, r3
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	4013      	ands	r3, r2
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d012      	beq.n	800ff48 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	f003 0302 	and.w	r3, r3, #2
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d00b      	beq.n	800ff48 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ff34:	2204      	movs	r2, #4
 800ff36:	409a      	lsls	r2, r3
 800ff38:	693b      	ldr	r3, [r7, #16]
 800ff3a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ff40:	f043 0204 	orr.w	r2, r3, #4
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ff4c:	2210      	movs	r2, #16
 800ff4e:	409a      	lsls	r2, r3
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	4013      	ands	r3, r2
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d043      	beq.n	800ffe0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	f003 0308 	and.w	r3, r3, #8
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d03c      	beq.n	800ffe0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ff6a:	2210      	movs	r2, #16
 800ff6c:	409a      	lsls	r2, r3
 800ff6e:	693b      	ldr	r3, [r7, #16]
 800ff70:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d018      	beq.n	800ffb2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d108      	bne.n	800ffa0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d024      	beq.n	800ffe0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff9a:	6878      	ldr	r0, [r7, #4]
 800ff9c:	4798      	blx	r3
 800ff9e:	e01f      	b.n	800ffe0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d01b      	beq.n	800ffe0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ffac:	6878      	ldr	r0, [r7, #4]
 800ffae:	4798      	blx	r3
 800ffb0:	e016      	b.n	800ffe0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	d107      	bne.n	800ffd0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	681a      	ldr	r2, [r3, #0]
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	f022 0208 	bic.w	r2, r2, #8
 800ffce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d003      	beq.n	800ffe0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffdc:	6878      	ldr	r0, [r7, #4]
 800ffde:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ffe4:	2220      	movs	r2, #32
 800ffe6:	409a      	lsls	r2, r3
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	4013      	ands	r3, r2
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	f000 808e 	beq.w	801010e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	681b      	ldr	r3, [r3, #0]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	f003 0310 	and.w	r3, r3, #16
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	f000 8086 	beq.w	801010e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010006:	2220      	movs	r2, #32
 8010008:	409a      	lsls	r2, r3
 801000a:	693b      	ldr	r3, [r7, #16]
 801000c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8010014:	b2db      	uxtb	r3, r3
 8010016:	2b05      	cmp	r3, #5
 8010018:	d136      	bne.n	8010088 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	681a      	ldr	r2, [r3, #0]
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	f022 0216 	bic.w	r2, r2, #22
 8010028:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	695a      	ldr	r2, [r3, #20]
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010038:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801003e:	2b00      	cmp	r3, #0
 8010040:	d103      	bne.n	801004a <HAL_DMA_IRQHandler+0x1da>
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010046:	2b00      	cmp	r3, #0
 8010048:	d007      	beq.n	801005a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	681a      	ldr	r2, [r3, #0]
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	f022 0208 	bic.w	r2, r2, #8
 8010058:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801005e:	223f      	movs	r2, #63	; 0x3f
 8010060:	409a      	lsls	r2, r3
 8010062:	693b      	ldr	r3, [r7, #16]
 8010064:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	2200      	movs	r2, #0
 801006a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	2201      	movs	r2, #1
 8010072:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801007a:	2b00      	cmp	r3, #0
 801007c:	d07d      	beq.n	801017a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010082:	6878      	ldr	r0, [r7, #4]
 8010084:	4798      	blx	r3
        }
        return;
 8010086:	e078      	b.n	801017a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8010092:	2b00      	cmp	r3, #0
 8010094:	d01c      	beq.n	80100d0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d108      	bne.n	80100b6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d030      	beq.n	801010e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80100b0:	6878      	ldr	r0, [r7, #4]
 80100b2:	4798      	blx	r3
 80100b4:	e02b      	b.n	801010e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d027      	beq.n	801010e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80100c2:	6878      	ldr	r0, [r7, #4]
 80100c4:	4798      	blx	r3
 80100c6:	e022      	b.n	801010e <HAL_DMA_IRQHandler+0x29e>
 80100c8:	20000cf4 	.word	0x20000cf4
 80100cc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d10f      	bne.n	80100fe <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	681a      	ldr	r2, [r3, #0]
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	681b      	ldr	r3, [r3, #0]
 80100e8:	f022 0210 	bic.w	r2, r2, #16
 80100ec:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	2200      	movs	r2, #0
 80100f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	2201      	movs	r2, #1
 80100fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010102:	2b00      	cmp	r3, #0
 8010104:	d003      	beq.n	801010e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801010a:	6878      	ldr	r0, [r7, #4]
 801010c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010112:	2b00      	cmp	r3, #0
 8010114:	d032      	beq.n	801017c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801011a:	f003 0301 	and.w	r3, r3, #1
 801011e:	2b00      	cmp	r3, #0
 8010120:	d022      	beq.n	8010168 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	2205      	movs	r2, #5
 8010126:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	681a      	ldr	r2, [r3, #0]
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	f022 0201 	bic.w	r2, r2, #1
 8010138:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 801013a:	68bb      	ldr	r3, [r7, #8]
 801013c:	3301      	adds	r3, #1
 801013e:	60bb      	str	r3, [r7, #8]
 8010140:	697a      	ldr	r2, [r7, #20]
 8010142:	429a      	cmp	r2, r3
 8010144:	d307      	bcc.n	8010156 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	681b      	ldr	r3, [r3, #0]
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	f003 0301 	and.w	r3, r3, #1
 8010150:	2b00      	cmp	r3, #0
 8010152:	d1f2      	bne.n	801013a <HAL_DMA_IRQHandler+0x2ca>
 8010154:	e000      	b.n	8010158 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8010156:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	2200      	movs	r2, #0
 801015c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	2201      	movs	r2, #1
 8010164:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801016c:	2b00      	cmp	r3, #0
 801016e:	d005      	beq.n	801017c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010174:	6878      	ldr	r0, [r7, #4]
 8010176:	4798      	blx	r3
 8010178:	e000      	b.n	801017c <HAL_DMA_IRQHandler+0x30c>
        return;
 801017a:	bf00      	nop
    }
  }
}
 801017c:	3718      	adds	r7, #24
 801017e:	46bd      	mov	sp, r7
 8010180:	bd80      	pop	{r7, pc}
 8010182:	bf00      	nop

08010184 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010184:	b480      	push	{r7}
 8010186:	b085      	sub	sp, #20
 8010188:	af00      	add	r7, sp, #0
 801018a:	60f8      	str	r0, [r7, #12]
 801018c:	60b9      	str	r1, [r7, #8]
 801018e:	607a      	str	r2, [r7, #4]
 8010190:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	681a      	ldr	r2, [r3, #0]
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80101a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80101a2:	68fb      	ldr	r3, [r7, #12]
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	683a      	ldr	r2, [r7, #0]
 80101a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	689b      	ldr	r3, [r3, #8]
 80101ae:	2b40      	cmp	r3, #64	; 0x40
 80101b0:	d108      	bne.n	80101c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	681b      	ldr	r3, [r3, #0]
 80101b6:	687a      	ldr	r2, [r7, #4]
 80101b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80101ba:	68fb      	ldr	r3, [r7, #12]
 80101bc:	681b      	ldr	r3, [r3, #0]
 80101be:	68ba      	ldr	r2, [r7, #8]
 80101c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80101c2:	e007      	b.n	80101d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80101c4:	68fb      	ldr	r3, [r7, #12]
 80101c6:	681b      	ldr	r3, [r3, #0]
 80101c8:	68ba      	ldr	r2, [r7, #8]
 80101ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	687a      	ldr	r2, [r7, #4]
 80101d2:	60da      	str	r2, [r3, #12]
}
 80101d4:	bf00      	nop
 80101d6:	3714      	adds	r7, #20
 80101d8:	46bd      	mov	sp, r7
 80101da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101de:	4770      	bx	lr

080101e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80101e0:	b480      	push	{r7}
 80101e2:	b085      	sub	sp, #20
 80101e4:	af00      	add	r7, sp, #0
 80101e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	b2db      	uxtb	r3, r3
 80101ee:	3b10      	subs	r3, #16
 80101f0:	4a14      	ldr	r2, [pc, #80]	; (8010244 <DMA_CalcBaseAndBitshift+0x64>)
 80101f2:	fba2 2303 	umull	r2, r3, r2, r3
 80101f6:	091b      	lsrs	r3, r3, #4
 80101f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80101fa:	4a13      	ldr	r2, [pc, #76]	; (8010248 <DMA_CalcBaseAndBitshift+0x68>)
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	4413      	add	r3, r2
 8010200:	781b      	ldrb	r3, [r3, #0]
 8010202:	461a      	mov	r2, r3
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	2b03      	cmp	r3, #3
 801020c:	d909      	bls.n	8010222 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8010216:	f023 0303 	bic.w	r3, r3, #3
 801021a:	1d1a      	adds	r2, r3, #4
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	659a      	str	r2, [r3, #88]	; 0x58
 8010220:	e007      	b.n	8010232 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	681b      	ldr	r3, [r3, #0]
 8010226:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 801022a:	f023 0303 	bic.w	r3, r3, #3
 801022e:	687a      	ldr	r2, [r7, #4]
 8010230:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8010236:	4618      	mov	r0, r3
 8010238:	3714      	adds	r7, #20
 801023a:	46bd      	mov	sp, r7
 801023c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010240:	4770      	bx	lr
 8010242:	bf00      	nop
 8010244:	aaaaaaab 	.word	0xaaaaaaab
 8010248:	08016ad8 	.word	0x08016ad8

0801024c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 801024c:	b480      	push	{r7}
 801024e:	b085      	sub	sp, #20
 8010250:	af00      	add	r7, sp, #0
 8010252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010254:	2300      	movs	r3, #0
 8010256:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801025c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	699b      	ldr	r3, [r3, #24]
 8010262:	2b00      	cmp	r3, #0
 8010264:	d11f      	bne.n	80102a6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8010266:	68bb      	ldr	r3, [r7, #8]
 8010268:	2b03      	cmp	r3, #3
 801026a:	d855      	bhi.n	8010318 <DMA_CheckFifoParam+0xcc>
 801026c:	a201      	add	r2, pc, #4	; (adr r2, 8010274 <DMA_CheckFifoParam+0x28>)
 801026e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010272:	bf00      	nop
 8010274:	08010285 	.word	0x08010285
 8010278:	08010297 	.word	0x08010297
 801027c:	08010285 	.word	0x08010285
 8010280:	08010319 	.word	0x08010319
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010288:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801028c:	2b00      	cmp	r3, #0
 801028e:	d045      	beq.n	801031c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8010290:	2301      	movs	r3, #1
 8010292:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010294:	e042      	b.n	801031c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801029a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 801029e:	d13f      	bne.n	8010320 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80102a0:	2301      	movs	r3, #1
 80102a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80102a4:	e03c      	b.n	8010320 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	699b      	ldr	r3, [r3, #24]
 80102aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80102ae:	d121      	bne.n	80102f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80102b0:	68bb      	ldr	r3, [r7, #8]
 80102b2:	2b03      	cmp	r3, #3
 80102b4:	d836      	bhi.n	8010324 <DMA_CheckFifoParam+0xd8>
 80102b6:	a201      	add	r2, pc, #4	; (adr r2, 80102bc <DMA_CheckFifoParam+0x70>)
 80102b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102bc:	080102cd 	.word	0x080102cd
 80102c0:	080102d3 	.word	0x080102d3
 80102c4:	080102cd 	.word	0x080102cd
 80102c8:	080102e5 	.word	0x080102e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80102cc:	2301      	movs	r3, #1
 80102ce:	73fb      	strb	r3, [r7, #15]
      break;
 80102d0:	e02f      	b.n	8010332 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80102d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d024      	beq.n	8010328 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80102de:	2301      	movs	r3, #1
 80102e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80102e2:	e021      	b.n	8010328 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80102e8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80102ec:	d11e      	bne.n	801032c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80102ee:	2301      	movs	r3, #1
 80102f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80102f2:	e01b      	b.n	801032c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80102f4:	68bb      	ldr	r3, [r7, #8]
 80102f6:	2b02      	cmp	r3, #2
 80102f8:	d902      	bls.n	8010300 <DMA_CheckFifoParam+0xb4>
 80102fa:	2b03      	cmp	r3, #3
 80102fc:	d003      	beq.n	8010306 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80102fe:	e018      	b.n	8010332 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8010300:	2301      	movs	r3, #1
 8010302:	73fb      	strb	r3, [r7, #15]
      break;
 8010304:	e015      	b.n	8010332 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801030a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801030e:	2b00      	cmp	r3, #0
 8010310:	d00e      	beq.n	8010330 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8010312:	2301      	movs	r3, #1
 8010314:	73fb      	strb	r3, [r7, #15]
      break;
 8010316:	e00b      	b.n	8010330 <DMA_CheckFifoParam+0xe4>
      break;
 8010318:	bf00      	nop
 801031a:	e00a      	b.n	8010332 <DMA_CheckFifoParam+0xe6>
      break;
 801031c:	bf00      	nop
 801031e:	e008      	b.n	8010332 <DMA_CheckFifoParam+0xe6>
      break;
 8010320:	bf00      	nop
 8010322:	e006      	b.n	8010332 <DMA_CheckFifoParam+0xe6>
      break;
 8010324:	bf00      	nop
 8010326:	e004      	b.n	8010332 <DMA_CheckFifoParam+0xe6>
      break;
 8010328:	bf00      	nop
 801032a:	e002      	b.n	8010332 <DMA_CheckFifoParam+0xe6>
      break;   
 801032c:	bf00      	nop
 801032e:	e000      	b.n	8010332 <DMA_CheckFifoParam+0xe6>
      break;
 8010330:	bf00      	nop
    }
  } 
  
  return status; 
 8010332:	7bfb      	ldrb	r3, [r7, #15]
}
 8010334:	4618      	mov	r0, r3
 8010336:	3714      	adds	r7, #20
 8010338:	46bd      	mov	sp, r7
 801033a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801033e:	4770      	bx	lr

08010340 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8010340:	b580      	push	{r7, lr}
 8010342:	b086      	sub	sp, #24
 8010344:	af00      	add	r7, sp, #0
 8010346:	60f8      	str	r0, [r7, #12]
 8010348:	60b9      	str	r1, [r7, #8]
 801034a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 801034e:	2301      	movs	r3, #1
 8010350:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8010352:	4b23      	ldr	r3, [pc, #140]	; (80103e0 <HAL_FLASH_Program+0xa0>)
 8010354:	7e1b      	ldrb	r3, [r3, #24]
 8010356:	2b01      	cmp	r3, #1
 8010358:	d101      	bne.n	801035e <HAL_FLASH_Program+0x1e>
 801035a:	2302      	movs	r3, #2
 801035c:	e03b      	b.n	80103d6 <HAL_FLASH_Program+0x96>
 801035e:	4b20      	ldr	r3, [pc, #128]	; (80103e0 <HAL_FLASH_Program+0xa0>)
 8010360:	2201      	movs	r2, #1
 8010362:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8010364:	f24c 3050 	movw	r0, #50000	; 0xc350
 8010368:	f000 f924 	bl	80105b4 <FLASH_WaitForLastOperation>
 801036c:	4603      	mov	r3, r0
 801036e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8010370:	7dfb      	ldrb	r3, [r7, #23]
 8010372:	2b00      	cmp	r3, #0
 8010374:	d12b      	bne.n	80103ce <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8010376:	68fb      	ldr	r3, [r7, #12]
 8010378:	2b00      	cmp	r3, #0
 801037a:	d105      	bne.n	8010388 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 801037c:	783b      	ldrb	r3, [r7, #0]
 801037e:	4619      	mov	r1, r3
 8010380:	68b8      	ldr	r0, [r7, #8]
 8010382:	f000 f9cd 	bl	8010720 <FLASH_Program_Byte>
 8010386:	e016      	b.n	80103b6 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8010388:	68fb      	ldr	r3, [r7, #12]
 801038a:	2b01      	cmp	r3, #1
 801038c:	d105      	bne.n	801039a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 801038e:	883b      	ldrh	r3, [r7, #0]
 8010390:	4619      	mov	r1, r3
 8010392:	68b8      	ldr	r0, [r7, #8]
 8010394:	f000 f9a0 	bl	80106d8 <FLASH_Program_HalfWord>
 8010398:	e00d      	b.n	80103b6 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	2b02      	cmp	r3, #2
 801039e:	d105      	bne.n	80103ac <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80103a0:	683b      	ldr	r3, [r7, #0]
 80103a2:	4619      	mov	r1, r3
 80103a4:	68b8      	ldr	r0, [r7, #8]
 80103a6:	f000 f975 	bl	8010694 <FLASH_Program_Word>
 80103aa:	e004      	b.n	80103b6 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80103ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80103b0:	68b8      	ldr	r0, [r7, #8]
 80103b2:	f000 f93f 	bl	8010634 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80103b6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80103ba:	f000 f8fb 	bl	80105b4 <FLASH_WaitForLastOperation>
 80103be:	4603      	mov	r3, r0
 80103c0:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 80103c2:	4b08      	ldr	r3, [pc, #32]	; (80103e4 <HAL_FLASH_Program+0xa4>)
 80103c4:	691b      	ldr	r3, [r3, #16]
 80103c6:	4a07      	ldr	r2, [pc, #28]	; (80103e4 <HAL_FLASH_Program+0xa4>)
 80103c8:	f023 0301 	bic.w	r3, r3, #1
 80103cc:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80103ce:	4b04      	ldr	r3, [pc, #16]	; (80103e0 <HAL_FLASH_Program+0xa0>)
 80103d0:	2200      	movs	r2, #0
 80103d2:	761a      	strb	r2, [r3, #24]
  
  return status;
 80103d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80103d6:	4618      	mov	r0, r3
 80103d8:	3718      	adds	r7, #24
 80103da:	46bd      	mov	sp, r7
 80103dc:	bd80      	pop	{r7, pc}
 80103de:	bf00      	nop
 80103e0:	20016644 	.word	0x20016644
 80103e4:	40023c00 	.word	0x40023c00

080103e8 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 80103e8:	b580      	push	{r7, lr}
 80103ea:	b082      	sub	sp, #8
 80103ec:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 80103ee:	2300      	movs	r3, #0
 80103f0:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80103f2:	4b4b      	ldr	r3, [pc, #300]	; (8010520 <HAL_FLASH_IRQHandler+0x138>)
 80103f4:	68db      	ldr	r3, [r3, #12]
 80103f6:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d020      	beq.n	8010440 <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 80103fe:	4b49      	ldr	r3, [pc, #292]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 8010400:	781b      	ldrb	r3, [r3, #0]
 8010402:	b2db      	uxtb	r3, r3
 8010404:	2b01      	cmp	r3, #1
 8010406:	d107      	bne.n	8010418 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8010408:	4b46      	ldr	r3, [pc, #280]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 801040a:	68db      	ldr	r3, [r3, #12]
 801040c:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 801040e:	4b45      	ldr	r3, [pc, #276]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 8010410:	f04f 32ff 	mov.w	r2, #4294967295
 8010414:	60da      	str	r2, [r3, #12]
 8010416:	e00b      	b.n	8010430 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8010418:	4b42      	ldr	r3, [pc, #264]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 801041a:	781b      	ldrb	r3, [r3, #0]
 801041c:	b2db      	uxtb	r3, r3
 801041e:	2b02      	cmp	r3, #2
 8010420:	d103      	bne.n	801042a <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 8010422:	4b40      	ldr	r3, [pc, #256]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 8010424:	691b      	ldr	r3, [r3, #16]
 8010426:	607b      	str	r3, [r7, #4]
 8010428:	e002      	b.n	8010430 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 801042a:	4b3e      	ldr	r3, [pc, #248]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 801042c:	695b      	ldr	r3, [r3, #20]
 801042e:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 8010430:	f000 f998 	bl	8010764 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8010434:	6878      	ldr	r0, [r7, #4]
 8010436:	f000 f881 	bl	801053c <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 801043a:	4b3a      	ldr	r3, [pc, #232]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 801043c:	2200      	movs	r2, #0
 801043e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8010440:	4b37      	ldr	r3, [pc, #220]	; (8010520 <HAL_FLASH_IRQHandler+0x138>)
 8010442:	68db      	ldr	r3, [r3, #12]
 8010444:	f003 0301 	and.w	r3, r3, #1
 8010448:	2b00      	cmp	r3, #0
 801044a:	d04a      	beq.n	80104e2 <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 801044c:	4b34      	ldr	r3, [pc, #208]	; (8010520 <HAL_FLASH_IRQHandler+0x138>)
 801044e:	2201      	movs	r2, #1
 8010450:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8010452:	4b34      	ldr	r3, [pc, #208]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 8010454:	781b      	ldrb	r3, [r3, #0]
 8010456:	b2db      	uxtb	r3, r3
 8010458:	2b01      	cmp	r3, #1
 801045a:	d12d      	bne.n	80104b8 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 801045c:	4b31      	ldr	r3, [pc, #196]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 801045e:	685b      	ldr	r3, [r3, #4]
 8010460:	3b01      	subs	r3, #1
 8010462:	4a30      	ldr	r2, [pc, #192]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 8010464:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 8010466:	4b2f      	ldr	r3, [pc, #188]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 8010468:	685b      	ldr	r3, [r3, #4]
 801046a:	2b00      	cmp	r3, #0
 801046c:	d015      	beq.n	801049a <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 801046e:	4b2d      	ldr	r3, [pc, #180]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 8010470:	68db      	ldr	r3, [r3, #12]
 8010472:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8010474:	6878      	ldr	r0, [r7, #4]
 8010476:	f000 f857 	bl	8010528 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 801047a:	4b2a      	ldr	r3, [pc, #168]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 801047c:	68db      	ldr	r3, [r3, #12]
 801047e:	3301      	adds	r3, #1
 8010480:	4a28      	ldr	r2, [pc, #160]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 8010482:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 8010484:	4b27      	ldr	r3, [pc, #156]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 8010486:	68db      	ldr	r3, [r3, #12]
 8010488:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 801048a:	4b26      	ldr	r3, [pc, #152]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 801048c:	7a1b      	ldrb	r3, [r3, #8]
 801048e:	b2db      	uxtb	r3, r3
 8010490:	4619      	mov	r1, r3
 8010492:	6878      	ldr	r0, [r7, #4]
 8010494:	f000 fa50 	bl	8010938 <FLASH_Erase_Sector>
 8010498:	e023      	b.n	80104e2 <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 801049a:	f04f 33ff 	mov.w	r3, #4294967295
 801049e:	607b      	str	r3, [r7, #4]
 80104a0:	4a20      	ldr	r2, [pc, #128]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80104a6:	4b1f      	ldr	r3, [pc, #124]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 80104a8:	2200      	movs	r2, #0
 80104aa:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 80104ac:	f000 fa8c 	bl	80109c8 <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 80104b0:	6878      	ldr	r0, [r7, #4]
 80104b2:	f000 f839 	bl	8010528 <HAL_FLASH_EndOfOperationCallback>
 80104b6:	e014      	b.n	80104e2 <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 80104b8:	4b1a      	ldr	r3, [pc, #104]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 80104ba:	781b      	ldrb	r3, [r3, #0]
 80104bc:	b2db      	uxtb	r3, r3
 80104be:	2b02      	cmp	r3, #2
 80104c0:	d107      	bne.n	80104d2 <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 80104c2:	f000 fa81 	bl	80109c8 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 80104c6:	4b17      	ldr	r3, [pc, #92]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 80104c8:	691b      	ldr	r3, [r3, #16]
 80104ca:	4618      	mov	r0, r3
 80104cc:	f000 f82c 	bl	8010528 <HAL_FLASH_EndOfOperationCallback>
 80104d0:	e004      	b.n	80104dc <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 80104d2:	4b14      	ldr	r3, [pc, #80]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 80104d4:	695b      	ldr	r3, [r3, #20]
 80104d6:	4618      	mov	r0, r3
 80104d8:	f000 f826 	bl	8010528 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80104dc:	4b11      	ldr	r3, [pc, #68]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 80104de:	2200      	movs	r2, #0
 80104e0:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 80104e2:	4b10      	ldr	r3, [pc, #64]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 80104e4:	781b      	ldrb	r3, [r3, #0]
 80104e6:	b2db      	uxtb	r3, r3
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d114      	bne.n	8010516 <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 80104ec:	4b0c      	ldr	r3, [pc, #48]	; (8010520 <HAL_FLASH_IRQHandler+0x138>)
 80104ee:	691b      	ldr	r3, [r3, #16]
 80104f0:	4a0b      	ldr	r2, [pc, #44]	; (8010520 <HAL_FLASH_IRQHandler+0x138>)
 80104f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80104f6:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 80104f8:	4b09      	ldr	r3, [pc, #36]	; (8010520 <HAL_FLASH_IRQHandler+0x138>)
 80104fa:	691b      	ldr	r3, [r3, #16]
 80104fc:	4a08      	ldr	r2, [pc, #32]	; (8010520 <HAL_FLASH_IRQHandler+0x138>)
 80104fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010502:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8010504:	4b06      	ldr	r3, [pc, #24]	; (8010520 <HAL_FLASH_IRQHandler+0x138>)
 8010506:	691b      	ldr	r3, [r3, #16]
 8010508:	4a05      	ldr	r2, [pc, #20]	; (8010520 <HAL_FLASH_IRQHandler+0x138>)
 801050a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 801050e:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8010510:	4b04      	ldr	r3, [pc, #16]	; (8010524 <HAL_FLASH_IRQHandler+0x13c>)
 8010512:	2200      	movs	r2, #0
 8010514:	761a      	strb	r2, [r3, #24]
  }
}
 8010516:	bf00      	nop
 8010518:	3708      	adds	r7, #8
 801051a:	46bd      	mov	sp, r7
 801051c:	bd80      	pop	{r7, pc}
 801051e:	bf00      	nop
 8010520:	40023c00 	.word	0x40023c00
 8010524:	20016644 	.word	0x20016644

08010528 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8010528:	b480      	push	{r7}
 801052a:	b083      	sub	sp, #12
 801052c:	af00      	add	r7, sp, #0
 801052e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8010530:	bf00      	nop
 8010532:	370c      	adds	r7, #12
 8010534:	46bd      	mov	sp, r7
 8010536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053a:	4770      	bx	lr

0801053c <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 801053c:	b480      	push	{r7}
 801053e:	b083      	sub	sp, #12
 8010540:	af00      	add	r7, sp, #0
 8010542:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8010544:	bf00      	nop
 8010546:	370c      	adds	r7, #12
 8010548:	46bd      	mov	sp, r7
 801054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801054e:	4770      	bx	lr

08010550 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8010550:	b480      	push	{r7}
 8010552:	b083      	sub	sp, #12
 8010554:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8010556:	2300      	movs	r3, #0
 8010558:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 801055a:	4b0b      	ldr	r3, [pc, #44]	; (8010588 <HAL_FLASH_Unlock+0x38>)
 801055c:	691b      	ldr	r3, [r3, #16]
 801055e:	2b00      	cmp	r3, #0
 8010560:	da0b      	bge.n	801057a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8010562:	4b09      	ldr	r3, [pc, #36]	; (8010588 <HAL_FLASH_Unlock+0x38>)
 8010564:	4a09      	ldr	r2, [pc, #36]	; (801058c <HAL_FLASH_Unlock+0x3c>)
 8010566:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8010568:	4b07      	ldr	r3, [pc, #28]	; (8010588 <HAL_FLASH_Unlock+0x38>)
 801056a:	4a09      	ldr	r2, [pc, #36]	; (8010590 <HAL_FLASH_Unlock+0x40>)
 801056c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 801056e:	4b06      	ldr	r3, [pc, #24]	; (8010588 <HAL_FLASH_Unlock+0x38>)
 8010570:	691b      	ldr	r3, [r3, #16]
 8010572:	2b00      	cmp	r3, #0
 8010574:	da01      	bge.n	801057a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8010576:	2301      	movs	r3, #1
 8010578:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 801057a:	79fb      	ldrb	r3, [r7, #7]
}
 801057c:	4618      	mov	r0, r3
 801057e:	370c      	adds	r7, #12
 8010580:	46bd      	mov	sp, r7
 8010582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010586:	4770      	bx	lr
 8010588:	40023c00 	.word	0x40023c00
 801058c:	45670123 	.word	0x45670123
 8010590:	cdef89ab 	.word	0xcdef89ab

08010594 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8010594:	b480      	push	{r7}
 8010596:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8010598:	4b05      	ldr	r3, [pc, #20]	; (80105b0 <HAL_FLASH_Lock+0x1c>)
 801059a:	691b      	ldr	r3, [r3, #16]
 801059c:	4a04      	ldr	r2, [pc, #16]	; (80105b0 <HAL_FLASH_Lock+0x1c>)
 801059e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80105a2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80105a4:	2300      	movs	r3, #0
}
 80105a6:	4618      	mov	r0, r3
 80105a8:	46bd      	mov	sp, r7
 80105aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105ae:	4770      	bx	lr
 80105b0:	40023c00 	.word	0x40023c00

080105b4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80105b4:	b580      	push	{r7, lr}
 80105b6:	b084      	sub	sp, #16
 80105b8:	af00      	add	r7, sp, #0
 80105ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80105bc:	2300      	movs	r3, #0
 80105be:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80105c0:	4b1a      	ldr	r3, [pc, #104]	; (801062c <FLASH_WaitForLastOperation+0x78>)
 80105c2:	2200      	movs	r2, #0
 80105c4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80105c6:	f7fe fc15 	bl	800edf4 <HAL_GetTick>
 80105ca:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80105cc:	e010      	b.n	80105f0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105d4:	d00c      	beq.n	80105f0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d007      	beq.n	80105ec <FLASH_WaitForLastOperation+0x38>
 80105dc:	f7fe fc0a 	bl	800edf4 <HAL_GetTick>
 80105e0:	4602      	mov	r2, r0
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	1ad3      	subs	r3, r2, r3
 80105e6:	687a      	ldr	r2, [r7, #4]
 80105e8:	429a      	cmp	r2, r3
 80105ea:	d201      	bcs.n	80105f0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80105ec:	2303      	movs	r3, #3
 80105ee:	e019      	b.n	8010624 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80105f0:	4b0f      	ldr	r3, [pc, #60]	; (8010630 <FLASH_WaitForLastOperation+0x7c>)
 80105f2:	68db      	ldr	r3, [r3, #12]
 80105f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d1e8      	bne.n	80105ce <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80105fc:	4b0c      	ldr	r3, [pc, #48]	; (8010630 <FLASH_WaitForLastOperation+0x7c>)
 80105fe:	68db      	ldr	r3, [r3, #12]
 8010600:	f003 0301 	and.w	r3, r3, #1
 8010604:	2b00      	cmp	r3, #0
 8010606:	d002      	beq.n	801060e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8010608:	4b09      	ldr	r3, [pc, #36]	; (8010630 <FLASH_WaitForLastOperation+0x7c>)
 801060a:	2201      	movs	r2, #1
 801060c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 801060e:	4b08      	ldr	r3, [pc, #32]	; (8010630 <FLASH_WaitForLastOperation+0x7c>)
 8010610:	68db      	ldr	r3, [r3, #12]
 8010612:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8010616:	2b00      	cmp	r3, #0
 8010618:	d003      	beq.n	8010622 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 801061a:	f000 f8a3 	bl	8010764 <FLASH_SetErrorCode>
    return HAL_ERROR;
 801061e:	2301      	movs	r3, #1
 8010620:	e000      	b.n	8010624 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8010622:	2300      	movs	r3, #0
  
}  
 8010624:	4618      	mov	r0, r3
 8010626:	3710      	adds	r7, #16
 8010628:	46bd      	mov	sp, r7
 801062a:	bd80      	pop	{r7, pc}
 801062c:	20016644 	.word	0x20016644
 8010630:	40023c00 	.word	0x40023c00

08010634 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8010634:	b490      	push	{r4, r7}
 8010636:	b084      	sub	sp, #16
 8010638:	af00      	add	r7, sp, #0
 801063a:	60f8      	str	r0, [r7, #12]
 801063c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8010640:	4b13      	ldr	r3, [pc, #76]	; (8010690 <FLASH_Program_DoubleWord+0x5c>)
 8010642:	691b      	ldr	r3, [r3, #16]
 8010644:	4a12      	ldr	r2, [pc, #72]	; (8010690 <FLASH_Program_DoubleWord+0x5c>)
 8010646:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801064a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 801064c:	4b10      	ldr	r3, [pc, #64]	; (8010690 <FLASH_Program_DoubleWord+0x5c>)
 801064e:	691b      	ldr	r3, [r3, #16]
 8010650:	4a0f      	ldr	r2, [pc, #60]	; (8010690 <FLASH_Program_DoubleWord+0x5c>)
 8010652:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8010656:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8010658:	4b0d      	ldr	r3, [pc, #52]	; (8010690 <FLASH_Program_DoubleWord+0x5c>)
 801065a:	691b      	ldr	r3, [r3, #16]
 801065c:	4a0c      	ldr	r2, [pc, #48]	; (8010690 <FLASH_Program_DoubleWord+0x5c>)
 801065e:	f043 0301 	orr.w	r3, r3, #1
 8010662:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	683a      	ldr	r2, [r7, #0]
 8010668:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 801066a:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 801066e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8010672:	f04f 0300 	mov.w	r3, #0
 8010676:	f04f 0400 	mov.w	r4, #0
 801067a:	0013      	movs	r3, r2
 801067c:	2400      	movs	r4, #0
 801067e:	68fa      	ldr	r2, [r7, #12]
 8010680:	3204      	adds	r2, #4
 8010682:	6013      	str	r3, [r2, #0]
}
 8010684:	bf00      	nop
 8010686:	3710      	adds	r7, #16
 8010688:	46bd      	mov	sp, r7
 801068a:	bc90      	pop	{r4, r7}
 801068c:	4770      	bx	lr
 801068e:	bf00      	nop
 8010690:	40023c00 	.word	0x40023c00

08010694 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8010694:	b480      	push	{r7}
 8010696:	b083      	sub	sp, #12
 8010698:	af00      	add	r7, sp, #0
 801069a:	6078      	str	r0, [r7, #4]
 801069c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801069e:	4b0d      	ldr	r3, [pc, #52]	; (80106d4 <FLASH_Program_Word+0x40>)
 80106a0:	691b      	ldr	r3, [r3, #16]
 80106a2:	4a0c      	ldr	r2, [pc, #48]	; (80106d4 <FLASH_Program_Word+0x40>)
 80106a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80106a8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80106aa:	4b0a      	ldr	r3, [pc, #40]	; (80106d4 <FLASH_Program_Word+0x40>)
 80106ac:	691b      	ldr	r3, [r3, #16]
 80106ae:	4a09      	ldr	r2, [pc, #36]	; (80106d4 <FLASH_Program_Word+0x40>)
 80106b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80106b4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80106b6:	4b07      	ldr	r3, [pc, #28]	; (80106d4 <FLASH_Program_Word+0x40>)
 80106b8:	691b      	ldr	r3, [r3, #16]
 80106ba:	4a06      	ldr	r2, [pc, #24]	; (80106d4 <FLASH_Program_Word+0x40>)
 80106bc:	f043 0301 	orr.w	r3, r3, #1
 80106c0:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	683a      	ldr	r2, [r7, #0]
 80106c6:	601a      	str	r2, [r3, #0]
}
 80106c8:	bf00      	nop
 80106ca:	370c      	adds	r7, #12
 80106cc:	46bd      	mov	sp, r7
 80106ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d2:	4770      	bx	lr
 80106d4:	40023c00 	.word	0x40023c00

080106d8 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80106d8:	b480      	push	{r7}
 80106da:	b083      	sub	sp, #12
 80106dc:	af00      	add	r7, sp, #0
 80106de:	6078      	str	r0, [r7, #4]
 80106e0:	460b      	mov	r3, r1
 80106e2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80106e4:	4b0d      	ldr	r3, [pc, #52]	; (801071c <FLASH_Program_HalfWord+0x44>)
 80106e6:	691b      	ldr	r3, [r3, #16]
 80106e8:	4a0c      	ldr	r2, [pc, #48]	; (801071c <FLASH_Program_HalfWord+0x44>)
 80106ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80106ee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80106f0:	4b0a      	ldr	r3, [pc, #40]	; (801071c <FLASH_Program_HalfWord+0x44>)
 80106f2:	691b      	ldr	r3, [r3, #16]
 80106f4:	4a09      	ldr	r2, [pc, #36]	; (801071c <FLASH_Program_HalfWord+0x44>)
 80106f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80106fa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80106fc:	4b07      	ldr	r3, [pc, #28]	; (801071c <FLASH_Program_HalfWord+0x44>)
 80106fe:	691b      	ldr	r3, [r3, #16]
 8010700:	4a06      	ldr	r2, [pc, #24]	; (801071c <FLASH_Program_HalfWord+0x44>)
 8010702:	f043 0301 	orr.w	r3, r3, #1
 8010706:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	887a      	ldrh	r2, [r7, #2]
 801070c:	801a      	strh	r2, [r3, #0]
}
 801070e:	bf00      	nop
 8010710:	370c      	adds	r7, #12
 8010712:	46bd      	mov	sp, r7
 8010714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010718:	4770      	bx	lr
 801071a:	bf00      	nop
 801071c:	40023c00 	.word	0x40023c00

08010720 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8010720:	b480      	push	{r7}
 8010722:	b083      	sub	sp, #12
 8010724:	af00      	add	r7, sp, #0
 8010726:	6078      	str	r0, [r7, #4]
 8010728:	460b      	mov	r3, r1
 801072a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801072c:	4b0c      	ldr	r3, [pc, #48]	; (8010760 <FLASH_Program_Byte+0x40>)
 801072e:	691b      	ldr	r3, [r3, #16]
 8010730:	4a0b      	ldr	r2, [pc, #44]	; (8010760 <FLASH_Program_Byte+0x40>)
 8010732:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010736:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8010738:	4b09      	ldr	r3, [pc, #36]	; (8010760 <FLASH_Program_Byte+0x40>)
 801073a:	4a09      	ldr	r2, [pc, #36]	; (8010760 <FLASH_Program_Byte+0x40>)
 801073c:	691b      	ldr	r3, [r3, #16]
 801073e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8010740:	4b07      	ldr	r3, [pc, #28]	; (8010760 <FLASH_Program_Byte+0x40>)
 8010742:	691b      	ldr	r3, [r3, #16]
 8010744:	4a06      	ldr	r2, [pc, #24]	; (8010760 <FLASH_Program_Byte+0x40>)
 8010746:	f043 0301 	orr.w	r3, r3, #1
 801074a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	78fa      	ldrb	r2, [r7, #3]
 8010750:	701a      	strb	r2, [r3, #0]
}
 8010752:	bf00      	nop
 8010754:	370c      	adds	r7, #12
 8010756:	46bd      	mov	sp, r7
 8010758:	f85d 7b04 	ldr.w	r7, [sp], #4
 801075c:	4770      	bx	lr
 801075e:	bf00      	nop
 8010760:	40023c00 	.word	0x40023c00

08010764 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8010764:	b480      	push	{r7}
 8010766:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8010768:	4b27      	ldr	r3, [pc, #156]	; (8010808 <FLASH_SetErrorCode+0xa4>)
 801076a:	68db      	ldr	r3, [r3, #12]
 801076c:	f003 0310 	and.w	r3, r3, #16
 8010770:	2b00      	cmp	r3, #0
 8010772:	d008      	beq.n	8010786 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8010774:	4b25      	ldr	r3, [pc, #148]	; (801080c <FLASH_SetErrorCode+0xa8>)
 8010776:	69db      	ldr	r3, [r3, #28]
 8010778:	f043 0310 	orr.w	r3, r3, #16
 801077c:	4a23      	ldr	r2, [pc, #140]	; (801080c <FLASH_SetErrorCode+0xa8>)
 801077e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8010780:	4b21      	ldr	r3, [pc, #132]	; (8010808 <FLASH_SetErrorCode+0xa4>)
 8010782:	2210      	movs	r2, #16
 8010784:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8010786:	4b20      	ldr	r3, [pc, #128]	; (8010808 <FLASH_SetErrorCode+0xa4>)
 8010788:	68db      	ldr	r3, [r3, #12]
 801078a:	f003 0320 	and.w	r3, r3, #32
 801078e:	2b00      	cmp	r3, #0
 8010790:	d008      	beq.n	80107a4 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8010792:	4b1e      	ldr	r3, [pc, #120]	; (801080c <FLASH_SetErrorCode+0xa8>)
 8010794:	69db      	ldr	r3, [r3, #28]
 8010796:	f043 0308 	orr.w	r3, r3, #8
 801079a:	4a1c      	ldr	r2, [pc, #112]	; (801080c <FLASH_SetErrorCode+0xa8>)
 801079c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 801079e:	4b1a      	ldr	r3, [pc, #104]	; (8010808 <FLASH_SetErrorCode+0xa4>)
 80107a0:	2220      	movs	r2, #32
 80107a2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80107a4:	4b18      	ldr	r3, [pc, #96]	; (8010808 <FLASH_SetErrorCode+0xa4>)
 80107a6:	68db      	ldr	r3, [r3, #12]
 80107a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d008      	beq.n	80107c2 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80107b0:	4b16      	ldr	r3, [pc, #88]	; (801080c <FLASH_SetErrorCode+0xa8>)
 80107b2:	69db      	ldr	r3, [r3, #28]
 80107b4:	f043 0304 	orr.w	r3, r3, #4
 80107b8:	4a14      	ldr	r2, [pc, #80]	; (801080c <FLASH_SetErrorCode+0xa8>)
 80107ba:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80107bc:	4b12      	ldr	r3, [pc, #72]	; (8010808 <FLASH_SetErrorCode+0xa4>)
 80107be:	2240      	movs	r2, #64	; 0x40
 80107c0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80107c2:	4b11      	ldr	r3, [pc, #68]	; (8010808 <FLASH_SetErrorCode+0xa4>)
 80107c4:	68db      	ldr	r3, [r3, #12]
 80107c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d008      	beq.n	80107e0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80107ce:	4b0f      	ldr	r3, [pc, #60]	; (801080c <FLASH_SetErrorCode+0xa8>)
 80107d0:	69db      	ldr	r3, [r3, #28]
 80107d2:	f043 0302 	orr.w	r3, r3, #2
 80107d6:	4a0d      	ldr	r2, [pc, #52]	; (801080c <FLASH_SetErrorCode+0xa8>)
 80107d8:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80107da:	4b0b      	ldr	r3, [pc, #44]	; (8010808 <FLASH_SetErrorCode+0xa4>)
 80107dc:	2280      	movs	r2, #128	; 0x80
 80107de:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80107e0:	4b09      	ldr	r3, [pc, #36]	; (8010808 <FLASH_SetErrorCode+0xa4>)
 80107e2:	68db      	ldr	r3, [r3, #12]
 80107e4:	f003 0302 	and.w	r3, r3, #2
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d008      	beq.n	80107fe <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80107ec:	4b07      	ldr	r3, [pc, #28]	; (801080c <FLASH_SetErrorCode+0xa8>)
 80107ee:	69db      	ldr	r3, [r3, #28]
 80107f0:	f043 0320 	orr.w	r3, r3, #32
 80107f4:	4a05      	ldr	r2, [pc, #20]	; (801080c <FLASH_SetErrorCode+0xa8>)
 80107f6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80107f8:	4b03      	ldr	r3, [pc, #12]	; (8010808 <FLASH_SetErrorCode+0xa4>)
 80107fa:	2202      	movs	r2, #2
 80107fc:	60da      	str	r2, [r3, #12]
  }
}
 80107fe:	bf00      	nop
 8010800:	46bd      	mov	sp, r7
 8010802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010806:	4770      	bx	lr
 8010808:	40023c00 	.word	0x40023c00
 801080c:	20016644 	.word	0x20016644

08010810 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8010810:	b580      	push	{r7, lr}
 8010812:	b084      	sub	sp, #16
 8010814:	af00      	add	r7, sp, #0
 8010816:	6078      	str	r0, [r7, #4]
 8010818:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 801081a:	2301      	movs	r3, #1
 801081c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 801081e:	2300      	movs	r3, #0
 8010820:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8010822:	4b31      	ldr	r3, [pc, #196]	; (80108e8 <HAL_FLASHEx_Erase+0xd8>)
 8010824:	7e1b      	ldrb	r3, [r3, #24]
 8010826:	2b01      	cmp	r3, #1
 8010828:	d101      	bne.n	801082e <HAL_FLASHEx_Erase+0x1e>
 801082a:	2302      	movs	r3, #2
 801082c:	e058      	b.n	80108e0 <HAL_FLASHEx_Erase+0xd0>
 801082e:	4b2e      	ldr	r3, [pc, #184]	; (80108e8 <HAL_FLASHEx_Erase+0xd8>)
 8010830:	2201      	movs	r2, #1
 8010832:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8010834:	f24c 3050 	movw	r0, #50000	; 0xc350
 8010838:	f7ff febc 	bl	80105b4 <FLASH_WaitForLastOperation>
 801083c:	4603      	mov	r3, r0
 801083e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8010840:	7bfb      	ldrb	r3, [r7, #15]
 8010842:	2b00      	cmp	r3, #0
 8010844:	d148      	bne.n	80108d8 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8010846:	683b      	ldr	r3, [r7, #0]
 8010848:	f04f 32ff 	mov.w	r2, #4294967295
 801084c:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	2b01      	cmp	r3, #1
 8010854:	d115      	bne.n	8010882 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	691b      	ldr	r3, [r3, #16]
 801085a:	b2da      	uxtb	r2, r3
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	685b      	ldr	r3, [r3, #4]
 8010860:	4619      	mov	r1, r3
 8010862:	4610      	mov	r0, r2
 8010864:	f000 f844 	bl	80108f0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8010868:	f24c 3050 	movw	r0, #50000	; 0xc350
 801086c:	f7ff fea2 	bl	80105b4 <FLASH_WaitForLastOperation>
 8010870:	4603      	mov	r3, r0
 8010872:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8010874:	4b1d      	ldr	r3, [pc, #116]	; (80108ec <HAL_FLASHEx_Erase+0xdc>)
 8010876:	691b      	ldr	r3, [r3, #16]
 8010878:	4a1c      	ldr	r2, [pc, #112]	; (80108ec <HAL_FLASHEx_Erase+0xdc>)
 801087a:	f023 0304 	bic.w	r3, r3, #4
 801087e:	6113      	str	r3, [r2, #16]
 8010880:	e028      	b.n	80108d4 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	689b      	ldr	r3, [r3, #8]
 8010886:	60bb      	str	r3, [r7, #8]
 8010888:	e01c      	b.n	80108c4 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	691b      	ldr	r3, [r3, #16]
 801088e:	b2db      	uxtb	r3, r3
 8010890:	4619      	mov	r1, r3
 8010892:	68b8      	ldr	r0, [r7, #8]
 8010894:	f000 f850 	bl	8010938 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8010898:	f24c 3050 	movw	r0, #50000	; 0xc350
 801089c:	f7ff fe8a 	bl	80105b4 <FLASH_WaitForLastOperation>
 80108a0:	4603      	mov	r3, r0
 80108a2:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80108a4:	4b11      	ldr	r3, [pc, #68]	; (80108ec <HAL_FLASHEx_Erase+0xdc>)
 80108a6:	691b      	ldr	r3, [r3, #16]
 80108a8:	4a10      	ldr	r2, [pc, #64]	; (80108ec <HAL_FLASHEx_Erase+0xdc>)
 80108aa:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80108ae:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 80108b0:	7bfb      	ldrb	r3, [r7, #15]
 80108b2:	2b00      	cmp	r3, #0
 80108b4:	d003      	beq.n	80108be <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80108b6:	683b      	ldr	r3, [r7, #0]
 80108b8:	68ba      	ldr	r2, [r7, #8]
 80108ba:	601a      	str	r2, [r3, #0]
          break;
 80108bc:	e00a      	b.n	80108d4 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80108be:	68bb      	ldr	r3, [r7, #8]
 80108c0:	3301      	adds	r3, #1
 80108c2:	60bb      	str	r3, [r7, #8]
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	68da      	ldr	r2, [r3, #12]
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	689b      	ldr	r3, [r3, #8]
 80108cc:	4413      	add	r3, r2
 80108ce:	68ba      	ldr	r2, [r7, #8]
 80108d0:	429a      	cmp	r2, r3
 80108d2:	d3da      	bcc.n	801088a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 80108d4:	f000 f878 	bl	80109c8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80108d8:	4b03      	ldr	r3, [pc, #12]	; (80108e8 <HAL_FLASHEx_Erase+0xd8>)
 80108da:	2200      	movs	r2, #0
 80108dc:	761a      	strb	r2, [r3, #24]

  return status;
 80108de:	7bfb      	ldrb	r3, [r7, #15]
}
 80108e0:	4618      	mov	r0, r3
 80108e2:	3710      	adds	r7, #16
 80108e4:	46bd      	mov	sp, r7
 80108e6:	bd80      	pop	{r7, pc}
 80108e8:	20016644 	.word	0x20016644
 80108ec:	40023c00 	.word	0x40023c00

080108f0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80108f0:	b480      	push	{r7}
 80108f2:	b083      	sub	sp, #12
 80108f4:	af00      	add	r7, sp, #0
 80108f6:	4603      	mov	r3, r0
 80108f8:	6039      	str	r1, [r7, #0]
 80108fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80108fc:	4b0d      	ldr	r3, [pc, #52]	; (8010934 <FLASH_MassErase+0x44>)
 80108fe:	691b      	ldr	r3, [r3, #16]
 8010900:	4a0c      	ldr	r2, [pc, #48]	; (8010934 <FLASH_MassErase+0x44>)
 8010902:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010906:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8010908:	4b0a      	ldr	r3, [pc, #40]	; (8010934 <FLASH_MassErase+0x44>)
 801090a:	691b      	ldr	r3, [r3, #16]
 801090c:	4a09      	ldr	r2, [pc, #36]	; (8010934 <FLASH_MassErase+0x44>)
 801090e:	f043 0304 	orr.w	r3, r3, #4
 8010912:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8010914:	4b07      	ldr	r3, [pc, #28]	; (8010934 <FLASH_MassErase+0x44>)
 8010916:	691a      	ldr	r2, [r3, #16]
 8010918:	79fb      	ldrb	r3, [r7, #7]
 801091a:	021b      	lsls	r3, r3, #8
 801091c:	4313      	orrs	r3, r2
 801091e:	4a05      	ldr	r2, [pc, #20]	; (8010934 <FLASH_MassErase+0x44>)
 8010920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010924:	6113      	str	r3, [r2, #16]
}
 8010926:	bf00      	nop
 8010928:	370c      	adds	r7, #12
 801092a:	46bd      	mov	sp, r7
 801092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010930:	4770      	bx	lr
 8010932:	bf00      	nop
 8010934:	40023c00 	.word	0x40023c00

08010938 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8010938:	b480      	push	{r7}
 801093a:	b085      	sub	sp, #20
 801093c:	af00      	add	r7, sp, #0
 801093e:	6078      	str	r0, [r7, #4]
 8010940:	460b      	mov	r3, r1
 8010942:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8010944:	2300      	movs	r3, #0
 8010946:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8010948:	78fb      	ldrb	r3, [r7, #3]
 801094a:	2b00      	cmp	r3, #0
 801094c:	d102      	bne.n	8010954 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 801094e:	2300      	movs	r3, #0
 8010950:	60fb      	str	r3, [r7, #12]
 8010952:	e010      	b.n	8010976 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8010954:	78fb      	ldrb	r3, [r7, #3]
 8010956:	2b01      	cmp	r3, #1
 8010958:	d103      	bne.n	8010962 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 801095a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801095e:	60fb      	str	r3, [r7, #12]
 8010960:	e009      	b.n	8010976 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8010962:	78fb      	ldrb	r3, [r7, #3]
 8010964:	2b02      	cmp	r3, #2
 8010966:	d103      	bne.n	8010970 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8010968:	f44f 7300 	mov.w	r3, #512	; 0x200
 801096c:	60fb      	str	r3, [r7, #12]
 801096e:	e002      	b.n	8010976 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8010970:	f44f 7340 	mov.w	r3, #768	; 0x300
 8010974:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8010976:	4b13      	ldr	r3, [pc, #76]	; (80109c4 <FLASH_Erase_Sector+0x8c>)
 8010978:	691b      	ldr	r3, [r3, #16]
 801097a:	4a12      	ldr	r2, [pc, #72]	; (80109c4 <FLASH_Erase_Sector+0x8c>)
 801097c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010980:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8010982:	4b10      	ldr	r3, [pc, #64]	; (80109c4 <FLASH_Erase_Sector+0x8c>)
 8010984:	691a      	ldr	r2, [r3, #16]
 8010986:	490f      	ldr	r1, [pc, #60]	; (80109c4 <FLASH_Erase_Sector+0x8c>)
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	4313      	orrs	r3, r2
 801098c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 801098e:	4b0d      	ldr	r3, [pc, #52]	; (80109c4 <FLASH_Erase_Sector+0x8c>)
 8010990:	691b      	ldr	r3, [r3, #16]
 8010992:	4a0c      	ldr	r2, [pc, #48]	; (80109c4 <FLASH_Erase_Sector+0x8c>)
 8010994:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8010998:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 801099a:	4b0a      	ldr	r3, [pc, #40]	; (80109c4 <FLASH_Erase_Sector+0x8c>)
 801099c:	691a      	ldr	r2, [r3, #16]
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	00db      	lsls	r3, r3, #3
 80109a2:	4313      	orrs	r3, r2
 80109a4:	4a07      	ldr	r2, [pc, #28]	; (80109c4 <FLASH_Erase_Sector+0x8c>)
 80109a6:	f043 0302 	orr.w	r3, r3, #2
 80109aa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80109ac:	4b05      	ldr	r3, [pc, #20]	; (80109c4 <FLASH_Erase_Sector+0x8c>)
 80109ae:	691b      	ldr	r3, [r3, #16]
 80109b0:	4a04      	ldr	r2, [pc, #16]	; (80109c4 <FLASH_Erase_Sector+0x8c>)
 80109b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80109b6:	6113      	str	r3, [r2, #16]
}
 80109b8:	bf00      	nop
 80109ba:	3714      	adds	r7, #20
 80109bc:	46bd      	mov	sp, r7
 80109be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c2:	4770      	bx	lr
 80109c4:	40023c00 	.word	0x40023c00

080109c8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80109c8:	b480      	push	{r7}
 80109ca:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80109cc:	4b20      	ldr	r3, [pc, #128]	; (8010a50 <FLASH_FlushCaches+0x88>)
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d017      	beq.n	8010a08 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80109d8:	4b1d      	ldr	r3, [pc, #116]	; (8010a50 <FLASH_FlushCaches+0x88>)
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	4a1c      	ldr	r2, [pc, #112]	; (8010a50 <FLASH_FlushCaches+0x88>)
 80109de:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80109e2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80109e4:	4b1a      	ldr	r3, [pc, #104]	; (8010a50 <FLASH_FlushCaches+0x88>)
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	4a19      	ldr	r2, [pc, #100]	; (8010a50 <FLASH_FlushCaches+0x88>)
 80109ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80109ee:	6013      	str	r3, [r2, #0]
 80109f0:	4b17      	ldr	r3, [pc, #92]	; (8010a50 <FLASH_FlushCaches+0x88>)
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	4a16      	ldr	r2, [pc, #88]	; (8010a50 <FLASH_FlushCaches+0x88>)
 80109f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80109fa:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80109fc:	4b14      	ldr	r3, [pc, #80]	; (8010a50 <FLASH_FlushCaches+0x88>)
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	4a13      	ldr	r2, [pc, #76]	; (8010a50 <FLASH_FlushCaches+0x88>)
 8010a02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010a06:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8010a08:	4b11      	ldr	r3, [pc, #68]	; (8010a50 <FLASH_FlushCaches+0x88>)
 8010a0a:	681b      	ldr	r3, [r3, #0]
 8010a0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d017      	beq.n	8010a44 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8010a14:	4b0e      	ldr	r3, [pc, #56]	; (8010a50 <FLASH_FlushCaches+0x88>)
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	4a0d      	ldr	r2, [pc, #52]	; (8010a50 <FLASH_FlushCaches+0x88>)
 8010a1a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010a1e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8010a20:	4b0b      	ldr	r3, [pc, #44]	; (8010a50 <FLASH_FlushCaches+0x88>)
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	4a0a      	ldr	r2, [pc, #40]	; (8010a50 <FLASH_FlushCaches+0x88>)
 8010a26:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8010a2a:	6013      	str	r3, [r2, #0]
 8010a2c:	4b08      	ldr	r3, [pc, #32]	; (8010a50 <FLASH_FlushCaches+0x88>)
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	4a07      	ldr	r2, [pc, #28]	; (8010a50 <FLASH_FlushCaches+0x88>)
 8010a32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010a36:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8010a38:	4b05      	ldr	r3, [pc, #20]	; (8010a50 <FLASH_FlushCaches+0x88>)
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	4a04      	ldr	r2, [pc, #16]	; (8010a50 <FLASH_FlushCaches+0x88>)
 8010a3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8010a42:	6013      	str	r3, [r2, #0]
  }
}
 8010a44:	bf00      	nop
 8010a46:	46bd      	mov	sp, r7
 8010a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a4c:	4770      	bx	lr
 8010a4e:	bf00      	nop
 8010a50:	40023c00 	.word	0x40023c00

08010a54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8010a54:	b480      	push	{r7}
 8010a56:	b089      	sub	sp, #36	; 0x24
 8010a58:	af00      	add	r7, sp, #0
 8010a5a:	6078      	str	r0, [r7, #4]
 8010a5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8010a5e:	2300      	movs	r3, #0
 8010a60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8010a62:	2300      	movs	r3, #0
 8010a64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8010a66:	2300      	movs	r3, #0
 8010a68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8010a6a:	2300      	movs	r3, #0
 8010a6c:	61fb      	str	r3, [r7, #28]
 8010a6e:	e16b      	b.n	8010d48 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8010a70:	2201      	movs	r2, #1
 8010a72:	69fb      	ldr	r3, [r7, #28]
 8010a74:	fa02 f303 	lsl.w	r3, r2, r3
 8010a78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8010a7a:	683b      	ldr	r3, [r7, #0]
 8010a7c:	681b      	ldr	r3, [r3, #0]
 8010a7e:	697a      	ldr	r2, [r7, #20]
 8010a80:	4013      	ands	r3, r2
 8010a82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8010a84:	693a      	ldr	r2, [r7, #16]
 8010a86:	697b      	ldr	r3, [r7, #20]
 8010a88:	429a      	cmp	r2, r3
 8010a8a:	f040 815a 	bne.w	8010d42 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8010a8e:	683b      	ldr	r3, [r7, #0]
 8010a90:	685b      	ldr	r3, [r3, #4]
 8010a92:	2b01      	cmp	r3, #1
 8010a94:	d00b      	beq.n	8010aae <HAL_GPIO_Init+0x5a>
 8010a96:	683b      	ldr	r3, [r7, #0]
 8010a98:	685b      	ldr	r3, [r3, #4]
 8010a9a:	2b02      	cmp	r3, #2
 8010a9c:	d007      	beq.n	8010aae <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8010a9e:	683b      	ldr	r3, [r7, #0]
 8010aa0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8010aa2:	2b11      	cmp	r3, #17
 8010aa4:	d003      	beq.n	8010aae <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8010aa6:	683b      	ldr	r3, [r7, #0]
 8010aa8:	685b      	ldr	r3, [r3, #4]
 8010aaa:	2b12      	cmp	r3, #18
 8010aac:	d130      	bne.n	8010b10 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	689b      	ldr	r3, [r3, #8]
 8010ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8010ab4:	69fb      	ldr	r3, [r7, #28]
 8010ab6:	005b      	lsls	r3, r3, #1
 8010ab8:	2203      	movs	r2, #3
 8010aba:	fa02 f303 	lsl.w	r3, r2, r3
 8010abe:	43db      	mvns	r3, r3
 8010ac0:	69ba      	ldr	r2, [r7, #24]
 8010ac2:	4013      	ands	r3, r2
 8010ac4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8010ac6:	683b      	ldr	r3, [r7, #0]
 8010ac8:	68da      	ldr	r2, [r3, #12]
 8010aca:	69fb      	ldr	r3, [r7, #28]
 8010acc:	005b      	lsls	r3, r3, #1
 8010ace:	fa02 f303 	lsl.w	r3, r2, r3
 8010ad2:	69ba      	ldr	r2, [r7, #24]
 8010ad4:	4313      	orrs	r3, r2
 8010ad6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	69ba      	ldr	r2, [r7, #24]
 8010adc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	685b      	ldr	r3, [r3, #4]
 8010ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8010ae4:	2201      	movs	r2, #1
 8010ae6:	69fb      	ldr	r3, [r7, #28]
 8010ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8010aec:	43db      	mvns	r3, r3
 8010aee:	69ba      	ldr	r2, [r7, #24]
 8010af0:	4013      	ands	r3, r2
 8010af2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8010af4:	683b      	ldr	r3, [r7, #0]
 8010af6:	685b      	ldr	r3, [r3, #4]
 8010af8:	091b      	lsrs	r3, r3, #4
 8010afa:	f003 0201 	and.w	r2, r3, #1
 8010afe:	69fb      	ldr	r3, [r7, #28]
 8010b00:	fa02 f303 	lsl.w	r3, r2, r3
 8010b04:	69ba      	ldr	r2, [r7, #24]
 8010b06:	4313      	orrs	r3, r2
 8010b08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	69ba      	ldr	r2, [r7, #24]
 8010b0e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	68db      	ldr	r3, [r3, #12]
 8010b14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8010b16:	69fb      	ldr	r3, [r7, #28]
 8010b18:	005b      	lsls	r3, r3, #1
 8010b1a:	2203      	movs	r2, #3
 8010b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8010b20:	43db      	mvns	r3, r3
 8010b22:	69ba      	ldr	r2, [r7, #24]
 8010b24:	4013      	ands	r3, r2
 8010b26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8010b28:	683b      	ldr	r3, [r7, #0]
 8010b2a:	689a      	ldr	r2, [r3, #8]
 8010b2c:	69fb      	ldr	r3, [r7, #28]
 8010b2e:	005b      	lsls	r3, r3, #1
 8010b30:	fa02 f303 	lsl.w	r3, r2, r3
 8010b34:	69ba      	ldr	r2, [r7, #24]
 8010b36:	4313      	orrs	r3, r2
 8010b38:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	69ba      	ldr	r2, [r7, #24]
 8010b3e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8010b40:	683b      	ldr	r3, [r7, #0]
 8010b42:	685b      	ldr	r3, [r3, #4]
 8010b44:	2b02      	cmp	r3, #2
 8010b46:	d003      	beq.n	8010b50 <HAL_GPIO_Init+0xfc>
 8010b48:	683b      	ldr	r3, [r7, #0]
 8010b4a:	685b      	ldr	r3, [r3, #4]
 8010b4c:	2b12      	cmp	r3, #18
 8010b4e:	d123      	bne.n	8010b98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8010b50:	69fb      	ldr	r3, [r7, #28]
 8010b52:	08da      	lsrs	r2, r3, #3
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	3208      	adds	r2, #8
 8010b58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8010b5e:	69fb      	ldr	r3, [r7, #28]
 8010b60:	f003 0307 	and.w	r3, r3, #7
 8010b64:	009b      	lsls	r3, r3, #2
 8010b66:	220f      	movs	r2, #15
 8010b68:	fa02 f303 	lsl.w	r3, r2, r3
 8010b6c:	43db      	mvns	r3, r3
 8010b6e:	69ba      	ldr	r2, [r7, #24]
 8010b70:	4013      	ands	r3, r2
 8010b72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8010b74:	683b      	ldr	r3, [r7, #0]
 8010b76:	691a      	ldr	r2, [r3, #16]
 8010b78:	69fb      	ldr	r3, [r7, #28]
 8010b7a:	f003 0307 	and.w	r3, r3, #7
 8010b7e:	009b      	lsls	r3, r3, #2
 8010b80:	fa02 f303 	lsl.w	r3, r2, r3
 8010b84:	69ba      	ldr	r2, [r7, #24]
 8010b86:	4313      	orrs	r3, r2
 8010b88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8010b8a:	69fb      	ldr	r3, [r7, #28]
 8010b8c:	08da      	lsrs	r2, r3, #3
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	3208      	adds	r2, #8
 8010b92:	69b9      	ldr	r1, [r7, #24]
 8010b94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8010b9e:	69fb      	ldr	r3, [r7, #28]
 8010ba0:	005b      	lsls	r3, r3, #1
 8010ba2:	2203      	movs	r2, #3
 8010ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8010ba8:	43db      	mvns	r3, r3
 8010baa:	69ba      	ldr	r2, [r7, #24]
 8010bac:	4013      	ands	r3, r2
 8010bae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8010bb0:	683b      	ldr	r3, [r7, #0]
 8010bb2:	685b      	ldr	r3, [r3, #4]
 8010bb4:	f003 0203 	and.w	r2, r3, #3
 8010bb8:	69fb      	ldr	r3, [r7, #28]
 8010bba:	005b      	lsls	r3, r3, #1
 8010bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8010bc0:	69ba      	ldr	r2, [r7, #24]
 8010bc2:	4313      	orrs	r3, r2
 8010bc4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	69ba      	ldr	r2, [r7, #24]
 8010bca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8010bcc:	683b      	ldr	r3, [r7, #0]
 8010bce:	685b      	ldr	r3, [r3, #4]
 8010bd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	f000 80b4 	beq.w	8010d42 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8010bda:	2300      	movs	r3, #0
 8010bdc:	60fb      	str	r3, [r7, #12]
 8010bde:	4b5f      	ldr	r3, [pc, #380]	; (8010d5c <HAL_GPIO_Init+0x308>)
 8010be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010be2:	4a5e      	ldr	r2, [pc, #376]	; (8010d5c <HAL_GPIO_Init+0x308>)
 8010be4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010be8:	6453      	str	r3, [r2, #68]	; 0x44
 8010bea:	4b5c      	ldr	r3, [pc, #368]	; (8010d5c <HAL_GPIO_Init+0x308>)
 8010bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010bee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010bf2:	60fb      	str	r3, [r7, #12]
 8010bf4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8010bf6:	4a5a      	ldr	r2, [pc, #360]	; (8010d60 <HAL_GPIO_Init+0x30c>)
 8010bf8:	69fb      	ldr	r3, [r7, #28]
 8010bfa:	089b      	lsrs	r3, r3, #2
 8010bfc:	3302      	adds	r3, #2
 8010bfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010c02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8010c04:	69fb      	ldr	r3, [r7, #28]
 8010c06:	f003 0303 	and.w	r3, r3, #3
 8010c0a:	009b      	lsls	r3, r3, #2
 8010c0c:	220f      	movs	r2, #15
 8010c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8010c12:	43db      	mvns	r3, r3
 8010c14:	69ba      	ldr	r2, [r7, #24]
 8010c16:	4013      	ands	r3, r2
 8010c18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	4a51      	ldr	r2, [pc, #324]	; (8010d64 <HAL_GPIO_Init+0x310>)
 8010c1e:	4293      	cmp	r3, r2
 8010c20:	d02b      	beq.n	8010c7a <HAL_GPIO_Init+0x226>
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	4a50      	ldr	r2, [pc, #320]	; (8010d68 <HAL_GPIO_Init+0x314>)
 8010c26:	4293      	cmp	r3, r2
 8010c28:	d025      	beq.n	8010c76 <HAL_GPIO_Init+0x222>
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	4a4f      	ldr	r2, [pc, #316]	; (8010d6c <HAL_GPIO_Init+0x318>)
 8010c2e:	4293      	cmp	r3, r2
 8010c30:	d01f      	beq.n	8010c72 <HAL_GPIO_Init+0x21e>
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	4a4e      	ldr	r2, [pc, #312]	; (8010d70 <HAL_GPIO_Init+0x31c>)
 8010c36:	4293      	cmp	r3, r2
 8010c38:	d019      	beq.n	8010c6e <HAL_GPIO_Init+0x21a>
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	4a4d      	ldr	r2, [pc, #308]	; (8010d74 <HAL_GPIO_Init+0x320>)
 8010c3e:	4293      	cmp	r3, r2
 8010c40:	d013      	beq.n	8010c6a <HAL_GPIO_Init+0x216>
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	4a4c      	ldr	r2, [pc, #304]	; (8010d78 <HAL_GPIO_Init+0x324>)
 8010c46:	4293      	cmp	r3, r2
 8010c48:	d00d      	beq.n	8010c66 <HAL_GPIO_Init+0x212>
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	4a4b      	ldr	r2, [pc, #300]	; (8010d7c <HAL_GPIO_Init+0x328>)
 8010c4e:	4293      	cmp	r3, r2
 8010c50:	d007      	beq.n	8010c62 <HAL_GPIO_Init+0x20e>
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	4a4a      	ldr	r2, [pc, #296]	; (8010d80 <HAL_GPIO_Init+0x32c>)
 8010c56:	4293      	cmp	r3, r2
 8010c58:	d101      	bne.n	8010c5e <HAL_GPIO_Init+0x20a>
 8010c5a:	2307      	movs	r3, #7
 8010c5c:	e00e      	b.n	8010c7c <HAL_GPIO_Init+0x228>
 8010c5e:	2308      	movs	r3, #8
 8010c60:	e00c      	b.n	8010c7c <HAL_GPIO_Init+0x228>
 8010c62:	2306      	movs	r3, #6
 8010c64:	e00a      	b.n	8010c7c <HAL_GPIO_Init+0x228>
 8010c66:	2305      	movs	r3, #5
 8010c68:	e008      	b.n	8010c7c <HAL_GPIO_Init+0x228>
 8010c6a:	2304      	movs	r3, #4
 8010c6c:	e006      	b.n	8010c7c <HAL_GPIO_Init+0x228>
 8010c6e:	2303      	movs	r3, #3
 8010c70:	e004      	b.n	8010c7c <HAL_GPIO_Init+0x228>
 8010c72:	2302      	movs	r3, #2
 8010c74:	e002      	b.n	8010c7c <HAL_GPIO_Init+0x228>
 8010c76:	2301      	movs	r3, #1
 8010c78:	e000      	b.n	8010c7c <HAL_GPIO_Init+0x228>
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	69fa      	ldr	r2, [r7, #28]
 8010c7e:	f002 0203 	and.w	r2, r2, #3
 8010c82:	0092      	lsls	r2, r2, #2
 8010c84:	4093      	lsls	r3, r2
 8010c86:	69ba      	ldr	r2, [r7, #24]
 8010c88:	4313      	orrs	r3, r2
 8010c8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8010c8c:	4934      	ldr	r1, [pc, #208]	; (8010d60 <HAL_GPIO_Init+0x30c>)
 8010c8e:	69fb      	ldr	r3, [r7, #28]
 8010c90:	089b      	lsrs	r3, r3, #2
 8010c92:	3302      	adds	r3, #2
 8010c94:	69ba      	ldr	r2, [r7, #24]
 8010c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8010c9a:	4b3a      	ldr	r3, [pc, #232]	; (8010d84 <HAL_GPIO_Init+0x330>)
 8010c9c:	681b      	ldr	r3, [r3, #0]
 8010c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010ca0:	693b      	ldr	r3, [r7, #16]
 8010ca2:	43db      	mvns	r3, r3
 8010ca4:	69ba      	ldr	r2, [r7, #24]
 8010ca6:	4013      	ands	r3, r2
 8010ca8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8010caa:	683b      	ldr	r3, [r7, #0]
 8010cac:	685b      	ldr	r3, [r3, #4]
 8010cae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d003      	beq.n	8010cbe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8010cb6:	69ba      	ldr	r2, [r7, #24]
 8010cb8:	693b      	ldr	r3, [r7, #16]
 8010cba:	4313      	orrs	r3, r2
 8010cbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8010cbe:	4a31      	ldr	r2, [pc, #196]	; (8010d84 <HAL_GPIO_Init+0x330>)
 8010cc0:	69bb      	ldr	r3, [r7, #24]
 8010cc2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8010cc4:	4b2f      	ldr	r3, [pc, #188]	; (8010d84 <HAL_GPIO_Init+0x330>)
 8010cc6:	685b      	ldr	r3, [r3, #4]
 8010cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010cca:	693b      	ldr	r3, [r7, #16]
 8010ccc:	43db      	mvns	r3, r3
 8010cce:	69ba      	ldr	r2, [r7, #24]
 8010cd0:	4013      	ands	r3, r2
 8010cd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8010cd4:	683b      	ldr	r3, [r7, #0]
 8010cd6:	685b      	ldr	r3, [r3, #4]
 8010cd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	d003      	beq.n	8010ce8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8010ce0:	69ba      	ldr	r2, [r7, #24]
 8010ce2:	693b      	ldr	r3, [r7, #16]
 8010ce4:	4313      	orrs	r3, r2
 8010ce6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8010ce8:	4a26      	ldr	r2, [pc, #152]	; (8010d84 <HAL_GPIO_Init+0x330>)
 8010cea:	69bb      	ldr	r3, [r7, #24]
 8010cec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8010cee:	4b25      	ldr	r3, [pc, #148]	; (8010d84 <HAL_GPIO_Init+0x330>)
 8010cf0:	689b      	ldr	r3, [r3, #8]
 8010cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010cf4:	693b      	ldr	r3, [r7, #16]
 8010cf6:	43db      	mvns	r3, r3
 8010cf8:	69ba      	ldr	r2, [r7, #24]
 8010cfa:	4013      	ands	r3, r2
 8010cfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8010cfe:	683b      	ldr	r3, [r7, #0]
 8010d00:	685b      	ldr	r3, [r3, #4]
 8010d02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d003      	beq.n	8010d12 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8010d0a:	69ba      	ldr	r2, [r7, #24]
 8010d0c:	693b      	ldr	r3, [r7, #16]
 8010d0e:	4313      	orrs	r3, r2
 8010d10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8010d12:	4a1c      	ldr	r2, [pc, #112]	; (8010d84 <HAL_GPIO_Init+0x330>)
 8010d14:	69bb      	ldr	r3, [r7, #24]
 8010d16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8010d18:	4b1a      	ldr	r3, [pc, #104]	; (8010d84 <HAL_GPIO_Init+0x330>)
 8010d1a:	68db      	ldr	r3, [r3, #12]
 8010d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010d1e:	693b      	ldr	r3, [r7, #16]
 8010d20:	43db      	mvns	r3, r3
 8010d22:	69ba      	ldr	r2, [r7, #24]
 8010d24:	4013      	ands	r3, r2
 8010d26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8010d28:	683b      	ldr	r3, [r7, #0]
 8010d2a:	685b      	ldr	r3, [r3, #4]
 8010d2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d003      	beq.n	8010d3c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8010d34:	69ba      	ldr	r2, [r7, #24]
 8010d36:	693b      	ldr	r3, [r7, #16]
 8010d38:	4313      	orrs	r3, r2
 8010d3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8010d3c:	4a11      	ldr	r2, [pc, #68]	; (8010d84 <HAL_GPIO_Init+0x330>)
 8010d3e:	69bb      	ldr	r3, [r7, #24]
 8010d40:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8010d42:	69fb      	ldr	r3, [r7, #28]
 8010d44:	3301      	adds	r3, #1
 8010d46:	61fb      	str	r3, [r7, #28]
 8010d48:	69fb      	ldr	r3, [r7, #28]
 8010d4a:	2b0f      	cmp	r3, #15
 8010d4c:	f67f ae90 	bls.w	8010a70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8010d50:	bf00      	nop
 8010d52:	3724      	adds	r7, #36	; 0x24
 8010d54:	46bd      	mov	sp, r7
 8010d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d5a:	4770      	bx	lr
 8010d5c:	40023800 	.word	0x40023800
 8010d60:	40013800 	.word	0x40013800
 8010d64:	40020000 	.word	0x40020000
 8010d68:	40020400 	.word	0x40020400
 8010d6c:	40020800 	.word	0x40020800
 8010d70:	40020c00 	.word	0x40020c00
 8010d74:	40021000 	.word	0x40021000
 8010d78:	40021400 	.word	0x40021400
 8010d7c:	40021800 	.word	0x40021800
 8010d80:	40021c00 	.word	0x40021c00
 8010d84:	40013c00 	.word	0x40013c00

08010d88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8010d88:	b480      	push	{r7}
 8010d8a:	b085      	sub	sp, #20
 8010d8c:	af00      	add	r7, sp, #0
 8010d8e:	6078      	str	r0, [r7, #4]
 8010d90:	460b      	mov	r3, r1
 8010d92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	691a      	ldr	r2, [r3, #16]
 8010d98:	887b      	ldrh	r3, [r7, #2]
 8010d9a:	4013      	ands	r3, r2
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d002      	beq.n	8010da6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8010da0:	2301      	movs	r3, #1
 8010da2:	73fb      	strb	r3, [r7, #15]
 8010da4:	e001      	b.n	8010daa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8010da6:	2300      	movs	r3, #0
 8010da8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8010daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8010dac:	4618      	mov	r0, r3
 8010dae:	3714      	adds	r7, #20
 8010db0:	46bd      	mov	sp, r7
 8010db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010db6:	4770      	bx	lr

08010db8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8010db8:	b480      	push	{r7}
 8010dba:	b083      	sub	sp, #12
 8010dbc:	af00      	add	r7, sp, #0
 8010dbe:	6078      	str	r0, [r7, #4]
 8010dc0:	460b      	mov	r3, r1
 8010dc2:	807b      	strh	r3, [r7, #2]
 8010dc4:	4613      	mov	r3, r2
 8010dc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8010dc8:	787b      	ldrb	r3, [r7, #1]
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d003      	beq.n	8010dd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8010dce:	887a      	ldrh	r2, [r7, #2]
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8010dd4:	e003      	b.n	8010dde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8010dd6:	887b      	ldrh	r3, [r7, #2]
 8010dd8:	041a      	lsls	r2, r3, #16
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	619a      	str	r2, [r3, #24]
}
 8010dde:	bf00      	nop
 8010de0:	370c      	adds	r7, #12
 8010de2:	46bd      	mov	sp, r7
 8010de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010de8:	4770      	bx	lr
	...

08010dec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8010dec:	b580      	push	{r7, lr}
 8010dee:	b086      	sub	sp, #24
 8010df0:	af00      	add	r7, sp, #0
 8010df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d101      	bne.n	8010dfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8010dfa:	2301      	movs	r3, #1
 8010dfc:	e25b      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	f003 0301 	and.w	r3, r3, #1
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d075      	beq.n	8010ef6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8010e0a:	4ba3      	ldr	r3, [pc, #652]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010e0c:	689b      	ldr	r3, [r3, #8]
 8010e0e:	f003 030c 	and.w	r3, r3, #12
 8010e12:	2b04      	cmp	r3, #4
 8010e14:	d00c      	beq.n	8010e30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8010e16:	4ba0      	ldr	r3, [pc, #640]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010e18:	689b      	ldr	r3, [r3, #8]
 8010e1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8010e1e:	2b08      	cmp	r3, #8
 8010e20:	d112      	bne.n	8010e48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8010e22:	4b9d      	ldr	r3, [pc, #628]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010e24:	685b      	ldr	r3, [r3, #4]
 8010e26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010e2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8010e2e:	d10b      	bne.n	8010e48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010e30:	4b99      	ldr	r3, [pc, #612]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010e32:	681b      	ldr	r3, [r3, #0]
 8010e34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d05b      	beq.n	8010ef4 <HAL_RCC_OscConfig+0x108>
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	685b      	ldr	r3, [r3, #4]
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d157      	bne.n	8010ef4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8010e44:	2301      	movs	r3, #1
 8010e46:	e236      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	685b      	ldr	r3, [r3, #4]
 8010e4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010e50:	d106      	bne.n	8010e60 <HAL_RCC_OscConfig+0x74>
 8010e52:	4b91      	ldr	r3, [pc, #580]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010e54:	681b      	ldr	r3, [r3, #0]
 8010e56:	4a90      	ldr	r2, [pc, #576]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010e58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010e5c:	6013      	str	r3, [r2, #0]
 8010e5e:	e01d      	b.n	8010e9c <HAL_RCC_OscConfig+0xb0>
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	685b      	ldr	r3, [r3, #4]
 8010e64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8010e68:	d10c      	bne.n	8010e84 <HAL_RCC_OscConfig+0x98>
 8010e6a:	4b8b      	ldr	r3, [pc, #556]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	4a8a      	ldr	r2, [pc, #552]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8010e74:	6013      	str	r3, [r2, #0]
 8010e76:	4b88      	ldr	r3, [pc, #544]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	4a87      	ldr	r2, [pc, #540]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010e7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010e80:	6013      	str	r3, [r2, #0]
 8010e82:	e00b      	b.n	8010e9c <HAL_RCC_OscConfig+0xb0>
 8010e84:	4b84      	ldr	r3, [pc, #528]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	4a83      	ldr	r2, [pc, #524]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010e8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010e8e:	6013      	str	r3, [r2, #0]
 8010e90:	4b81      	ldr	r3, [pc, #516]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	4a80      	ldr	r2, [pc, #512]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010e9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	685b      	ldr	r3, [r3, #4]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d013      	beq.n	8010ecc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010ea4:	f7fd ffa6 	bl	800edf4 <HAL_GetTick>
 8010ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010eaa:	e008      	b.n	8010ebe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010eac:	f7fd ffa2 	bl	800edf4 <HAL_GetTick>
 8010eb0:	4602      	mov	r2, r0
 8010eb2:	693b      	ldr	r3, [r7, #16]
 8010eb4:	1ad3      	subs	r3, r2, r3
 8010eb6:	2b64      	cmp	r3, #100	; 0x64
 8010eb8:	d901      	bls.n	8010ebe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8010eba:	2303      	movs	r3, #3
 8010ebc:	e1fb      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010ebe:	4b76      	ldr	r3, [pc, #472]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d0f0      	beq.n	8010eac <HAL_RCC_OscConfig+0xc0>
 8010eca:	e014      	b.n	8010ef6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010ecc:	f7fd ff92 	bl	800edf4 <HAL_GetTick>
 8010ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8010ed2:	e008      	b.n	8010ee6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010ed4:	f7fd ff8e 	bl	800edf4 <HAL_GetTick>
 8010ed8:	4602      	mov	r2, r0
 8010eda:	693b      	ldr	r3, [r7, #16]
 8010edc:	1ad3      	subs	r3, r2, r3
 8010ede:	2b64      	cmp	r3, #100	; 0x64
 8010ee0:	d901      	bls.n	8010ee6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8010ee2:	2303      	movs	r3, #3
 8010ee4:	e1e7      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8010ee6:	4b6c      	ldr	r3, [pc, #432]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d1f0      	bne.n	8010ed4 <HAL_RCC_OscConfig+0xe8>
 8010ef2:	e000      	b.n	8010ef6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010ef4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	f003 0302 	and.w	r3, r3, #2
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d063      	beq.n	8010fca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8010f02:	4b65      	ldr	r3, [pc, #404]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010f04:	689b      	ldr	r3, [r3, #8]
 8010f06:	f003 030c 	and.w	r3, r3, #12
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d00b      	beq.n	8010f26 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8010f0e:	4b62      	ldr	r3, [pc, #392]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010f10:	689b      	ldr	r3, [r3, #8]
 8010f12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8010f16:	2b08      	cmp	r3, #8
 8010f18:	d11c      	bne.n	8010f54 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8010f1a:	4b5f      	ldr	r3, [pc, #380]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010f1c:	685b      	ldr	r3, [r3, #4]
 8010f1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	d116      	bne.n	8010f54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8010f26:	4b5c      	ldr	r3, [pc, #368]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	f003 0302 	and.w	r3, r3, #2
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d005      	beq.n	8010f3e <HAL_RCC_OscConfig+0x152>
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	68db      	ldr	r3, [r3, #12]
 8010f36:	2b01      	cmp	r3, #1
 8010f38:	d001      	beq.n	8010f3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8010f3a:	2301      	movs	r3, #1
 8010f3c:	e1bb      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010f3e:	4b56      	ldr	r3, [pc, #344]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	691b      	ldr	r3, [r3, #16]
 8010f4a:	00db      	lsls	r3, r3, #3
 8010f4c:	4952      	ldr	r1, [pc, #328]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010f4e:	4313      	orrs	r3, r2
 8010f50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8010f52:	e03a      	b.n	8010fca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	68db      	ldr	r3, [r3, #12]
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d020      	beq.n	8010f9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8010f5c:	4b4f      	ldr	r3, [pc, #316]	; (801109c <HAL_RCC_OscConfig+0x2b0>)
 8010f5e:	2201      	movs	r2, #1
 8010f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010f62:	f7fd ff47 	bl	800edf4 <HAL_GetTick>
 8010f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010f68:	e008      	b.n	8010f7c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8010f6a:	f7fd ff43 	bl	800edf4 <HAL_GetTick>
 8010f6e:	4602      	mov	r2, r0
 8010f70:	693b      	ldr	r3, [r7, #16]
 8010f72:	1ad3      	subs	r3, r2, r3
 8010f74:	2b02      	cmp	r3, #2
 8010f76:	d901      	bls.n	8010f7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8010f78:	2303      	movs	r3, #3
 8010f7a:	e19c      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010f7c:	4b46      	ldr	r3, [pc, #280]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	f003 0302 	and.w	r3, r3, #2
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d0f0      	beq.n	8010f6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010f88:	4b43      	ldr	r3, [pc, #268]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010f8a:	681b      	ldr	r3, [r3, #0]
 8010f8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	691b      	ldr	r3, [r3, #16]
 8010f94:	00db      	lsls	r3, r3, #3
 8010f96:	4940      	ldr	r1, [pc, #256]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010f98:	4313      	orrs	r3, r2
 8010f9a:	600b      	str	r3, [r1, #0]
 8010f9c:	e015      	b.n	8010fca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8010f9e:	4b3f      	ldr	r3, [pc, #252]	; (801109c <HAL_RCC_OscConfig+0x2b0>)
 8010fa0:	2200      	movs	r2, #0
 8010fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010fa4:	f7fd ff26 	bl	800edf4 <HAL_GetTick>
 8010fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8010faa:	e008      	b.n	8010fbe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8010fac:	f7fd ff22 	bl	800edf4 <HAL_GetTick>
 8010fb0:	4602      	mov	r2, r0
 8010fb2:	693b      	ldr	r3, [r7, #16]
 8010fb4:	1ad3      	subs	r3, r2, r3
 8010fb6:	2b02      	cmp	r3, #2
 8010fb8:	d901      	bls.n	8010fbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8010fba:	2303      	movs	r3, #3
 8010fbc:	e17b      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8010fbe:	4b36      	ldr	r3, [pc, #216]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8010fc0:	681b      	ldr	r3, [r3, #0]
 8010fc2:	f003 0302 	and.w	r3, r3, #2
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d1f0      	bne.n	8010fac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	f003 0308 	and.w	r3, r3, #8
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	d030      	beq.n	8011038 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	695b      	ldr	r3, [r3, #20]
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d016      	beq.n	801100c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8010fde:	4b30      	ldr	r3, [pc, #192]	; (80110a0 <HAL_RCC_OscConfig+0x2b4>)
 8010fe0:	2201      	movs	r2, #1
 8010fe2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010fe4:	f7fd ff06 	bl	800edf4 <HAL_GetTick>
 8010fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8010fea:	e008      	b.n	8010ffe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8010fec:	f7fd ff02 	bl	800edf4 <HAL_GetTick>
 8010ff0:	4602      	mov	r2, r0
 8010ff2:	693b      	ldr	r3, [r7, #16]
 8010ff4:	1ad3      	subs	r3, r2, r3
 8010ff6:	2b02      	cmp	r3, #2
 8010ff8:	d901      	bls.n	8010ffe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8010ffa:	2303      	movs	r3, #3
 8010ffc:	e15b      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8010ffe:	4b26      	ldr	r3, [pc, #152]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8011000:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011002:	f003 0302 	and.w	r3, r3, #2
 8011006:	2b00      	cmp	r3, #0
 8011008:	d0f0      	beq.n	8010fec <HAL_RCC_OscConfig+0x200>
 801100a:	e015      	b.n	8011038 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801100c:	4b24      	ldr	r3, [pc, #144]	; (80110a0 <HAL_RCC_OscConfig+0x2b4>)
 801100e:	2200      	movs	r2, #0
 8011010:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8011012:	f7fd feef 	bl	800edf4 <HAL_GetTick>
 8011016:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011018:	e008      	b.n	801102c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 801101a:	f7fd feeb 	bl	800edf4 <HAL_GetTick>
 801101e:	4602      	mov	r2, r0
 8011020:	693b      	ldr	r3, [r7, #16]
 8011022:	1ad3      	subs	r3, r2, r3
 8011024:	2b02      	cmp	r3, #2
 8011026:	d901      	bls.n	801102c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8011028:	2303      	movs	r3, #3
 801102a:	e144      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 801102c:	4b1a      	ldr	r3, [pc, #104]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 801102e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011030:	f003 0302 	and.w	r3, r3, #2
 8011034:	2b00      	cmp	r3, #0
 8011036:	d1f0      	bne.n	801101a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	f003 0304 	and.w	r3, r3, #4
 8011040:	2b00      	cmp	r3, #0
 8011042:	f000 80a0 	beq.w	8011186 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8011046:	2300      	movs	r3, #0
 8011048:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 801104a:	4b13      	ldr	r3, [pc, #76]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 801104c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801104e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011052:	2b00      	cmp	r3, #0
 8011054:	d10f      	bne.n	8011076 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8011056:	2300      	movs	r3, #0
 8011058:	60bb      	str	r3, [r7, #8]
 801105a:	4b0f      	ldr	r3, [pc, #60]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 801105c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801105e:	4a0e      	ldr	r2, [pc, #56]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8011060:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011064:	6413      	str	r3, [r2, #64]	; 0x40
 8011066:	4b0c      	ldr	r3, [pc, #48]	; (8011098 <HAL_RCC_OscConfig+0x2ac>)
 8011068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801106a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801106e:	60bb      	str	r3, [r7, #8]
 8011070:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8011072:	2301      	movs	r3, #1
 8011074:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011076:	4b0b      	ldr	r3, [pc, #44]	; (80110a4 <HAL_RCC_OscConfig+0x2b8>)
 8011078:	681b      	ldr	r3, [r3, #0]
 801107a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801107e:	2b00      	cmp	r3, #0
 8011080:	d121      	bne.n	80110c6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8011082:	4b08      	ldr	r3, [pc, #32]	; (80110a4 <HAL_RCC_OscConfig+0x2b8>)
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	4a07      	ldr	r2, [pc, #28]	; (80110a4 <HAL_RCC_OscConfig+0x2b8>)
 8011088:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801108c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801108e:	f7fd feb1 	bl	800edf4 <HAL_GetTick>
 8011092:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011094:	e011      	b.n	80110ba <HAL_RCC_OscConfig+0x2ce>
 8011096:	bf00      	nop
 8011098:	40023800 	.word	0x40023800
 801109c:	42470000 	.word	0x42470000
 80110a0:	42470e80 	.word	0x42470e80
 80110a4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80110a8:	f7fd fea4 	bl	800edf4 <HAL_GetTick>
 80110ac:	4602      	mov	r2, r0
 80110ae:	693b      	ldr	r3, [r7, #16]
 80110b0:	1ad3      	subs	r3, r2, r3
 80110b2:	2b02      	cmp	r3, #2
 80110b4:	d901      	bls.n	80110ba <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80110b6:	2303      	movs	r3, #3
 80110b8:	e0fd      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80110ba:	4b81      	ldr	r3, [pc, #516]	; (80112c0 <HAL_RCC_OscConfig+0x4d4>)
 80110bc:	681b      	ldr	r3, [r3, #0]
 80110be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d0f0      	beq.n	80110a8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	689b      	ldr	r3, [r3, #8]
 80110ca:	2b01      	cmp	r3, #1
 80110cc:	d106      	bne.n	80110dc <HAL_RCC_OscConfig+0x2f0>
 80110ce:	4b7d      	ldr	r3, [pc, #500]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 80110d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110d2:	4a7c      	ldr	r2, [pc, #496]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 80110d4:	f043 0301 	orr.w	r3, r3, #1
 80110d8:	6713      	str	r3, [r2, #112]	; 0x70
 80110da:	e01c      	b.n	8011116 <HAL_RCC_OscConfig+0x32a>
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	689b      	ldr	r3, [r3, #8]
 80110e0:	2b05      	cmp	r3, #5
 80110e2:	d10c      	bne.n	80110fe <HAL_RCC_OscConfig+0x312>
 80110e4:	4b77      	ldr	r3, [pc, #476]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 80110e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110e8:	4a76      	ldr	r2, [pc, #472]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 80110ea:	f043 0304 	orr.w	r3, r3, #4
 80110ee:	6713      	str	r3, [r2, #112]	; 0x70
 80110f0:	4b74      	ldr	r3, [pc, #464]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 80110f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110f4:	4a73      	ldr	r2, [pc, #460]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 80110f6:	f043 0301 	orr.w	r3, r3, #1
 80110fa:	6713      	str	r3, [r2, #112]	; 0x70
 80110fc:	e00b      	b.n	8011116 <HAL_RCC_OscConfig+0x32a>
 80110fe:	4b71      	ldr	r3, [pc, #452]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 8011100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011102:	4a70      	ldr	r2, [pc, #448]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 8011104:	f023 0301 	bic.w	r3, r3, #1
 8011108:	6713      	str	r3, [r2, #112]	; 0x70
 801110a:	4b6e      	ldr	r3, [pc, #440]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 801110c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801110e:	4a6d      	ldr	r2, [pc, #436]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 8011110:	f023 0304 	bic.w	r3, r3, #4
 8011114:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	689b      	ldr	r3, [r3, #8]
 801111a:	2b00      	cmp	r3, #0
 801111c:	d015      	beq.n	801114a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801111e:	f7fd fe69 	bl	800edf4 <HAL_GetTick>
 8011122:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011124:	e00a      	b.n	801113c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8011126:	f7fd fe65 	bl	800edf4 <HAL_GetTick>
 801112a:	4602      	mov	r2, r0
 801112c:	693b      	ldr	r3, [r7, #16]
 801112e:	1ad3      	subs	r3, r2, r3
 8011130:	f241 3288 	movw	r2, #5000	; 0x1388
 8011134:	4293      	cmp	r3, r2
 8011136:	d901      	bls.n	801113c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8011138:	2303      	movs	r3, #3
 801113a:	e0bc      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801113c:	4b61      	ldr	r3, [pc, #388]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 801113e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011140:	f003 0302 	and.w	r3, r3, #2
 8011144:	2b00      	cmp	r3, #0
 8011146:	d0ee      	beq.n	8011126 <HAL_RCC_OscConfig+0x33a>
 8011148:	e014      	b.n	8011174 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 801114a:	f7fd fe53 	bl	800edf4 <HAL_GetTick>
 801114e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011150:	e00a      	b.n	8011168 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8011152:	f7fd fe4f 	bl	800edf4 <HAL_GetTick>
 8011156:	4602      	mov	r2, r0
 8011158:	693b      	ldr	r3, [r7, #16]
 801115a:	1ad3      	subs	r3, r2, r3
 801115c:	f241 3288 	movw	r2, #5000	; 0x1388
 8011160:	4293      	cmp	r3, r2
 8011162:	d901      	bls.n	8011168 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8011164:	2303      	movs	r3, #3
 8011166:	e0a6      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011168:	4b56      	ldr	r3, [pc, #344]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 801116a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801116c:	f003 0302 	and.w	r3, r3, #2
 8011170:	2b00      	cmp	r3, #0
 8011172:	d1ee      	bne.n	8011152 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8011174:	7dfb      	ldrb	r3, [r7, #23]
 8011176:	2b01      	cmp	r3, #1
 8011178:	d105      	bne.n	8011186 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801117a:	4b52      	ldr	r3, [pc, #328]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 801117c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801117e:	4a51      	ldr	r2, [pc, #324]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 8011180:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011184:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	699b      	ldr	r3, [r3, #24]
 801118a:	2b00      	cmp	r3, #0
 801118c:	f000 8092 	beq.w	80112b4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8011190:	4b4c      	ldr	r3, [pc, #304]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 8011192:	689b      	ldr	r3, [r3, #8]
 8011194:	f003 030c 	and.w	r3, r3, #12
 8011198:	2b08      	cmp	r3, #8
 801119a:	d05c      	beq.n	8011256 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	699b      	ldr	r3, [r3, #24]
 80111a0:	2b02      	cmp	r3, #2
 80111a2:	d141      	bne.n	8011228 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80111a4:	4b48      	ldr	r3, [pc, #288]	; (80112c8 <HAL_RCC_OscConfig+0x4dc>)
 80111a6:	2200      	movs	r2, #0
 80111a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80111aa:	f7fd fe23 	bl	800edf4 <HAL_GetTick>
 80111ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80111b0:	e008      	b.n	80111c4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80111b2:	f7fd fe1f 	bl	800edf4 <HAL_GetTick>
 80111b6:	4602      	mov	r2, r0
 80111b8:	693b      	ldr	r3, [r7, #16]
 80111ba:	1ad3      	subs	r3, r2, r3
 80111bc:	2b02      	cmp	r3, #2
 80111be:	d901      	bls.n	80111c4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80111c0:	2303      	movs	r3, #3
 80111c2:	e078      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80111c4:	4b3f      	ldr	r3, [pc, #252]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 80111c6:	681b      	ldr	r3, [r3, #0]
 80111c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d1f0      	bne.n	80111b2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	69da      	ldr	r2, [r3, #28]
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	6a1b      	ldr	r3, [r3, #32]
 80111d8:	431a      	orrs	r2, r3
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111de:	019b      	lsls	r3, r3, #6
 80111e0:	431a      	orrs	r2, r3
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80111e6:	085b      	lsrs	r3, r3, #1
 80111e8:	3b01      	subs	r3, #1
 80111ea:	041b      	lsls	r3, r3, #16
 80111ec:	431a      	orrs	r2, r3
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80111f2:	061b      	lsls	r3, r3, #24
 80111f4:	4933      	ldr	r1, [pc, #204]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 80111f6:	4313      	orrs	r3, r2
 80111f8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80111fa:	4b33      	ldr	r3, [pc, #204]	; (80112c8 <HAL_RCC_OscConfig+0x4dc>)
 80111fc:	2201      	movs	r2, #1
 80111fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011200:	f7fd fdf8 	bl	800edf4 <HAL_GetTick>
 8011204:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011206:	e008      	b.n	801121a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011208:	f7fd fdf4 	bl	800edf4 <HAL_GetTick>
 801120c:	4602      	mov	r2, r0
 801120e:	693b      	ldr	r3, [r7, #16]
 8011210:	1ad3      	subs	r3, r2, r3
 8011212:	2b02      	cmp	r3, #2
 8011214:	d901      	bls.n	801121a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8011216:	2303      	movs	r3, #3
 8011218:	e04d      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801121a:	4b2a      	ldr	r3, [pc, #168]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 801121c:	681b      	ldr	r3, [r3, #0]
 801121e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011222:	2b00      	cmp	r3, #0
 8011224:	d0f0      	beq.n	8011208 <HAL_RCC_OscConfig+0x41c>
 8011226:	e045      	b.n	80112b4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011228:	4b27      	ldr	r3, [pc, #156]	; (80112c8 <HAL_RCC_OscConfig+0x4dc>)
 801122a:	2200      	movs	r2, #0
 801122c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801122e:	f7fd fde1 	bl	800edf4 <HAL_GetTick>
 8011232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011234:	e008      	b.n	8011248 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011236:	f7fd fddd 	bl	800edf4 <HAL_GetTick>
 801123a:	4602      	mov	r2, r0
 801123c:	693b      	ldr	r3, [r7, #16]
 801123e:	1ad3      	subs	r3, r2, r3
 8011240:	2b02      	cmp	r3, #2
 8011242:	d901      	bls.n	8011248 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8011244:	2303      	movs	r3, #3
 8011246:	e036      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011248:	4b1e      	ldr	r3, [pc, #120]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 801124a:	681b      	ldr	r3, [r3, #0]
 801124c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011250:	2b00      	cmp	r3, #0
 8011252:	d1f0      	bne.n	8011236 <HAL_RCC_OscConfig+0x44a>
 8011254:	e02e      	b.n	80112b4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	699b      	ldr	r3, [r3, #24]
 801125a:	2b01      	cmp	r3, #1
 801125c:	d101      	bne.n	8011262 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 801125e:	2301      	movs	r3, #1
 8011260:	e029      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8011262:	4b18      	ldr	r3, [pc, #96]	; (80112c4 <HAL_RCC_OscConfig+0x4d8>)
 8011264:	685b      	ldr	r3, [r3, #4]
 8011266:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	69db      	ldr	r3, [r3, #28]
 8011272:	429a      	cmp	r2, r3
 8011274:	d11c      	bne.n	80112b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8011276:	68fb      	ldr	r3, [r7, #12]
 8011278:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011280:	429a      	cmp	r2, r3
 8011282:	d115      	bne.n	80112b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8011284:	68fa      	ldr	r2, [r7, #12]
 8011286:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 801128a:	4013      	ands	r3, r2
 801128c:	687a      	ldr	r2, [r7, #4]
 801128e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8011290:	4293      	cmp	r3, r2
 8011292:	d10d      	bne.n	80112b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 801129e:	429a      	cmp	r2, r3
 80112a0:	d106      	bne.n	80112b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80112ac:	429a      	cmp	r2, r3
 80112ae:	d001      	beq.n	80112b4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80112b0:	2301      	movs	r3, #1
 80112b2:	e000      	b.n	80112b6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80112b4:	2300      	movs	r3, #0
}
 80112b6:	4618      	mov	r0, r3
 80112b8:	3718      	adds	r7, #24
 80112ba:	46bd      	mov	sp, r7
 80112bc:	bd80      	pop	{r7, pc}
 80112be:	bf00      	nop
 80112c0:	40007000 	.word	0x40007000
 80112c4:	40023800 	.word	0x40023800
 80112c8:	42470060 	.word	0x42470060

080112cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80112cc:	b580      	push	{r7, lr}
 80112ce:	b084      	sub	sp, #16
 80112d0:	af00      	add	r7, sp, #0
 80112d2:	6078      	str	r0, [r7, #4]
 80112d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d101      	bne.n	80112e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80112dc:	2301      	movs	r3, #1
 80112de:	e0cc      	b.n	801147a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80112e0:	4b68      	ldr	r3, [pc, #416]	; (8011484 <HAL_RCC_ClockConfig+0x1b8>)
 80112e2:	681b      	ldr	r3, [r3, #0]
 80112e4:	f003 030f 	and.w	r3, r3, #15
 80112e8:	683a      	ldr	r2, [r7, #0]
 80112ea:	429a      	cmp	r2, r3
 80112ec:	d90c      	bls.n	8011308 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80112ee:	4b65      	ldr	r3, [pc, #404]	; (8011484 <HAL_RCC_ClockConfig+0x1b8>)
 80112f0:	683a      	ldr	r2, [r7, #0]
 80112f2:	b2d2      	uxtb	r2, r2
 80112f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80112f6:	4b63      	ldr	r3, [pc, #396]	; (8011484 <HAL_RCC_ClockConfig+0x1b8>)
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	f003 030f 	and.w	r3, r3, #15
 80112fe:	683a      	ldr	r2, [r7, #0]
 8011300:	429a      	cmp	r2, r3
 8011302:	d001      	beq.n	8011308 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8011304:	2301      	movs	r3, #1
 8011306:	e0b8      	b.n	801147a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	f003 0302 	and.w	r3, r3, #2
 8011310:	2b00      	cmp	r3, #0
 8011312:	d020      	beq.n	8011356 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	681b      	ldr	r3, [r3, #0]
 8011318:	f003 0304 	and.w	r3, r3, #4
 801131c:	2b00      	cmp	r3, #0
 801131e:	d005      	beq.n	801132c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8011320:	4b59      	ldr	r3, [pc, #356]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 8011322:	689b      	ldr	r3, [r3, #8]
 8011324:	4a58      	ldr	r2, [pc, #352]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 8011326:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 801132a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	f003 0308 	and.w	r3, r3, #8
 8011334:	2b00      	cmp	r3, #0
 8011336:	d005      	beq.n	8011344 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8011338:	4b53      	ldr	r3, [pc, #332]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 801133a:	689b      	ldr	r3, [r3, #8]
 801133c:	4a52      	ldr	r2, [pc, #328]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 801133e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8011342:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011344:	4b50      	ldr	r3, [pc, #320]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 8011346:	689b      	ldr	r3, [r3, #8]
 8011348:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	689b      	ldr	r3, [r3, #8]
 8011350:	494d      	ldr	r1, [pc, #308]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 8011352:	4313      	orrs	r3, r2
 8011354:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	f003 0301 	and.w	r3, r3, #1
 801135e:	2b00      	cmp	r3, #0
 8011360:	d044      	beq.n	80113ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	685b      	ldr	r3, [r3, #4]
 8011366:	2b01      	cmp	r3, #1
 8011368:	d107      	bne.n	801137a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801136a:	4b47      	ldr	r3, [pc, #284]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 801136c:	681b      	ldr	r3, [r3, #0]
 801136e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011372:	2b00      	cmp	r3, #0
 8011374:	d119      	bne.n	80113aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011376:	2301      	movs	r3, #1
 8011378:	e07f      	b.n	801147a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	685b      	ldr	r3, [r3, #4]
 801137e:	2b02      	cmp	r3, #2
 8011380:	d003      	beq.n	801138a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8011386:	2b03      	cmp	r3, #3
 8011388:	d107      	bne.n	801139a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801138a:	4b3f      	ldr	r3, [pc, #252]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011392:	2b00      	cmp	r3, #0
 8011394:	d109      	bne.n	80113aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011396:	2301      	movs	r3, #1
 8011398:	e06f      	b.n	801147a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801139a:	4b3b      	ldr	r3, [pc, #236]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 801139c:	681b      	ldr	r3, [r3, #0]
 801139e:	f003 0302 	and.w	r3, r3, #2
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d101      	bne.n	80113aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80113a6:	2301      	movs	r3, #1
 80113a8:	e067      	b.n	801147a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80113aa:	4b37      	ldr	r3, [pc, #220]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 80113ac:	689b      	ldr	r3, [r3, #8]
 80113ae:	f023 0203 	bic.w	r2, r3, #3
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	685b      	ldr	r3, [r3, #4]
 80113b6:	4934      	ldr	r1, [pc, #208]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 80113b8:	4313      	orrs	r3, r2
 80113ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80113bc:	f7fd fd1a 	bl	800edf4 <HAL_GetTick>
 80113c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80113c2:	e00a      	b.n	80113da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80113c4:	f7fd fd16 	bl	800edf4 <HAL_GetTick>
 80113c8:	4602      	mov	r2, r0
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	1ad3      	subs	r3, r2, r3
 80113ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80113d2:	4293      	cmp	r3, r2
 80113d4:	d901      	bls.n	80113da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80113d6:	2303      	movs	r3, #3
 80113d8:	e04f      	b.n	801147a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80113da:	4b2b      	ldr	r3, [pc, #172]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 80113dc:	689b      	ldr	r3, [r3, #8]
 80113de:	f003 020c 	and.w	r2, r3, #12
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	685b      	ldr	r3, [r3, #4]
 80113e6:	009b      	lsls	r3, r3, #2
 80113e8:	429a      	cmp	r2, r3
 80113ea:	d1eb      	bne.n	80113c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80113ec:	4b25      	ldr	r3, [pc, #148]	; (8011484 <HAL_RCC_ClockConfig+0x1b8>)
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	f003 030f 	and.w	r3, r3, #15
 80113f4:	683a      	ldr	r2, [r7, #0]
 80113f6:	429a      	cmp	r2, r3
 80113f8:	d20c      	bcs.n	8011414 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80113fa:	4b22      	ldr	r3, [pc, #136]	; (8011484 <HAL_RCC_ClockConfig+0x1b8>)
 80113fc:	683a      	ldr	r2, [r7, #0]
 80113fe:	b2d2      	uxtb	r2, r2
 8011400:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8011402:	4b20      	ldr	r3, [pc, #128]	; (8011484 <HAL_RCC_ClockConfig+0x1b8>)
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	f003 030f 	and.w	r3, r3, #15
 801140a:	683a      	ldr	r2, [r7, #0]
 801140c:	429a      	cmp	r2, r3
 801140e:	d001      	beq.n	8011414 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8011410:	2301      	movs	r3, #1
 8011412:	e032      	b.n	801147a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	681b      	ldr	r3, [r3, #0]
 8011418:	f003 0304 	and.w	r3, r3, #4
 801141c:	2b00      	cmp	r3, #0
 801141e:	d008      	beq.n	8011432 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8011420:	4b19      	ldr	r3, [pc, #100]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 8011422:	689b      	ldr	r3, [r3, #8]
 8011424:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	68db      	ldr	r3, [r3, #12]
 801142c:	4916      	ldr	r1, [pc, #88]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 801142e:	4313      	orrs	r3, r2
 8011430:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	681b      	ldr	r3, [r3, #0]
 8011436:	f003 0308 	and.w	r3, r3, #8
 801143a:	2b00      	cmp	r3, #0
 801143c:	d009      	beq.n	8011452 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 801143e:	4b12      	ldr	r3, [pc, #72]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 8011440:	689b      	ldr	r3, [r3, #8]
 8011442:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	691b      	ldr	r3, [r3, #16]
 801144a:	00db      	lsls	r3, r3, #3
 801144c:	490e      	ldr	r1, [pc, #56]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 801144e:	4313      	orrs	r3, r2
 8011450:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8011452:	f000 f821 	bl	8011498 <HAL_RCC_GetSysClockFreq>
 8011456:	4601      	mov	r1, r0
 8011458:	4b0b      	ldr	r3, [pc, #44]	; (8011488 <HAL_RCC_ClockConfig+0x1bc>)
 801145a:	689b      	ldr	r3, [r3, #8]
 801145c:	091b      	lsrs	r3, r3, #4
 801145e:	f003 030f 	and.w	r3, r3, #15
 8011462:	4a0a      	ldr	r2, [pc, #40]	; (801148c <HAL_RCC_ClockConfig+0x1c0>)
 8011464:	5cd3      	ldrb	r3, [r2, r3]
 8011466:	fa21 f303 	lsr.w	r3, r1, r3
 801146a:	4a09      	ldr	r2, [pc, #36]	; (8011490 <HAL_RCC_ClockConfig+0x1c4>)
 801146c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 801146e:	4b09      	ldr	r3, [pc, #36]	; (8011494 <HAL_RCC_ClockConfig+0x1c8>)
 8011470:	681b      	ldr	r3, [r3, #0]
 8011472:	4618      	mov	r0, r3
 8011474:	f7fd fc7a 	bl	800ed6c <HAL_InitTick>

  return HAL_OK;
 8011478:	2300      	movs	r3, #0
}
 801147a:	4618      	mov	r0, r3
 801147c:	3710      	adds	r7, #16
 801147e:	46bd      	mov	sp, r7
 8011480:	bd80      	pop	{r7, pc}
 8011482:	bf00      	nop
 8011484:	40023c00 	.word	0x40023c00
 8011488:	40023800 	.word	0x40023800
 801148c:	08016ac0 	.word	0x08016ac0
 8011490:	20000cf4 	.word	0x20000cf4
 8011494:	20000cf8 	.word	0x20000cf8

08011498 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8011498:	b5f0      	push	{r4, r5, r6, r7, lr}
 801149a:	b085      	sub	sp, #20
 801149c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 801149e:	2300      	movs	r3, #0
 80114a0:	607b      	str	r3, [r7, #4]
 80114a2:	2300      	movs	r3, #0
 80114a4:	60fb      	str	r3, [r7, #12]
 80114a6:	2300      	movs	r3, #0
 80114a8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80114aa:	2300      	movs	r3, #0
 80114ac:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80114ae:	4b63      	ldr	r3, [pc, #396]	; (801163c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80114b0:	689b      	ldr	r3, [r3, #8]
 80114b2:	f003 030c 	and.w	r3, r3, #12
 80114b6:	2b04      	cmp	r3, #4
 80114b8:	d007      	beq.n	80114ca <HAL_RCC_GetSysClockFreq+0x32>
 80114ba:	2b08      	cmp	r3, #8
 80114bc:	d008      	beq.n	80114d0 <HAL_RCC_GetSysClockFreq+0x38>
 80114be:	2b00      	cmp	r3, #0
 80114c0:	f040 80b4 	bne.w	801162c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80114c4:	4b5e      	ldr	r3, [pc, #376]	; (8011640 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80114c6:	60bb      	str	r3, [r7, #8]
       break;
 80114c8:	e0b3      	b.n	8011632 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80114ca:	4b5e      	ldr	r3, [pc, #376]	; (8011644 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80114cc:	60bb      	str	r3, [r7, #8]
      break;
 80114ce:	e0b0      	b.n	8011632 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80114d0:	4b5a      	ldr	r3, [pc, #360]	; (801163c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80114d2:	685b      	ldr	r3, [r3, #4]
 80114d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80114d8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80114da:	4b58      	ldr	r3, [pc, #352]	; (801163c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80114dc:	685b      	ldr	r3, [r3, #4]
 80114de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d04a      	beq.n	801157c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80114e6:	4b55      	ldr	r3, [pc, #340]	; (801163c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80114e8:	685b      	ldr	r3, [r3, #4]
 80114ea:	099b      	lsrs	r3, r3, #6
 80114ec:	f04f 0400 	mov.w	r4, #0
 80114f0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80114f4:	f04f 0200 	mov.w	r2, #0
 80114f8:	ea03 0501 	and.w	r5, r3, r1
 80114fc:	ea04 0602 	and.w	r6, r4, r2
 8011500:	4629      	mov	r1, r5
 8011502:	4632      	mov	r2, r6
 8011504:	f04f 0300 	mov.w	r3, #0
 8011508:	f04f 0400 	mov.w	r4, #0
 801150c:	0154      	lsls	r4, r2, #5
 801150e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8011512:	014b      	lsls	r3, r1, #5
 8011514:	4619      	mov	r1, r3
 8011516:	4622      	mov	r2, r4
 8011518:	1b49      	subs	r1, r1, r5
 801151a:	eb62 0206 	sbc.w	r2, r2, r6
 801151e:	f04f 0300 	mov.w	r3, #0
 8011522:	f04f 0400 	mov.w	r4, #0
 8011526:	0194      	lsls	r4, r2, #6
 8011528:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 801152c:	018b      	lsls	r3, r1, #6
 801152e:	1a5b      	subs	r3, r3, r1
 8011530:	eb64 0402 	sbc.w	r4, r4, r2
 8011534:	f04f 0100 	mov.w	r1, #0
 8011538:	f04f 0200 	mov.w	r2, #0
 801153c:	00e2      	lsls	r2, r4, #3
 801153e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8011542:	00d9      	lsls	r1, r3, #3
 8011544:	460b      	mov	r3, r1
 8011546:	4614      	mov	r4, r2
 8011548:	195b      	adds	r3, r3, r5
 801154a:	eb44 0406 	adc.w	r4, r4, r6
 801154e:	f04f 0100 	mov.w	r1, #0
 8011552:	f04f 0200 	mov.w	r2, #0
 8011556:	0262      	lsls	r2, r4, #9
 8011558:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 801155c:	0259      	lsls	r1, r3, #9
 801155e:	460b      	mov	r3, r1
 8011560:	4614      	mov	r4, r2
 8011562:	4618      	mov	r0, r3
 8011564:	4621      	mov	r1, r4
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	f04f 0400 	mov.w	r4, #0
 801156c:	461a      	mov	r2, r3
 801156e:	4623      	mov	r3, r4
 8011570:	f7f7 faa2 	bl	8008ab8 <__aeabi_uldivmod>
 8011574:	4603      	mov	r3, r0
 8011576:	460c      	mov	r4, r1
 8011578:	60fb      	str	r3, [r7, #12]
 801157a:	e049      	b.n	8011610 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 801157c:	4b2f      	ldr	r3, [pc, #188]	; (801163c <HAL_RCC_GetSysClockFreq+0x1a4>)
 801157e:	685b      	ldr	r3, [r3, #4]
 8011580:	099b      	lsrs	r3, r3, #6
 8011582:	f04f 0400 	mov.w	r4, #0
 8011586:	f240 11ff 	movw	r1, #511	; 0x1ff
 801158a:	f04f 0200 	mov.w	r2, #0
 801158e:	ea03 0501 	and.w	r5, r3, r1
 8011592:	ea04 0602 	and.w	r6, r4, r2
 8011596:	4629      	mov	r1, r5
 8011598:	4632      	mov	r2, r6
 801159a:	f04f 0300 	mov.w	r3, #0
 801159e:	f04f 0400 	mov.w	r4, #0
 80115a2:	0154      	lsls	r4, r2, #5
 80115a4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80115a8:	014b      	lsls	r3, r1, #5
 80115aa:	4619      	mov	r1, r3
 80115ac:	4622      	mov	r2, r4
 80115ae:	1b49      	subs	r1, r1, r5
 80115b0:	eb62 0206 	sbc.w	r2, r2, r6
 80115b4:	f04f 0300 	mov.w	r3, #0
 80115b8:	f04f 0400 	mov.w	r4, #0
 80115bc:	0194      	lsls	r4, r2, #6
 80115be:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80115c2:	018b      	lsls	r3, r1, #6
 80115c4:	1a5b      	subs	r3, r3, r1
 80115c6:	eb64 0402 	sbc.w	r4, r4, r2
 80115ca:	f04f 0100 	mov.w	r1, #0
 80115ce:	f04f 0200 	mov.w	r2, #0
 80115d2:	00e2      	lsls	r2, r4, #3
 80115d4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80115d8:	00d9      	lsls	r1, r3, #3
 80115da:	460b      	mov	r3, r1
 80115dc:	4614      	mov	r4, r2
 80115de:	195b      	adds	r3, r3, r5
 80115e0:	eb44 0406 	adc.w	r4, r4, r6
 80115e4:	f04f 0100 	mov.w	r1, #0
 80115e8:	f04f 0200 	mov.w	r2, #0
 80115ec:	02a2      	lsls	r2, r4, #10
 80115ee:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80115f2:	0299      	lsls	r1, r3, #10
 80115f4:	460b      	mov	r3, r1
 80115f6:	4614      	mov	r4, r2
 80115f8:	4618      	mov	r0, r3
 80115fa:	4621      	mov	r1, r4
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	f04f 0400 	mov.w	r4, #0
 8011602:	461a      	mov	r2, r3
 8011604:	4623      	mov	r3, r4
 8011606:	f7f7 fa57 	bl	8008ab8 <__aeabi_uldivmod>
 801160a:	4603      	mov	r3, r0
 801160c:	460c      	mov	r4, r1
 801160e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8011610:	4b0a      	ldr	r3, [pc, #40]	; (801163c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8011612:	685b      	ldr	r3, [r3, #4]
 8011614:	0c1b      	lsrs	r3, r3, #16
 8011616:	f003 0303 	and.w	r3, r3, #3
 801161a:	3301      	adds	r3, #1
 801161c:	005b      	lsls	r3, r3, #1
 801161e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8011620:	68fa      	ldr	r2, [r7, #12]
 8011622:	683b      	ldr	r3, [r7, #0]
 8011624:	fbb2 f3f3 	udiv	r3, r2, r3
 8011628:	60bb      	str	r3, [r7, #8]
      break;
 801162a:	e002      	b.n	8011632 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 801162c:	4b04      	ldr	r3, [pc, #16]	; (8011640 <HAL_RCC_GetSysClockFreq+0x1a8>)
 801162e:	60bb      	str	r3, [r7, #8]
      break;
 8011630:	bf00      	nop
    }
  }
  return sysclockfreq;
 8011632:	68bb      	ldr	r3, [r7, #8]
}
 8011634:	4618      	mov	r0, r3
 8011636:	3714      	adds	r7, #20
 8011638:	46bd      	mov	sp, r7
 801163a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801163c:	40023800 	.word	0x40023800
 8011640:	00f42400 	.word	0x00f42400
 8011644:	007a1200 	.word	0x007a1200

08011648 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8011648:	b480      	push	{r7}
 801164a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 801164c:	4b03      	ldr	r3, [pc, #12]	; (801165c <HAL_RCC_GetHCLKFreq+0x14>)
 801164e:	681b      	ldr	r3, [r3, #0]
}
 8011650:	4618      	mov	r0, r3
 8011652:	46bd      	mov	sp, r7
 8011654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011658:	4770      	bx	lr
 801165a:	bf00      	nop
 801165c:	20000cf4 	.word	0x20000cf4

08011660 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011660:	b580      	push	{r7, lr}
 8011662:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8011664:	f7ff fff0 	bl	8011648 <HAL_RCC_GetHCLKFreq>
 8011668:	4601      	mov	r1, r0
 801166a:	4b05      	ldr	r3, [pc, #20]	; (8011680 <HAL_RCC_GetPCLK1Freq+0x20>)
 801166c:	689b      	ldr	r3, [r3, #8]
 801166e:	0a9b      	lsrs	r3, r3, #10
 8011670:	f003 0307 	and.w	r3, r3, #7
 8011674:	4a03      	ldr	r2, [pc, #12]	; (8011684 <HAL_RCC_GetPCLK1Freq+0x24>)
 8011676:	5cd3      	ldrb	r3, [r2, r3]
 8011678:	fa21 f303 	lsr.w	r3, r1, r3
}
 801167c:	4618      	mov	r0, r3
 801167e:	bd80      	pop	{r7, pc}
 8011680:	40023800 	.word	0x40023800
 8011684:	08016ad0 	.word	0x08016ad0

08011688 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8011688:	b580      	push	{r7, lr}
 801168a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 801168c:	f7ff ffdc 	bl	8011648 <HAL_RCC_GetHCLKFreq>
 8011690:	4601      	mov	r1, r0
 8011692:	4b05      	ldr	r3, [pc, #20]	; (80116a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8011694:	689b      	ldr	r3, [r3, #8]
 8011696:	0b5b      	lsrs	r3, r3, #13
 8011698:	f003 0307 	and.w	r3, r3, #7
 801169c:	4a03      	ldr	r2, [pc, #12]	; (80116ac <HAL_RCC_GetPCLK2Freq+0x24>)
 801169e:	5cd3      	ldrb	r3, [r2, r3]
 80116a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80116a4:	4618      	mov	r0, r3
 80116a6:	bd80      	pop	{r7, pc}
 80116a8:	40023800 	.word	0x40023800
 80116ac:	08016ad0 	.word	0x08016ad0

080116b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80116b0:	b580      	push	{r7, lr}
 80116b2:	b082      	sub	sp, #8
 80116b4:	af00      	add	r7, sp, #0
 80116b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	2b00      	cmp	r3, #0
 80116bc:	d101      	bne.n	80116c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80116be:	2301      	movs	r3, #1
 80116c0:	e056      	b.n	8011770 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	2200      	movs	r2, #0
 80116c6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80116ce:	b2db      	uxtb	r3, r3
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d106      	bne.n	80116e2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	2200      	movs	r2, #0
 80116d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80116dc:	6878      	ldr	r0, [r7, #4]
 80116de:	f7fc ff4b 	bl	800e578 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	2202      	movs	r2, #2
 80116e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	681a      	ldr	r2, [r3, #0]
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	681b      	ldr	r3, [r3, #0]
 80116f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80116f8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	685a      	ldr	r2, [r3, #4]
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	689b      	ldr	r3, [r3, #8]
 8011702:	431a      	orrs	r2, r3
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	68db      	ldr	r3, [r3, #12]
 8011708:	431a      	orrs	r2, r3
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	691b      	ldr	r3, [r3, #16]
 801170e:	431a      	orrs	r2, r3
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	695b      	ldr	r3, [r3, #20]
 8011714:	431a      	orrs	r2, r3
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	699b      	ldr	r3, [r3, #24]
 801171a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801171e:	431a      	orrs	r2, r3
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	69db      	ldr	r3, [r3, #28]
 8011724:	431a      	orrs	r2, r3
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	6a1b      	ldr	r3, [r3, #32]
 801172a:	ea42 0103 	orr.w	r1, r2, r3
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	681b      	ldr	r3, [r3, #0]
 8011736:	430a      	orrs	r2, r1
 8011738:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	699b      	ldr	r3, [r3, #24]
 801173e:	0c1b      	lsrs	r3, r3, #16
 8011740:	f003 0104 	and.w	r1, r3, #4
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	430a      	orrs	r2, r1
 801174e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	69da      	ldr	r2, [r3, #28]
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801175e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	2200      	movs	r2, #0
 8011764:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	2201      	movs	r2, #1
 801176a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 801176e:	2300      	movs	r3, #0
}
 8011770:	4618      	mov	r0, r3
 8011772:	3708      	adds	r7, #8
 8011774:	46bd      	mov	sp, r7
 8011776:	bd80      	pop	{r7, pc}

08011778 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011778:	b580      	push	{r7, lr}
 801177a:	b088      	sub	sp, #32
 801177c:	af00      	add	r7, sp, #0
 801177e:	60f8      	str	r0, [r7, #12]
 8011780:	60b9      	str	r1, [r7, #8]
 8011782:	603b      	str	r3, [r7, #0]
 8011784:	4613      	mov	r3, r2
 8011786:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8011788:	2300      	movs	r3, #0
 801178a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 801178c:	68fb      	ldr	r3, [r7, #12]
 801178e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8011792:	2b01      	cmp	r3, #1
 8011794:	d101      	bne.n	801179a <HAL_SPI_Transmit+0x22>
 8011796:	2302      	movs	r3, #2
 8011798:	e11e      	b.n	80119d8 <HAL_SPI_Transmit+0x260>
 801179a:	68fb      	ldr	r3, [r7, #12]
 801179c:	2201      	movs	r2, #1
 801179e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80117a2:	f7fd fb27 	bl	800edf4 <HAL_GetTick>
 80117a6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80117a8:	88fb      	ldrh	r3, [r7, #6]
 80117aa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80117ac:	68fb      	ldr	r3, [r7, #12]
 80117ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80117b2:	b2db      	uxtb	r3, r3
 80117b4:	2b01      	cmp	r3, #1
 80117b6:	d002      	beq.n	80117be <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80117b8:	2302      	movs	r3, #2
 80117ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80117bc:	e103      	b.n	80119c6 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80117be:	68bb      	ldr	r3, [r7, #8]
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d002      	beq.n	80117ca <HAL_SPI_Transmit+0x52>
 80117c4:	88fb      	ldrh	r3, [r7, #6]
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d102      	bne.n	80117d0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80117ca:	2301      	movs	r3, #1
 80117cc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80117ce:	e0fa      	b.n	80119c6 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80117d0:	68fb      	ldr	r3, [r7, #12]
 80117d2:	2203      	movs	r2, #3
 80117d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80117d8:	68fb      	ldr	r3, [r7, #12]
 80117da:	2200      	movs	r2, #0
 80117dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	68ba      	ldr	r2, [r7, #8]
 80117e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	88fa      	ldrh	r2, [r7, #6]
 80117e8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	88fa      	ldrh	r2, [r7, #6]
 80117ee:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	2200      	movs	r2, #0
 80117f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	2200      	movs	r2, #0
 80117fa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80117fc:	68fb      	ldr	r3, [r7, #12]
 80117fe:	2200      	movs	r2, #0
 8011800:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8011802:	68fb      	ldr	r3, [r7, #12]
 8011804:	2200      	movs	r2, #0
 8011806:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8011808:	68fb      	ldr	r3, [r7, #12]
 801180a:	2200      	movs	r2, #0
 801180c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	689b      	ldr	r3, [r3, #8]
 8011812:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011816:	d107      	bne.n	8011828 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8011818:	68fb      	ldr	r3, [r7, #12]
 801181a:	681b      	ldr	r3, [r3, #0]
 801181c:	681a      	ldr	r2, [r3, #0]
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	681b      	ldr	r3, [r3, #0]
 8011822:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8011826:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	681b      	ldr	r3, [r3, #0]
 801182e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011832:	2b40      	cmp	r3, #64	; 0x40
 8011834:	d007      	beq.n	8011846 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8011836:	68fb      	ldr	r3, [r7, #12]
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	681a      	ldr	r2, [r3, #0]
 801183c:	68fb      	ldr	r3, [r7, #12]
 801183e:	681b      	ldr	r3, [r3, #0]
 8011840:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011844:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8011846:	68fb      	ldr	r3, [r7, #12]
 8011848:	68db      	ldr	r3, [r3, #12]
 801184a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801184e:	d14b      	bne.n	80118e8 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011850:	68fb      	ldr	r3, [r7, #12]
 8011852:	685b      	ldr	r3, [r3, #4]
 8011854:	2b00      	cmp	r3, #0
 8011856:	d002      	beq.n	801185e <HAL_SPI_Transmit+0xe6>
 8011858:	8afb      	ldrh	r3, [r7, #22]
 801185a:	2b01      	cmp	r3, #1
 801185c:	d13e      	bne.n	80118dc <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801185e:	68fb      	ldr	r3, [r7, #12]
 8011860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011862:	881a      	ldrh	r2, [r3, #0]
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 801186a:	68fb      	ldr	r3, [r7, #12]
 801186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801186e:	1c9a      	adds	r2, r3, #2
 8011870:	68fb      	ldr	r3, [r7, #12]
 8011872:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011878:	b29b      	uxth	r3, r3
 801187a:	3b01      	subs	r3, #1
 801187c:	b29a      	uxth	r2, r3
 801187e:	68fb      	ldr	r3, [r7, #12]
 8011880:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8011882:	e02b      	b.n	80118dc <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	681b      	ldr	r3, [r3, #0]
 8011888:	689b      	ldr	r3, [r3, #8]
 801188a:	f003 0302 	and.w	r3, r3, #2
 801188e:	2b02      	cmp	r3, #2
 8011890:	d112      	bne.n	80118b8 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011896:	881a      	ldrh	r2, [r3, #0]
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	681b      	ldr	r3, [r3, #0]
 801189c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801189e:	68fb      	ldr	r3, [r7, #12]
 80118a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80118a2:	1c9a      	adds	r2, r3, #2
 80118a4:	68fb      	ldr	r3, [r7, #12]
 80118a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80118ac:	b29b      	uxth	r3, r3
 80118ae:	3b01      	subs	r3, #1
 80118b0:	b29a      	uxth	r2, r3
 80118b2:	68fb      	ldr	r3, [r7, #12]
 80118b4:	86da      	strh	r2, [r3, #54]	; 0x36
 80118b6:	e011      	b.n	80118dc <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80118b8:	f7fd fa9c 	bl	800edf4 <HAL_GetTick>
 80118bc:	4602      	mov	r2, r0
 80118be:	69bb      	ldr	r3, [r7, #24]
 80118c0:	1ad3      	subs	r3, r2, r3
 80118c2:	683a      	ldr	r2, [r7, #0]
 80118c4:	429a      	cmp	r2, r3
 80118c6:	d803      	bhi.n	80118d0 <HAL_SPI_Transmit+0x158>
 80118c8:	683b      	ldr	r3, [r7, #0]
 80118ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118ce:	d102      	bne.n	80118d6 <HAL_SPI_Transmit+0x15e>
 80118d0:	683b      	ldr	r3, [r7, #0]
 80118d2:	2b00      	cmp	r3, #0
 80118d4:	d102      	bne.n	80118dc <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80118d6:	2303      	movs	r3, #3
 80118d8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80118da:	e074      	b.n	80119c6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80118dc:	68fb      	ldr	r3, [r7, #12]
 80118de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80118e0:	b29b      	uxth	r3, r3
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	d1ce      	bne.n	8011884 <HAL_SPI_Transmit+0x10c>
 80118e6:	e04c      	b.n	8011982 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	685b      	ldr	r3, [r3, #4]
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d002      	beq.n	80118f6 <HAL_SPI_Transmit+0x17e>
 80118f0:	8afb      	ldrh	r3, [r7, #22]
 80118f2:	2b01      	cmp	r3, #1
 80118f4:	d140      	bne.n	8011978 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80118f6:	68fb      	ldr	r3, [r7, #12]
 80118f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	330c      	adds	r3, #12
 8011900:	7812      	ldrb	r2, [r2, #0]
 8011902:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011908:	1c5a      	adds	r2, r3, #1
 801190a:	68fb      	ldr	r3, [r7, #12]
 801190c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 801190e:	68fb      	ldr	r3, [r7, #12]
 8011910:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011912:	b29b      	uxth	r3, r3
 8011914:	3b01      	subs	r3, #1
 8011916:	b29a      	uxth	r2, r3
 8011918:	68fb      	ldr	r3, [r7, #12]
 801191a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 801191c:	e02c      	b.n	8011978 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	681b      	ldr	r3, [r3, #0]
 8011922:	689b      	ldr	r3, [r3, #8]
 8011924:	f003 0302 	and.w	r3, r3, #2
 8011928:	2b02      	cmp	r3, #2
 801192a:	d113      	bne.n	8011954 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011930:	68fb      	ldr	r3, [r7, #12]
 8011932:	681b      	ldr	r3, [r3, #0]
 8011934:	330c      	adds	r3, #12
 8011936:	7812      	ldrb	r2, [r2, #0]
 8011938:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 801193a:	68fb      	ldr	r3, [r7, #12]
 801193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801193e:	1c5a      	adds	r2, r3, #1
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8011944:	68fb      	ldr	r3, [r7, #12]
 8011946:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011948:	b29b      	uxth	r3, r3
 801194a:	3b01      	subs	r3, #1
 801194c:	b29a      	uxth	r2, r3
 801194e:	68fb      	ldr	r3, [r7, #12]
 8011950:	86da      	strh	r2, [r3, #54]	; 0x36
 8011952:	e011      	b.n	8011978 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011954:	f7fd fa4e 	bl	800edf4 <HAL_GetTick>
 8011958:	4602      	mov	r2, r0
 801195a:	69bb      	ldr	r3, [r7, #24]
 801195c:	1ad3      	subs	r3, r2, r3
 801195e:	683a      	ldr	r2, [r7, #0]
 8011960:	429a      	cmp	r2, r3
 8011962:	d803      	bhi.n	801196c <HAL_SPI_Transmit+0x1f4>
 8011964:	683b      	ldr	r3, [r7, #0]
 8011966:	f1b3 3fff 	cmp.w	r3, #4294967295
 801196a:	d102      	bne.n	8011972 <HAL_SPI_Transmit+0x1fa>
 801196c:	683b      	ldr	r3, [r7, #0]
 801196e:	2b00      	cmp	r3, #0
 8011970:	d102      	bne.n	8011978 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8011972:	2303      	movs	r3, #3
 8011974:	77fb      	strb	r3, [r7, #31]
          goto error;
 8011976:	e026      	b.n	80119c6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801197c:	b29b      	uxth	r3, r3
 801197e:	2b00      	cmp	r3, #0
 8011980:	d1cd      	bne.n	801191e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8011982:	69ba      	ldr	r2, [r7, #24]
 8011984:	6839      	ldr	r1, [r7, #0]
 8011986:	68f8      	ldr	r0, [r7, #12]
 8011988:	f000 fba4 	bl	80120d4 <SPI_EndRxTxTransaction>
 801198c:	4603      	mov	r3, r0
 801198e:	2b00      	cmp	r3, #0
 8011990:	d002      	beq.n	8011998 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011992:	68fb      	ldr	r3, [r7, #12]
 8011994:	2220      	movs	r2, #32
 8011996:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8011998:	68fb      	ldr	r3, [r7, #12]
 801199a:	689b      	ldr	r3, [r3, #8]
 801199c:	2b00      	cmp	r3, #0
 801199e:	d10a      	bne.n	80119b6 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80119a0:	2300      	movs	r3, #0
 80119a2:	613b      	str	r3, [r7, #16]
 80119a4:	68fb      	ldr	r3, [r7, #12]
 80119a6:	681b      	ldr	r3, [r3, #0]
 80119a8:	68db      	ldr	r3, [r3, #12]
 80119aa:	613b      	str	r3, [r7, #16]
 80119ac:	68fb      	ldr	r3, [r7, #12]
 80119ae:	681b      	ldr	r3, [r3, #0]
 80119b0:	689b      	ldr	r3, [r3, #8]
 80119b2:	613b      	str	r3, [r7, #16]
 80119b4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80119b6:	68fb      	ldr	r3, [r7, #12]
 80119b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d002      	beq.n	80119c4 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 80119be:	2301      	movs	r3, #1
 80119c0:	77fb      	strb	r3, [r7, #31]
 80119c2:	e000      	b.n	80119c6 <HAL_SPI_Transmit+0x24e>
  }

error:
 80119c4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80119c6:	68fb      	ldr	r3, [r7, #12]
 80119c8:	2201      	movs	r2, #1
 80119ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	2200      	movs	r2, #0
 80119d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80119d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80119d8:	4618      	mov	r0, r3
 80119da:	3720      	adds	r7, #32
 80119dc:	46bd      	mov	sp, r7
 80119de:	bd80      	pop	{r7, pc}

080119e0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80119e0:	b580      	push	{r7, lr}
 80119e2:	b088      	sub	sp, #32
 80119e4:	af02      	add	r7, sp, #8
 80119e6:	60f8      	str	r0, [r7, #12]
 80119e8:	60b9      	str	r1, [r7, #8]
 80119ea:	603b      	str	r3, [r7, #0]
 80119ec:	4613      	mov	r3, r2
 80119ee:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80119f0:	2300      	movs	r3, #0
 80119f2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	685b      	ldr	r3, [r3, #4]
 80119f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80119fc:	d112      	bne.n	8011a24 <HAL_SPI_Receive+0x44>
 80119fe:	68fb      	ldr	r3, [r7, #12]
 8011a00:	689b      	ldr	r3, [r3, #8]
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d10e      	bne.n	8011a24 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8011a06:	68fb      	ldr	r3, [r7, #12]
 8011a08:	2204      	movs	r2, #4
 8011a0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8011a0e:	88fa      	ldrh	r2, [r7, #6]
 8011a10:	683b      	ldr	r3, [r7, #0]
 8011a12:	9300      	str	r3, [sp, #0]
 8011a14:	4613      	mov	r3, r2
 8011a16:	68ba      	ldr	r2, [r7, #8]
 8011a18:	68b9      	ldr	r1, [r7, #8]
 8011a1a:	68f8      	ldr	r0, [r7, #12]
 8011a1c:	f000 f8e9 	bl	8011bf2 <HAL_SPI_TransmitReceive>
 8011a20:	4603      	mov	r3, r0
 8011a22:	e0e2      	b.n	8011bea <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011a24:	68fb      	ldr	r3, [r7, #12]
 8011a26:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8011a2a:	2b01      	cmp	r3, #1
 8011a2c:	d101      	bne.n	8011a32 <HAL_SPI_Receive+0x52>
 8011a2e:	2302      	movs	r3, #2
 8011a30:	e0db      	b.n	8011bea <HAL_SPI_Receive+0x20a>
 8011a32:	68fb      	ldr	r3, [r7, #12]
 8011a34:	2201      	movs	r2, #1
 8011a36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011a3a:	f7fd f9db 	bl	800edf4 <HAL_GetTick>
 8011a3e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8011a40:	68fb      	ldr	r3, [r7, #12]
 8011a42:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011a46:	b2db      	uxtb	r3, r3
 8011a48:	2b01      	cmp	r3, #1
 8011a4a:	d002      	beq.n	8011a52 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8011a4c:	2302      	movs	r3, #2
 8011a4e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8011a50:	e0c2      	b.n	8011bd8 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8011a52:	68bb      	ldr	r3, [r7, #8]
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d002      	beq.n	8011a5e <HAL_SPI_Receive+0x7e>
 8011a58:	88fb      	ldrh	r3, [r7, #6]
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d102      	bne.n	8011a64 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8011a5e:	2301      	movs	r3, #1
 8011a60:	75fb      	strb	r3, [r7, #23]
    goto error;
 8011a62:	e0b9      	b.n	8011bd8 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8011a64:	68fb      	ldr	r3, [r7, #12]
 8011a66:	2204      	movs	r2, #4
 8011a68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011a6c:	68fb      	ldr	r3, [r7, #12]
 8011a6e:	2200      	movs	r2, #0
 8011a70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8011a72:	68fb      	ldr	r3, [r7, #12]
 8011a74:	68ba      	ldr	r2, [r7, #8]
 8011a76:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8011a78:	68fb      	ldr	r3, [r7, #12]
 8011a7a:	88fa      	ldrh	r2, [r7, #6]
 8011a7c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8011a7e:	68fb      	ldr	r3, [r7, #12]
 8011a80:	88fa      	ldrh	r2, [r7, #6]
 8011a82:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8011a84:	68fb      	ldr	r3, [r7, #12]
 8011a86:	2200      	movs	r2, #0
 8011a88:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8011a8a:	68fb      	ldr	r3, [r7, #12]
 8011a8c:	2200      	movs	r2, #0
 8011a8e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8011a90:	68fb      	ldr	r3, [r7, #12]
 8011a92:	2200      	movs	r2, #0
 8011a94:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8011a96:	68fb      	ldr	r3, [r7, #12]
 8011a98:	2200      	movs	r2, #0
 8011a9a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8011a9c:	68fb      	ldr	r3, [r7, #12]
 8011a9e:	2200      	movs	r2, #0
 8011aa0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011aa2:	68fb      	ldr	r3, [r7, #12]
 8011aa4:	689b      	ldr	r3, [r3, #8]
 8011aa6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011aaa:	d107      	bne.n	8011abc <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8011aac:	68fb      	ldr	r3, [r7, #12]
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	681a      	ldr	r2, [r3, #0]
 8011ab2:	68fb      	ldr	r3, [r7, #12]
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8011aba:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011abc:	68fb      	ldr	r3, [r7, #12]
 8011abe:	681b      	ldr	r3, [r3, #0]
 8011ac0:	681b      	ldr	r3, [r3, #0]
 8011ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011ac6:	2b40      	cmp	r3, #64	; 0x40
 8011ac8:	d007      	beq.n	8011ada <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8011aca:	68fb      	ldr	r3, [r7, #12]
 8011acc:	681b      	ldr	r3, [r3, #0]
 8011ace:	681a      	ldr	r2, [r3, #0]
 8011ad0:	68fb      	ldr	r3, [r7, #12]
 8011ad2:	681b      	ldr	r3, [r3, #0]
 8011ad4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011ad8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8011ada:	68fb      	ldr	r3, [r7, #12]
 8011adc:	68db      	ldr	r3, [r3, #12]
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d162      	bne.n	8011ba8 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8011ae2:	e02e      	b.n	8011b42 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8011ae4:	68fb      	ldr	r3, [r7, #12]
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	689b      	ldr	r3, [r3, #8]
 8011aea:	f003 0301 	and.w	r3, r3, #1
 8011aee:	2b01      	cmp	r3, #1
 8011af0:	d115      	bne.n	8011b1e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8011af2:	68fb      	ldr	r3, [r7, #12]
 8011af4:	681b      	ldr	r3, [r3, #0]
 8011af6:	f103 020c 	add.w	r2, r3, #12
 8011afa:	68fb      	ldr	r3, [r7, #12]
 8011afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011afe:	7812      	ldrb	r2, [r2, #0]
 8011b00:	b2d2      	uxtb	r2, r2
 8011b02:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8011b04:	68fb      	ldr	r3, [r7, #12]
 8011b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b08:	1c5a      	adds	r2, r3, #1
 8011b0a:	68fb      	ldr	r3, [r7, #12]
 8011b0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011b12:	b29b      	uxth	r3, r3
 8011b14:	3b01      	subs	r3, #1
 8011b16:	b29a      	uxth	r2, r3
 8011b18:	68fb      	ldr	r3, [r7, #12]
 8011b1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011b1c:	e011      	b.n	8011b42 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011b1e:	f7fd f969 	bl	800edf4 <HAL_GetTick>
 8011b22:	4602      	mov	r2, r0
 8011b24:	693b      	ldr	r3, [r7, #16]
 8011b26:	1ad3      	subs	r3, r2, r3
 8011b28:	683a      	ldr	r2, [r7, #0]
 8011b2a:	429a      	cmp	r2, r3
 8011b2c:	d803      	bhi.n	8011b36 <HAL_SPI_Receive+0x156>
 8011b2e:	683b      	ldr	r3, [r7, #0]
 8011b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b34:	d102      	bne.n	8011b3c <HAL_SPI_Receive+0x15c>
 8011b36:	683b      	ldr	r3, [r7, #0]
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d102      	bne.n	8011b42 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8011b3c:	2303      	movs	r3, #3
 8011b3e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8011b40:	e04a      	b.n	8011bd8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8011b42:	68fb      	ldr	r3, [r7, #12]
 8011b44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011b46:	b29b      	uxth	r3, r3
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d1cb      	bne.n	8011ae4 <HAL_SPI_Receive+0x104>
 8011b4c:	e031      	b.n	8011bb2 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	689b      	ldr	r3, [r3, #8]
 8011b54:	f003 0301 	and.w	r3, r3, #1
 8011b58:	2b01      	cmp	r3, #1
 8011b5a:	d113      	bne.n	8011b84 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8011b5c:	68fb      	ldr	r3, [r7, #12]
 8011b5e:	681b      	ldr	r3, [r3, #0]
 8011b60:	68da      	ldr	r2, [r3, #12]
 8011b62:	68fb      	ldr	r3, [r7, #12]
 8011b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b66:	b292      	uxth	r2, r2
 8011b68:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8011b6a:	68fb      	ldr	r3, [r7, #12]
 8011b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b6e:	1c9a      	adds	r2, r3, #2
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8011b74:	68fb      	ldr	r3, [r7, #12]
 8011b76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011b78:	b29b      	uxth	r3, r3
 8011b7a:	3b01      	subs	r3, #1
 8011b7c:	b29a      	uxth	r2, r3
 8011b7e:	68fb      	ldr	r3, [r7, #12]
 8011b80:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011b82:	e011      	b.n	8011ba8 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011b84:	f7fd f936 	bl	800edf4 <HAL_GetTick>
 8011b88:	4602      	mov	r2, r0
 8011b8a:	693b      	ldr	r3, [r7, #16]
 8011b8c:	1ad3      	subs	r3, r2, r3
 8011b8e:	683a      	ldr	r2, [r7, #0]
 8011b90:	429a      	cmp	r2, r3
 8011b92:	d803      	bhi.n	8011b9c <HAL_SPI_Receive+0x1bc>
 8011b94:	683b      	ldr	r3, [r7, #0]
 8011b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b9a:	d102      	bne.n	8011ba2 <HAL_SPI_Receive+0x1c2>
 8011b9c:	683b      	ldr	r3, [r7, #0]
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d102      	bne.n	8011ba8 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8011ba2:	2303      	movs	r3, #3
 8011ba4:	75fb      	strb	r3, [r7, #23]
          goto error;
 8011ba6:	e017      	b.n	8011bd8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8011ba8:	68fb      	ldr	r3, [r7, #12]
 8011baa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011bac:	b29b      	uxth	r3, r3
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d1cd      	bne.n	8011b4e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8011bb2:	693a      	ldr	r2, [r7, #16]
 8011bb4:	6839      	ldr	r1, [r7, #0]
 8011bb6:	68f8      	ldr	r0, [r7, #12]
 8011bb8:	f000 fa27 	bl	801200a <SPI_EndRxTransaction>
 8011bbc:	4603      	mov	r3, r0
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d002      	beq.n	8011bc8 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	2220      	movs	r2, #32
 8011bc6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d002      	beq.n	8011bd6 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8011bd0:	2301      	movs	r3, #1
 8011bd2:	75fb      	strb	r3, [r7, #23]
 8011bd4:	e000      	b.n	8011bd8 <HAL_SPI_Receive+0x1f8>
  }

error :
 8011bd6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8011bd8:	68fb      	ldr	r3, [r7, #12]
 8011bda:	2201      	movs	r2, #1
 8011bdc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8011be0:	68fb      	ldr	r3, [r7, #12]
 8011be2:	2200      	movs	r2, #0
 8011be4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8011be8:	7dfb      	ldrb	r3, [r7, #23]
}
 8011bea:	4618      	mov	r0, r3
 8011bec:	3718      	adds	r7, #24
 8011bee:	46bd      	mov	sp, r7
 8011bf0:	bd80      	pop	{r7, pc}

08011bf2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8011bf2:	b580      	push	{r7, lr}
 8011bf4:	b08c      	sub	sp, #48	; 0x30
 8011bf6:	af00      	add	r7, sp, #0
 8011bf8:	60f8      	str	r0, [r7, #12]
 8011bfa:	60b9      	str	r1, [r7, #8]
 8011bfc:	607a      	str	r2, [r7, #4]
 8011bfe:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8011c00:	2301      	movs	r3, #1
 8011c02:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8011c04:	2300      	movs	r3, #0
 8011c06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8011c10:	2b01      	cmp	r3, #1
 8011c12:	d101      	bne.n	8011c18 <HAL_SPI_TransmitReceive+0x26>
 8011c14:	2302      	movs	r3, #2
 8011c16:	e18a      	b.n	8011f2e <HAL_SPI_TransmitReceive+0x33c>
 8011c18:	68fb      	ldr	r3, [r7, #12]
 8011c1a:	2201      	movs	r2, #1
 8011c1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011c20:	f7fd f8e8 	bl	800edf4 <HAL_GetTick>
 8011c24:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011c2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8011c30:	68fb      	ldr	r3, [r7, #12]
 8011c32:	685b      	ldr	r3, [r3, #4]
 8011c34:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8011c36:	887b      	ldrh	r3, [r7, #2]
 8011c38:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8011c3a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011c3e:	2b01      	cmp	r3, #1
 8011c40:	d00f      	beq.n	8011c62 <HAL_SPI_TransmitReceive+0x70>
 8011c42:	69fb      	ldr	r3, [r7, #28]
 8011c44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011c48:	d107      	bne.n	8011c5a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8011c4a:	68fb      	ldr	r3, [r7, #12]
 8011c4c:	689b      	ldr	r3, [r3, #8]
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d103      	bne.n	8011c5a <HAL_SPI_TransmitReceive+0x68>
 8011c52:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011c56:	2b04      	cmp	r3, #4
 8011c58:	d003      	beq.n	8011c62 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8011c5a:	2302      	movs	r3, #2
 8011c5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8011c60:	e15b      	b.n	8011f1a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8011c62:	68bb      	ldr	r3, [r7, #8]
 8011c64:	2b00      	cmp	r3, #0
 8011c66:	d005      	beq.n	8011c74 <HAL_SPI_TransmitReceive+0x82>
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d002      	beq.n	8011c74 <HAL_SPI_TransmitReceive+0x82>
 8011c6e:	887b      	ldrh	r3, [r7, #2]
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d103      	bne.n	8011c7c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8011c74:	2301      	movs	r3, #1
 8011c76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8011c7a:	e14e      	b.n	8011f1a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8011c7c:	68fb      	ldr	r3, [r7, #12]
 8011c7e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011c82:	b2db      	uxtb	r3, r3
 8011c84:	2b04      	cmp	r3, #4
 8011c86:	d003      	beq.n	8011c90 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8011c88:	68fb      	ldr	r3, [r7, #12]
 8011c8a:	2205      	movs	r2, #5
 8011c8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011c90:	68fb      	ldr	r3, [r7, #12]
 8011c92:	2200      	movs	r2, #0
 8011c94:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8011c96:	68fb      	ldr	r3, [r7, #12]
 8011c98:	687a      	ldr	r2, [r7, #4]
 8011c9a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8011c9c:	68fb      	ldr	r3, [r7, #12]
 8011c9e:	887a      	ldrh	r2, [r7, #2]
 8011ca0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8011ca2:	68fb      	ldr	r3, [r7, #12]
 8011ca4:	887a      	ldrh	r2, [r7, #2]
 8011ca6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	68ba      	ldr	r2, [r7, #8]
 8011cac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8011cae:	68fb      	ldr	r3, [r7, #12]
 8011cb0:	887a      	ldrh	r2, [r7, #2]
 8011cb2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8011cb4:	68fb      	ldr	r3, [r7, #12]
 8011cb6:	887a      	ldrh	r2, [r7, #2]
 8011cb8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8011cba:	68fb      	ldr	r3, [r7, #12]
 8011cbc:	2200      	movs	r2, #0
 8011cbe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	2200      	movs	r2, #0
 8011cc4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	681b      	ldr	r3, [r3, #0]
 8011cca:	681b      	ldr	r3, [r3, #0]
 8011ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011cd0:	2b40      	cmp	r3, #64	; 0x40
 8011cd2:	d007      	beq.n	8011ce4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	681b      	ldr	r3, [r3, #0]
 8011cd8:	681a      	ldr	r2, [r3, #0]
 8011cda:	68fb      	ldr	r3, [r7, #12]
 8011cdc:	681b      	ldr	r3, [r3, #0]
 8011cde:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011ce2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8011ce4:	68fb      	ldr	r3, [r7, #12]
 8011ce6:	68db      	ldr	r3, [r3, #12]
 8011ce8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011cec:	d178      	bne.n	8011de0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	685b      	ldr	r3, [r3, #4]
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d002      	beq.n	8011cfc <HAL_SPI_TransmitReceive+0x10a>
 8011cf6:	8b7b      	ldrh	r3, [r7, #26]
 8011cf8:	2b01      	cmp	r3, #1
 8011cfa:	d166      	bne.n	8011dca <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011cfc:	68fb      	ldr	r3, [r7, #12]
 8011cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011d00:	881a      	ldrh	r2, [r3, #0]
 8011d02:	68fb      	ldr	r3, [r7, #12]
 8011d04:	681b      	ldr	r3, [r3, #0]
 8011d06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011d0c:	1c9a      	adds	r2, r3, #2
 8011d0e:	68fb      	ldr	r3, [r7, #12]
 8011d10:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011d16:	b29b      	uxth	r3, r3
 8011d18:	3b01      	subs	r3, #1
 8011d1a:	b29a      	uxth	r2, r3
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011d20:	e053      	b.n	8011dca <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8011d22:	68fb      	ldr	r3, [r7, #12]
 8011d24:	681b      	ldr	r3, [r3, #0]
 8011d26:	689b      	ldr	r3, [r3, #8]
 8011d28:	f003 0302 	and.w	r3, r3, #2
 8011d2c:	2b02      	cmp	r3, #2
 8011d2e:	d11b      	bne.n	8011d68 <HAL_SPI_TransmitReceive+0x176>
 8011d30:	68fb      	ldr	r3, [r7, #12]
 8011d32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011d34:	b29b      	uxth	r3, r3
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	d016      	beq.n	8011d68 <HAL_SPI_TransmitReceive+0x176>
 8011d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d3c:	2b01      	cmp	r3, #1
 8011d3e:	d113      	bne.n	8011d68 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011d40:	68fb      	ldr	r3, [r7, #12]
 8011d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011d44:	881a      	ldrh	r2, [r3, #0]
 8011d46:	68fb      	ldr	r3, [r7, #12]
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011d4c:	68fb      	ldr	r3, [r7, #12]
 8011d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011d50:	1c9a      	adds	r2, r3, #2
 8011d52:	68fb      	ldr	r3, [r7, #12]
 8011d54:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011d5a:	b29b      	uxth	r3, r3
 8011d5c:	3b01      	subs	r3, #1
 8011d5e:	b29a      	uxth	r2, r3
 8011d60:	68fb      	ldr	r3, [r7, #12]
 8011d62:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8011d64:	2300      	movs	r3, #0
 8011d66:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8011d68:	68fb      	ldr	r3, [r7, #12]
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	689b      	ldr	r3, [r3, #8]
 8011d6e:	f003 0301 	and.w	r3, r3, #1
 8011d72:	2b01      	cmp	r3, #1
 8011d74:	d119      	bne.n	8011daa <HAL_SPI_TransmitReceive+0x1b8>
 8011d76:	68fb      	ldr	r3, [r7, #12]
 8011d78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011d7a:	b29b      	uxth	r3, r3
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	d014      	beq.n	8011daa <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8011d80:	68fb      	ldr	r3, [r7, #12]
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	68da      	ldr	r2, [r3, #12]
 8011d86:	68fb      	ldr	r3, [r7, #12]
 8011d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011d8a:	b292      	uxth	r2, r2
 8011d8c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8011d8e:	68fb      	ldr	r3, [r7, #12]
 8011d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011d92:	1c9a      	adds	r2, r3, #2
 8011d94:	68fb      	ldr	r3, [r7, #12]
 8011d96:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011d9c:	b29b      	uxth	r3, r3
 8011d9e:	3b01      	subs	r3, #1
 8011da0:	b29a      	uxth	r2, r3
 8011da2:	68fb      	ldr	r3, [r7, #12]
 8011da4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8011da6:	2301      	movs	r3, #1
 8011da8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8011daa:	f7fd f823 	bl	800edf4 <HAL_GetTick>
 8011dae:	4602      	mov	r2, r0
 8011db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011db2:	1ad3      	subs	r3, r2, r3
 8011db4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011db6:	429a      	cmp	r2, r3
 8011db8:	d807      	bhi.n	8011dca <HAL_SPI_TransmitReceive+0x1d8>
 8011dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011dc0:	d003      	beq.n	8011dca <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8011dc2:	2303      	movs	r3, #3
 8011dc4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8011dc8:	e0a7      	b.n	8011f1a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011dca:	68fb      	ldr	r3, [r7, #12]
 8011dcc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011dce:	b29b      	uxth	r3, r3
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d1a6      	bne.n	8011d22 <HAL_SPI_TransmitReceive+0x130>
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011dd8:	b29b      	uxth	r3, r3
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d1a1      	bne.n	8011d22 <HAL_SPI_TransmitReceive+0x130>
 8011dde:	e07c      	b.n	8011eda <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011de0:	68fb      	ldr	r3, [r7, #12]
 8011de2:	685b      	ldr	r3, [r3, #4]
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d002      	beq.n	8011dee <HAL_SPI_TransmitReceive+0x1fc>
 8011de8:	8b7b      	ldrh	r3, [r7, #26]
 8011dea:	2b01      	cmp	r3, #1
 8011dec:	d16b      	bne.n	8011ec6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8011dee:	68fb      	ldr	r3, [r7, #12]
 8011df0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011df2:	68fb      	ldr	r3, [r7, #12]
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	330c      	adds	r3, #12
 8011df8:	7812      	ldrb	r2, [r2, #0]
 8011dfa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011e00:	1c5a      	adds	r2, r3, #1
 8011e02:	68fb      	ldr	r3, [r7, #12]
 8011e04:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011e0a:	b29b      	uxth	r3, r3
 8011e0c:	3b01      	subs	r3, #1
 8011e0e:	b29a      	uxth	r2, r3
 8011e10:	68fb      	ldr	r3, [r7, #12]
 8011e12:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011e14:	e057      	b.n	8011ec6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	681b      	ldr	r3, [r3, #0]
 8011e1a:	689b      	ldr	r3, [r3, #8]
 8011e1c:	f003 0302 	and.w	r3, r3, #2
 8011e20:	2b02      	cmp	r3, #2
 8011e22:	d11c      	bne.n	8011e5e <HAL_SPI_TransmitReceive+0x26c>
 8011e24:	68fb      	ldr	r3, [r7, #12]
 8011e26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011e28:	b29b      	uxth	r3, r3
 8011e2a:	2b00      	cmp	r3, #0
 8011e2c:	d017      	beq.n	8011e5e <HAL_SPI_TransmitReceive+0x26c>
 8011e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e30:	2b01      	cmp	r3, #1
 8011e32:	d114      	bne.n	8011e5e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011e38:	68fb      	ldr	r3, [r7, #12]
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	330c      	adds	r3, #12
 8011e3e:	7812      	ldrb	r2, [r2, #0]
 8011e40:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011e46:	1c5a      	adds	r2, r3, #1
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8011e4c:	68fb      	ldr	r3, [r7, #12]
 8011e4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011e50:	b29b      	uxth	r3, r3
 8011e52:	3b01      	subs	r3, #1
 8011e54:	b29a      	uxth	r2, r3
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8011e5a:	2300      	movs	r3, #0
 8011e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8011e5e:	68fb      	ldr	r3, [r7, #12]
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	689b      	ldr	r3, [r3, #8]
 8011e64:	f003 0301 	and.w	r3, r3, #1
 8011e68:	2b01      	cmp	r3, #1
 8011e6a:	d119      	bne.n	8011ea0 <HAL_SPI_TransmitReceive+0x2ae>
 8011e6c:	68fb      	ldr	r3, [r7, #12]
 8011e6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011e70:	b29b      	uxth	r3, r3
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d014      	beq.n	8011ea0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8011e76:	68fb      	ldr	r3, [r7, #12]
 8011e78:	681b      	ldr	r3, [r3, #0]
 8011e7a:	68da      	ldr	r2, [r3, #12]
 8011e7c:	68fb      	ldr	r3, [r7, #12]
 8011e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011e80:	b2d2      	uxtb	r2, r2
 8011e82:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8011e84:	68fb      	ldr	r3, [r7, #12]
 8011e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011e88:	1c5a      	adds	r2, r3, #1
 8011e8a:	68fb      	ldr	r3, [r7, #12]
 8011e8c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8011e8e:	68fb      	ldr	r3, [r7, #12]
 8011e90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011e92:	b29b      	uxth	r3, r3
 8011e94:	3b01      	subs	r3, #1
 8011e96:	b29a      	uxth	r2, r3
 8011e98:	68fb      	ldr	r3, [r7, #12]
 8011e9a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8011e9c:	2301      	movs	r3, #1
 8011e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8011ea0:	f7fc ffa8 	bl	800edf4 <HAL_GetTick>
 8011ea4:	4602      	mov	r2, r0
 8011ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ea8:	1ad3      	subs	r3, r2, r3
 8011eaa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011eac:	429a      	cmp	r2, r3
 8011eae:	d803      	bhi.n	8011eb8 <HAL_SPI_TransmitReceive+0x2c6>
 8011eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011eb6:	d102      	bne.n	8011ebe <HAL_SPI_TransmitReceive+0x2cc>
 8011eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	d103      	bne.n	8011ec6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8011ebe:	2303      	movs	r3, #3
 8011ec0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8011ec4:	e029      	b.n	8011f1a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011ec6:	68fb      	ldr	r3, [r7, #12]
 8011ec8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011eca:	b29b      	uxth	r3, r3
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	d1a2      	bne.n	8011e16 <HAL_SPI_TransmitReceive+0x224>
 8011ed0:	68fb      	ldr	r3, [r7, #12]
 8011ed2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011ed4:	b29b      	uxth	r3, r3
 8011ed6:	2b00      	cmp	r3, #0
 8011ed8:	d19d      	bne.n	8011e16 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8011eda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011edc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011ede:	68f8      	ldr	r0, [r7, #12]
 8011ee0:	f000 f8f8 	bl	80120d4 <SPI_EndRxTxTransaction>
 8011ee4:	4603      	mov	r3, r0
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	d006      	beq.n	8011ef8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8011eea:	2301      	movs	r3, #1
 8011eec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	2220      	movs	r2, #32
 8011ef4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8011ef6:	e010      	b.n	8011f1a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8011ef8:	68fb      	ldr	r3, [r7, #12]
 8011efa:	689b      	ldr	r3, [r3, #8]
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d10b      	bne.n	8011f18 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011f00:	2300      	movs	r3, #0
 8011f02:	617b      	str	r3, [r7, #20]
 8011f04:	68fb      	ldr	r3, [r7, #12]
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	68db      	ldr	r3, [r3, #12]
 8011f0a:	617b      	str	r3, [r7, #20]
 8011f0c:	68fb      	ldr	r3, [r7, #12]
 8011f0e:	681b      	ldr	r3, [r3, #0]
 8011f10:	689b      	ldr	r3, [r3, #8]
 8011f12:	617b      	str	r3, [r7, #20]
 8011f14:	697b      	ldr	r3, [r7, #20]
 8011f16:	e000      	b.n	8011f1a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8011f18:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8011f1a:	68fb      	ldr	r3, [r7, #12]
 8011f1c:	2201      	movs	r2, #1
 8011f1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8011f22:	68fb      	ldr	r3, [r7, #12]
 8011f24:	2200      	movs	r2, #0
 8011f26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8011f2a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8011f2e:	4618      	mov	r0, r3
 8011f30:	3730      	adds	r7, #48	; 0x30
 8011f32:	46bd      	mov	sp, r7
 8011f34:	bd80      	pop	{r7, pc}

08011f36 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8011f36:	b580      	push	{r7, lr}
 8011f38:	b084      	sub	sp, #16
 8011f3a:	af00      	add	r7, sp, #0
 8011f3c:	60f8      	str	r0, [r7, #12]
 8011f3e:	60b9      	str	r1, [r7, #8]
 8011f40:	603b      	str	r3, [r7, #0]
 8011f42:	4613      	mov	r3, r2
 8011f44:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8011f46:	e04c      	b.n	8011fe2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8011f48:	683b      	ldr	r3, [r7, #0]
 8011f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f4e:	d048      	beq.n	8011fe2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8011f50:	f7fc ff50 	bl	800edf4 <HAL_GetTick>
 8011f54:	4602      	mov	r2, r0
 8011f56:	69bb      	ldr	r3, [r7, #24]
 8011f58:	1ad3      	subs	r3, r2, r3
 8011f5a:	683a      	ldr	r2, [r7, #0]
 8011f5c:	429a      	cmp	r2, r3
 8011f5e:	d902      	bls.n	8011f66 <SPI_WaitFlagStateUntilTimeout+0x30>
 8011f60:	683b      	ldr	r3, [r7, #0]
 8011f62:	2b00      	cmp	r3, #0
 8011f64:	d13d      	bne.n	8011fe2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8011f66:	68fb      	ldr	r3, [r7, #12]
 8011f68:	681b      	ldr	r3, [r3, #0]
 8011f6a:	685a      	ldr	r2, [r3, #4]
 8011f6c:	68fb      	ldr	r3, [r7, #12]
 8011f6e:	681b      	ldr	r3, [r3, #0]
 8011f70:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8011f74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011f76:	68fb      	ldr	r3, [r7, #12]
 8011f78:	685b      	ldr	r3, [r3, #4]
 8011f7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011f7e:	d111      	bne.n	8011fa4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8011f80:	68fb      	ldr	r3, [r7, #12]
 8011f82:	689b      	ldr	r3, [r3, #8]
 8011f84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011f88:	d004      	beq.n	8011f94 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	689b      	ldr	r3, [r3, #8]
 8011f8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011f92:	d107      	bne.n	8011fa4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8011f94:	68fb      	ldr	r3, [r7, #12]
 8011f96:	681b      	ldr	r3, [r3, #0]
 8011f98:	681a      	ldr	r2, [r3, #0]
 8011f9a:	68fb      	ldr	r3, [r7, #12]
 8011f9c:	681b      	ldr	r3, [r3, #0]
 8011f9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011fa2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8011fa4:	68fb      	ldr	r3, [r7, #12]
 8011fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011fa8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8011fac:	d10f      	bne.n	8011fce <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8011fae:	68fb      	ldr	r3, [r7, #12]
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	681a      	ldr	r2, [r3, #0]
 8011fb4:	68fb      	ldr	r3, [r7, #12]
 8011fb6:	681b      	ldr	r3, [r3, #0]
 8011fb8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8011fbc:	601a      	str	r2, [r3, #0]
 8011fbe:	68fb      	ldr	r3, [r7, #12]
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	681a      	ldr	r2, [r3, #0]
 8011fc4:	68fb      	ldr	r3, [r7, #12]
 8011fc6:	681b      	ldr	r3, [r3, #0]
 8011fc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8011fcc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8011fce:	68fb      	ldr	r3, [r7, #12]
 8011fd0:	2201      	movs	r2, #1
 8011fd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	2200      	movs	r2, #0
 8011fda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8011fde:	2303      	movs	r3, #3
 8011fe0:	e00f      	b.n	8012002 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	689a      	ldr	r2, [r3, #8]
 8011fe8:	68bb      	ldr	r3, [r7, #8]
 8011fea:	4013      	ands	r3, r2
 8011fec:	68ba      	ldr	r2, [r7, #8]
 8011fee:	429a      	cmp	r2, r3
 8011ff0:	bf0c      	ite	eq
 8011ff2:	2301      	moveq	r3, #1
 8011ff4:	2300      	movne	r3, #0
 8011ff6:	b2db      	uxtb	r3, r3
 8011ff8:	461a      	mov	r2, r3
 8011ffa:	79fb      	ldrb	r3, [r7, #7]
 8011ffc:	429a      	cmp	r2, r3
 8011ffe:	d1a3      	bne.n	8011f48 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8012000:	2300      	movs	r3, #0
}
 8012002:	4618      	mov	r0, r3
 8012004:	3710      	adds	r7, #16
 8012006:	46bd      	mov	sp, r7
 8012008:	bd80      	pop	{r7, pc}

0801200a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 801200a:	b580      	push	{r7, lr}
 801200c:	b086      	sub	sp, #24
 801200e:	af02      	add	r7, sp, #8
 8012010:	60f8      	str	r0, [r7, #12]
 8012012:	60b9      	str	r1, [r7, #8]
 8012014:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012016:	68fb      	ldr	r3, [r7, #12]
 8012018:	685b      	ldr	r3, [r3, #4]
 801201a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801201e:	d111      	bne.n	8012044 <SPI_EndRxTransaction+0x3a>
 8012020:	68fb      	ldr	r3, [r7, #12]
 8012022:	689b      	ldr	r3, [r3, #8]
 8012024:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012028:	d004      	beq.n	8012034 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801202a:	68fb      	ldr	r3, [r7, #12]
 801202c:	689b      	ldr	r3, [r3, #8]
 801202e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012032:	d107      	bne.n	8012044 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8012034:	68fb      	ldr	r3, [r7, #12]
 8012036:	681b      	ldr	r3, [r3, #0]
 8012038:	681a      	ldr	r2, [r3, #0]
 801203a:	68fb      	ldr	r3, [r7, #12]
 801203c:	681b      	ldr	r3, [r3, #0]
 801203e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012042:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	685b      	ldr	r3, [r3, #4]
 8012048:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801204c:	d12a      	bne.n	80120a4 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	689b      	ldr	r3, [r3, #8]
 8012052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012056:	d012      	beq.n	801207e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	9300      	str	r3, [sp, #0]
 801205c:	68bb      	ldr	r3, [r7, #8]
 801205e:	2200      	movs	r2, #0
 8012060:	2180      	movs	r1, #128	; 0x80
 8012062:	68f8      	ldr	r0, [r7, #12]
 8012064:	f7ff ff67 	bl	8011f36 <SPI_WaitFlagStateUntilTimeout>
 8012068:	4603      	mov	r3, r0
 801206a:	2b00      	cmp	r3, #0
 801206c:	d02d      	beq.n	80120ca <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801206e:	68fb      	ldr	r3, [r7, #12]
 8012070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012072:	f043 0220 	orr.w	r2, r3, #32
 8012076:	68fb      	ldr	r3, [r7, #12]
 8012078:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 801207a:	2303      	movs	r3, #3
 801207c:	e026      	b.n	80120cc <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	9300      	str	r3, [sp, #0]
 8012082:	68bb      	ldr	r3, [r7, #8]
 8012084:	2200      	movs	r2, #0
 8012086:	2101      	movs	r1, #1
 8012088:	68f8      	ldr	r0, [r7, #12]
 801208a:	f7ff ff54 	bl	8011f36 <SPI_WaitFlagStateUntilTimeout>
 801208e:	4603      	mov	r3, r0
 8012090:	2b00      	cmp	r3, #0
 8012092:	d01a      	beq.n	80120ca <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012094:	68fb      	ldr	r3, [r7, #12]
 8012096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012098:	f043 0220 	orr.w	r2, r3, #32
 801209c:	68fb      	ldr	r3, [r7, #12]
 801209e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80120a0:	2303      	movs	r3, #3
 80120a2:	e013      	b.n	80120cc <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	9300      	str	r3, [sp, #0]
 80120a8:	68bb      	ldr	r3, [r7, #8]
 80120aa:	2200      	movs	r2, #0
 80120ac:	2101      	movs	r1, #1
 80120ae:	68f8      	ldr	r0, [r7, #12]
 80120b0:	f7ff ff41 	bl	8011f36 <SPI_WaitFlagStateUntilTimeout>
 80120b4:	4603      	mov	r3, r0
 80120b6:	2b00      	cmp	r3, #0
 80120b8:	d007      	beq.n	80120ca <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80120ba:	68fb      	ldr	r3, [r7, #12]
 80120bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80120be:	f043 0220 	orr.w	r2, r3, #32
 80120c2:	68fb      	ldr	r3, [r7, #12]
 80120c4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80120c6:	2303      	movs	r3, #3
 80120c8:	e000      	b.n	80120cc <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80120ca:	2300      	movs	r3, #0
}
 80120cc:	4618      	mov	r0, r3
 80120ce:	3710      	adds	r7, #16
 80120d0:	46bd      	mov	sp, r7
 80120d2:	bd80      	pop	{r7, pc}

080120d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80120d4:	b580      	push	{r7, lr}
 80120d6:	b088      	sub	sp, #32
 80120d8:	af02      	add	r7, sp, #8
 80120da:	60f8      	str	r0, [r7, #12]
 80120dc:	60b9      	str	r1, [r7, #8]
 80120de:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80120e0:	4b1b      	ldr	r3, [pc, #108]	; (8012150 <SPI_EndRxTxTransaction+0x7c>)
 80120e2:	681b      	ldr	r3, [r3, #0]
 80120e4:	4a1b      	ldr	r2, [pc, #108]	; (8012154 <SPI_EndRxTxTransaction+0x80>)
 80120e6:	fba2 2303 	umull	r2, r3, r2, r3
 80120ea:	0d5b      	lsrs	r3, r3, #21
 80120ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80120f0:	fb02 f303 	mul.w	r3, r2, r3
 80120f4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80120f6:	68fb      	ldr	r3, [r7, #12]
 80120f8:	685b      	ldr	r3, [r3, #4]
 80120fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80120fe:	d112      	bne.n	8012126 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	9300      	str	r3, [sp, #0]
 8012104:	68bb      	ldr	r3, [r7, #8]
 8012106:	2200      	movs	r2, #0
 8012108:	2180      	movs	r1, #128	; 0x80
 801210a:	68f8      	ldr	r0, [r7, #12]
 801210c:	f7ff ff13 	bl	8011f36 <SPI_WaitFlagStateUntilTimeout>
 8012110:	4603      	mov	r3, r0
 8012112:	2b00      	cmp	r3, #0
 8012114:	d016      	beq.n	8012144 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012116:	68fb      	ldr	r3, [r7, #12]
 8012118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801211a:	f043 0220 	orr.w	r2, r3, #32
 801211e:	68fb      	ldr	r3, [r7, #12]
 8012120:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8012122:	2303      	movs	r3, #3
 8012124:	e00f      	b.n	8012146 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8012126:	697b      	ldr	r3, [r7, #20]
 8012128:	2b00      	cmp	r3, #0
 801212a:	d00a      	beq.n	8012142 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 801212c:	697b      	ldr	r3, [r7, #20]
 801212e:	3b01      	subs	r3, #1
 8012130:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8012132:	68fb      	ldr	r3, [r7, #12]
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	689b      	ldr	r3, [r3, #8]
 8012138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801213c:	2b80      	cmp	r3, #128	; 0x80
 801213e:	d0f2      	beq.n	8012126 <SPI_EndRxTxTransaction+0x52>
 8012140:	e000      	b.n	8012144 <SPI_EndRxTxTransaction+0x70>
        break;
 8012142:	bf00      	nop
  }

  return HAL_OK;
 8012144:	2300      	movs	r3, #0
}
 8012146:	4618      	mov	r0, r3
 8012148:	3718      	adds	r7, #24
 801214a:	46bd      	mov	sp, r7
 801214c:	bd80      	pop	{r7, pc}
 801214e:	bf00      	nop
 8012150:	20000cf4 	.word	0x20000cf4
 8012154:	165e9f81 	.word	0x165e9f81

08012158 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8012158:	b580      	push	{r7, lr}
 801215a:	b082      	sub	sp, #8
 801215c:	af00      	add	r7, sp, #0
 801215e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	2b00      	cmp	r3, #0
 8012164:	d101      	bne.n	801216a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012166:	2301      	movs	r3, #1
 8012168:	e01d      	b.n	80121a6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012170:	b2db      	uxtb	r3, r3
 8012172:	2b00      	cmp	r3, #0
 8012174:	d106      	bne.n	8012184 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	2200      	movs	r2, #0
 801217a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801217e:	6878      	ldr	r0, [r7, #4]
 8012180:	f7fc fa42 	bl	800e608 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	2202      	movs	r2, #2
 8012188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	681a      	ldr	r2, [r3, #0]
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	3304      	adds	r3, #4
 8012194:	4619      	mov	r1, r3
 8012196:	4610      	mov	r0, r2
 8012198:	f000 fe50 	bl	8012e3c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	2201      	movs	r2, #1
 80121a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80121a4:	2300      	movs	r3, #0
}
 80121a6:	4618      	mov	r0, r3
 80121a8:	3708      	adds	r7, #8
 80121aa:	46bd      	mov	sp, r7
 80121ac:	bd80      	pop	{r7, pc}

080121ae <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80121ae:	b480      	push	{r7}
 80121b0:	b085      	sub	sp, #20
 80121b2:	af00      	add	r7, sp, #0
 80121b4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	681b      	ldr	r3, [r3, #0]
 80121ba:	68da      	ldr	r2, [r3, #12]
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	f042 0201 	orr.w	r2, r2, #1
 80121c4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	681b      	ldr	r3, [r3, #0]
 80121ca:	689b      	ldr	r3, [r3, #8]
 80121cc:	f003 0307 	and.w	r3, r3, #7
 80121d0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	2b06      	cmp	r3, #6
 80121d6:	d007      	beq.n	80121e8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	681b      	ldr	r3, [r3, #0]
 80121dc:	681a      	ldr	r2, [r3, #0]
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	681b      	ldr	r3, [r3, #0]
 80121e2:	f042 0201 	orr.w	r2, r2, #1
 80121e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80121e8:	2300      	movs	r3, #0
}
 80121ea:	4618      	mov	r0, r3
 80121ec:	3714      	adds	r7, #20
 80121ee:	46bd      	mov	sp, r7
 80121f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121f4:	4770      	bx	lr

080121f6 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80121f6:	b480      	push	{r7}
 80121f8:	b083      	sub	sp, #12
 80121fa:	af00      	add	r7, sp, #0
 80121fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	681b      	ldr	r3, [r3, #0]
 8012202:	68da      	ldr	r2, [r3, #12]
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	681b      	ldr	r3, [r3, #0]
 8012208:	f022 0201 	bic.w	r2, r2, #1
 801220c:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	681b      	ldr	r3, [r3, #0]
 8012212:	6a1a      	ldr	r2, [r3, #32]
 8012214:	f241 1311 	movw	r3, #4369	; 0x1111
 8012218:	4013      	ands	r3, r2
 801221a:	2b00      	cmp	r3, #0
 801221c:	d10f      	bne.n	801223e <HAL_TIM_Base_Stop_IT+0x48>
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	681b      	ldr	r3, [r3, #0]
 8012222:	6a1a      	ldr	r2, [r3, #32]
 8012224:	f240 4344 	movw	r3, #1092	; 0x444
 8012228:	4013      	ands	r3, r2
 801222a:	2b00      	cmp	r3, #0
 801222c:	d107      	bne.n	801223e <HAL_TIM_Base_Stop_IT+0x48>
 801222e:	687b      	ldr	r3, [r7, #4]
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	681a      	ldr	r2, [r3, #0]
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	681b      	ldr	r3, [r3, #0]
 8012238:	f022 0201 	bic.w	r2, r2, #1
 801223c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 801223e:	2300      	movs	r3, #0
}
 8012240:	4618      	mov	r0, r3
 8012242:	370c      	adds	r7, #12
 8012244:	46bd      	mov	sp, r7
 8012246:	f85d 7b04 	ldr.w	r7, [sp], #4
 801224a:	4770      	bx	lr

0801224c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 801224c:	b580      	push	{r7, lr}
 801224e:	b082      	sub	sp, #8
 8012250:	af00      	add	r7, sp, #0
 8012252:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	2b00      	cmp	r3, #0
 8012258:	d101      	bne.n	801225e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 801225a:	2301      	movs	r3, #1
 801225c:	e01d      	b.n	801229a <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012264:	b2db      	uxtb	r3, r3
 8012266:	2b00      	cmp	r3, #0
 8012268:	d106      	bne.n	8012278 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	2200      	movs	r2, #0
 801226e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8012272:	6878      	ldr	r0, [r7, #4]
 8012274:	f000 f815 	bl	80122a2 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	2202      	movs	r2, #2
 801227c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	681a      	ldr	r2, [r3, #0]
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	3304      	adds	r3, #4
 8012288:	4619      	mov	r1, r3
 801228a:	4610      	mov	r0, r2
 801228c:	f000 fdd6 	bl	8012e3c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	2201      	movs	r2, #1
 8012294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012298:	2300      	movs	r3, #0
}
 801229a:	4618      	mov	r0, r3
 801229c:	3708      	adds	r7, #8
 801229e:	46bd      	mov	sp, r7
 80122a0:	bd80      	pop	{r7, pc}

080122a2 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80122a2:	b480      	push	{r7}
 80122a4:	b083      	sub	sp, #12
 80122a6:	af00      	add	r7, sp, #0
 80122a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80122aa:	bf00      	nop
 80122ac:	370c      	adds	r7, #12
 80122ae:	46bd      	mov	sp, r7
 80122b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122b4:	4770      	bx	lr
	...

080122b8 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80122b8:	b580      	push	{r7, lr}
 80122ba:	b084      	sub	sp, #16
 80122bc:	af00      	add	r7, sp, #0
 80122be:	6078      	str	r0, [r7, #4]
 80122c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80122c2:	683b      	ldr	r3, [r7, #0]
 80122c4:	2b0c      	cmp	r3, #12
 80122c6:	d841      	bhi.n	801234c <HAL_TIM_OC_Start_IT+0x94>
 80122c8:	a201      	add	r2, pc, #4	; (adr r2, 80122d0 <HAL_TIM_OC_Start_IT+0x18>)
 80122ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80122ce:	bf00      	nop
 80122d0:	08012305 	.word	0x08012305
 80122d4:	0801234d 	.word	0x0801234d
 80122d8:	0801234d 	.word	0x0801234d
 80122dc:	0801234d 	.word	0x0801234d
 80122e0:	08012317 	.word	0x08012317
 80122e4:	0801234d 	.word	0x0801234d
 80122e8:	0801234d 	.word	0x0801234d
 80122ec:	0801234d 	.word	0x0801234d
 80122f0:	08012329 	.word	0x08012329
 80122f4:	0801234d 	.word	0x0801234d
 80122f8:	0801234d 	.word	0x0801234d
 80122fc:	0801234d 	.word	0x0801234d
 8012300:	0801233b 	.word	0x0801233b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	68da      	ldr	r2, [r3, #12]
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	681b      	ldr	r3, [r3, #0]
 801230e:	f042 0202 	orr.w	r2, r2, #2
 8012312:	60da      	str	r2, [r3, #12]
      break;
 8012314:	e01b      	b.n	801234e <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	681b      	ldr	r3, [r3, #0]
 801231a:	68da      	ldr	r2, [r3, #12]
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	681b      	ldr	r3, [r3, #0]
 8012320:	f042 0204 	orr.w	r2, r2, #4
 8012324:	60da      	str	r2, [r3, #12]
      break;
 8012326:	e012      	b.n	801234e <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	681b      	ldr	r3, [r3, #0]
 801232c:	68da      	ldr	r2, [r3, #12]
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	681b      	ldr	r3, [r3, #0]
 8012332:	f042 0208 	orr.w	r2, r2, #8
 8012336:	60da      	str	r2, [r3, #12]
      break;
 8012338:	e009      	b.n	801234e <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	68da      	ldr	r2, [r3, #12]
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	681b      	ldr	r3, [r3, #0]
 8012344:	f042 0210 	orr.w	r2, r2, #16
 8012348:	60da      	str	r2, [r3, #12]
      break;
 801234a:	e000      	b.n	801234e <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 801234c:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	2201      	movs	r2, #1
 8012354:	6839      	ldr	r1, [r7, #0]
 8012356:	4618      	mov	r0, r3
 8012358:	f001 f85a 	bl	8013410 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	681b      	ldr	r3, [r3, #0]
 8012360:	4a15      	ldr	r2, [pc, #84]	; (80123b8 <HAL_TIM_OC_Start_IT+0x100>)
 8012362:	4293      	cmp	r3, r2
 8012364:	d004      	beq.n	8012370 <HAL_TIM_OC_Start_IT+0xb8>
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	4a14      	ldr	r2, [pc, #80]	; (80123bc <HAL_TIM_OC_Start_IT+0x104>)
 801236c:	4293      	cmp	r3, r2
 801236e:	d101      	bne.n	8012374 <HAL_TIM_OC_Start_IT+0xbc>
 8012370:	2301      	movs	r3, #1
 8012372:	e000      	b.n	8012376 <HAL_TIM_OC_Start_IT+0xbe>
 8012374:	2300      	movs	r3, #0
 8012376:	2b00      	cmp	r3, #0
 8012378:	d007      	beq.n	801238a <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 801237a:	687b      	ldr	r3, [r7, #4]
 801237c:	681b      	ldr	r3, [r3, #0]
 801237e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	681b      	ldr	r3, [r3, #0]
 8012384:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8012388:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	681b      	ldr	r3, [r3, #0]
 801238e:	689b      	ldr	r3, [r3, #8]
 8012390:	f003 0307 	and.w	r3, r3, #7
 8012394:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012396:	68fb      	ldr	r3, [r7, #12]
 8012398:	2b06      	cmp	r3, #6
 801239a:	d007      	beq.n	80123ac <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 801239c:	687b      	ldr	r3, [r7, #4]
 801239e:	681b      	ldr	r3, [r3, #0]
 80123a0:	681a      	ldr	r2, [r3, #0]
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	681b      	ldr	r3, [r3, #0]
 80123a6:	f042 0201 	orr.w	r2, r2, #1
 80123aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80123ac:	2300      	movs	r3, #0
}
 80123ae:	4618      	mov	r0, r3
 80123b0:	3710      	adds	r7, #16
 80123b2:	46bd      	mov	sp, r7
 80123b4:	bd80      	pop	{r7, pc}
 80123b6:	bf00      	nop
 80123b8:	40010000 	.word	0x40010000
 80123bc:	40010400 	.word	0x40010400

080123c0 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80123c0:	b580      	push	{r7, lr}
 80123c2:	b082      	sub	sp, #8
 80123c4:	af00      	add	r7, sp, #0
 80123c6:	6078      	str	r0, [r7, #4]
 80123c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80123ca:	683b      	ldr	r3, [r7, #0]
 80123cc:	2b0c      	cmp	r3, #12
 80123ce:	d841      	bhi.n	8012454 <HAL_TIM_OC_Stop_IT+0x94>
 80123d0:	a201      	add	r2, pc, #4	; (adr r2, 80123d8 <HAL_TIM_OC_Stop_IT+0x18>)
 80123d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123d6:	bf00      	nop
 80123d8:	0801240d 	.word	0x0801240d
 80123dc:	08012455 	.word	0x08012455
 80123e0:	08012455 	.word	0x08012455
 80123e4:	08012455 	.word	0x08012455
 80123e8:	0801241f 	.word	0x0801241f
 80123ec:	08012455 	.word	0x08012455
 80123f0:	08012455 	.word	0x08012455
 80123f4:	08012455 	.word	0x08012455
 80123f8:	08012431 	.word	0x08012431
 80123fc:	08012455 	.word	0x08012455
 8012400:	08012455 	.word	0x08012455
 8012404:	08012455 	.word	0x08012455
 8012408:	08012443 	.word	0x08012443
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	68da      	ldr	r2, [r3, #12]
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	681b      	ldr	r3, [r3, #0]
 8012416:	f022 0202 	bic.w	r2, r2, #2
 801241a:	60da      	str	r2, [r3, #12]
      break;
 801241c:	e01b      	b.n	8012456 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	681b      	ldr	r3, [r3, #0]
 8012422:	68da      	ldr	r2, [r3, #12]
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	681b      	ldr	r3, [r3, #0]
 8012428:	f022 0204 	bic.w	r2, r2, #4
 801242c:	60da      	str	r2, [r3, #12]
      break;
 801242e:	e012      	b.n	8012456 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	681b      	ldr	r3, [r3, #0]
 8012434:	68da      	ldr	r2, [r3, #12]
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	681b      	ldr	r3, [r3, #0]
 801243a:	f022 0208 	bic.w	r2, r2, #8
 801243e:	60da      	str	r2, [r3, #12]
      break;
 8012440:	e009      	b.n	8012456 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	681b      	ldr	r3, [r3, #0]
 8012446:	68da      	ldr	r2, [r3, #12]
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	f022 0210 	bic.w	r2, r2, #16
 8012450:	60da      	str	r2, [r3, #12]
      break;
 8012452:	e000      	b.n	8012456 <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8012454:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	2200      	movs	r2, #0
 801245c:	6839      	ldr	r1, [r7, #0]
 801245e:	4618      	mov	r0, r3
 8012460:	f000 ffd6 	bl	8013410 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	681b      	ldr	r3, [r3, #0]
 8012468:	4a20      	ldr	r2, [pc, #128]	; (80124ec <HAL_TIM_OC_Stop_IT+0x12c>)
 801246a:	4293      	cmp	r3, r2
 801246c:	d004      	beq.n	8012478 <HAL_TIM_OC_Stop_IT+0xb8>
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	4a1f      	ldr	r2, [pc, #124]	; (80124f0 <HAL_TIM_OC_Stop_IT+0x130>)
 8012474:	4293      	cmp	r3, r2
 8012476:	d101      	bne.n	801247c <HAL_TIM_OC_Stop_IT+0xbc>
 8012478:	2301      	movs	r3, #1
 801247a:	e000      	b.n	801247e <HAL_TIM_OC_Stop_IT+0xbe>
 801247c:	2300      	movs	r3, #0
 801247e:	2b00      	cmp	r3, #0
 8012480:	d017      	beq.n	80124b2 <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	681b      	ldr	r3, [r3, #0]
 8012486:	6a1a      	ldr	r2, [r3, #32]
 8012488:	f241 1311 	movw	r3, #4369	; 0x1111
 801248c:	4013      	ands	r3, r2
 801248e:	2b00      	cmp	r3, #0
 8012490:	d10f      	bne.n	80124b2 <HAL_TIM_OC_Stop_IT+0xf2>
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	681b      	ldr	r3, [r3, #0]
 8012496:	6a1a      	ldr	r2, [r3, #32]
 8012498:	f240 4344 	movw	r3, #1092	; 0x444
 801249c:	4013      	ands	r3, r2
 801249e:	2b00      	cmp	r3, #0
 80124a0:	d107      	bne.n	80124b2 <HAL_TIM_OC_Stop_IT+0xf2>
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80124b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	6a1a      	ldr	r2, [r3, #32]
 80124b8:	f241 1311 	movw	r3, #4369	; 0x1111
 80124bc:	4013      	ands	r3, r2
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d10f      	bne.n	80124e2 <HAL_TIM_OC_Stop_IT+0x122>
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	681b      	ldr	r3, [r3, #0]
 80124c6:	6a1a      	ldr	r2, [r3, #32]
 80124c8:	f240 4344 	movw	r3, #1092	; 0x444
 80124cc:	4013      	ands	r3, r2
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d107      	bne.n	80124e2 <HAL_TIM_OC_Stop_IT+0x122>
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	681b      	ldr	r3, [r3, #0]
 80124d6:	681a      	ldr	r2, [r3, #0]
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	681b      	ldr	r3, [r3, #0]
 80124dc:	f022 0201 	bic.w	r2, r2, #1
 80124e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80124e2:	2300      	movs	r3, #0
}
 80124e4:	4618      	mov	r0, r3
 80124e6:	3708      	adds	r7, #8
 80124e8:	46bd      	mov	sp, r7
 80124ea:	bd80      	pop	{r7, pc}
 80124ec:	40010000 	.word	0x40010000
 80124f0:	40010400 	.word	0x40010400

080124f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80124f4:	b580      	push	{r7, lr}
 80124f6:	b082      	sub	sp, #8
 80124f8:	af00      	add	r7, sp, #0
 80124fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	2b00      	cmp	r3, #0
 8012500:	d101      	bne.n	8012506 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8012502:	2301      	movs	r3, #1
 8012504:	e01d      	b.n	8012542 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801250c:	b2db      	uxtb	r3, r3
 801250e:	2b00      	cmp	r3, #0
 8012510:	d106      	bne.n	8012520 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	2200      	movs	r2, #0
 8012516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801251a:	6878      	ldr	r0, [r7, #4]
 801251c:	f000 f815 	bl	801254a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	2202      	movs	r2, #2
 8012524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	681a      	ldr	r2, [r3, #0]
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	3304      	adds	r3, #4
 8012530:	4619      	mov	r1, r3
 8012532:	4610      	mov	r0, r2
 8012534:	f000 fc82 	bl	8012e3c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	2201      	movs	r2, #1
 801253c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012540:	2300      	movs	r3, #0
}
 8012542:	4618      	mov	r0, r3
 8012544:	3708      	adds	r7, #8
 8012546:	46bd      	mov	sp, r7
 8012548:	bd80      	pop	{r7, pc}

0801254a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 801254a:	b480      	push	{r7}
 801254c:	b083      	sub	sp, #12
 801254e:	af00      	add	r7, sp, #0
 8012550:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8012552:	bf00      	nop
 8012554:	370c      	adds	r7, #12
 8012556:	46bd      	mov	sp, r7
 8012558:	f85d 7b04 	ldr.w	r7, [sp], #4
 801255c:	4770      	bx	lr
	...

08012560 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012560:	b580      	push	{r7, lr}
 8012562:	b084      	sub	sp, #16
 8012564:	af00      	add	r7, sp, #0
 8012566:	6078      	str	r0, [r7, #4]
 8012568:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	2201      	movs	r2, #1
 8012570:	6839      	ldr	r1, [r7, #0]
 8012572:	4618      	mov	r0, r3
 8012574:	f000 ff4c 	bl	8013410 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	4a15      	ldr	r2, [pc, #84]	; (80125d4 <HAL_TIM_PWM_Start+0x74>)
 801257e:	4293      	cmp	r3, r2
 8012580:	d004      	beq.n	801258c <HAL_TIM_PWM_Start+0x2c>
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	4a14      	ldr	r2, [pc, #80]	; (80125d8 <HAL_TIM_PWM_Start+0x78>)
 8012588:	4293      	cmp	r3, r2
 801258a:	d101      	bne.n	8012590 <HAL_TIM_PWM_Start+0x30>
 801258c:	2301      	movs	r3, #1
 801258e:	e000      	b.n	8012592 <HAL_TIM_PWM_Start+0x32>
 8012590:	2300      	movs	r3, #0
 8012592:	2b00      	cmp	r3, #0
 8012594:	d007      	beq.n	80125a6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	681b      	ldr	r3, [r3, #0]
 801259a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	681b      	ldr	r3, [r3, #0]
 80125a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80125a4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	681b      	ldr	r3, [r3, #0]
 80125aa:	689b      	ldr	r3, [r3, #8]
 80125ac:	f003 0307 	and.w	r3, r3, #7
 80125b0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80125b2:	68fb      	ldr	r3, [r7, #12]
 80125b4:	2b06      	cmp	r3, #6
 80125b6:	d007      	beq.n	80125c8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	681a      	ldr	r2, [r3, #0]
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	681b      	ldr	r3, [r3, #0]
 80125c2:	f042 0201 	orr.w	r2, r2, #1
 80125c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80125c8:	2300      	movs	r3, #0
}
 80125ca:	4618      	mov	r0, r3
 80125cc:	3710      	adds	r7, #16
 80125ce:	46bd      	mov	sp, r7
 80125d0:	bd80      	pop	{r7, pc}
 80125d2:	bf00      	nop
 80125d4:	40010000 	.word	0x40010000
 80125d8:	40010400 	.word	0x40010400

080125dc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80125dc:	b580      	push	{r7, lr}
 80125de:	b082      	sub	sp, #8
 80125e0:	af00      	add	r7, sp, #0
 80125e2:	6078      	str	r0, [r7, #4]
 80125e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	681b      	ldr	r3, [r3, #0]
 80125ea:	2200      	movs	r2, #0
 80125ec:	6839      	ldr	r1, [r7, #0]
 80125ee:	4618      	mov	r0, r3
 80125f0:	f000 ff0e 	bl	8013410 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	681b      	ldr	r3, [r3, #0]
 80125f8:	4a22      	ldr	r2, [pc, #136]	; (8012684 <HAL_TIM_PWM_Stop+0xa8>)
 80125fa:	4293      	cmp	r3, r2
 80125fc:	d004      	beq.n	8012608 <HAL_TIM_PWM_Stop+0x2c>
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	681b      	ldr	r3, [r3, #0]
 8012602:	4a21      	ldr	r2, [pc, #132]	; (8012688 <HAL_TIM_PWM_Stop+0xac>)
 8012604:	4293      	cmp	r3, r2
 8012606:	d101      	bne.n	801260c <HAL_TIM_PWM_Stop+0x30>
 8012608:	2301      	movs	r3, #1
 801260a:	e000      	b.n	801260e <HAL_TIM_PWM_Stop+0x32>
 801260c:	2300      	movs	r3, #0
 801260e:	2b00      	cmp	r3, #0
 8012610:	d017      	beq.n	8012642 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	681b      	ldr	r3, [r3, #0]
 8012616:	6a1a      	ldr	r2, [r3, #32]
 8012618:	f241 1311 	movw	r3, #4369	; 0x1111
 801261c:	4013      	ands	r3, r2
 801261e:	2b00      	cmp	r3, #0
 8012620:	d10f      	bne.n	8012642 <HAL_TIM_PWM_Stop+0x66>
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	681b      	ldr	r3, [r3, #0]
 8012626:	6a1a      	ldr	r2, [r3, #32]
 8012628:	f240 4344 	movw	r3, #1092	; 0x444
 801262c:	4013      	ands	r3, r2
 801262e:	2b00      	cmp	r3, #0
 8012630:	d107      	bne.n	8012642 <HAL_TIM_PWM_Stop+0x66>
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	681b      	ldr	r3, [r3, #0]
 801263c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8012640:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	681b      	ldr	r3, [r3, #0]
 8012646:	6a1a      	ldr	r2, [r3, #32]
 8012648:	f241 1311 	movw	r3, #4369	; 0x1111
 801264c:	4013      	ands	r3, r2
 801264e:	2b00      	cmp	r3, #0
 8012650:	d10f      	bne.n	8012672 <HAL_TIM_PWM_Stop+0x96>
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	6a1a      	ldr	r2, [r3, #32]
 8012658:	f240 4344 	movw	r3, #1092	; 0x444
 801265c:	4013      	ands	r3, r2
 801265e:	2b00      	cmp	r3, #0
 8012660:	d107      	bne.n	8012672 <HAL_TIM_PWM_Stop+0x96>
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	681b      	ldr	r3, [r3, #0]
 8012666:	681a      	ldr	r2, [r3, #0]
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	f022 0201 	bic.w	r2, r2, #1
 8012670:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	2201      	movs	r2, #1
 8012676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 801267a:	2300      	movs	r3, #0
}
 801267c:	4618      	mov	r0, r3
 801267e:	3708      	adds	r7, #8
 8012680:	46bd      	mov	sp, r7
 8012682:	bd80      	pop	{r7, pc}
 8012684:	40010000 	.word	0x40010000
 8012688:	40010400 	.word	0x40010400

0801268c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 801268c:	b580      	push	{r7, lr}
 801268e:	b086      	sub	sp, #24
 8012690:	af00      	add	r7, sp, #0
 8012692:	6078      	str	r0, [r7, #4]
 8012694:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	2b00      	cmp	r3, #0
 801269a:	d101      	bne.n	80126a0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 801269c:	2301      	movs	r3, #1
 801269e:	e083      	b.n	80127a8 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80126a6:	b2db      	uxtb	r3, r3
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	d106      	bne.n	80126ba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	2200      	movs	r2, #0
 80126b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80126b4:	6878      	ldr	r0, [r7, #4]
 80126b6:	f7fc f837 	bl	800e728 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	2202      	movs	r2, #2
 80126be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	681b      	ldr	r3, [r3, #0]
 80126c6:	689b      	ldr	r3, [r3, #8]
 80126c8:	687a      	ldr	r2, [r7, #4]
 80126ca:	6812      	ldr	r2, [r2, #0]
 80126cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80126d0:	f023 0307 	bic.w	r3, r3, #7
 80126d4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	681a      	ldr	r2, [r3, #0]
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	3304      	adds	r3, #4
 80126de:	4619      	mov	r1, r3
 80126e0:	4610      	mov	r0, r2
 80126e2:	f000 fbab 	bl	8012e3c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	681b      	ldr	r3, [r3, #0]
 80126ea:	689b      	ldr	r3, [r3, #8]
 80126ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	681b      	ldr	r3, [r3, #0]
 80126f2:	699b      	ldr	r3, [r3, #24]
 80126f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	681b      	ldr	r3, [r3, #0]
 80126fa:	6a1b      	ldr	r3, [r3, #32]
 80126fc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80126fe:	683b      	ldr	r3, [r7, #0]
 8012700:	681b      	ldr	r3, [r3, #0]
 8012702:	697a      	ldr	r2, [r7, #20]
 8012704:	4313      	orrs	r3, r2
 8012706:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8012708:	693b      	ldr	r3, [r7, #16]
 801270a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801270e:	f023 0303 	bic.w	r3, r3, #3
 8012712:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8012714:	683b      	ldr	r3, [r7, #0]
 8012716:	689a      	ldr	r2, [r3, #8]
 8012718:	683b      	ldr	r3, [r7, #0]
 801271a:	699b      	ldr	r3, [r3, #24]
 801271c:	021b      	lsls	r3, r3, #8
 801271e:	4313      	orrs	r3, r2
 8012720:	693a      	ldr	r2, [r7, #16]
 8012722:	4313      	orrs	r3, r2
 8012724:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8012726:	693b      	ldr	r3, [r7, #16]
 8012728:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 801272c:	f023 030c 	bic.w	r3, r3, #12
 8012730:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8012732:	693b      	ldr	r3, [r7, #16]
 8012734:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8012738:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 801273c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 801273e:	683b      	ldr	r3, [r7, #0]
 8012740:	68da      	ldr	r2, [r3, #12]
 8012742:	683b      	ldr	r3, [r7, #0]
 8012744:	69db      	ldr	r3, [r3, #28]
 8012746:	021b      	lsls	r3, r3, #8
 8012748:	4313      	orrs	r3, r2
 801274a:	693a      	ldr	r2, [r7, #16]
 801274c:	4313      	orrs	r3, r2
 801274e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8012750:	683b      	ldr	r3, [r7, #0]
 8012752:	691b      	ldr	r3, [r3, #16]
 8012754:	011a      	lsls	r2, r3, #4
 8012756:	683b      	ldr	r3, [r7, #0]
 8012758:	6a1b      	ldr	r3, [r3, #32]
 801275a:	031b      	lsls	r3, r3, #12
 801275c:	4313      	orrs	r3, r2
 801275e:	693a      	ldr	r2, [r7, #16]
 8012760:	4313      	orrs	r3, r2
 8012762:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8012764:	68fb      	ldr	r3, [r7, #12]
 8012766:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 801276a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 801276c:	68fb      	ldr	r3, [r7, #12]
 801276e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8012772:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8012774:	683b      	ldr	r3, [r7, #0]
 8012776:	685a      	ldr	r2, [r3, #4]
 8012778:	683b      	ldr	r3, [r7, #0]
 801277a:	695b      	ldr	r3, [r3, #20]
 801277c:	011b      	lsls	r3, r3, #4
 801277e:	4313      	orrs	r3, r2
 8012780:	68fa      	ldr	r2, [r7, #12]
 8012782:	4313      	orrs	r3, r2
 8012784:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	681b      	ldr	r3, [r3, #0]
 801278a:	697a      	ldr	r2, [r7, #20]
 801278c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	693a      	ldr	r2, [r7, #16]
 8012794:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	681b      	ldr	r3, [r3, #0]
 801279a:	68fa      	ldr	r2, [r7, #12]
 801279c:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	2201      	movs	r2, #1
 80127a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80127a6:	2300      	movs	r3, #0
}
 80127a8:	4618      	mov	r0, r3
 80127aa:	3718      	adds	r7, #24
 80127ac:	46bd      	mov	sp, r7
 80127ae:	bd80      	pop	{r7, pc}

080127b0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80127b0:	b580      	push	{r7, lr}
 80127b2:	b082      	sub	sp, #8
 80127b4:	af00      	add	r7, sp, #0
 80127b6:	6078      	str	r0, [r7, #4]
 80127b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80127ba:	683b      	ldr	r3, [r7, #0]
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d002      	beq.n	80127c6 <HAL_TIM_Encoder_Start+0x16>
 80127c0:	2b04      	cmp	r3, #4
 80127c2:	d008      	beq.n	80127d6 <HAL_TIM_Encoder_Start+0x26>
 80127c4:	e00f      	b.n	80127e6 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	2201      	movs	r2, #1
 80127cc:	2100      	movs	r1, #0
 80127ce:	4618      	mov	r0, r3
 80127d0:	f000 fe1e 	bl	8013410 <TIM_CCxChannelCmd>
      break;
 80127d4:	e016      	b.n	8012804 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	681b      	ldr	r3, [r3, #0]
 80127da:	2201      	movs	r2, #1
 80127dc:	2104      	movs	r1, #4
 80127de:	4618      	mov	r0, r3
 80127e0:	f000 fe16 	bl	8013410 <TIM_CCxChannelCmd>
      break;
 80127e4:	e00e      	b.n	8012804 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	2201      	movs	r2, #1
 80127ec:	2100      	movs	r1, #0
 80127ee:	4618      	mov	r0, r3
 80127f0:	f000 fe0e 	bl	8013410 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	681b      	ldr	r3, [r3, #0]
 80127f8:	2201      	movs	r2, #1
 80127fa:	2104      	movs	r1, #4
 80127fc:	4618      	mov	r0, r3
 80127fe:	f000 fe07 	bl	8013410 <TIM_CCxChannelCmd>
      break;
 8012802:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8012804:	687b      	ldr	r3, [r7, #4]
 8012806:	681b      	ldr	r3, [r3, #0]
 8012808:	681a      	ldr	r2, [r3, #0]
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	681b      	ldr	r3, [r3, #0]
 801280e:	f042 0201 	orr.w	r2, r2, #1
 8012812:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8012814:	2300      	movs	r3, #0
}
 8012816:	4618      	mov	r0, r3
 8012818:	3708      	adds	r7, #8
 801281a:	46bd      	mov	sp, r7
 801281c:	bd80      	pop	{r7, pc}

0801281e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801281e:	b580      	push	{r7, lr}
 8012820:	b082      	sub	sp, #8
 8012822:	af00      	add	r7, sp, #0
 8012824:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	681b      	ldr	r3, [r3, #0]
 801282a:	691b      	ldr	r3, [r3, #16]
 801282c:	f003 0302 	and.w	r3, r3, #2
 8012830:	2b02      	cmp	r3, #2
 8012832:	d122      	bne.n	801287a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	68db      	ldr	r3, [r3, #12]
 801283a:	f003 0302 	and.w	r3, r3, #2
 801283e:	2b02      	cmp	r3, #2
 8012840:	d11b      	bne.n	801287a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	681b      	ldr	r3, [r3, #0]
 8012846:	f06f 0202 	mvn.w	r2, #2
 801284a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	2201      	movs	r2, #1
 8012850:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	681b      	ldr	r3, [r3, #0]
 8012856:	699b      	ldr	r3, [r3, #24]
 8012858:	f003 0303 	and.w	r3, r3, #3
 801285c:	2b00      	cmp	r3, #0
 801285e:	d003      	beq.n	8012868 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8012860:	6878      	ldr	r0, [r7, #4]
 8012862:	f000 facc 	bl	8012dfe <HAL_TIM_IC_CaptureCallback>
 8012866:	e005      	b.n	8012874 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8012868:	6878      	ldr	r0, [r7, #4]
 801286a:	f000 fabe 	bl	8012dea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801286e:	6878      	ldr	r0, [r7, #4]
 8012870:	f000 facf 	bl	8012e12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	2200      	movs	r2, #0
 8012878:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	681b      	ldr	r3, [r3, #0]
 801287e:	691b      	ldr	r3, [r3, #16]
 8012880:	f003 0304 	and.w	r3, r3, #4
 8012884:	2b04      	cmp	r3, #4
 8012886:	d122      	bne.n	80128ce <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	681b      	ldr	r3, [r3, #0]
 801288c:	68db      	ldr	r3, [r3, #12]
 801288e:	f003 0304 	and.w	r3, r3, #4
 8012892:	2b04      	cmp	r3, #4
 8012894:	d11b      	bne.n	80128ce <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	681b      	ldr	r3, [r3, #0]
 801289a:	f06f 0204 	mvn.w	r2, #4
 801289e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	2202      	movs	r2, #2
 80128a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	699b      	ldr	r3, [r3, #24]
 80128ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	d003      	beq.n	80128bc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80128b4:	6878      	ldr	r0, [r7, #4]
 80128b6:	f000 faa2 	bl	8012dfe <HAL_TIM_IC_CaptureCallback>
 80128ba:	e005      	b.n	80128c8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80128bc:	6878      	ldr	r0, [r7, #4]
 80128be:	f000 fa94 	bl	8012dea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80128c2:	6878      	ldr	r0, [r7, #4]
 80128c4:	f000 faa5 	bl	8012e12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	2200      	movs	r2, #0
 80128cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	691b      	ldr	r3, [r3, #16]
 80128d4:	f003 0308 	and.w	r3, r3, #8
 80128d8:	2b08      	cmp	r3, #8
 80128da:	d122      	bne.n	8012922 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	681b      	ldr	r3, [r3, #0]
 80128e0:	68db      	ldr	r3, [r3, #12]
 80128e2:	f003 0308 	and.w	r3, r3, #8
 80128e6:	2b08      	cmp	r3, #8
 80128e8:	d11b      	bne.n	8012922 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	681b      	ldr	r3, [r3, #0]
 80128ee:	f06f 0208 	mvn.w	r2, #8
 80128f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	2204      	movs	r2, #4
 80128f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	681b      	ldr	r3, [r3, #0]
 80128fe:	69db      	ldr	r3, [r3, #28]
 8012900:	f003 0303 	and.w	r3, r3, #3
 8012904:	2b00      	cmp	r3, #0
 8012906:	d003      	beq.n	8012910 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012908:	6878      	ldr	r0, [r7, #4]
 801290a:	f000 fa78 	bl	8012dfe <HAL_TIM_IC_CaptureCallback>
 801290e:	e005      	b.n	801291c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012910:	6878      	ldr	r0, [r7, #4]
 8012912:	f000 fa6a 	bl	8012dea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012916:	6878      	ldr	r0, [r7, #4]
 8012918:	f000 fa7b 	bl	8012e12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	2200      	movs	r2, #0
 8012920:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	681b      	ldr	r3, [r3, #0]
 8012926:	691b      	ldr	r3, [r3, #16]
 8012928:	f003 0310 	and.w	r3, r3, #16
 801292c:	2b10      	cmp	r3, #16
 801292e:	d122      	bne.n	8012976 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	681b      	ldr	r3, [r3, #0]
 8012934:	68db      	ldr	r3, [r3, #12]
 8012936:	f003 0310 	and.w	r3, r3, #16
 801293a:	2b10      	cmp	r3, #16
 801293c:	d11b      	bne.n	8012976 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	681b      	ldr	r3, [r3, #0]
 8012942:	f06f 0210 	mvn.w	r2, #16
 8012946:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	2208      	movs	r2, #8
 801294c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	681b      	ldr	r3, [r3, #0]
 8012952:	69db      	ldr	r3, [r3, #28]
 8012954:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8012958:	2b00      	cmp	r3, #0
 801295a:	d003      	beq.n	8012964 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801295c:	6878      	ldr	r0, [r7, #4]
 801295e:	f000 fa4e 	bl	8012dfe <HAL_TIM_IC_CaptureCallback>
 8012962:	e005      	b.n	8012970 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012964:	6878      	ldr	r0, [r7, #4]
 8012966:	f000 fa40 	bl	8012dea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801296a:	6878      	ldr	r0, [r7, #4]
 801296c:	f000 fa51 	bl	8012e12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	2200      	movs	r2, #0
 8012974:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8012976:	687b      	ldr	r3, [r7, #4]
 8012978:	681b      	ldr	r3, [r3, #0]
 801297a:	691b      	ldr	r3, [r3, #16]
 801297c:	f003 0301 	and.w	r3, r3, #1
 8012980:	2b01      	cmp	r3, #1
 8012982:	d10e      	bne.n	80129a2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	681b      	ldr	r3, [r3, #0]
 8012988:	68db      	ldr	r3, [r3, #12]
 801298a:	f003 0301 	and.w	r3, r3, #1
 801298e:	2b01      	cmp	r3, #1
 8012990:	d107      	bne.n	80129a2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	681b      	ldr	r3, [r3, #0]
 8012996:	f06f 0201 	mvn.w	r2, #1
 801299a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801299c:	6878      	ldr	r0, [r7, #4]
 801299e:	f7fa f8f7 	bl	800cb90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	681b      	ldr	r3, [r3, #0]
 80129a6:	691b      	ldr	r3, [r3, #16]
 80129a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80129ac:	2b80      	cmp	r3, #128	; 0x80
 80129ae:	d10e      	bne.n	80129ce <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	681b      	ldr	r3, [r3, #0]
 80129b4:	68db      	ldr	r3, [r3, #12]
 80129b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80129ba:	2b80      	cmp	r3, #128	; 0x80
 80129bc:	d107      	bne.n	80129ce <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	681b      	ldr	r3, [r3, #0]
 80129c2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80129c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80129c8:	6878      	ldr	r0, [r7, #4]
 80129ca:	f000 fee9 	bl	80137a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	681b      	ldr	r3, [r3, #0]
 80129d2:	691b      	ldr	r3, [r3, #16]
 80129d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80129d8:	2b40      	cmp	r3, #64	; 0x40
 80129da:	d10e      	bne.n	80129fa <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	681b      	ldr	r3, [r3, #0]
 80129e0:	68db      	ldr	r3, [r3, #12]
 80129e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80129e6:	2b40      	cmp	r3, #64	; 0x40
 80129e8:	d107      	bne.n	80129fa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	681b      	ldr	r3, [r3, #0]
 80129ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80129f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80129f4:	6878      	ldr	r0, [r7, #4]
 80129f6:	f000 fa16 	bl	8012e26 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	681b      	ldr	r3, [r3, #0]
 80129fe:	691b      	ldr	r3, [r3, #16]
 8012a00:	f003 0320 	and.w	r3, r3, #32
 8012a04:	2b20      	cmp	r3, #32
 8012a06:	d10e      	bne.n	8012a26 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	68db      	ldr	r3, [r3, #12]
 8012a0e:	f003 0320 	and.w	r3, r3, #32
 8012a12:	2b20      	cmp	r3, #32
 8012a14:	d107      	bne.n	8012a26 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	681b      	ldr	r3, [r3, #0]
 8012a1a:	f06f 0220 	mvn.w	r2, #32
 8012a1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8012a20:	6878      	ldr	r0, [r7, #4]
 8012a22:	f000 feb3 	bl	801378c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8012a26:	bf00      	nop
 8012a28:	3708      	adds	r7, #8
 8012a2a:	46bd      	mov	sp, r7
 8012a2c:	bd80      	pop	{r7, pc}
	...

08012a30 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8012a30:	b580      	push	{r7, lr}
 8012a32:	b084      	sub	sp, #16
 8012a34:	af00      	add	r7, sp, #0
 8012a36:	60f8      	str	r0, [r7, #12]
 8012a38:	60b9      	str	r1, [r7, #8]
 8012a3a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012a42:	2b01      	cmp	r3, #1
 8012a44:	d101      	bne.n	8012a4a <HAL_TIM_OC_ConfigChannel+0x1a>
 8012a46:	2302      	movs	r3, #2
 8012a48:	e04e      	b.n	8012ae8 <HAL_TIM_OC_ConfigChannel+0xb8>
 8012a4a:	68fb      	ldr	r3, [r7, #12]
 8012a4c:	2201      	movs	r2, #1
 8012a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012a52:	68fb      	ldr	r3, [r7, #12]
 8012a54:	2202      	movs	r2, #2
 8012a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	2b0c      	cmp	r3, #12
 8012a5e:	d839      	bhi.n	8012ad4 <HAL_TIM_OC_ConfigChannel+0xa4>
 8012a60:	a201      	add	r2, pc, #4	; (adr r2, 8012a68 <HAL_TIM_OC_ConfigChannel+0x38>)
 8012a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a66:	bf00      	nop
 8012a68:	08012a9d 	.word	0x08012a9d
 8012a6c:	08012ad5 	.word	0x08012ad5
 8012a70:	08012ad5 	.word	0x08012ad5
 8012a74:	08012ad5 	.word	0x08012ad5
 8012a78:	08012aab 	.word	0x08012aab
 8012a7c:	08012ad5 	.word	0x08012ad5
 8012a80:	08012ad5 	.word	0x08012ad5
 8012a84:	08012ad5 	.word	0x08012ad5
 8012a88:	08012ab9 	.word	0x08012ab9
 8012a8c:	08012ad5 	.word	0x08012ad5
 8012a90:	08012ad5 	.word	0x08012ad5
 8012a94:	08012ad5 	.word	0x08012ad5
 8012a98:	08012ac7 	.word	0x08012ac7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8012a9c:	68fb      	ldr	r3, [r7, #12]
 8012a9e:	681b      	ldr	r3, [r3, #0]
 8012aa0:	68b9      	ldr	r1, [r7, #8]
 8012aa2:	4618      	mov	r0, r3
 8012aa4:	f000 fa6a 	bl	8012f7c <TIM_OC1_SetConfig>
      break;
 8012aa8:	e015      	b.n	8012ad6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8012aaa:	68fb      	ldr	r3, [r7, #12]
 8012aac:	681b      	ldr	r3, [r3, #0]
 8012aae:	68b9      	ldr	r1, [r7, #8]
 8012ab0:	4618      	mov	r0, r3
 8012ab2:	f000 fad3 	bl	801305c <TIM_OC2_SetConfig>
      break;
 8012ab6:	e00e      	b.n	8012ad6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8012ab8:	68fb      	ldr	r3, [r7, #12]
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	68b9      	ldr	r1, [r7, #8]
 8012abe:	4618      	mov	r0, r3
 8012ac0:	f000 fb42 	bl	8013148 <TIM_OC3_SetConfig>
      break;
 8012ac4:	e007      	b.n	8012ad6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8012ac6:	68fb      	ldr	r3, [r7, #12]
 8012ac8:	681b      	ldr	r3, [r3, #0]
 8012aca:	68b9      	ldr	r1, [r7, #8]
 8012acc:	4618      	mov	r0, r3
 8012ace:	f000 fbaf 	bl	8013230 <TIM_OC4_SetConfig>
      break;
 8012ad2:	e000      	b.n	8012ad6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8012ad4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8012ad6:	68fb      	ldr	r3, [r7, #12]
 8012ad8:	2201      	movs	r2, #1
 8012ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8012ade:	68fb      	ldr	r3, [r7, #12]
 8012ae0:	2200      	movs	r2, #0
 8012ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8012ae6:	2300      	movs	r3, #0
}
 8012ae8:	4618      	mov	r0, r3
 8012aea:	3710      	adds	r7, #16
 8012aec:	46bd      	mov	sp, r7
 8012aee:	bd80      	pop	{r7, pc}

08012af0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8012af0:	b580      	push	{r7, lr}
 8012af2:	b084      	sub	sp, #16
 8012af4:	af00      	add	r7, sp, #0
 8012af6:	60f8      	str	r0, [r7, #12]
 8012af8:	60b9      	str	r1, [r7, #8]
 8012afa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8012afc:	68fb      	ldr	r3, [r7, #12]
 8012afe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012b02:	2b01      	cmp	r3, #1
 8012b04:	d101      	bne.n	8012b0a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8012b06:	2302      	movs	r3, #2
 8012b08:	e0b4      	b.n	8012c74 <HAL_TIM_PWM_ConfigChannel+0x184>
 8012b0a:	68fb      	ldr	r3, [r7, #12]
 8012b0c:	2201      	movs	r2, #1
 8012b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012b12:	68fb      	ldr	r3, [r7, #12]
 8012b14:	2202      	movs	r2, #2
 8012b16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	2b0c      	cmp	r3, #12
 8012b1e:	f200 809f 	bhi.w	8012c60 <HAL_TIM_PWM_ConfigChannel+0x170>
 8012b22:	a201      	add	r2, pc, #4	; (adr r2, 8012b28 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8012b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b28:	08012b5d 	.word	0x08012b5d
 8012b2c:	08012c61 	.word	0x08012c61
 8012b30:	08012c61 	.word	0x08012c61
 8012b34:	08012c61 	.word	0x08012c61
 8012b38:	08012b9d 	.word	0x08012b9d
 8012b3c:	08012c61 	.word	0x08012c61
 8012b40:	08012c61 	.word	0x08012c61
 8012b44:	08012c61 	.word	0x08012c61
 8012b48:	08012bdf 	.word	0x08012bdf
 8012b4c:	08012c61 	.word	0x08012c61
 8012b50:	08012c61 	.word	0x08012c61
 8012b54:	08012c61 	.word	0x08012c61
 8012b58:	08012c1f 	.word	0x08012c1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8012b5c:	68fb      	ldr	r3, [r7, #12]
 8012b5e:	681b      	ldr	r3, [r3, #0]
 8012b60:	68b9      	ldr	r1, [r7, #8]
 8012b62:	4618      	mov	r0, r3
 8012b64:	f000 fa0a 	bl	8012f7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8012b68:	68fb      	ldr	r3, [r7, #12]
 8012b6a:	681b      	ldr	r3, [r3, #0]
 8012b6c:	699a      	ldr	r2, [r3, #24]
 8012b6e:	68fb      	ldr	r3, [r7, #12]
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	f042 0208 	orr.w	r2, r2, #8
 8012b76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8012b78:	68fb      	ldr	r3, [r7, #12]
 8012b7a:	681b      	ldr	r3, [r3, #0]
 8012b7c:	699a      	ldr	r2, [r3, #24]
 8012b7e:	68fb      	ldr	r3, [r7, #12]
 8012b80:	681b      	ldr	r3, [r3, #0]
 8012b82:	f022 0204 	bic.w	r2, r2, #4
 8012b86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8012b88:	68fb      	ldr	r3, [r7, #12]
 8012b8a:	681b      	ldr	r3, [r3, #0]
 8012b8c:	6999      	ldr	r1, [r3, #24]
 8012b8e:	68bb      	ldr	r3, [r7, #8]
 8012b90:	691a      	ldr	r2, [r3, #16]
 8012b92:	68fb      	ldr	r3, [r7, #12]
 8012b94:	681b      	ldr	r3, [r3, #0]
 8012b96:	430a      	orrs	r2, r1
 8012b98:	619a      	str	r2, [r3, #24]
      break;
 8012b9a:	e062      	b.n	8012c62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8012b9c:	68fb      	ldr	r3, [r7, #12]
 8012b9e:	681b      	ldr	r3, [r3, #0]
 8012ba0:	68b9      	ldr	r1, [r7, #8]
 8012ba2:	4618      	mov	r0, r3
 8012ba4:	f000 fa5a 	bl	801305c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8012ba8:	68fb      	ldr	r3, [r7, #12]
 8012baa:	681b      	ldr	r3, [r3, #0]
 8012bac:	699a      	ldr	r2, [r3, #24]
 8012bae:	68fb      	ldr	r3, [r7, #12]
 8012bb0:	681b      	ldr	r3, [r3, #0]
 8012bb2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8012bb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8012bb8:	68fb      	ldr	r3, [r7, #12]
 8012bba:	681b      	ldr	r3, [r3, #0]
 8012bbc:	699a      	ldr	r2, [r3, #24]
 8012bbe:	68fb      	ldr	r3, [r7, #12]
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8012bc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8012bc8:	68fb      	ldr	r3, [r7, #12]
 8012bca:	681b      	ldr	r3, [r3, #0]
 8012bcc:	6999      	ldr	r1, [r3, #24]
 8012bce:	68bb      	ldr	r3, [r7, #8]
 8012bd0:	691b      	ldr	r3, [r3, #16]
 8012bd2:	021a      	lsls	r2, r3, #8
 8012bd4:	68fb      	ldr	r3, [r7, #12]
 8012bd6:	681b      	ldr	r3, [r3, #0]
 8012bd8:	430a      	orrs	r2, r1
 8012bda:	619a      	str	r2, [r3, #24]
      break;
 8012bdc:	e041      	b.n	8012c62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8012bde:	68fb      	ldr	r3, [r7, #12]
 8012be0:	681b      	ldr	r3, [r3, #0]
 8012be2:	68b9      	ldr	r1, [r7, #8]
 8012be4:	4618      	mov	r0, r3
 8012be6:	f000 faaf 	bl	8013148 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8012bea:	68fb      	ldr	r3, [r7, #12]
 8012bec:	681b      	ldr	r3, [r3, #0]
 8012bee:	69da      	ldr	r2, [r3, #28]
 8012bf0:	68fb      	ldr	r3, [r7, #12]
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	f042 0208 	orr.w	r2, r2, #8
 8012bf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8012bfa:	68fb      	ldr	r3, [r7, #12]
 8012bfc:	681b      	ldr	r3, [r3, #0]
 8012bfe:	69da      	ldr	r2, [r3, #28]
 8012c00:	68fb      	ldr	r3, [r7, #12]
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	f022 0204 	bic.w	r2, r2, #4
 8012c08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8012c0a:	68fb      	ldr	r3, [r7, #12]
 8012c0c:	681b      	ldr	r3, [r3, #0]
 8012c0e:	69d9      	ldr	r1, [r3, #28]
 8012c10:	68bb      	ldr	r3, [r7, #8]
 8012c12:	691a      	ldr	r2, [r3, #16]
 8012c14:	68fb      	ldr	r3, [r7, #12]
 8012c16:	681b      	ldr	r3, [r3, #0]
 8012c18:	430a      	orrs	r2, r1
 8012c1a:	61da      	str	r2, [r3, #28]
      break;
 8012c1c:	e021      	b.n	8012c62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8012c1e:	68fb      	ldr	r3, [r7, #12]
 8012c20:	681b      	ldr	r3, [r3, #0]
 8012c22:	68b9      	ldr	r1, [r7, #8]
 8012c24:	4618      	mov	r0, r3
 8012c26:	f000 fb03 	bl	8013230 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8012c2a:	68fb      	ldr	r3, [r7, #12]
 8012c2c:	681b      	ldr	r3, [r3, #0]
 8012c2e:	69da      	ldr	r2, [r3, #28]
 8012c30:	68fb      	ldr	r3, [r7, #12]
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8012c38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8012c3a:	68fb      	ldr	r3, [r7, #12]
 8012c3c:	681b      	ldr	r3, [r3, #0]
 8012c3e:	69da      	ldr	r2, [r3, #28]
 8012c40:	68fb      	ldr	r3, [r7, #12]
 8012c42:	681b      	ldr	r3, [r3, #0]
 8012c44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8012c48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8012c4a:	68fb      	ldr	r3, [r7, #12]
 8012c4c:	681b      	ldr	r3, [r3, #0]
 8012c4e:	69d9      	ldr	r1, [r3, #28]
 8012c50:	68bb      	ldr	r3, [r7, #8]
 8012c52:	691b      	ldr	r3, [r3, #16]
 8012c54:	021a      	lsls	r2, r3, #8
 8012c56:	68fb      	ldr	r3, [r7, #12]
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	430a      	orrs	r2, r1
 8012c5c:	61da      	str	r2, [r3, #28]
      break;
 8012c5e:	e000      	b.n	8012c62 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8012c60:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8012c62:	68fb      	ldr	r3, [r7, #12]
 8012c64:	2201      	movs	r2, #1
 8012c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8012c6a:	68fb      	ldr	r3, [r7, #12]
 8012c6c:	2200      	movs	r2, #0
 8012c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8012c72:	2300      	movs	r3, #0
}
 8012c74:	4618      	mov	r0, r3
 8012c76:	3710      	adds	r7, #16
 8012c78:	46bd      	mov	sp, r7
 8012c7a:	bd80      	pop	{r7, pc}

08012c7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8012c7c:	b580      	push	{r7, lr}
 8012c7e:	b084      	sub	sp, #16
 8012c80:	af00      	add	r7, sp, #0
 8012c82:	6078      	str	r0, [r7, #4]
 8012c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8012c86:	687b      	ldr	r3, [r7, #4]
 8012c88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012c8c:	2b01      	cmp	r3, #1
 8012c8e:	d101      	bne.n	8012c94 <HAL_TIM_ConfigClockSource+0x18>
 8012c90:	2302      	movs	r3, #2
 8012c92:	e0a6      	b.n	8012de2 <HAL_TIM_ConfigClockSource+0x166>
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	2201      	movs	r2, #1
 8012c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	2202      	movs	r2, #2
 8012ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	681b      	ldr	r3, [r3, #0]
 8012ca8:	689b      	ldr	r3, [r3, #8]
 8012caa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8012cac:	68fb      	ldr	r3, [r7, #12]
 8012cae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8012cb2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012cb4:	68fb      	ldr	r3, [r7, #12]
 8012cb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8012cba:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	681b      	ldr	r3, [r3, #0]
 8012cc0:	68fa      	ldr	r2, [r7, #12]
 8012cc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8012cc4:	683b      	ldr	r3, [r7, #0]
 8012cc6:	681b      	ldr	r3, [r3, #0]
 8012cc8:	2b40      	cmp	r3, #64	; 0x40
 8012cca:	d067      	beq.n	8012d9c <HAL_TIM_ConfigClockSource+0x120>
 8012ccc:	2b40      	cmp	r3, #64	; 0x40
 8012cce:	d80b      	bhi.n	8012ce8 <HAL_TIM_ConfigClockSource+0x6c>
 8012cd0:	2b10      	cmp	r3, #16
 8012cd2:	d073      	beq.n	8012dbc <HAL_TIM_ConfigClockSource+0x140>
 8012cd4:	2b10      	cmp	r3, #16
 8012cd6:	d802      	bhi.n	8012cde <HAL_TIM_ConfigClockSource+0x62>
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d06f      	beq.n	8012dbc <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8012cdc:	e078      	b.n	8012dd0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8012cde:	2b20      	cmp	r3, #32
 8012ce0:	d06c      	beq.n	8012dbc <HAL_TIM_ConfigClockSource+0x140>
 8012ce2:	2b30      	cmp	r3, #48	; 0x30
 8012ce4:	d06a      	beq.n	8012dbc <HAL_TIM_ConfigClockSource+0x140>
      break;
 8012ce6:	e073      	b.n	8012dd0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8012ce8:	2b70      	cmp	r3, #112	; 0x70
 8012cea:	d00d      	beq.n	8012d08 <HAL_TIM_ConfigClockSource+0x8c>
 8012cec:	2b70      	cmp	r3, #112	; 0x70
 8012cee:	d804      	bhi.n	8012cfa <HAL_TIM_ConfigClockSource+0x7e>
 8012cf0:	2b50      	cmp	r3, #80	; 0x50
 8012cf2:	d033      	beq.n	8012d5c <HAL_TIM_ConfigClockSource+0xe0>
 8012cf4:	2b60      	cmp	r3, #96	; 0x60
 8012cf6:	d041      	beq.n	8012d7c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8012cf8:	e06a      	b.n	8012dd0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8012cfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012cfe:	d066      	beq.n	8012dce <HAL_TIM_ConfigClockSource+0x152>
 8012d00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012d04:	d017      	beq.n	8012d36 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8012d06:	e063      	b.n	8012dd0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8012d08:	687b      	ldr	r3, [r7, #4]
 8012d0a:	6818      	ldr	r0, [r3, #0]
 8012d0c:	683b      	ldr	r3, [r7, #0]
 8012d0e:	6899      	ldr	r1, [r3, #8]
 8012d10:	683b      	ldr	r3, [r7, #0]
 8012d12:	685a      	ldr	r2, [r3, #4]
 8012d14:	683b      	ldr	r3, [r7, #0]
 8012d16:	68db      	ldr	r3, [r3, #12]
 8012d18:	f000 fb5a 	bl	80133d0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	681b      	ldr	r3, [r3, #0]
 8012d20:	689b      	ldr	r3, [r3, #8]
 8012d22:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8012d2a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	681b      	ldr	r3, [r3, #0]
 8012d30:	68fa      	ldr	r2, [r7, #12]
 8012d32:	609a      	str	r2, [r3, #8]
      break;
 8012d34:	e04c      	b.n	8012dd0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8012d36:	687b      	ldr	r3, [r7, #4]
 8012d38:	6818      	ldr	r0, [r3, #0]
 8012d3a:	683b      	ldr	r3, [r7, #0]
 8012d3c:	6899      	ldr	r1, [r3, #8]
 8012d3e:	683b      	ldr	r3, [r7, #0]
 8012d40:	685a      	ldr	r2, [r3, #4]
 8012d42:	683b      	ldr	r3, [r7, #0]
 8012d44:	68db      	ldr	r3, [r3, #12]
 8012d46:	f000 fb43 	bl	80133d0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	681b      	ldr	r3, [r3, #0]
 8012d4e:	689a      	ldr	r2, [r3, #8]
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	681b      	ldr	r3, [r3, #0]
 8012d54:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8012d58:	609a      	str	r2, [r3, #8]
      break;
 8012d5a:	e039      	b.n	8012dd0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	6818      	ldr	r0, [r3, #0]
 8012d60:	683b      	ldr	r3, [r7, #0]
 8012d62:	6859      	ldr	r1, [r3, #4]
 8012d64:	683b      	ldr	r3, [r7, #0]
 8012d66:	68db      	ldr	r3, [r3, #12]
 8012d68:	461a      	mov	r2, r3
 8012d6a:	f000 fab7 	bl	80132dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	681b      	ldr	r3, [r3, #0]
 8012d72:	2150      	movs	r1, #80	; 0x50
 8012d74:	4618      	mov	r0, r3
 8012d76:	f000 fb10 	bl	801339a <TIM_ITRx_SetConfig>
      break;
 8012d7a:	e029      	b.n	8012dd0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	6818      	ldr	r0, [r3, #0]
 8012d80:	683b      	ldr	r3, [r7, #0]
 8012d82:	6859      	ldr	r1, [r3, #4]
 8012d84:	683b      	ldr	r3, [r7, #0]
 8012d86:	68db      	ldr	r3, [r3, #12]
 8012d88:	461a      	mov	r2, r3
 8012d8a:	f000 fad6 	bl	801333a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	681b      	ldr	r3, [r3, #0]
 8012d92:	2160      	movs	r1, #96	; 0x60
 8012d94:	4618      	mov	r0, r3
 8012d96:	f000 fb00 	bl	801339a <TIM_ITRx_SetConfig>
      break;
 8012d9a:	e019      	b.n	8012dd0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	6818      	ldr	r0, [r3, #0]
 8012da0:	683b      	ldr	r3, [r7, #0]
 8012da2:	6859      	ldr	r1, [r3, #4]
 8012da4:	683b      	ldr	r3, [r7, #0]
 8012da6:	68db      	ldr	r3, [r3, #12]
 8012da8:	461a      	mov	r2, r3
 8012daa:	f000 fa97 	bl	80132dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	681b      	ldr	r3, [r3, #0]
 8012db2:	2140      	movs	r1, #64	; 0x40
 8012db4:	4618      	mov	r0, r3
 8012db6:	f000 faf0 	bl	801339a <TIM_ITRx_SetConfig>
      break;
 8012dba:	e009      	b.n	8012dd0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	681a      	ldr	r2, [r3, #0]
 8012dc0:	683b      	ldr	r3, [r7, #0]
 8012dc2:	681b      	ldr	r3, [r3, #0]
 8012dc4:	4619      	mov	r1, r3
 8012dc6:	4610      	mov	r0, r2
 8012dc8:	f000 fae7 	bl	801339a <TIM_ITRx_SetConfig>
      break;
 8012dcc:	e000      	b.n	8012dd0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8012dce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	2201      	movs	r2, #1
 8012dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	2200      	movs	r2, #0
 8012ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8012de0:	2300      	movs	r3, #0
}
 8012de2:	4618      	mov	r0, r3
 8012de4:	3710      	adds	r7, #16
 8012de6:	46bd      	mov	sp, r7
 8012de8:	bd80      	pop	{r7, pc}

08012dea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8012dea:	b480      	push	{r7}
 8012dec:	b083      	sub	sp, #12
 8012dee:	af00      	add	r7, sp, #0
 8012df0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8012df2:	bf00      	nop
 8012df4:	370c      	adds	r7, #12
 8012df6:	46bd      	mov	sp, r7
 8012df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dfc:	4770      	bx	lr

08012dfe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8012dfe:	b480      	push	{r7}
 8012e00:	b083      	sub	sp, #12
 8012e02:	af00      	add	r7, sp, #0
 8012e04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8012e06:	bf00      	nop
 8012e08:	370c      	adds	r7, #12
 8012e0a:	46bd      	mov	sp, r7
 8012e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e10:	4770      	bx	lr

08012e12 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8012e12:	b480      	push	{r7}
 8012e14:	b083      	sub	sp, #12
 8012e16:	af00      	add	r7, sp, #0
 8012e18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8012e1a:	bf00      	nop
 8012e1c:	370c      	adds	r7, #12
 8012e1e:	46bd      	mov	sp, r7
 8012e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e24:	4770      	bx	lr

08012e26 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8012e26:	b480      	push	{r7}
 8012e28:	b083      	sub	sp, #12
 8012e2a:	af00      	add	r7, sp, #0
 8012e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012e2e:	bf00      	nop
 8012e30:	370c      	adds	r7, #12
 8012e32:	46bd      	mov	sp, r7
 8012e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e38:	4770      	bx	lr
	...

08012e3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8012e3c:	b480      	push	{r7}
 8012e3e:	b085      	sub	sp, #20
 8012e40:	af00      	add	r7, sp, #0
 8012e42:	6078      	str	r0, [r7, #4]
 8012e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8012e46:	687b      	ldr	r3, [r7, #4]
 8012e48:	681b      	ldr	r3, [r3, #0]
 8012e4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	4a40      	ldr	r2, [pc, #256]	; (8012f50 <TIM_Base_SetConfig+0x114>)
 8012e50:	4293      	cmp	r3, r2
 8012e52:	d013      	beq.n	8012e7c <TIM_Base_SetConfig+0x40>
 8012e54:	687b      	ldr	r3, [r7, #4]
 8012e56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012e5a:	d00f      	beq.n	8012e7c <TIM_Base_SetConfig+0x40>
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	4a3d      	ldr	r2, [pc, #244]	; (8012f54 <TIM_Base_SetConfig+0x118>)
 8012e60:	4293      	cmp	r3, r2
 8012e62:	d00b      	beq.n	8012e7c <TIM_Base_SetConfig+0x40>
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	4a3c      	ldr	r2, [pc, #240]	; (8012f58 <TIM_Base_SetConfig+0x11c>)
 8012e68:	4293      	cmp	r3, r2
 8012e6a:	d007      	beq.n	8012e7c <TIM_Base_SetConfig+0x40>
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	4a3b      	ldr	r2, [pc, #236]	; (8012f5c <TIM_Base_SetConfig+0x120>)
 8012e70:	4293      	cmp	r3, r2
 8012e72:	d003      	beq.n	8012e7c <TIM_Base_SetConfig+0x40>
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	4a3a      	ldr	r2, [pc, #232]	; (8012f60 <TIM_Base_SetConfig+0x124>)
 8012e78:	4293      	cmp	r3, r2
 8012e7a:	d108      	bne.n	8012e8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012e7c:	68fb      	ldr	r3, [r7, #12]
 8012e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012e82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012e84:	683b      	ldr	r3, [r7, #0]
 8012e86:	685b      	ldr	r3, [r3, #4]
 8012e88:	68fa      	ldr	r2, [r7, #12]
 8012e8a:	4313      	orrs	r3, r2
 8012e8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	4a2f      	ldr	r2, [pc, #188]	; (8012f50 <TIM_Base_SetConfig+0x114>)
 8012e92:	4293      	cmp	r3, r2
 8012e94:	d02b      	beq.n	8012eee <TIM_Base_SetConfig+0xb2>
 8012e96:	687b      	ldr	r3, [r7, #4]
 8012e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012e9c:	d027      	beq.n	8012eee <TIM_Base_SetConfig+0xb2>
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	4a2c      	ldr	r2, [pc, #176]	; (8012f54 <TIM_Base_SetConfig+0x118>)
 8012ea2:	4293      	cmp	r3, r2
 8012ea4:	d023      	beq.n	8012eee <TIM_Base_SetConfig+0xb2>
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	4a2b      	ldr	r2, [pc, #172]	; (8012f58 <TIM_Base_SetConfig+0x11c>)
 8012eaa:	4293      	cmp	r3, r2
 8012eac:	d01f      	beq.n	8012eee <TIM_Base_SetConfig+0xb2>
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	4a2a      	ldr	r2, [pc, #168]	; (8012f5c <TIM_Base_SetConfig+0x120>)
 8012eb2:	4293      	cmp	r3, r2
 8012eb4:	d01b      	beq.n	8012eee <TIM_Base_SetConfig+0xb2>
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	4a29      	ldr	r2, [pc, #164]	; (8012f60 <TIM_Base_SetConfig+0x124>)
 8012eba:	4293      	cmp	r3, r2
 8012ebc:	d017      	beq.n	8012eee <TIM_Base_SetConfig+0xb2>
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	4a28      	ldr	r2, [pc, #160]	; (8012f64 <TIM_Base_SetConfig+0x128>)
 8012ec2:	4293      	cmp	r3, r2
 8012ec4:	d013      	beq.n	8012eee <TIM_Base_SetConfig+0xb2>
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	4a27      	ldr	r2, [pc, #156]	; (8012f68 <TIM_Base_SetConfig+0x12c>)
 8012eca:	4293      	cmp	r3, r2
 8012ecc:	d00f      	beq.n	8012eee <TIM_Base_SetConfig+0xb2>
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	4a26      	ldr	r2, [pc, #152]	; (8012f6c <TIM_Base_SetConfig+0x130>)
 8012ed2:	4293      	cmp	r3, r2
 8012ed4:	d00b      	beq.n	8012eee <TIM_Base_SetConfig+0xb2>
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	4a25      	ldr	r2, [pc, #148]	; (8012f70 <TIM_Base_SetConfig+0x134>)
 8012eda:	4293      	cmp	r3, r2
 8012edc:	d007      	beq.n	8012eee <TIM_Base_SetConfig+0xb2>
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	4a24      	ldr	r2, [pc, #144]	; (8012f74 <TIM_Base_SetConfig+0x138>)
 8012ee2:	4293      	cmp	r3, r2
 8012ee4:	d003      	beq.n	8012eee <TIM_Base_SetConfig+0xb2>
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	4a23      	ldr	r2, [pc, #140]	; (8012f78 <TIM_Base_SetConfig+0x13c>)
 8012eea:	4293      	cmp	r3, r2
 8012eec:	d108      	bne.n	8012f00 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8012eee:	68fb      	ldr	r3, [r7, #12]
 8012ef0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012ef4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012ef6:	683b      	ldr	r3, [r7, #0]
 8012ef8:	68db      	ldr	r3, [r3, #12]
 8012efa:	68fa      	ldr	r2, [r7, #12]
 8012efc:	4313      	orrs	r3, r2
 8012efe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8012f00:	68fb      	ldr	r3, [r7, #12]
 8012f02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8012f06:	683b      	ldr	r3, [r7, #0]
 8012f08:	695b      	ldr	r3, [r3, #20]
 8012f0a:	4313      	orrs	r3, r2
 8012f0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	68fa      	ldr	r2, [r7, #12]
 8012f12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8012f14:	683b      	ldr	r3, [r7, #0]
 8012f16:	689a      	ldr	r2, [r3, #8]
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012f1c:	683b      	ldr	r3, [r7, #0]
 8012f1e:	681a      	ldr	r2, [r3, #0]
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	4a0a      	ldr	r2, [pc, #40]	; (8012f50 <TIM_Base_SetConfig+0x114>)
 8012f28:	4293      	cmp	r3, r2
 8012f2a:	d003      	beq.n	8012f34 <TIM_Base_SetConfig+0xf8>
 8012f2c:	687b      	ldr	r3, [r7, #4]
 8012f2e:	4a0c      	ldr	r2, [pc, #48]	; (8012f60 <TIM_Base_SetConfig+0x124>)
 8012f30:	4293      	cmp	r3, r2
 8012f32:	d103      	bne.n	8012f3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8012f34:	683b      	ldr	r3, [r7, #0]
 8012f36:	691a      	ldr	r2, [r3, #16]
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	2201      	movs	r2, #1
 8012f40:	615a      	str	r2, [r3, #20]
}
 8012f42:	bf00      	nop
 8012f44:	3714      	adds	r7, #20
 8012f46:	46bd      	mov	sp, r7
 8012f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f4c:	4770      	bx	lr
 8012f4e:	bf00      	nop
 8012f50:	40010000 	.word	0x40010000
 8012f54:	40000400 	.word	0x40000400
 8012f58:	40000800 	.word	0x40000800
 8012f5c:	40000c00 	.word	0x40000c00
 8012f60:	40010400 	.word	0x40010400
 8012f64:	40014000 	.word	0x40014000
 8012f68:	40014400 	.word	0x40014400
 8012f6c:	40014800 	.word	0x40014800
 8012f70:	40001800 	.word	0x40001800
 8012f74:	40001c00 	.word	0x40001c00
 8012f78:	40002000 	.word	0x40002000

08012f7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012f7c:	b480      	push	{r7}
 8012f7e:	b087      	sub	sp, #28
 8012f80:	af00      	add	r7, sp, #0
 8012f82:	6078      	str	r0, [r7, #4]
 8012f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	6a1b      	ldr	r3, [r3, #32]
 8012f8a:	f023 0201 	bic.w	r2, r3, #1
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	6a1b      	ldr	r3, [r3, #32]
 8012f96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	685b      	ldr	r3, [r3, #4]
 8012f9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	699b      	ldr	r3, [r3, #24]
 8012fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8012fa4:	68fb      	ldr	r3, [r7, #12]
 8012fa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012faa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8012fac:	68fb      	ldr	r3, [r7, #12]
 8012fae:	f023 0303 	bic.w	r3, r3, #3
 8012fb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012fb4:	683b      	ldr	r3, [r7, #0]
 8012fb6:	681b      	ldr	r3, [r3, #0]
 8012fb8:	68fa      	ldr	r2, [r7, #12]
 8012fba:	4313      	orrs	r3, r2
 8012fbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8012fbe:	697b      	ldr	r3, [r7, #20]
 8012fc0:	f023 0302 	bic.w	r3, r3, #2
 8012fc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8012fc6:	683b      	ldr	r3, [r7, #0]
 8012fc8:	689b      	ldr	r3, [r3, #8]
 8012fca:	697a      	ldr	r2, [r7, #20]
 8012fcc:	4313      	orrs	r3, r2
 8012fce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	4a20      	ldr	r2, [pc, #128]	; (8013054 <TIM_OC1_SetConfig+0xd8>)
 8012fd4:	4293      	cmp	r3, r2
 8012fd6:	d003      	beq.n	8012fe0 <TIM_OC1_SetConfig+0x64>
 8012fd8:	687b      	ldr	r3, [r7, #4]
 8012fda:	4a1f      	ldr	r2, [pc, #124]	; (8013058 <TIM_OC1_SetConfig+0xdc>)
 8012fdc:	4293      	cmp	r3, r2
 8012fde:	d10c      	bne.n	8012ffa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8012fe0:	697b      	ldr	r3, [r7, #20]
 8012fe2:	f023 0308 	bic.w	r3, r3, #8
 8012fe6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8012fe8:	683b      	ldr	r3, [r7, #0]
 8012fea:	68db      	ldr	r3, [r3, #12]
 8012fec:	697a      	ldr	r2, [r7, #20]
 8012fee:	4313      	orrs	r3, r2
 8012ff0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8012ff2:	697b      	ldr	r3, [r7, #20]
 8012ff4:	f023 0304 	bic.w	r3, r3, #4
 8012ff8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	4a15      	ldr	r2, [pc, #84]	; (8013054 <TIM_OC1_SetConfig+0xd8>)
 8012ffe:	4293      	cmp	r3, r2
 8013000:	d003      	beq.n	801300a <TIM_OC1_SetConfig+0x8e>
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	4a14      	ldr	r2, [pc, #80]	; (8013058 <TIM_OC1_SetConfig+0xdc>)
 8013006:	4293      	cmp	r3, r2
 8013008:	d111      	bne.n	801302e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801300a:	693b      	ldr	r3, [r7, #16]
 801300c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013010:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8013012:	693b      	ldr	r3, [r7, #16]
 8013014:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013018:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801301a:	683b      	ldr	r3, [r7, #0]
 801301c:	695b      	ldr	r3, [r3, #20]
 801301e:	693a      	ldr	r2, [r7, #16]
 8013020:	4313      	orrs	r3, r2
 8013022:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8013024:	683b      	ldr	r3, [r7, #0]
 8013026:	699b      	ldr	r3, [r3, #24]
 8013028:	693a      	ldr	r2, [r7, #16]
 801302a:	4313      	orrs	r3, r2
 801302c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	693a      	ldr	r2, [r7, #16]
 8013032:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	68fa      	ldr	r2, [r7, #12]
 8013038:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801303a:	683b      	ldr	r3, [r7, #0]
 801303c:	685a      	ldr	r2, [r3, #4]
 801303e:	687b      	ldr	r3, [r7, #4]
 8013040:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	697a      	ldr	r2, [r7, #20]
 8013046:	621a      	str	r2, [r3, #32]
}
 8013048:	bf00      	nop
 801304a:	371c      	adds	r7, #28
 801304c:	46bd      	mov	sp, r7
 801304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013052:	4770      	bx	lr
 8013054:	40010000 	.word	0x40010000
 8013058:	40010400 	.word	0x40010400

0801305c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 801305c:	b480      	push	{r7}
 801305e:	b087      	sub	sp, #28
 8013060:	af00      	add	r7, sp, #0
 8013062:	6078      	str	r0, [r7, #4]
 8013064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013066:	687b      	ldr	r3, [r7, #4]
 8013068:	6a1b      	ldr	r3, [r3, #32]
 801306a:	f023 0210 	bic.w	r2, r3, #16
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	6a1b      	ldr	r3, [r3, #32]
 8013076:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	685b      	ldr	r3, [r3, #4]
 801307c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	699b      	ldr	r3, [r3, #24]
 8013082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8013084:	68fb      	ldr	r3, [r7, #12]
 8013086:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801308a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 801308c:	68fb      	ldr	r3, [r7, #12]
 801308e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013092:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013094:	683b      	ldr	r3, [r7, #0]
 8013096:	681b      	ldr	r3, [r3, #0]
 8013098:	021b      	lsls	r3, r3, #8
 801309a:	68fa      	ldr	r2, [r7, #12]
 801309c:	4313      	orrs	r3, r2
 801309e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80130a0:	697b      	ldr	r3, [r7, #20]
 80130a2:	f023 0320 	bic.w	r3, r3, #32
 80130a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80130a8:	683b      	ldr	r3, [r7, #0]
 80130aa:	689b      	ldr	r3, [r3, #8]
 80130ac:	011b      	lsls	r3, r3, #4
 80130ae:	697a      	ldr	r2, [r7, #20]
 80130b0:	4313      	orrs	r3, r2
 80130b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	4a22      	ldr	r2, [pc, #136]	; (8013140 <TIM_OC2_SetConfig+0xe4>)
 80130b8:	4293      	cmp	r3, r2
 80130ba:	d003      	beq.n	80130c4 <TIM_OC2_SetConfig+0x68>
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	4a21      	ldr	r2, [pc, #132]	; (8013144 <TIM_OC2_SetConfig+0xe8>)
 80130c0:	4293      	cmp	r3, r2
 80130c2:	d10d      	bne.n	80130e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80130c4:	697b      	ldr	r3, [r7, #20]
 80130c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80130ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80130cc:	683b      	ldr	r3, [r7, #0]
 80130ce:	68db      	ldr	r3, [r3, #12]
 80130d0:	011b      	lsls	r3, r3, #4
 80130d2:	697a      	ldr	r2, [r7, #20]
 80130d4:	4313      	orrs	r3, r2
 80130d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80130d8:	697b      	ldr	r3, [r7, #20]
 80130da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80130de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	4a17      	ldr	r2, [pc, #92]	; (8013140 <TIM_OC2_SetConfig+0xe4>)
 80130e4:	4293      	cmp	r3, r2
 80130e6:	d003      	beq.n	80130f0 <TIM_OC2_SetConfig+0x94>
 80130e8:	687b      	ldr	r3, [r7, #4]
 80130ea:	4a16      	ldr	r2, [pc, #88]	; (8013144 <TIM_OC2_SetConfig+0xe8>)
 80130ec:	4293      	cmp	r3, r2
 80130ee:	d113      	bne.n	8013118 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80130f0:	693b      	ldr	r3, [r7, #16]
 80130f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80130f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80130f8:	693b      	ldr	r3, [r7, #16]
 80130fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80130fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8013100:	683b      	ldr	r3, [r7, #0]
 8013102:	695b      	ldr	r3, [r3, #20]
 8013104:	009b      	lsls	r3, r3, #2
 8013106:	693a      	ldr	r2, [r7, #16]
 8013108:	4313      	orrs	r3, r2
 801310a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801310c:	683b      	ldr	r3, [r7, #0]
 801310e:	699b      	ldr	r3, [r3, #24]
 8013110:	009b      	lsls	r3, r3, #2
 8013112:	693a      	ldr	r2, [r7, #16]
 8013114:	4313      	orrs	r3, r2
 8013116:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	693a      	ldr	r2, [r7, #16]
 801311c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	68fa      	ldr	r2, [r7, #12]
 8013122:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8013124:	683b      	ldr	r3, [r7, #0]
 8013126:	685a      	ldr	r2, [r3, #4]
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	697a      	ldr	r2, [r7, #20]
 8013130:	621a      	str	r2, [r3, #32]
}
 8013132:	bf00      	nop
 8013134:	371c      	adds	r7, #28
 8013136:	46bd      	mov	sp, r7
 8013138:	f85d 7b04 	ldr.w	r7, [sp], #4
 801313c:	4770      	bx	lr
 801313e:	bf00      	nop
 8013140:	40010000 	.word	0x40010000
 8013144:	40010400 	.word	0x40010400

08013148 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8013148:	b480      	push	{r7}
 801314a:	b087      	sub	sp, #28
 801314c:	af00      	add	r7, sp, #0
 801314e:	6078      	str	r0, [r7, #4]
 8013150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	6a1b      	ldr	r3, [r3, #32]
 8013156:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801315e:	687b      	ldr	r3, [r7, #4]
 8013160:	6a1b      	ldr	r3, [r3, #32]
 8013162:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	685b      	ldr	r3, [r3, #4]
 8013168:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	69db      	ldr	r3, [r3, #28]
 801316e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8013170:	68fb      	ldr	r3, [r7, #12]
 8013172:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013176:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	f023 0303 	bic.w	r3, r3, #3
 801317e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013180:	683b      	ldr	r3, [r7, #0]
 8013182:	681b      	ldr	r3, [r3, #0]
 8013184:	68fa      	ldr	r2, [r7, #12]
 8013186:	4313      	orrs	r3, r2
 8013188:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801318a:	697b      	ldr	r3, [r7, #20]
 801318c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013190:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8013192:	683b      	ldr	r3, [r7, #0]
 8013194:	689b      	ldr	r3, [r3, #8]
 8013196:	021b      	lsls	r3, r3, #8
 8013198:	697a      	ldr	r2, [r7, #20]
 801319a:	4313      	orrs	r3, r2
 801319c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	4a21      	ldr	r2, [pc, #132]	; (8013228 <TIM_OC3_SetConfig+0xe0>)
 80131a2:	4293      	cmp	r3, r2
 80131a4:	d003      	beq.n	80131ae <TIM_OC3_SetConfig+0x66>
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	4a20      	ldr	r2, [pc, #128]	; (801322c <TIM_OC3_SetConfig+0xe4>)
 80131aa:	4293      	cmp	r3, r2
 80131ac:	d10d      	bne.n	80131ca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80131ae:	697b      	ldr	r3, [r7, #20]
 80131b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80131b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80131b6:	683b      	ldr	r3, [r7, #0]
 80131b8:	68db      	ldr	r3, [r3, #12]
 80131ba:	021b      	lsls	r3, r3, #8
 80131bc:	697a      	ldr	r2, [r7, #20]
 80131be:	4313      	orrs	r3, r2
 80131c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80131c2:	697b      	ldr	r3, [r7, #20]
 80131c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80131c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	4a16      	ldr	r2, [pc, #88]	; (8013228 <TIM_OC3_SetConfig+0xe0>)
 80131ce:	4293      	cmp	r3, r2
 80131d0:	d003      	beq.n	80131da <TIM_OC3_SetConfig+0x92>
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	4a15      	ldr	r2, [pc, #84]	; (801322c <TIM_OC3_SetConfig+0xe4>)
 80131d6:	4293      	cmp	r3, r2
 80131d8:	d113      	bne.n	8013202 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80131da:	693b      	ldr	r3, [r7, #16]
 80131dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80131e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80131e2:	693b      	ldr	r3, [r7, #16]
 80131e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80131e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80131ea:	683b      	ldr	r3, [r7, #0]
 80131ec:	695b      	ldr	r3, [r3, #20]
 80131ee:	011b      	lsls	r3, r3, #4
 80131f0:	693a      	ldr	r2, [r7, #16]
 80131f2:	4313      	orrs	r3, r2
 80131f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80131f6:	683b      	ldr	r3, [r7, #0]
 80131f8:	699b      	ldr	r3, [r3, #24]
 80131fa:	011b      	lsls	r3, r3, #4
 80131fc:	693a      	ldr	r2, [r7, #16]
 80131fe:	4313      	orrs	r3, r2
 8013200:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	693a      	ldr	r2, [r7, #16]
 8013206:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	68fa      	ldr	r2, [r7, #12]
 801320c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801320e:	683b      	ldr	r3, [r7, #0]
 8013210:	685a      	ldr	r2, [r3, #4]
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013216:	687b      	ldr	r3, [r7, #4]
 8013218:	697a      	ldr	r2, [r7, #20]
 801321a:	621a      	str	r2, [r3, #32]
}
 801321c:	bf00      	nop
 801321e:	371c      	adds	r7, #28
 8013220:	46bd      	mov	sp, r7
 8013222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013226:	4770      	bx	lr
 8013228:	40010000 	.word	0x40010000
 801322c:	40010400 	.word	0x40010400

08013230 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8013230:	b480      	push	{r7}
 8013232:	b087      	sub	sp, #28
 8013234:	af00      	add	r7, sp, #0
 8013236:	6078      	str	r0, [r7, #4]
 8013238:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	6a1b      	ldr	r3, [r3, #32]
 801323e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	6a1b      	ldr	r3, [r3, #32]
 801324a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	685b      	ldr	r3, [r3, #4]
 8013250:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	69db      	ldr	r3, [r3, #28]
 8013256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801325e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8013260:	68fb      	ldr	r3, [r7, #12]
 8013262:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013266:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013268:	683b      	ldr	r3, [r7, #0]
 801326a:	681b      	ldr	r3, [r3, #0]
 801326c:	021b      	lsls	r3, r3, #8
 801326e:	68fa      	ldr	r2, [r7, #12]
 8013270:	4313      	orrs	r3, r2
 8013272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8013274:	693b      	ldr	r3, [r7, #16]
 8013276:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801327a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801327c:	683b      	ldr	r3, [r7, #0]
 801327e:	689b      	ldr	r3, [r3, #8]
 8013280:	031b      	lsls	r3, r3, #12
 8013282:	693a      	ldr	r2, [r7, #16]
 8013284:	4313      	orrs	r3, r2
 8013286:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	4a12      	ldr	r2, [pc, #72]	; (80132d4 <TIM_OC4_SetConfig+0xa4>)
 801328c:	4293      	cmp	r3, r2
 801328e:	d003      	beq.n	8013298 <TIM_OC4_SetConfig+0x68>
 8013290:	687b      	ldr	r3, [r7, #4]
 8013292:	4a11      	ldr	r2, [pc, #68]	; (80132d8 <TIM_OC4_SetConfig+0xa8>)
 8013294:	4293      	cmp	r3, r2
 8013296:	d109      	bne.n	80132ac <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8013298:	697b      	ldr	r3, [r7, #20]
 801329a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801329e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80132a0:	683b      	ldr	r3, [r7, #0]
 80132a2:	695b      	ldr	r3, [r3, #20]
 80132a4:	019b      	lsls	r3, r3, #6
 80132a6:	697a      	ldr	r2, [r7, #20]
 80132a8:	4313      	orrs	r3, r2
 80132aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	697a      	ldr	r2, [r7, #20]
 80132b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	68fa      	ldr	r2, [r7, #12]
 80132b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80132b8:	683b      	ldr	r3, [r7, #0]
 80132ba:	685a      	ldr	r2, [r3, #4]
 80132bc:	687b      	ldr	r3, [r7, #4]
 80132be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80132c0:	687b      	ldr	r3, [r7, #4]
 80132c2:	693a      	ldr	r2, [r7, #16]
 80132c4:	621a      	str	r2, [r3, #32]
}
 80132c6:	bf00      	nop
 80132c8:	371c      	adds	r7, #28
 80132ca:	46bd      	mov	sp, r7
 80132cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132d0:	4770      	bx	lr
 80132d2:	bf00      	nop
 80132d4:	40010000 	.word	0x40010000
 80132d8:	40010400 	.word	0x40010400

080132dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80132dc:	b480      	push	{r7}
 80132de:	b087      	sub	sp, #28
 80132e0:	af00      	add	r7, sp, #0
 80132e2:	60f8      	str	r0, [r7, #12]
 80132e4:	60b9      	str	r1, [r7, #8]
 80132e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	6a1b      	ldr	r3, [r3, #32]
 80132ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80132ee:	68fb      	ldr	r3, [r7, #12]
 80132f0:	6a1b      	ldr	r3, [r3, #32]
 80132f2:	f023 0201 	bic.w	r2, r3, #1
 80132f6:	68fb      	ldr	r3, [r7, #12]
 80132f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80132fa:	68fb      	ldr	r3, [r7, #12]
 80132fc:	699b      	ldr	r3, [r3, #24]
 80132fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8013300:	693b      	ldr	r3, [r7, #16]
 8013302:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8013306:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8013308:	687b      	ldr	r3, [r7, #4]
 801330a:	011b      	lsls	r3, r3, #4
 801330c:	693a      	ldr	r2, [r7, #16]
 801330e:	4313      	orrs	r3, r2
 8013310:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8013312:	697b      	ldr	r3, [r7, #20]
 8013314:	f023 030a 	bic.w	r3, r3, #10
 8013318:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801331a:	697a      	ldr	r2, [r7, #20]
 801331c:	68bb      	ldr	r3, [r7, #8]
 801331e:	4313      	orrs	r3, r2
 8013320:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8013322:	68fb      	ldr	r3, [r7, #12]
 8013324:	693a      	ldr	r2, [r7, #16]
 8013326:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013328:	68fb      	ldr	r3, [r7, #12]
 801332a:	697a      	ldr	r2, [r7, #20]
 801332c:	621a      	str	r2, [r3, #32]
}
 801332e:	bf00      	nop
 8013330:	371c      	adds	r7, #28
 8013332:	46bd      	mov	sp, r7
 8013334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013338:	4770      	bx	lr

0801333a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801333a:	b480      	push	{r7}
 801333c:	b087      	sub	sp, #28
 801333e:	af00      	add	r7, sp, #0
 8013340:	60f8      	str	r0, [r7, #12]
 8013342:	60b9      	str	r1, [r7, #8]
 8013344:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013346:	68fb      	ldr	r3, [r7, #12]
 8013348:	6a1b      	ldr	r3, [r3, #32]
 801334a:	f023 0210 	bic.w	r2, r3, #16
 801334e:	68fb      	ldr	r3, [r7, #12]
 8013350:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013352:	68fb      	ldr	r3, [r7, #12]
 8013354:	699b      	ldr	r3, [r3, #24]
 8013356:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8013358:	68fb      	ldr	r3, [r7, #12]
 801335a:	6a1b      	ldr	r3, [r3, #32]
 801335c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801335e:	697b      	ldr	r3, [r7, #20]
 8013360:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8013364:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	031b      	lsls	r3, r3, #12
 801336a:	697a      	ldr	r2, [r7, #20]
 801336c:	4313      	orrs	r3, r2
 801336e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8013370:	693b      	ldr	r3, [r7, #16]
 8013372:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8013376:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8013378:	68bb      	ldr	r3, [r7, #8]
 801337a:	011b      	lsls	r3, r3, #4
 801337c:	693a      	ldr	r2, [r7, #16]
 801337e:	4313      	orrs	r3, r2
 8013380:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8013382:	68fb      	ldr	r3, [r7, #12]
 8013384:	697a      	ldr	r2, [r7, #20]
 8013386:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	693a      	ldr	r2, [r7, #16]
 801338c:	621a      	str	r2, [r3, #32]
}
 801338e:	bf00      	nop
 8013390:	371c      	adds	r7, #28
 8013392:	46bd      	mov	sp, r7
 8013394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013398:	4770      	bx	lr

0801339a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801339a:	b480      	push	{r7}
 801339c:	b085      	sub	sp, #20
 801339e:	af00      	add	r7, sp, #0
 80133a0:	6078      	str	r0, [r7, #4]
 80133a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	689b      	ldr	r3, [r3, #8]
 80133a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80133aa:	68fb      	ldr	r3, [r7, #12]
 80133ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80133b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80133b2:	683a      	ldr	r2, [r7, #0]
 80133b4:	68fb      	ldr	r3, [r7, #12]
 80133b6:	4313      	orrs	r3, r2
 80133b8:	f043 0307 	orr.w	r3, r3, #7
 80133bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	68fa      	ldr	r2, [r7, #12]
 80133c2:	609a      	str	r2, [r3, #8]
}
 80133c4:	bf00      	nop
 80133c6:	3714      	adds	r7, #20
 80133c8:	46bd      	mov	sp, r7
 80133ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ce:	4770      	bx	lr

080133d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80133d0:	b480      	push	{r7}
 80133d2:	b087      	sub	sp, #28
 80133d4:	af00      	add	r7, sp, #0
 80133d6:	60f8      	str	r0, [r7, #12]
 80133d8:	60b9      	str	r1, [r7, #8]
 80133da:	607a      	str	r2, [r7, #4]
 80133dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	689b      	ldr	r3, [r3, #8]
 80133e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80133e4:	697b      	ldr	r3, [r7, #20]
 80133e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80133ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80133ec:	683b      	ldr	r3, [r7, #0]
 80133ee:	021a      	lsls	r2, r3, #8
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	431a      	orrs	r2, r3
 80133f4:	68bb      	ldr	r3, [r7, #8]
 80133f6:	4313      	orrs	r3, r2
 80133f8:	697a      	ldr	r2, [r7, #20]
 80133fa:	4313      	orrs	r3, r2
 80133fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80133fe:	68fb      	ldr	r3, [r7, #12]
 8013400:	697a      	ldr	r2, [r7, #20]
 8013402:	609a      	str	r2, [r3, #8]
}
 8013404:	bf00      	nop
 8013406:	371c      	adds	r7, #28
 8013408:	46bd      	mov	sp, r7
 801340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801340e:	4770      	bx	lr

08013410 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8013410:	b480      	push	{r7}
 8013412:	b087      	sub	sp, #28
 8013414:	af00      	add	r7, sp, #0
 8013416:	60f8      	str	r0, [r7, #12]
 8013418:	60b9      	str	r1, [r7, #8]
 801341a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801341c:	68bb      	ldr	r3, [r7, #8]
 801341e:	f003 031f 	and.w	r3, r3, #31
 8013422:	2201      	movs	r2, #1
 8013424:	fa02 f303 	lsl.w	r3, r2, r3
 8013428:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801342a:	68fb      	ldr	r3, [r7, #12]
 801342c:	6a1a      	ldr	r2, [r3, #32]
 801342e:	697b      	ldr	r3, [r7, #20]
 8013430:	43db      	mvns	r3, r3
 8013432:	401a      	ands	r2, r3
 8013434:	68fb      	ldr	r3, [r7, #12]
 8013436:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8013438:	68fb      	ldr	r3, [r7, #12]
 801343a:	6a1a      	ldr	r2, [r3, #32]
 801343c:	68bb      	ldr	r3, [r7, #8]
 801343e:	f003 031f 	and.w	r3, r3, #31
 8013442:	6879      	ldr	r1, [r7, #4]
 8013444:	fa01 f303 	lsl.w	r3, r1, r3
 8013448:	431a      	orrs	r2, r3
 801344a:	68fb      	ldr	r3, [r7, #12]
 801344c:	621a      	str	r2, [r3, #32]
}
 801344e:	bf00      	nop
 8013450:	371c      	adds	r7, #28
 8013452:	46bd      	mov	sp, r7
 8013454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013458:	4770      	bx	lr

0801345a <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801345a:	b580      	push	{r7, lr}
 801345c:	b084      	sub	sp, #16
 801345e:	af00      	add	r7, sp, #0
 8013460:	6078      	str	r0, [r7, #4]
 8013462:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8013464:	683b      	ldr	r3, [r7, #0]
 8013466:	2b04      	cmp	r3, #4
 8013468:	d00d      	beq.n	8013486 <HAL_TIMEx_OCN_Start_IT+0x2c>
 801346a:	2b08      	cmp	r3, #8
 801346c:	d014      	beq.n	8013498 <HAL_TIMEx_OCN_Start_IT+0x3e>
 801346e:	2b00      	cmp	r3, #0
 8013470:	d000      	beq.n	8013474 <HAL_TIMEx_OCN_Start_IT+0x1a>
      break;
    }


    default:
      break;
 8013472:	e01a      	b.n	80134aa <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	681b      	ldr	r3, [r3, #0]
 8013478:	68da      	ldr	r2, [r3, #12]
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	681b      	ldr	r3, [r3, #0]
 801347e:	f042 0202 	orr.w	r2, r2, #2
 8013482:	60da      	str	r2, [r3, #12]
      break;
 8013484:	e011      	b.n	80134aa <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	68da      	ldr	r2, [r3, #12]
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	f042 0204 	orr.w	r2, r2, #4
 8013494:	60da      	str	r2, [r3, #12]
      break;
 8013496:	e008      	b.n	80134aa <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	681b      	ldr	r3, [r3, #0]
 801349c:	68da      	ldr	r2, [r3, #12]
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	681b      	ldr	r3, [r3, #0]
 80134a2:	f042 0208 	orr.w	r2, r2, #8
 80134a6:	60da      	str	r2, [r3, #12]
      break;
 80134a8:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 80134aa:	687b      	ldr	r3, [r7, #4]
 80134ac:	681b      	ldr	r3, [r3, #0]
 80134ae:	68da      	ldr	r2, [r3, #12]
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	681b      	ldr	r3, [r3, #0]
 80134b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80134b8:	60da      	str	r2, [r3, #12]

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	681b      	ldr	r3, [r3, #0]
 80134be:	2204      	movs	r2, #4
 80134c0:	6839      	ldr	r1, [r7, #0]
 80134c2:	4618      	mov	r0, r3
 80134c4:	f000 f976 	bl	80137b4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	681b      	ldr	r3, [r3, #0]
 80134cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	681b      	ldr	r3, [r3, #0]
 80134d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80134d6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	681b      	ldr	r3, [r3, #0]
 80134dc:	689b      	ldr	r3, [r3, #8]
 80134de:	f003 0307 	and.w	r3, r3, #7
 80134e2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80134e4:	68fb      	ldr	r3, [r7, #12]
 80134e6:	2b06      	cmp	r3, #6
 80134e8:	d007      	beq.n	80134fa <HAL_TIMEx_OCN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	681a      	ldr	r2, [r3, #0]
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	681b      	ldr	r3, [r3, #0]
 80134f4:	f042 0201 	orr.w	r2, r2, #1
 80134f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80134fa:	2300      	movs	r3, #0
}
 80134fc:	4618      	mov	r0, r3
 80134fe:	3710      	adds	r7, #16
 8013500:	46bd      	mov	sp, r7
 8013502:	bd80      	pop	{r7, pc}

08013504 <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013504:	b580      	push	{r7, lr}
 8013506:	b084      	sub	sp, #16
 8013508:	af00      	add	r7, sp, #0
 801350a:	6078      	str	r0, [r7, #4]
 801350c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 801350e:	683b      	ldr	r3, [r7, #0]
 8013510:	2b04      	cmp	r3, #4
 8013512:	d00d      	beq.n	8013530 <HAL_TIMEx_OCN_Stop_IT+0x2c>
 8013514:	2b08      	cmp	r3, #8
 8013516:	d014      	beq.n	8013542 <HAL_TIMEx_OCN_Stop_IT+0x3e>
 8013518:	2b00      	cmp	r3, #0
 801351a:	d000      	beq.n	801351e <HAL_TIMEx_OCN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 801351c:	e01a      	b.n	8013554 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	681b      	ldr	r3, [r3, #0]
 8013522:	68da      	ldr	r2, [r3, #12]
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	681b      	ldr	r3, [r3, #0]
 8013528:	f022 0202 	bic.w	r2, r2, #2
 801352c:	60da      	str	r2, [r3, #12]
      break;
 801352e:	e011      	b.n	8013554 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	681b      	ldr	r3, [r3, #0]
 8013534:	68da      	ldr	r2, [r3, #12]
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	f022 0204 	bic.w	r2, r2, #4
 801353e:	60da      	str	r2, [r3, #12]
      break;
 8013540:	e008      	b.n	8013554 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8013542:	687b      	ldr	r3, [r7, #4]
 8013544:	681b      	ldr	r3, [r3, #0]
 8013546:	68da      	ldr	r2, [r3, #12]
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	681b      	ldr	r3, [r3, #0]
 801354c:	f022 0208 	bic.w	r2, r2, #8
 8013550:	60da      	str	r2, [r3, #12]
      break;
 8013552:	bf00      	nop
  }

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	681b      	ldr	r3, [r3, #0]
 8013558:	2200      	movs	r2, #0
 801355a:	6839      	ldr	r1, [r7, #0]
 801355c:	4618      	mov	r0, r3
 801355e:	f000 f929 	bl	80137b4 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	681b      	ldr	r3, [r3, #0]
 8013566:	6a1b      	ldr	r3, [r3, #32]
 8013568:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 801356a:	68fa      	ldr	r2, [r7, #12]
 801356c:	f240 4344 	movw	r3, #1092	; 0x444
 8013570:	4013      	ands	r3, r2
 8013572:	2b00      	cmp	r3, #0
 8013574:	d107      	bne.n	8013586 <HAL_TIMEx_OCN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8013576:	687b      	ldr	r3, [r7, #4]
 8013578:	681b      	ldr	r3, [r3, #0]
 801357a:	68da      	ldr	r2, [r3, #12]
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	681b      	ldr	r3, [r3, #0]
 8013580:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8013584:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	681b      	ldr	r3, [r3, #0]
 801358a:	6a1a      	ldr	r2, [r3, #32]
 801358c:	f241 1311 	movw	r3, #4369	; 0x1111
 8013590:	4013      	ands	r3, r2
 8013592:	2b00      	cmp	r3, #0
 8013594:	d10f      	bne.n	80135b6 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	681b      	ldr	r3, [r3, #0]
 801359a:	6a1a      	ldr	r2, [r3, #32]
 801359c:	f240 4344 	movw	r3, #1092	; 0x444
 80135a0:	4013      	ands	r3, r2
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	d107      	bne.n	80135b6 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 80135a6:	687b      	ldr	r3, [r7, #4]
 80135a8:	681b      	ldr	r3, [r3, #0]
 80135aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	681b      	ldr	r3, [r3, #0]
 80135b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80135b4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80135b6:	687b      	ldr	r3, [r7, #4]
 80135b8:	681b      	ldr	r3, [r3, #0]
 80135ba:	6a1a      	ldr	r2, [r3, #32]
 80135bc:	f241 1311 	movw	r3, #4369	; 0x1111
 80135c0:	4013      	ands	r3, r2
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	d10f      	bne.n	80135e6 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	681b      	ldr	r3, [r3, #0]
 80135ca:	6a1a      	ldr	r2, [r3, #32]
 80135cc:	f240 4344 	movw	r3, #1092	; 0x444
 80135d0:	4013      	ands	r3, r2
 80135d2:	2b00      	cmp	r3, #0
 80135d4:	d107      	bne.n	80135e6 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	681b      	ldr	r3, [r3, #0]
 80135da:	681a      	ldr	r2, [r3, #0]
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	f022 0201 	bic.w	r2, r2, #1
 80135e4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80135e6:	2300      	movs	r3, #0
}
 80135e8:	4618      	mov	r0, r3
 80135ea:	3710      	adds	r7, #16
 80135ec:	46bd      	mov	sp, r7
 80135ee:	bd80      	pop	{r7, pc}

080135f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80135f0:	b480      	push	{r7}
 80135f2:	b085      	sub	sp, #20
 80135f4:	af00      	add	r7, sp, #0
 80135f6:	6078      	str	r0, [r7, #4]
 80135f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013600:	2b01      	cmp	r3, #1
 8013602:	d101      	bne.n	8013608 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013604:	2302      	movs	r3, #2
 8013606:	e05a      	b.n	80136be <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	2201      	movs	r2, #1
 801360c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	2202      	movs	r2, #2
 8013614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	685b      	ldr	r3, [r3, #4]
 801361e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	681b      	ldr	r3, [r3, #0]
 8013624:	689b      	ldr	r3, [r3, #8]
 8013626:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8013628:	68fb      	ldr	r3, [r7, #12]
 801362a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801362e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8013630:	683b      	ldr	r3, [r7, #0]
 8013632:	681b      	ldr	r3, [r3, #0]
 8013634:	68fa      	ldr	r2, [r7, #12]
 8013636:	4313      	orrs	r3, r2
 8013638:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	681b      	ldr	r3, [r3, #0]
 801363e:	68fa      	ldr	r2, [r7, #12]
 8013640:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	4a21      	ldr	r2, [pc, #132]	; (80136cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8013648:	4293      	cmp	r3, r2
 801364a:	d022      	beq.n	8013692 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	681b      	ldr	r3, [r3, #0]
 8013650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013654:	d01d      	beq.n	8013692 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	4a1d      	ldr	r2, [pc, #116]	; (80136d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 801365c:	4293      	cmp	r3, r2
 801365e:	d018      	beq.n	8013692 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	681b      	ldr	r3, [r3, #0]
 8013664:	4a1b      	ldr	r2, [pc, #108]	; (80136d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8013666:	4293      	cmp	r3, r2
 8013668:	d013      	beq.n	8013692 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	681b      	ldr	r3, [r3, #0]
 801366e:	4a1a      	ldr	r2, [pc, #104]	; (80136d8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8013670:	4293      	cmp	r3, r2
 8013672:	d00e      	beq.n	8013692 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	681b      	ldr	r3, [r3, #0]
 8013678:	4a18      	ldr	r2, [pc, #96]	; (80136dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 801367a:	4293      	cmp	r3, r2
 801367c:	d009      	beq.n	8013692 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	681b      	ldr	r3, [r3, #0]
 8013682:	4a17      	ldr	r2, [pc, #92]	; (80136e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8013684:	4293      	cmp	r3, r2
 8013686:	d004      	beq.n	8013692 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	681b      	ldr	r3, [r3, #0]
 801368c:	4a15      	ldr	r2, [pc, #84]	; (80136e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 801368e:	4293      	cmp	r3, r2
 8013690:	d10c      	bne.n	80136ac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8013692:	68bb      	ldr	r3, [r7, #8]
 8013694:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013698:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801369a:	683b      	ldr	r3, [r7, #0]
 801369c:	685b      	ldr	r3, [r3, #4]
 801369e:	68ba      	ldr	r2, [r7, #8]
 80136a0:	4313      	orrs	r3, r2
 80136a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	681b      	ldr	r3, [r3, #0]
 80136a8:	68ba      	ldr	r2, [r7, #8]
 80136aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	2201      	movs	r2, #1
 80136b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	2200      	movs	r2, #0
 80136b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80136bc:	2300      	movs	r3, #0
}
 80136be:	4618      	mov	r0, r3
 80136c0:	3714      	adds	r7, #20
 80136c2:	46bd      	mov	sp, r7
 80136c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136c8:	4770      	bx	lr
 80136ca:	bf00      	nop
 80136cc:	40010000 	.word	0x40010000
 80136d0:	40000400 	.word	0x40000400
 80136d4:	40000800 	.word	0x40000800
 80136d8:	40000c00 	.word	0x40000c00
 80136dc:	40010400 	.word	0x40010400
 80136e0:	40014000 	.word	0x40014000
 80136e4:	40001800 	.word	0x40001800

080136e8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80136e8:	b480      	push	{r7}
 80136ea:	b085      	sub	sp, #20
 80136ec:	af00      	add	r7, sp, #0
 80136ee:	6078      	str	r0, [r7, #4]
 80136f0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80136f2:	2300      	movs	r3, #0
 80136f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80136fc:	2b01      	cmp	r3, #1
 80136fe:	d101      	bne.n	8013704 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8013700:	2302      	movs	r3, #2
 8013702:	e03d      	b.n	8013780 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	2201      	movs	r2, #1
 8013708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 801370c:	68fb      	ldr	r3, [r7, #12]
 801370e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8013712:	683b      	ldr	r3, [r7, #0]
 8013714:	68db      	ldr	r3, [r3, #12]
 8013716:	4313      	orrs	r3, r2
 8013718:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801371a:	68fb      	ldr	r3, [r7, #12]
 801371c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8013720:	683b      	ldr	r3, [r7, #0]
 8013722:	689b      	ldr	r3, [r3, #8]
 8013724:	4313      	orrs	r3, r2
 8013726:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8013728:	68fb      	ldr	r3, [r7, #12]
 801372a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 801372e:	683b      	ldr	r3, [r7, #0]
 8013730:	685b      	ldr	r3, [r3, #4]
 8013732:	4313      	orrs	r3, r2
 8013734:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8013736:	68fb      	ldr	r3, [r7, #12]
 8013738:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 801373c:	683b      	ldr	r3, [r7, #0]
 801373e:	681b      	ldr	r3, [r3, #0]
 8013740:	4313      	orrs	r3, r2
 8013742:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8013744:	68fb      	ldr	r3, [r7, #12]
 8013746:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801374a:	683b      	ldr	r3, [r7, #0]
 801374c:	691b      	ldr	r3, [r3, #16]
 801374e:	4313      	orrs	r3, r2
 8013750:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8013758:	683b      	ldr	r3, [r7, #0]
 801375a:	695b      	ldr	r3, [r3, #20]
 801375c:	4313      	orrs	r3, r2
 801375e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8013766:	683b      	ldr	r3, [r7, #0]
 8013768:	69db      	ldr	r3, [r3, #28]
 801376a:	4313      	orrs	r3, r2
 801376c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	681b      	ldr	r3, [r3, #0]
 8013772:	68fa      	ldr	r2, [r7, #12]
 8013774:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	2200      	movs	r2, #0
 801377a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801377e:	2300      	movs	r3, #0
}
 8013780:	4618      	mov	r0, r3
 8013782:	3714      	adds	r7, #20
 8013784:	46bd      	mov	sp, r7
 8013786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801378a:	4770      	bx	lr

0801378c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 801378c:	b480      	push	{r7}
 801378e:	b083      	sub	sp, #12
 8013790:	af00      	add	r7, sp, #0
 8013792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8013794:	bf00      	nop
 8013796:	370c      	adds	r7, #12
 8013798:	46bd      	mov	sp, r7
 801379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801379e:	4770      	bx	lr

080137a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80137a0:	b480      	push	{r7}
 80137a2:	b083      	sub	sp, #12
 80137a4:	af00      	add	r7, sp, #0
 80137a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80137a8:	bf00      	nop
 80137aa:	370c      	adds	r7, #12
 80137ac:	46bd      	mov	sp, r7
 80137ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137b2:	4770      	bx	lr

080137b4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80137b4:	b480      	push	{r7}
 80137b6:	b087      	sub	sp, #28
 80137b8:	af00      	add	r7, sp, #0
 80137ba:	60f8      	str	r0, [r7, #12]
 80137bc:	60b9      	str	r1, [r7, #8]
 80137be:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80137c0:	68bb      	ldr	r3, [r7, #8]
 80137c2:	f003 031f 	and.w	r3, r3, #31
 80137c6:	2204      	movs	r2, #4
 80137c8:	fa02 f303 	lsl.w	r3, r2, r3
 80137cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	6a1a      	ldr	r2, [r3, #32]
 80137d2:	697b      	ldr	r3, [r7, #20]
 80137d4:	43db      	mvns	r3, r3
 80137d6:	401a      	ands	r2, r3
 80137d8:	68fb      	ldr	r3, [r7, #12]
 80137da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80137dc:	68fb      	ldr	r3, [r7, #12]
 80137de:	6a1a      	ldr	r2, [r3, #32]
 80137e0:	68bb      	ldr	r3, [r7, #8]
 80137e2:	f003 031f 	and.w	r3, r3, #31
 80137e6:	6879      	ldr	r1, [r7, #4]
 80137e8:	fa01 f303 	lsl.w	r3, r1, r3
 80137ec:	431a      	orrs	r2, r3
 80137ee:	68fb      	ldr	r3, [r7, #12]
 80137f0:	621a      	str	r2, [r3, #32]
}
 80137f2:	bf00      	nop
 80137f4:	371c      	adds	r7, #28
 80137f6:	46bd      	mov	sp, r7
 80137f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137fc:	4770      	bx	lr

080137fe <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80137fe:	b580      	push	{r7, lr}
 8013800:	b082      	sub	sp, #8
 8013802:	af00      	add	r7, sp, #0
 8013804:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	2b00      	cmp	r3, #0
 801380a:	d101      	bne.n	8013810 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801380c:	2301      	movs	r3, #1
 801380e:	e03f      	b.n	8013890 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8013816:	b2db      	uxtb	r3, r3
 8013818:	2b00      	cmp	r3, #0
 801381a:	d106      	bne.n	801382a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	2200      	movs	r2, #0
 8013820:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8013824:	6878      	ldr	r0, [r7, #4]
 8013826:	f7fb f8b1 	bl	800e98c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	2224      	movs	r2, #36	; 0x24
 801382e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	681b      	ldr	r3, [r3, #0]
 8013836:	68da      	ldr	r2, [r3, #12]
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	681b      	ldr	r3, [r3, #0]
 801383c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8013840:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8013842:	6878      	ldr	r0, [r7, #4]
 8013844:	f000 f90c 	bl	8013a60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	691a      	ldr	r2, [r3, #16]
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	681b      	ldr	r3, [r3, #0]
 8013852:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8013856:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	681b      	ldr	r3, [r3, #0]
 801385c:	695a      	ldr	r2, [r3, #20]
 801385e:	687b      	ldr	r3, [r7, #4]
 8013860:	681b      	ldr	r3, [r3, #0]
 8013862:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8013866:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	681b      	ldr	r3, [r3, #0]
 801386c:	68da      	ldr	r2, [r3, #12]
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	681b      	ldr	r3, [r3, #0]
 8013872:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8013876:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013878:	687b      	ldr	r3, [r7, #4]
 801387a:	2200      	movs	r2, #0
 801387c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	2220      	movs	r2, #32
 8013882:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	2220      	movs	r2, #32
 801388a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 801388e:	2300      	movs	r3, #0
}
 8013890:	4618      	mov	r0, r3
 8013892:	3708      	adds	r7, #8
 8013894:	46bd      	mov	sp, r7
 8013896:	bd80      	pop	{r7, pc}

08013898 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013898:	b580      	push	{r7, lr}
 801389a:	b088      	sub	sp, #32
 801389c:	af02      	add	r7, sp, #8
 801389e:	60f8      	str	r0, [r7, #12]
 80138a0:	60b9      	str	r1, [r7, #8]
 80138a2:	603b      	str	r3, [r7, #0]
 80138a4:	4613      	mov	r3, r2
 80138a6:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80138a8:	2300      	movs	r3, #0
 80138aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80138ac:	68fb      	ldr	r3, [r7, #12]
 80138ae:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80138b2:	b2db      	uxtb	r3, r3
 80138b4:	2b20      	cmp	r3, #32
 80138b6:	f040 8083 	bne.w	80139c0 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80138ba:	68bb      	ldr	r3, [r7, #8]
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d002      	beq.n	80138c6 <HAL_UART_Transmit+0x2e>
 80138c0:	88fb      	ldrh	r3, [r7, #6]
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d101      	bne.n	80138ca <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80138c6:	2301      	movs	r3, #1
 80138c8:	e07b      	b.n	80139c2 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80138ca:	68fb      	ldr	r3, [r7, #12]
 80138cc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80138d0:	2b01      	cmp	r3, #1
 80138d2:	d101      	bne.n	80138d8 <HAL_UART_Transmit+0x40>
 80138d4:	2302      	movs	r3, #2
 80138d6:	e074      	b.n	80139c2 <HAL_UART_Transmit+0x12a>
 80138d8:	68fb      	ldr	r3, [r7, #12]
 80138da:	2201      	movs	r2, #1
 80138dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80138e0:	68fb      	ldr	r3, [r7, #12]
 80138e2:	2200      	movs	r2, #0
 80138e4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80138e6:	68fb      	ldr	r3, [r7, #12]
 80138e8:	2221      	movs	r2, #33	; 0x21
 80138ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80138ee:	f7fb fa81 	bl	800edf4 <HAL_GetTick>
 80138f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80138f4:	68fb      	ldr	r3, [r7, #12]
 80138f6:	88fa      	ldrh	r2, [r7, #6]
 80138f8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80138fa:	68fb      	ldr	r3, [r7, #12]
 80138fc:	88fa      	ldrh	r2, [r7, #6]
 80138fe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8013900:	68fb      	ldr	r3, [r7, #12]
 8013902:	2200      	movs	r2, #0
 8013904:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8013908:	e042      	b.n	8013990 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 801390a:	68fb      	ldr	r3, [r7, #12]
 801390c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801390e:	b29b      	uxth	r3, r3
 8013910:	3b01      	subs	r3, #1
 8013912:	b29a      	uxth	r2, r3
 8013914:	68fb      	ldr	r3, [r7, #12]
 8013916:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8013918:	68fb      	ldr	r3, [r7, #12]
 801391a:	689b      	ldr	r3, [r3, #8]
 801391c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013920:	d122      	bne.n	8013968 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8013922:	683b      	ldr	r3, [r7, #0]
 8013924:	9300      	str	r3, [sp, #0]
 8013926:	697b      	ldr	r3, [r7, #20]
 8013928:	2200      	movs	r2, #0
 801392a:	2180      	movs	r1, #128	; 0x80
 801392c:	68f8      	ldr	r0, [r7, #12]
 801392e:	f000 f84c 	bl	80139ca <UART_WaitOnFlagUntilTimeout>
 8013932:	4603      	mov	r3, r0
 8013934:	2b00      	cmp	r3, #0
 8013936:	d001      	beq.n	801393c <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8013938:	2303      	movs	r3, #3
 801393a:	e042      	b.n	80139c2 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 801393c:	68bb      	ldr	r3, [r7, #8]
 801393e:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8013940:	693b      	ldr	r3, [r7, #16]
 8013942:	881b      	ldrh	r3, [r3, #0]
 8013944:	461a      	mov	r2, r3
 8013946:	68fb      	ldr	r3, [r7, #12]
 8013948:	681b      	ldr	r3, [r3, #0]
 801394a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801394e:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8013950:	68fb      	ldr	r3, [r7, #12]
 8013952:	691b      	ldr	r3, [r3, #16]
 8013954:	2b00      	cmp	r3, #0
 8013956:	d103      	bne.n	8013960 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8013958:	68bb      	ldr	r3, [r7, #8]
 801395a:	3302      	adds	r3, #2
 801395c:	60bb      	str	r3, [r7, #8]
 801395e:	e017      	b.n	8013990 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8013960:	68bb      	ldr	r3, [r7, #8]
 8013962:	3301      	adds	r3, #1
 8013964:	60bb      	str	r3, [r7, #8]
 8013966:	e013      	b.n	8013990 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8013968:	683b      	ldr	r3, [r7, #0]
 801396a:	9300      	str	r3, [sp, #0]
 801396c:	697b      	ldr	r3, [r7, #20]
 801396e:	2200      	movs	r2, #0
 8013970:	2180      	movs	r1, #128	; 0x80
 8013972:	68f8      	ldr	r0, [r7, #12]
 8013974:	f000 f829 	bl	80139ca <UART_WaitOnFlagUntilTimeout>
 8013978:	4603      	mov	r3, r0
 801397a:	2b00      	cmp	r3, #0
 801397c:	d001      	beq.n	8013982 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 801397e:	2303      	movs	r3, #3
 8013980:	e01f      	b.n	80139c2 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8013982:	68bb      	ldr	r3, [r7, #8]
 8013984:	1c5a      	adds	r2, r3, #1
 8013986:	60ba      	str	r2, [r7, #8]
 8013988:	781a      	ldrb	r2, [r3, #0]
 801398a:	68fb      	ldr	r3, [r7, #12]
 801398c:	681b      	ldr	r3, [r3, #0]
 801398e:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8013990:	68fb      	ldr	r3, [r7, #12]
 8013992:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8013994:	b29b      	uxth	r3, r3
 8013996:	2b00      	cmp	r3, #0
 8013998:	d1b7      	bne.n	801390a <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801399a:	683b      	ldr	r3, [r7, #0]
 801399c:	9300      	str	r3, [sp, #0]
 801399e:	697b      	ldr	r3, [r7, #20]
 80139a0:	2200      	movs	r2, #0
 80139a2:	2140      	movs	r1, #64	; 0x40
 80139a4:	68f8      	ldr	r0, [r7, #12]
 80139a6:	f000 f810 	bl	80139ca <UART_WaitOnFlagUntilTimeout>
 80139aa:	4603      	mov	r3, r0
 80139ac:	2b00      	cmp	r3, #0
 80139ae:	d001      	beq.n	80139b4 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80139b0:	2303      	movs	r3, #3
 80139b2:	e006      	b.n	80139c2 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80139b4:	68fb      	ldr	r3, [r7, #12]
 80139b6:	2220      	movs	r2, #32
 80139b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80139bc:	2300      	movs	r3, #0
 80139be:	e000      	b.n	80139c2 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80139c0:	2302      	movs	r3, #2
  }
}
 80139c2:	4618      	mov	r0, r3
 80139c4:	3718      	adds	r7, #24
 80139c6:	46bd      	mov	sp, r7
 80139c8:	bd80      	pop	{r7, pc}

080139ca <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80139ca:	b580      	push	{r7, lr}
 80139cc:	b084      	sub	sp, #16
 80139ce:	af00      	add	r7, sp, #0
 80139d0:	60f8      	str	r0, [r7, #12]
 80139d2:	60b9      	str	r1, [r7, #8]
 80139d4:	603b      	str	r3, [r7, #0]
 80139d6:	4613      	mov	r3, r2
 80139d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80139da:	e02c      	b.n	8013a36 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80139dc:	69bb      	ldr	r3, [r7, #24]
 80139de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80139e2:	d028      	beq.n	8013a36 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80139e4:	69bb      	ldr	r3, [r7, #24]
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d007      	beq.n	80139fa <UART_WaitOnFlagUntilTimeout+0x30>
 80139ea:	f7fb fa03 	bl	800edf4 <HAL_GetTick>
 80139ee:	4602      	mov	r2, r0
 80139f0:	683b      	ldr	r3, [r7, #0]
 80139f2:	1ad3      	subs	r3, r2, r3
 80139f4:	69ba      	ldr	r2, [r7, #24]
 80139f6:	429a      	cmp	r2, r3
 80139f8:	d21d      	bcs.n	8013a36 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80139fa:	68fb      	ldr	r3, [r7, #12]
 80139fc:	681b      	ldr	r3, [r3, #0]
 80139fe:	68da      	ldr	r2, [r3, #12]
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8013a08:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013a0a:	68fb      	ldr	r3, [r7, #12]
 8013a0c:	681b      	ldr	r3, [r3, #0]
 8013a0e:	695a      	ldr	r2, [r3, #20]
 8013a10:	68fb      	ldr	r3, [r7, #12]
 8013a12:	681b      	ldr	r3, [r3, #0]
 8013a14:	f022 0201 	bic.w	r2, r2, #1
 8013a18:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8013a1a:	68fb      	ldr	r3, [r7, #12]
 8013a1c:	2220      	movs	r2, #32
 8013a1e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	2220      	movs	r2, #32
 8013a26:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8013a2a:	68fb      	ldr	r3, [r7, #12]
 8013a2c:	2200      	movs	r2, #0
 8013a2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8013a32:	2303      	movs	r3, #3
 8013a34:	e00f      	b.n	8013a56 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013a36:	68fb      	ldr	r3, [r7, #12]
 8013a38:	681b      	ldr	r3, [r3, #0]
 8013a3a:	681a      	ldr	r2, [r3, #0]
 8013a3c:	68bb      	ldr	r3, [r7, #8]
 8013a3e:	4013      	ands	r3, r2
 8013a40:	68ba      	ldr	r2, [r7, #8]
 8013a42:	429a      	cmp	r2, r3
 8013a44:	bf0c      	ite	eq
 8013a46:	2301      	moveq	r3, #1
 8013a48:	2300      	movne	r3, #0
 8013a4a:	b2db      	uxtb	r3, r3
 8013a4c:	461a      	mov	r2, r3
 8013a4e:	79fb      	ldrb	r3, [r7, #7]
 8013a50:	429a      	cmp	r2, r3
 8013a52:	d0c3      	beq.n	80139dc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8013a54:	2300      	movs	r3, #0
}
 8013a56:	4618      	mov	r0, r3
 8013a58:	3710      	adds	r7, #16
 8013a5a:	46bd      	mov	sp, r7
 8013a5c:	bd80      	pop	{r7, pc}
	...

08013a60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8013a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a64:	b085      	sub	sp, #20
 8013a66:	af00      	add	r7, sp, #0
 8013a68:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	681b      	ldr	r3, [r3, #0]
 8013a6e:	691b      	ldr	r3, [r3, #16]
 8013a70:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	68da      	ldr	r2, [r3, #12]
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	430a      	orrs	r2, r1
 8013a7e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	689a      	ldr	r2, [r3, #8]
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	691b      	ldr	r3, [r3, #16]
 8013a88:	431a      	orrs	r2, r3
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	695b      	ldr	r3, [r3, #20]
 8013a8e:	431a      	orrs	r2, r3
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	69db      	ldr	r3, [r3, #28]
 8013a94:	4313      	orrs	r3, r2
 8013a96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	681b      	ldr	r3, [r3, #0]
 8013a9c:	68db      	ldr	r3, [r3, #12]
 8013a9e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8013aa2:	f023 030c 	bic.w	r3, r3, #12
 8013aa6:	687a      	ldr	r2, [r7, #4]
 8013aa8:	6812      	ldr	r2, [r2, #0]
 8013aaa:	68f9      	ldr	r1, [r7, #12]
 8013aac:	430b      	orrs	r3, r1
 8013aae:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8013ab0:	687b      	ldr	r3, [r7, #4]
 8013ab2:	681b      	ldr	r3, [r3, #0]
 8013ab4:	695b      	ldr	r3, [r3, #20]
 8013ab6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	699a      	ldr	r2, [r3, #24]
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	681b      	ldr	r3, [r3, #0]
 8013ac2:	430a      	orrs	r2, r1
 8013ac4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013ac6:	687b      	ldr	r3, [r7, #4]
 8013ac8:	69db      	ldr	r3, [r3, #28]
 8013aca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013ace:	f040 818b 	bne.w	8013de8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	681b      	ldr	r3, [r3, #0]
 8013ad6:	4ac1      	ldr	r2, [pc, #772]	; (8013ddc <UART_SetConfig+0x37c>)
 8013ad8:	4293      	cmp	r3, r2
 8013ada:	d005      	beq.n	8013ae8 <UART_SetConfig+0x88>
 8013adc:	687b      	ldr	r3, [r7, #4]
 8013ade:	681b      	ldr	r3, [r3, #0]
 8013ae0:	4abf      	ldr	r2, [pc, #764]	; (8013de0 <UART_SetConfig+0x380>)
 8013ae2:	4293      	cmp	r3, r2
 8013ae4:	f040 80bd 	bne.w	8013c62 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8013ae8:	f7fd fdce 	bl	8011688 <HAL_RCC_GetPCLK2Freq>
 8013aec:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8013aee:	68bb      	ldr	r3, [r7, #8]
 8013af0:	461d      	mov	r5, r3
 8013af2:	f04f 0600 	mov.w	r6, #0
 8013af6:	46a8      	mov	r8, r5
 8013af8:	46b1      	mov	r9, r6
 8013afa:	eb18 0308 	adds.w	r3, r8, r8
 8013afe:	eb49 0409 	adc.w	r4, r9, r9
 8013b02:	4698      	mov	r8, r3
 8013b04:	46a1      	mov	r9, r4
 8013b06:	eb18 0805 	adds.w	r8, r8, r5
 8013b0a:	eb49 0906 	adc.w	r9, r9, r6
 8013b0e:	f04f 0100 	mov.w	r1, #0
 8013b12:	f04f 0200 	mov.w	r2, #0
 8013b16:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8013b1a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8013b1e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8013b22:	4688      	mov	r8, r1
 8013b24:	4691      	mov	r9, r2
 8013b26:	eb18 0005 	adds.w	r0, r8, r5
 8013b2a:	eb49 0106 	adc.w	r1, r9, r6
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	685b      	ldr	r3, [r3, #4]
 8013b32:	461d      	mov	r5, r3
 8013b34:	f04f 0600 	mov.w	r6, #0
 8013b38:	196b      	adds	r3, r5, r5
 8013b3a:	eb46 0406 	adc.w	r4, r6, r6
 8013b3e:	461a      	mov	r2, r3
 8013b40:	4623      	mov	r3, r4
 8013b42:	f7f4 ffb9 	bl	8008ab8 <__aeabi_uldivmod>
 8013b46:	4603      	mov	r3, r0
 8013b48:	460c      	mov	r4, r1
 8013b4a:	461a      	mov	r2, r3
 8013b4c:	4ba5      	ldr	r3, [pc, #660]	; (8013de4 <UART_SetConfig+0x384>)
 8013b4e:	fba3 2302 	umull	r2, r3, r3, r2
 8013b52:	095b      	lsrs	r3, r3, #5
 8013b54:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8013b58:	68bb      	ldr	r3, [r7, #8]
 8013b5a:	461d      	mov	r5, r3
 8013b5c:	f04f 0600 	mov.w	r6, #0
 8013b60:	46a9      	mov	r9, r5
 8013b62:	46b2      	mov	sl, r6
 8013b64:	eb19 0309 	adds.w	r3, r9, r9
 8013b68:	eb4a 040a 	adc.w	r4, sl, sl
 8013b6c:	4699      	mov	r9, r3
 8013b6e:	46a2      	mov	sl, r4
 8013b70:	eb19 0905 	adds.w	r9, r9, r5
 8013b74:	eb4a 0a06 	adc.w	sl, sl, r6
 8013b78:	f04f 0100 	mov.w	r1, #0
 8013b7c:	f04f 0200 	mov.w	r2, #0
 8013b80:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013b84:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013b88:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013b8c:	4689      	mov	r9, r1
 8013b8e:	4692      	mov	sl, r2
 8013b90:	eb19 0005 	adds.w	r0, r9, r5
 8013b94:	eb4a 0106 	adc.w	r1, sl, r6
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	685b      	ldr	r3, [r3, #4]
 8013b9c:	461d      	mov	r5, r3
 8013b9e:	f04f 0600 	mov.w	r6, #0
 8013ba2:	196b      	adds	r3, r5, r5
 8013ba4:	eb46 0406 	adc.w	r4, r6, r6
 8013ba8:	461a      	mov	r2, r3
 8013baa:	4623      	mov	r3, r4
 8013bac:	f7f4 ff84 	bl	8008ab8 <__aeabi_uldivmod>
 8013bb0:	4603      	mov	r3, r0
 8013bb2:	460c      	mov	r4, r1
 8013bb4:	461a      	mov	r2, r3
 8013bb6:	4b8b      	ldr	r3, [pc, #556]	; (8013de4 <UART_SetConfig+0x384>)
 8013bb8:	fba3 1302 	umull	r1, r3, r3, r2
 8013bbc:	095b      	lsrs	r3, r3, #5
 8013bbe:	2164      	movs	r1, #100	; 0x64
 8013bc0:	fb01 f303 	mul.w	r3, r1, r3
 8013bc4:	1ad3      	subs	r3, r2, r3
 8013bc6:	00db      	lsls	r3, r3, #3
 8013bc8:	3332      	adds	r3, #50	; 0x32
 8013bca:	4a86      	ldr	r2, [pc, #536]	; (8013de4 <UART_SetConfig+0x384>)
 8013bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8013bd0:	095b      	lsrs	r3, r3, #5
 8013bd2:	005b      	lsls	r3, r3, #1
 8013bd4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8013bd8:	4498      	add	r8, r3
 8013bda:	68bb      	ldr	r3, [r7, #8]
 8013bdc:	461d      	mov	r5, r3
 8013bde:	f04f 0600 	mov.w	r6, #0
 8013be2:	46a9      	mov	r9, r5
 8013be4:	46b2      	mov	sl, r6
 8013be6:	eb19 0309 	adds.w	r3, r9, r9
 8013bea:	eb4a 040a 	adc.w	r4, sl, sl
 8013bee:	4699      	mov	r9, r3
 8013bf0:	46a2      	mov	sl, r4
 8013bf2:	eb19 0905 	adds.w	r9, r9, r5
 8013bf6:	eb4a 0a06 	adc.w	sl, sl, r6
 8013bfa:	f04f 0100 	mov.w	r1, #0
 8013bfe:	f04f 0200 	mov.w	r2, #0
 8013c02:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013c06:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013c0a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013c0e:	4689      	mov	r9, r1
 8013c10:	4692      	mov	sl, r2
 8013c12:	eb19 0005 	adds.w	r0, r9, r5
 8013c16:	eb4a 0106 	adc.w	r1, sl, r6
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	685b      	ldr	r3, [r3, #4]
 8013c1e:	461d      	mov	r5, r3
 8013c20:	f04f 0600 	mov.w	r6, #0
 8013c24:	196b      	adds	r3, r5, r5
 8013c26:	eb46 0406 	adc.w	r4, r6, r6
 8013c2a:	461a      	mov	r2, r3
 8013c2c:	4623      	mov	r3, r4
 8013c2e:	f7f4 ff43 	bl	8008ab8 <__aeabi_uldivmod>
 8013c32:	4603      	mov	r3, r0
 8013c34:	460c      	mov	r4, r1
 8013c36:	461a      	mov	r2, r3
 8013c38:	4b6a      	ldr	r3, [pc, #424]	; (8013de4 <UART_SetConfig+0x384>)
 8013c3a:	fba3 1302 	umull	r1, r3, r3, r2
 8013c3e:	095b      	lsrs	r3, r3, #5
 8013c40:	2164      	movs	r1, #100	; 0x64
 8013c42:	fb01 f303 	mul.w	r3, r1, r3
 8013c46:	1ad3      	subs	r3, r2, r3
 8013c48:	00db      	lsls	r3, r3, #3
 8013c4a:	3332      	adds	r3, #50	; 0x32
 8013c4c:	4a65      	ldr	r2, [pc, #404]	; (8013de4 <UART_SetConfig+0x384>)
 8013c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8013c52:	095b      	lsrs	r3, r3, #5
 8013c54:	f003 0207 	and.w	r2, r3, #7
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	681b      	ldr	r3, [r3, #0]
 8013c5c:	4442      	add	r2, r8
 8013c5e:	609a      	str	r2, [r3, #8]
 8013c60:	e26f      	b.n	8014142 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8013c62:	f7fd fcfd 	bl	8011660 <HAL_RCC_GetPCLK1Freq>
 8013c66:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8013c68:	68bb      	ldr	r3, [r7, #8]
 8013c6a:	461d      	mov	r5, r3
 8013c6c:	f04f 0600 	mov.w	r6, #0
 8013c70:	46a8      	mov	r8, r5
 8013c72:	46b1      	mov	r9, r6
 8013c74:	eb18 0308 	adds.w	r3, r8, r8
 8013c78:	eb49 0409 	adc.w	r4, r9, r9
 8013c7c:	4698      	mov	r8, r3
 8013c7e:	46a1      	mov	r9, r4
 8013c80:	eb18 0805 	adds.w	r8, r8, r5
 8013c84:	eb49 0906 	adc.w	r9, r9, r6
 8013c88:	f04f 0100 	mov.w	r1, #0
 8013c8c:	f04f 0200 	mov.w	r2, #0
 8013c90:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8013c94:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8013c98:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8013c9c:	4688      	mov	r8, r1
 8013c9e:	4691      	mov	r9, r2
 8013ca0:	eb18 0005 	adds.w	r0, r8, r5
 8013ca4:	eb49 0106 	adc.w	r1, r9, r6
 8013ca8:	687b      	ldr	r3, [r7, #4]
 8013caa:	685b      	ldr	r3, [r3, #4]
 8013cac:	461d      	mov	r5, r3
 8013cae:	f04f 0600 	mov.w	r6, #0
 8013cb2:	196b      	adds	r3, r5, r5
 8013cb4:	eb46 0406 	adc.w	r4, r6, r6
 8013cb8:	461a      	mov	r2, r3
 8013cba:	4623      	mov	r3, r4
 8013cbc:	f7f4 fefc 	bl	8008ab8 <__aeabi_uldivmod>
 8013cc0:	4603      	mov	r3, r0
 8013cc2:	460c      	mov	r4, r1
 8013cc4:	461a      	mov	r2, r3
 8013cc6:	4b47      	ldr	r3, [pc, #284]	; (8013de4 <UART_SetConfig+0x384>)
 8013cc8:	fba3 2302 	umull	r2, r3, r3, r2
 8013ccc:	095b      	lsrs	r3, r3, #5
 8013cce:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8013cd2:	68bb      	ldr	r3, [r7, #8]
 8013cd4:	461d      	mov	r5, r3
 8013cd6:	f04f 0600 	mov.w	r6, #0
 8013cda:	46a9      	mov	r9, r5
 8013cdc:	46b2      	mov	sl, r6
 8013cde:	eb19 0309 	adds.w	r3, r9, r9
 8013ce2:	eb4a 040a 	adc.w	r4, sl, sl
 8013ce6:	4699      	mov	r9, r3
 8013ce8:	46a2      	mov	sl, r4
 8013cea:	eb19 0905 	adds.w	r9, r9, r5
 8013cee:	eb4a 0a06 	adc.w	sl, sl, r6
 8013cf2:	f04f 0100 	mov.w	r1, #0
 8013cf6:	f04f 0200 	mov.w	r2, #0
 8013cfa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013cfe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013d02:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013d06:	4689      	mov	r9, r1
 8013d08:	4692      	mov	sl, r2
 8013d0a:	eb19 0005 	adds.w	r0, r9, r5
 8013d0e:	eb4a 0106 	adc.w	r1, sl, r6
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	685b      	ldr	r3, [r3, #4]
 8013d16:	461d      	mov	r5, r3
 8013d18:	f04f 0600 	mov.w	r6, #0
 8013d1c:	196b      	adds	r3, r5, r5
 8013d1e:	eb46 0406 	adc.w	r4, r6, r6
 8013d22:	461a      	mov	r2, r3
 8013d24:	4623      	mov	r3, r4
 8013d26:	f7f4 fec7 	bl	8008ab8 <__aeabi_uldivmod>
 8013d2a:	4603      	mov	r3, r0
 8013d2c:	460c      	mov	r4, r1
 8013d2e:	461a      	mov	r2, r3
 8013d30:	4b2c      	ldr	r3, [pc, #176]	; (8013de4 <UART_SetConfig+0x384>)
 8013d32:	fba3 1302 	umull	r1, r3, r3, r2
 8013d36:	095b      	lsrs	r3, r3, #5
 8013d38:	2164      	movs	r1, #100	; 0x64
 8013d3a:	fb01 f303 	mul.w	r3, r1, r3
 8013d3e:	1ad3      	subs	r3, r2, r3
 8013d40:	00db      	lsls	r3, r3, #3
 8013d42:	3332      	adds	r3, #50	; 0x32
 8013d44:	4a27      	ldr	r2, [pc, #156]	; (8013de4 <UART_SetConfig+0x384>)
 8013d46:	fba2 2303 	umull	r2, r3, r2, r3
 8013d4a:	095b      	lsrs	r3, r3, #5
 8013d4c:	005b      	lsls	r3, r3, #1
 8013d4e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8013d52:	4498      	add	r8, r3
 8013d54:	68bb      	ldr	r3, [r7, #8]
 8013d56:	461d      	mov	r5, r3
 8013d58:	f04f 0600 	mov.w	r6, #0
 8013d5c:	46a9      	mov	r9, r5
 8013d5e:	46b2      	mov	sl, r6
 8013d60:	eb19 0309 	adds.w	r3, r9, r9
 8013d64:	eb4a 040a 	adc.w	r4, sl, sl
 8013d68:	4699      	mov	r9, r3
 8013d6a:	46a2      	mov	sl, r4
 8013d6c:	eb19 0905 	adds.w	r9, r9, r5
 8013d70:	eb4a 0a06 	adc.w	sl, sl, r6
 8013d74:	f04f 0100 	mov.w	r1, #0
 8013d78:	f04f 0200 	mov.w	r2, #0
 8013d7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013d80:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013d84:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013d88:	4689      	mov	r9, r1
 8013d8a:	4692      	mov	sl, r2
 8013d8c:	eb19 0005 	adds.w	r0, r9, r5
 8013d90:	eb4a 0106 	adc.w	r1, sl, r6
 8013d94:	687b      	ldr	r3, [r7, #4]
 8013d96:	685b      	ldr	r3, [r3, #4]
 8013d98:	461d      	mov	r5, r3
 8013d9a:	f04f 0600 	mov.w	r6, #0
 8013d9e:	196b      	adds	r3, r5, r5
 8013da0:	eb46 0406 	adc.w	r4, r6, r6
 8013da4:	461a      	mov	r2, r3
 8013da6:	4623      	mov	r3, r4
 8013da8:	f7f4 fe86 	bl	8008ab8 <__aeabi_uldivmod>
 8013dac:	4603      	mov	r3, r0
 8013dae:	460c      	mov	r4, r1
 8013db0:	461a      	mov	r2, r3
 8013db2:	4b0c      	ldr	r3, [pc, #48]	; (8013de4 <UART_SetConfig+0x384>)
 8013db4:	fba3 1302 	umull	r1, r3, r3, r2
 8013db8:	095b      	lsrs	r3, r3, #5
 8013dba:	2164      	movs	r1, #100	; 0x64
 8013dbc:	fb01 f303 	mul.w	r3, r1, r3
 8013dc0:	1ad3      	subs	r3, r2, r3
 8013dc2:	00db      	lsls	r3, r3, #3
 8013dc4:	3332      	adds	r3, #50	; 0x32
 8013dc6:	4a07      	ldr	r2, [pc, #28]	; (8013de4 <UART_SetConfig+0x384>)
 8013dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8013dcc:	095b      	lsrs	r3, r3, #5
 8013dce:	f003 0207 	and.w	r2, r3, #7
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	681b      	ldr	r3, [r3, #0]
 8013dd6:	4442      	add	r2, r8
 8013dd8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8013dda:	e1b2      	b.n	8014142 <UART_SetConfig+0x6e2>
 8013ddc:	40011000 	.word	0x40011000
 8013de0:	40011400 	.word	0x40011400
 8013de4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	681b      	ldr	r3, [r3, #0]
 8013dec:	4ad7      	ldr	r2, [pc, #860]	; (801414c <UART_SetConfig+0x6ec>)
 8013dee:	4293      	cmp	r3, r2
 8013df0:	d005      	beq.n	8013dfe <UART_SetConfig+0x39e>
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	681b      	ldr	r3, [r3, #0]
 8013df6:	4ad6      	ldr	r2, [pc, #856]	; (8014150 <UART_SetConfig+0x6f0>)
 8013df8:	4293      	cmp	r3, r2
 8013dfa:	f040 80d1 	bne.w	8013fa0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8013dfe:	f7fd fc43 	bl	8011688 <HAL_RCC_GetPCLK2Freq>
 8013e02:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8013e04:	68bb      	ldr	r3, [r7, #8]
 8013e06:	469a      	mov	sl, r3
 8013e08:	f04f 0b00 	mov.w	fp, #0
 8013e0c:	46d0      	mov	r8, sl
 8013e0e:	46d9      	mov	r9, fp
 8013e10:	eb18 0308 	adds.w	r3, r8, r8
 8013e14:	eb49 0409 	adc.w	r4, r9, r9
 8013e18:	4698      	mov	r8, r3
 8013e1a:	46a1      	mov	r9, r4
 8013e1c:	eb18 080a 	adds.w	r8, r8, sl
 8013e20:	eb49 090b 	adc.w	r9, r9, fp
 8013e24:	f04f 0100 	mov.w	r1, #0
 8013e28:	f04f 0200 	mov.w	r2, #0
 8013e2c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8013e30:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8013e34:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8013e38:	4688      	mov	r8, r1
 8013e3a:	4691      	mov	r9, r2
 8013e3c:	eb1a 0508 	adds.w	r5, sl, r8
 8013e40:	eb4b 0609 	adc.w	r6, fp, r9
 8013e44:	687b      	ldr	r3, [r7, #4]
 8013e46:	685b      	ldr	r3, [r3, #4]
 8013e48:	4619      	mov	r1, r3
 8013e4a:	f04f 0200 	mov.w	r2, #0
 8013e4e:	f04f 0300 	mov.w	r3, #0
 8013e52:	f04f 0400 	mov.w	r4, #0
 8013e56:	0094      	lsls	r4, r2, #2
 8013e58:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013e5c:	008b      	lsls	r3, r1, #2
 8013e5e:	461a      	mov	r2, r3
 8013e60:	4623      	mov	r3, r4
 8013e62:	4628      	mov	r0, r5
 8013e64:	4631      	mov	r1, r6
 8013e66:	f7f4 fe27 	bl	8008ab8 <__aeabi_uldivmod>
 8013e6a:	4603      	mov	r3, r0
 8013e6c:	460c      	mov	r4, r1
 8013e6e:	461a      	mov	r2, r3
 8013e70:	4bb8      	ldr	r3, [pc, #736]	; (8014154 <UART_SetConfig+0x6f4>)
 8013e72:	fba3 2302 	umull	r2, r3, r3, r2
 8013e76:	095b      	lsrs	r3, r3, #5
 8013e78:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8013e7c:	68bb      	ldr	r3, [r7, #8]
 8013e7e:	469b      	mov	fp, r3
 8013e80:	f04f 0c00 	mov.w	ip, #0
 8013e84:	46d9      	mov	r9, fp
 8013e86:	46e2      	mov	sl, ip
 8013e88:	eb19 0309 	adds.w	r3, r9, r9
 8013e8c:	eb4a 040a 	adc.w	r4, sl, sl
 8013e90:	4699      	mov	r9, r3
 8013e92:	46a2      	mov	sl, r4
 8013e94:	eb19 090b 	adds.w	r9, r9, fp
 8013e98:	eb4a 0a0c 	adc.w	sl, sl, ip
 8013e9c:	f04f 0100 	mov.w	r1, #0
 8013ea0:	f04f 0200 	mov.w	r2, #0
 8013ea4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013ea8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013eac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013eb0:	4689      	mov	r9, r1
 8013eb2:	4692      	mov	sl, r2
 8013eb4:	eb1b 0509 	adds.w	r5, fp, r9
 8013eb8:	eb4c 060a 	adc.w	r6, ip, sl
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	685b      	ldr	r3, [r3, #4]
 8013ec0:	4619      	mov	r1, r3
 8013ec2:	f04f 0200 	mov.w	r2, #0
 8013ec6:	f04f 0300 	mov.w	r3, #0
 8013eca:	f04f 0400 	mov.w	r4, #0
 8013ece:	0094      	lsls	r4, r2, #2
 8013ed0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013ed4:	008b      	lsls	r3, r1, #2
 8013ed6:	461a      	mov	r2, r3
 8013ed8:	4623      	mov	r3, r4
 8013eda:	4628      	mov	r0, r5
 8013edc:	4631      	mov	r1, r6
 8013ede:	f7f4 fdeb 	bl	8008ab8 <__aeabi_uldivmod>
 8013ee2:	4603      	mov	r3, r0
 8013ee4:	460c      	mov	r4, r1
 8013ee6:	461a      	mov	r2, r3
 8013ee8:	4b9a      	ldr	r3, [pc, #616]	; (8014154 <UART_SetConfig+0x6f4>)
 8013eea:	fba3 1302 	umull	r1, r3, r3, r2
 8013eee:	095b      	lsrs	r3, r3, #5
 8013ef0:	2164      	movs	r1, #100	; 0x64
 8013ef2:	fb01 f303 	mul.w	r3, r1, r3
 8013ef6:	1ad3      	subs	r3, r2, r3
 8013ef8:	011b      	lsls	r3, r3, #4
 8013efa:	3332      	adds	r3, #50	; 0x32
 8013efc:	4a95      	ldr	r2, [pc, #596]	; (8014154 <UART_SetConfig+0x6f4>)
 8013efe:	fba2 2303 	umull	r2, r3, r2, r3
 8013f02:	095b      	lsrs	r3, r3, #5
 8013f04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013f08:	4498      	add	r8, r3
 8013f0a:	68bb      	ldr	r3, [r7, #8]
 8013f0c:	469b      	mov	fp, r3
 8013f0e:	f04f 0c00 	mov.w	ip, #0
 8013f12:	46d9      	mov	r9, fp
 8013f14:	46e2      	mov	sl, ip
 8013f16:	eb19 0309 	adds.w	r3, r9, r9
 8013f1a:	eb4a 040a 	adc.w	r4, sl, sl
 8013f1e:	4699      	mov	r9, r3
 8013f20:	46a2      	mov	sl, r4
 8013f22:	eb19 090b 	adds.w	r9, r9, fp
 8013f26:	eb4a 0a0c 	adc.w	sl, sl, ip
 8013f2a:	f04f 0100 	mov.w	r1, #0
 8013f2e:	f04f 0200 	mov.w	r2, #0
 8013f32:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013f36:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013f3a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013f3e:	4689      	mov	r9, r1
 8013f40:	4692      	mov	sl, r2
 8013f42:	eb1b 0509 	adds.w	r5, fp, r9
 8013f46:	eb4c 060a 	adc.w	r6, ip, sl
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	685b      	ldr	r3, [r3, #4]
 8013f4e:	4619      	mov	r1, r3
 8013f50:	f04f 0200 	mov.w	r2, #0
 8013f54:	f04f 0300 	mov.w	r3, #0
 8013f58:	f04f 0400 	mov.w	r4, #0
 8013f5c:	0094      	lsls	r4, r2, #2
 8013f5e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013f62:	008b      	lsls	r3, r1, #2
 8013f64:	461a      	mov	r2, r3
 8013f66:	4623      	mov	r3, r4
 8013f68:	4628      	mov	r0, r5
 8013f6a:	4631      	mov	r1, r6
 8013f6c:	f7f4 fda4 	bl	8008ab8 <__aeabi_uldivmod>
 8013f70:	4603      	mov	r3, r0
 8013f72:	460c      	mov	r4, r1
 8013f74:	461a      	mov	r2, r3
 8013f76:	4b77      	ldr	r3, [pc, #476]	; (8014154 <UART_SetConfig+0x6f4>)
 8013f78:	fba3 1302 	umull	r1, r3, r3, r2
 8013f7c:	095b      	lsrs	r3, r3, #5
 8013f7e:	2164      	movs	r1, #100	; 0x64
 8013f80:	fb01 f303 	mul.w	r3, r1, r3
 8013f84:	1ad3      	subs	r3, r2, r3
 8013f86:	011b      	lsls	r3, r3, #4
 8013f88:	3332      	adds	r3, #50	; 0x32
 8013f8a:	4a72      	ldr	r2, [pc, #456]	; (8014154 <UART_SetConfig+0x6f4>)
 8013f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8013f90:	095b      	lsrs	r3, r3, #5
 8013f92:	f003 020f 	and.w	r2, r3, #15
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	681b      	ldr	r3, [r3, #0]
 8013f9a:	4442      	add	r2, r8
 8013f9c:	609a      	str	r2, [r3, #8]
 8013f9e:	e0d0      	b.n	8014142 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8013fa0:	f7fd fb5e 	bl	8011660 <HAL_RCC_GetPCLK1Freq>
 8013fa4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8013fa6:	68bb      	ldr	r3, [r7, #8]
 8013fa8:	469a      	mov	sl, r3
 8013faa:	f04f 0b00 	mov.w	fp, #0
 8013fae:	46d0      	mov	r8, sl
 8013fb0:	46d9      	mov	r9, fp
 8013fb2:	eb18 0308 	adds.w	r3, r8, r8
 8013fb6:	eb49 0409 	adc.w	r4, r9, r9
 8013fba:	4698      	mov	r8, r3
 8013fbc:	46a1      	mov	r9, r4
 8013fbe:	eb18 080a 	adds.w	r8, r8, sl
 8013fc2:	eb49 090b 	adc.w	r9, r9, fp
 8013fc6:	f04f 0100 	mov.w	r1, #0
 8013fca:	f04f 0200 	mov.w	r2, #0
 8013fce:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8013fd2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8013fd6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8013fda:	4688      	mov	r8, r1
 8013fdc:	4691      	mov	r9, r2
 8013fde:	eb1a 0508 	adds.w	r5, sl, r8
 8013fe2:	eb4b 0609 	adc.w	r6, fp, r9
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	685b      	ldr	r3, [r3, #4]
 8013fea:	4619      	mov	r1, r3
 8013fec:	f04f 0200 	mov.w	r2, #0
 8013ff0:	f04f 0300 	mov.w	r3, #0
 8013ff4:	f04f 0400 	mov.w	r4, #0
 8013ff8:	0094      	lsls	r4, r2, #2
 8013ffa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013ffe:	008b      	lsls	r3, r1, #2
 8014000:	461a      	mov	r2, r3
 8014002:	4623      	mov	r3, r4
 8014004:	4628      	mov	r0, r5
 8014006:	4631      	mov	r1, r6
 8014008:	f7f4 fd56 	bl	8008ab8 <__aeabi_uldivmod>
 801400c:	4603      	mov	r3, r0
 801400e:	460c      	mov	r4, r1
 8014010:	461a      	mov	r2, r3
 8014012:	4b50      	ldr	r3, [pc, #320]	; (8014154 <UART_SetConfig+0x6f4>)
 8014014:	fba3 2302 	umull	r2, r3, r3, r2
 8014018:	095b      	lsrs	r3, r3, #5
 801401a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801401e:	68bb      	ldr	r3, [r7, #8]
 8014020:	469b      	mov	fp, r3
 8014022:	f04f 0c00 	mov.w	ip, #0
 8014026:	46d9      	mov	r9, fp
 8014028:	46e2      	mov	sl, ip
 801402a:	eb19 0309 	adds.w	r3, r9, r9
 801402e:	eb4a 040a 	adc.w	r4, sl, sl
 8014032:	4699      	mov	r9, r3
 8014034:	46a2      	mov	sl, r4
 8014036:	eb19 090b 	adds.w	r9, r9, fp
 801403a:	eb4a 0a0c 	adc.w	sl, sl, ip
 801403e:	f04f 0100 	mov.w	r1, #0
 8014042:	f04f 0200 	mov.w	r2, #0
 8014046:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801404a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801404e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014052:	4689      	mov	r9, r1
 8014054:	4692      	mov	sl, r2
 8014056:	eb1b 0509 	adds.w	r5, fp, r9
 801405a:	eb4c 060a 	adc.w	r6, ip, sl
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	685b      	ldr	r3, [r3, #4]
 8014062:	4619      	mov	r1, r3
 8014064:	f04f 0200 	mov.w	r2, #0
 8014068:	f04f 0300 	mov.w	r3, #0
 801406c:	f04f 0400 	mov.w	r4, #0
 8014070:	0094      	lsls	r4, r2, #2
 8014072:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014076:	008b      	lsls	r3, r1, #2
 8014078:	461a      	mov	r2, r3
 801407a:	4623      	mov	r3, r4
 801407c:	4628      	mov	r0, r5
 801407e:	4631      	mov	r1, r6
 8014080:	f7f4 fd1a 	bl	8008ab8 <__aeabi_uldivmod>
 8014084:	4603      	mov	r3, r0
 8014086:	460c      	mov	r4, r1
 8014088:	461a      	mov	r2, r3
 801408a:	4b32      	ldr	r3, [pc, #200]	; (8014154 <UART_SetConfig+0x6f4>)
 801408c:	fba3 1302 	umull	r1, r3, r3, r2
 8014090:	095b      	lsrs	r3, r3, #5
 8014092:	2164      	movs	r1, #100	; 0x64
 8014094:	fb01 f303 	mul.w	r3, r1, r3
 8014098:	1ad3      	subs	r3, r2, r3
 801409a:	011b      	lsls	r3, r3, #4
 801409c:	3332      	adds	r3, #50	; 0x32
 801409e:	4a2d      	ldr	r2, [pc, #180]	; (8014154 <UART_SetConfig+0x6f4>)
 80140a0:	fba2 2303 	umull	r2, r3, r2, r3
 80140a4:	095b      	lsrs	r3, r3, #5
 80140a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80140aa:	4498      	add	r8, r3
 80140ac:	68bb      	ldr	r3, [r7, #8]
 80140ae:	469b      	mov	fp, r3
 80140b0:	f04f 0c00 	mov.w	ip, #0
 80140b4:	46d9      	mov	r9, fp
 80140b6:	46e2      	mov	sl, ip
 80140b8:	eb19 0309 	adds.w	r3, r9, r9
 80140bc:	eb4a 040a 	adc.w	r4, sl, sl
 80140c0:	4699      	mov	r9, r3
 80140c2:	46a2      	mov	sl, r4
 80140c4:	eb19 090b 	adds.w	r9, r9, fp
 80140c8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80140cc:	f04f 0100 	mov.w	r1, #0
 80140d0:	f04f 0200 	mov.w	r2, #0
 80140d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80140d8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80140dc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80140e0:	4689      	mov	r9, r1
 80140e2:	4692      	mov	sl, r2
 80140e4:	eb1b 0509 	adds.w	r5, fp, r9
 80140e8:	eb4c 060a 	adc.w	r6, ip, sl
 80140ec:	687b      	ldr	r3, [r7, #4]
 80140ee:	685b      	ldr	r3, [r3, #4]
 80140f0:	4619      	mov	r1, r3
 80140f2:	f04f 0200 	mov.w	r2, #0
 80140f6:	f04f 0300 	mov.w	r3, #0
 80140fa:	f04f 0400 	mov.w	r4, #0
 80140fe:	0094      	lsls	r4, r2, #2
 8014100:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014104:	008b      	lsls	r3, r1, #2
 8014106:	461a      	mov	r2, r3
 8014108:	4623      	mov	r3, r4
 801410a:	4628      	mov	r0, r5
 801410c:	4631      	mov	r1, r6
 801410e:	f7f4 fcd3 	bl	8008ab8 <__aeabi_uldivmod>
 8014112:	4603      	mov	r3, r0
 8014114:	460c      	mov	r4, r1
 8014116:	461a      	mov	r2, r3
 8014118:	4b0e      	ldr	r3, [pc, #56]	; (8014154 <UART_SetConfig+0x6f4>)
 801411a:	fba3 1302 	umull	r1, r3, r3, r2
 801411e:	095b      	lsrs	r3, r3, #5
 8014120:	2164      	movs	r1, #100	; 0x64
 8014122:	fb01 f303 	mul.w	r3, r1, r3
 8014126:	1ad3      	subs	r3, r2, r3
 8014128:	011b      	lsls	r3, r3, #4
 801412a:	3332      	adds	r3, #50	; 0x32
 801412c:	4a09      	ldr	r2, [pc, #36]	; (8014154 <UART_SetConfig+0x6f4>)
 801412e:	fba2 2303 	umull	r2, r3, r2, r3
 8014132:	095b      	lsrs	r3, r3, #5
 8014134:	f003 020f 	and.w	r2, r3, #15
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	681b      	ldr	r3, [r3, #0]
 801413c:	4442      	add	r2, r8
 801413e:	609a      	str	r2, [r3, #8]
}
 8014140:	e7ff      	b.n	8014142 <UART_SetConfig+0x6e2>
 8014142:	bf00      	nop
 8014144:	3714      	adds	r7, #20
 8014146:	46bd      	mov	sp, r7
 8014148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801414c:	40011000 	.word	0x40011000
 8014150:	40011400 	.word	0x40011400
 8014154:	51eb851f 	.word	0x51eb851f

08014158 <round>:
 8014158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801415a:	ec57 6b10 	vmov	r6, r7, d0
 801415e:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8014162:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8014166:	2c13      	cmp	r4, #19
 8014168:	463b      	mov	r3, r7
 801416a:	463d      	mov	r5, r7
 801416c:	dc17      	bgt.n	801419e <round+0x46>
 801416e:	2c00      	cmp	r4, #0
 8014170:	da09      	bge.n	8014186 <round+0x2e>
 8014172:	3401      	adds	r4, #1
 8014174:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8014178:	d103      	bne.n	8014182 <round+0x2a>
 801417a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 801417e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8014182:	2100      	movs	r1, #0
 8014184:	e02c      	b.n	80141e0 <round+0x88>
 8014186:	4a18      	ldr	r2, [pc, #96]	; (80141e8 <round+0x90>)
 8014188:	4122      	asrs	r2, r4
 801418a:	4217      	tst	r7, r2
 801418c:	d100      	bne.n	8014190 <round+0x38>
 801418e:	b19e      	cbz	r6, 80141b8 <round+0x60>
 8014190:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8014194:	4123      	asrs	r3, r4
 8014196:	442b      	add	r3, r5
 8014198:	ea23 0302 	bic.w	r3, r3, r2
 801419c:	e7f1      	b.n	8014182 <round+0x2a>
 801419e:	2c33      	cmp	r4, #51	; 0x33
 80141a0:	dd0d      	ble.n	80141be <round+0x66>
 80141a2:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80141a6:	d107      	bne.n	80141b8 <round+0x60>
 80141a8:	4630      	mov	r0, r6
 80141aa:	4639      	mov	r1, r7
 80141ac:	ee10 2a10 	vmov	r2, s0
 80141b0:	f7f3 ffa4 	bl	80080fc <__adddf3>
 80141b4:	4606      	mov	r6, r0
 80141b6:	460f      	mov	r7, r1
 80141b8:	ec47 6b10 	vmov	d0, r6, r7
 80141bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80141be:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 80141c2:	f04f 30ff 	mov.w	r0, #4294967295
 80141c6:	40d0      	lsrs	r0, r2
 80141c8:	4206      	tst	r6, r0
 80141ca:	d0f5      	beq.n	80141b8 <round+0x60>
 80141cc:	2201      	movs	r2, #1
 80141ce:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80141d2:	fa02 f404 	lsl.w	r4, r2, r4
 80141d6:	1931      	adds	r1, r6, r4
 80141d8:	bf28      	it	cs
 80141da:	189b      	addcs	r3, r3, r2
 80141dc:	ea21 0100 	bic.w	r1, r1, r0
 80141e0:	461f      	mov	r7, r3
 80141e2:	460e      	mov	r6, r1
 80141e4:	e7e8      	b.n	80141b8 <round+0x60>
 80141e6:	bf00      	nop
 80141e8:	000fffff 	.word	0x000fffff

080141ec <__errno>:
 80141ec:	4b01      	ldr	r3, [pc, #4]	; (80141f4 <__errno+0x8>)
 80141ee:	6818      	ldr	r0, [r3, #0]
 80141f0:	4770      	bx	lr
 80141f2:	bf00      	nop
 80141f4:	20000d00 	.word	0x20000d00

080141f8 <__libc_init_array>:
 80141f8:	b570      	push	{r4, r5, r6, lr}
 80141fa:	4e0d      	ldr	r6, [pc, #52]	; (8014230 <__libc_init_array+0x38>)
 80141fc:	4c0d      	ldr	r4, [pc, #52]	; (8014234 <__libc_init_array+0x3c>)
 80141fe:	1ba4      	subs	r4, r4, r6
 8014200:	10a4      	asrs	r4, r4, #2
 8014202:	2500      	movs	r5, #0
 8014204:	42a5      	cmp	r5, r4
 8014206:	d109      	bne.n	801421c <__libc_init_array+0x24>
 8014208:	4e0b      	ldr	r6, [pc, #44]	; (8014238 <__libc_init_array+0x40>)
 801420a:	4c0c      	ldr	r4, [pc, #48]	; (801423c <__libc_init_array+0x44>)
 801420c:	f002 fbac 	bl	8016968 <_init>
 8014210:	1ba4      	subs	r4, r4, r6
 8014212:	10a4      	asrs	r4, r4, #2
 8014214:	2500      	movs	r5, #0
 8014216:	42a5      	cmp	r5, r4
 8014218:	d105      	bne.n	8014226 <__libc_init_array+0x2e>
 801421a:	bd70      	pop	{r4, r5, r6, pc}
 801421c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014220:	4798      	blx	r3
 8014222:	3501      	adds	r5, #1
 8014224:	e7ee      	b.n	8014204 <__libc_init_array+0xc>
 8014226:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801422a:	4798      	blx	r3
 801422c:	3501      	adds	r5, #1
 801422e:	e7f2      	b.n	8014216 <__libc_init_array+0x1e>
 8014230:	08016da8 	.word	0x08016da8
 8014234:	08016da8 	.word	0x08016da8
 8014238:	08016da8 	.word	0x08016da8
 801423c:	08016dac 	.word	0x08016dac

08014240 <memcpy>:
 8014240:	b510      	push	{r4, lr}
 8014242:	1e43      	subs	r3, r0, #1
 8014244:	440a      	add	r2, r1
 8014246:	4291      	cmp	r1, r2
 8014248:	d100      	bne.n	801424c <memcpy+0xc>
 801424a:	bd10      	pop	{r4, pc}
 801424c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014250:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014254:	e7f7      	b.n	8014246 <memcpy+0x6>

08014256 <memset>:
 8014256:	4402      	add	r2, r0
 8014258:	4603      	mov	r3, r0
 801425a:	4293      	cmp	r3, r2
 801425c:	d100      	bne.n	8014260 <memset+0xa>
 801425e:	4770      	bx	lr
 8014260:	f803 1b01 	strb.w	r1, [r3], #1
 8014264:	e7f9      	b.n	801425a <memset+0x4>

08014266 <__cvt>:
 8014266:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801426a:	ec55 4b10 	vmov	r4, r5, d0
 801426e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8014270:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8014274:	2d00      	cmp	r5, #0
 8014276:	460e      	mov	r6, r1
 8014278:	4691      	mov	r9, r2
 801427a:	4619      	mov	r1, r3
 801427c:	bfb8      	it	lt
 801427e:	4622      	movlt	r2, r4
 8014280:	462b      	mov	r3, r5
 8014282:	f027 0720 	bic.w	r7, r7, #32
 8014286:	bfbb      	ittet	lt
 8014288:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801428c:	461d      	movlt	r5, r3
 801428e:	2300      	movge	r3, #0
 8014290:	232d      	movlt	r3, #45	; 0x2d
 8014292:	bfb8      	it	lt
 8014294:	4614      	movlt	r4, r2
 8014296:	2f46      	cmp	r7, #70	; 0x46
 8014298:	700b      	strb	r3, [r1, #0]
 801429a:	d004      	beq.n	80142a6 <__cvt+0x40>
 801429c:	2f45      	cmp	r7, #69	; 0x45
 801429e:	d100      	bne.n	80142a2 <__cvt+0x3c>
 80142a0:	3601      	adds	r6, #1
 80142a2:	2102      	movs	r1, #2
 80142a4:	e000      	b.n	80142a8 <__cvt+0x42>
 80142a6:	2103      	movs	r1, #3
 80142a8:	ab03      	add	r3, sp, #12
 80142aa:	9301      	str	r3, [sp, #4]
 80142ac:	ab02      	add	r3, sp, #8
 80142ae:	9300      	str	r3, [sp, #0]
 80142b0:	4632      	mov	r2, r6
 80142b2:	4653      	mov	r3, sl
 80142b4:	ec45 4b10 	vmov	d0, r4, r5
 80142b8:	f000 fdfa 	bl	8014eb0 <_dtoa_r>
 80142bc:	2f47      	cmp	r7, #71	; 0x47
 80142be:	4680      	mov	r8, r0
 80142c0:	d102      	bne.n	80142c8 <__cvt+0x62>
 80142c2:	f019 0f01 	tst.w	r9, #1
 80142c6:	d026      	beq.n	8014316 <__cvt+0xb0>
 80142c8:	2f46      	cmp	r7, #70	; 0x46
 80142ca:	eb08 0906 	add.w	r9, r8, r6
 80142ce:	d111      	bne.n	80142f4 <__cvt+0x8e>
 80142d0:	f898 3000 	ldrb.w	r3, [r8]
 80142d4:	2b30      	cmp	r3, #48	; 0x30
 80142d6:	d10a      	bne.n	80142ee <__cvt+0x88>
 80142d8:	2200      	movs	r2, #0
 80142da:	2300      	movs	r3, #0
 80142dc:	4620      	mov	r0, r4
 80142de:	4629      	mov	r1, r5
 80142e0:	f7f4 fb2a 	bl	8008938 <__aeabi_dcmpeq>
 80142e4:	b918      	cbnz	r0, 80142ee <__cvt+0x88>
 80142e6:	f1c6 0601 	rsb	r6, r6, #1
 80142ea:	f8ca 6000 	str.w	r6, [sl]
 80142ee:	f8da 3000 	ldr.w	r3, [sl]
 80142f2:	4499      	add	r9, r3
 80142f4:	2200      	movs	r2, #0
 80142f6:	2300      	movs	r3, #0
 80142f8:	4620      	mov	r0, r4
 80142fa:	4629      	mov	r1, r5
 80142fc:	f7f4 fb1c 	bl	8008938 <__aeabi_dcmpeq>
 8014300:	b938      	cbnz	r0, 8014312 <__cvt+0xac>
 8014302:	2230      	movs	r2, #48	; 0x30
 8014304:	9b03      	ldr	r3, [sp, #12]
 8014306:	454b      	cmp	r3, r9
 8014308:	d205      	bcs.n	8014316 <__cvt+0xb0>
 801430a:	1c59      	adds	r1, r3, #1
 801430c:	9103      	str	r1, [sp, #12]
 801430e:	701a      	strb	r2, [r3, #0]
 8014310:	e7f8      	b.n	8014304 <__cvt+0x9e>
 8014312:	f8cd 900c 	str.w	r9, [sp, #12]
 8014316:	9b03      	ldr	r3, [sp, #12]
 8014318:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801431a:	eba3 0308 	sub.w	r3, r3, r8
 801431e:	4640      	mov	r0, r8
 8014320:	6013      	str	r3, [r2, #0]
 8014322:	b004      	add	sp, #16
 8014324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08014328 <__exponent>:
 8014328:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801432a:	2900      	cmp	r1, #0
 801432c:	4604      	mov	r4, r0
 801432e:	bfba      	itte	lt
 8014330:	4249      	neglt	r1, r1
 8014332:	232d      	movlt	r3, #45	; 0x2d
 8014334:	232b      	movge	r3, #43	; 0x2b
 8014336:	2909      	cmp	r1, #9
 8014338:	f804 2b02 	strb.w	r2, [r4], #2
 801433c:	7043      	strb	r3, [r0, #1]
 801433e:	dd20      	ble.n	8014382 <__exponent+0x5a>
 8014340:	f10d 0307 	add.w	r3, sp, #7
 8014344:	461f      	mov	r7, r3
 8014346:	260a      	movs	r6, #10
 8014348:	fb91 f5f6 	sdiv	r5, r1, r6
 801434c:	fb06 1115 	mls	r1, r6, r5, r1
 8014350:	3130      	adds	r1, #48	; 0x30
 8014352:	2d09      	cmp	r5, #9
 8014354:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014358:	f103 32ff 	add.w	r2, r3, #4294967295
 801435c:	4629      	mov	r1, r5
 801435e:	dc09      	bgt.n	8014374 <__exponent+0x4c>
 8014360:	3130      	adds	r1, #48	; 0x30
 8014362:	3b02      	subs	r3, #2
 8014364:	f802 1c01 	strb.w	r1, [r2, #-1]
 8014368:	42bb      	cmp	r3, r7
 801436a:	4622      	mov	r2, r4
 801436c:	d304      	bcc.n	8014378 <__exponent+0x50>
 801436e:	1a10      	subs	r0, r2, r0
 8014370:	b003      	add	sp, #12
 8014372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014374:	4613      	mov	r3, r2
 8014376:	e7e7      	b.n	8014348 <__exponent+0x20>
 8014378:	f813 2b01 	ldrb.w	r2, [r3], #1
 801437c:	f804 2b01 	strb.w	r2, [r4], #1
 8014380:	e7f2      	b.n	8014368 <__exponent+0x40>
 8014382:	2330      	movs	r3, #48	; 0x30
 8014384:	4419      	add	r1, r3
 8014386:	7083      	strb	r3, [r0, #2]
 8014388:	1d02      	adds	r2, r0, #4
 801438a:	70c1      	strb	r1, [r0, #3]
 801438c:	e7ef      	b.n	801436e <__exponent+0x46>
	...

08014390 <_printf_float>:
 8014390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014394:	b08d      	sub	sp, #52	; 0x34
 8014396:	460c      	mov	r4, r1
 8014398:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801439c:	4616      	mov	r6, r2
 801439e:	461f      	mov	r7, r3
 80143a0:	4605      	mov	r5, r0
 80143a2:	f001 fcb7 	bl	8015d14 <_localeconv_r>
 80143a6:	6803      	ldr	r3, [r0, #0]
 80143a8:	9304      	str	r3, [sp, #16]
 80143aa:	4618      	mov	r0, r3
 80143ac:	f7f3 fe48 	bl	8008040 <strlen>
 80143b0:	2300      	movs	r3, #0
 80143b2:	930a      	str	r3, [sp, #40]	; 0x28
 80143b4:	f8d8 3000 	ldr.w	r3, [r8]
 80143b8:	9005      	str	r0, [sp, #20]
 80143ba:	3307      	adds	r3, #7
 80143bc:	f023 0307 	bic.w	r3, r3, #7
 80143c0:	f103 0208 	add.w	r2, r3, #8
 80143c4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80143c8:	f8d4 b000 	ldr.w	fp, [r4]
 80143cc:	f8c8 2000 	str.w	r2, [r8]
 80143d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143d4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80143d8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80143dc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80143e0:	9307      	str	r3, [sp, #28]
 80143e2:	f8cd 8018 	str.w	r8, [sp, #24]
 80143e6:	f04f 32ff 	mov.w	r2, #4294967295
 80143ea:	4ba7      	ldr	r3, [pc, #668]	; (8014688 <_printf_float+0x2f8>)
 80143ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80143f0:	f7f4 fad4 	bl	800899c <__aeabi_dcmpun>
 80143f4:	bb70      	cbnz	r0, 8014454 <_printf_float+0xc4>
 80143f6:	f04f 32ff 	mov.w	r2, #4294967295
 80143fa:	4ba3      	ldr	r3, [pc, #652]	; (8014688 <_printf_float+0x2f8>)
 80143fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014400:	f7f4 faae 	bl	8008960 <__aeabi_dcmple>
 8014404:	bb30      	cbnz	r0, 8014454 <_printf_float+0xc4>
 8014406:	2200      	movs	r2, #0
 8014408:	2300      	movs	r3, #0
 801440a:	4640      	mov	r0, r8
 801440c:	4649      	mov	r1, r9
 801440e:	f7f4 fa9d 	bl	800894c <__aeabi_dcmplt>
 8014412:	b110      	cbz	r0, 801441a <_printf_float+0x8a>
 8014414:	232d      	movs	r3, #45	; 0x2d
 8014416:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801441a:	4a9c      	ldr	r2, [pc, #624]	; (801468c <_printf_float+0x2fc>)
 801441c:	4b9c      	ldr	r3, [pc, #624]	; (8014690 <_printf_float+0x300>)
 801441e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8014422:	bf8c      	ite	hi
 8014424:	4690      	movhi	r8, r2
 8014426:	4698      	movls	r8, r3
 8014428:	2303      	movs	r3, #3
 801442a:	f02b 0204 	bic.w	r2, fp, #4
 801442e:	6123      	str	r3, [r4, #16]
 8014430:	6022      	str	r2, [r4, #0]
 8014432:	f04f 0900 	mov.w	r9, #0
 8014436:	9700      	str	r7, [sp, #0]
 8014438:	4633      	mov	r3, r6
 801443a:	aa0b      	add	r2, sp, #44	; 0x2c
 801443c:	4621      	mov	r1, r4
 801443e:	4628      	mov	r0, r5
 8014440:	f000 f9e6 	bl	8014810 <_printf_common>
 8014444:	3001      	adds	r0, #1
 8014446:	f040 808d 	bne.w	8014564 <_printf_float+0x1d4>
 801444a:	f04f 30ff 	mov.w	r0, #4294967295
 801444e:	b00d      	add	sp, #52	; 0x34
 8014450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014454:	4642      	mov	r2, r8
 8014456:	464b      	mov	r3, r9
 8014458:	4640      	mov	r0, r8
 801445a:	4649      	mov	r1, r9
 801445c:	f7f4 fa9e 	bl	800899c <__aeabi_dcmpun>
 8014460:	b110      	cbz	r0, 8014468 <_printf_float+0xd8>
 8014462:	4a8c      	ldr	r2, [pc, #560]	; (8014694 <_printf_float+0x304>)
 8014464:	4b8c      	ldr	r3, [pc, #560]	; (8014698 <_printf_float+0x308>)
 8014466:	e7da      	b.n	801441e <_printf_float+0x8e>
 8014468:	6861      	ldr	r1, [r4, #4]
 801446a:	1c4b      	adds	r3, r1, #1
 801446c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8014470:	a80a      	add	r0, sp, #40	; 0x28
 8014472:	d13e      	bne.n	80144f2 <_printf_float+0x162>
 8014474:	2306      	movs	r3, #6
 8014476:	6063      	str	r3, [r4, #4]
 8014478:	2300      	movs	r3, #0
 801447a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801447e:	ab09      	add	r3, sp, #36	; 0x24
 8014480:	9300      	str	r3, [sp, #0]
 8014482:	ec49 8b10 	vmov	d0, r8, r9
 8014486:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801448a:	6022      	str	r2, [r4, #0]
 801448c:	f8cd a004 	str.w	sl, [sp, #4]
 8014490:	6861      	ldr	r1, [r4, #4]
 8014492:	4628      	mov	r0, r5
 8014494:	f7ff fee7 	bl	8014266 <__cvt>
 8014498:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 801449c:	2b47      	cmp	r3, #71	; 0x47
 801449e:	4680      	mov	r8, r0
 80144a0:	d109      	bne.n	80144b6 <_printf_float+0x126>
 80144a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80144a4:	1cd8      	adds	r0, r3, #3
 80144a6:	db02      	blt.n	80144ae <_printf_float+0x11e>
 80144a8:	6862      	ldr	r2, [r4, #4]
 80144aa:	4293      	cmp	r3, r2
 80144ac:	dd47      	ble.n	801453e <_printf_float+0x1ae>
 80144ae:	f1aa 0a02 	sub.w	sl, sl, #2
 80144b2:	fa5f fa8a 	uxtb.w	sl, sl
 80144b6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80144ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 80144bc:	d824      	bhi.n	8014508 <_printf_float+0x178>
 80144be:	3901      	subs	r1, #1
 80144c0:	4652      	mov	r2, sl
 80144c2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80144c6:	9109      	str	r1, [sp, #36]	; 0x24
 80144c8:	f7ff ff2e 	bl	8014328 <__exponent>
 80144cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80144ce:	1813      	adds	r3, r2, r0
 80144d0:	2a01      	cmp	r2, #1
 80144d2:	4681      	mov	r9, r0
 80144d4:	6123      	str	r3, [r4, #16]
 80144d6:	dc02      	bgt.n	80144de <_printf_float+0x14e>
 80144d8:	6822      	ldr	r2, [r4, #0]
 80144da:	07d1      	lsls	r1, r2, #31
 80144dc:	d501      	bpl.n	80144e2 <_printf_float+0x152>
 80144de:	3301      	adds	r3, #1
 80144e0:	6123      	str	r3, [r4, #16]
 80144e2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80144e6:	2b00      	cmp	r3, #0
 80144e8:	d0a5      	beq.n	8014436 <_printf_float+0xa6>
 80144ea:	232d      	movs	r3, #45	; 0x2d
 80144ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80144f0:	e7a1      	b.n	8014436 <_printf_float+0xa6>
 80144f2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80144f6:	f000 8177 	beq.w	80147e8 <_printf_float+0x458>
 80144fa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80144fe:	d1bb      	bne.n	8014478 <_printf_float+0xe8>
 8014500:	2900      	cmp	r1, #0
 8014502:	d1b9      	bne.n	8014478 <_printf_float+0xe8>
 8014504:	2301      	movs	r3, #1
 8014506:	e7b6      	b.n	8014476 <_printf_float+0xe6>
 8014508:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 801450c:	d119      	bne.n	8014542 <_printf_float+0x1b2>
 801450e:	2900      	cmp	r1, #0
 8014510:	6863      	ldr	r3, [r4, #4]
 8014512:	dd0c      	ble.n	801452e <_printf_float+0x19e>
 8014514:	6121      	str	r1, [r4, #16]
 8014516:	b913      	cbnz	r3, 801451e <_printf_float+0x18e>
 8014518:	6822      	ldr	r2, [r4, #0]
 801451a:	07d2      	lsls	r2, r2, #31
 801451c:	d502      	bpl.n	8014524 <_printf_float+0x194>
 801451e:	3301      	adds	r3, #1
 8014520:	440b      	add	r3, r1
 8014522:	6123      	str	r3, [r4, #16]
 8014524:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014526:	65a3      	str	r3, [r4, #88]	; 0x58
 8014528:	f04f 0900 	mov.w	r9, #0
 801452c:	e7d9      	b.n	80144e2 <_printf_float+0x152>
 801452e:	b913      	cbnz	r3, 8014536 <_printf_float+0x1a6>
 8014530:	6822      	ldr	r2, [r4, #0]
 8014532:	07d0      	lsls	r0, r2, #31
 8014534:	d501      	bpl.n	801453a <_printf_float+0x1aa>
 8014536:	3302      	adds	r3, #2
 8014538:	e7f3      	b.n	8014522 <_printf_float+0x192>
 801453a:	2301      	movs	r3, #1
 801453c:	e7f1      	b.n	8014522 <_printf_float+0x192>
 801453e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8014542:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8014546:	4293      	cmp	r3, r2
 8014548:	db05      	blt.n	8014556 <_printf_float+0x1c6>
 801454a:	6822      	ldr	r2, [r4, #0]
 801454c:	6123      	str	r3, [r4, #16]
 801454e:	07d1      	lsls	r1, r2, #31
 8014550:	d5e8      	bpl.n	8014524 <_printf_float+0x194>
 8014552:	3301      	adds	r3, #1
 8014554:	e7e5      	b.n	8014522 <_printf_float+0x192>
 8014556:	2b00      	cmp	r3, #0
 8014558:	bfd4      	ite	le
 801455a:	f1c3 0302 	rsble	r3, r3, #2
 801455e:	2301      	movgt	r3, #1
 8014560:	4413      	add	r3, r2
 8014562:	e7de      	b.n	8014522 <_printf_float+0x192>
 8014564:	6823      	ldr	r3, [r4, #0]
 8014566:	055a      	lsls	r2, r3, #21
 8014568:	d407      	bmi.n	801457a <_printf_float+0x1ea>
 801456a:	6923      	ldr	r3, [r4, #16]
 801456c:	4642      	mov	r2, r8
 801456e:	4631      	mov	r1, r6
 8014570:	4628      	mov	r0, r5
 8014572:	47b8      	blx	r7
 8014574:	3001      	adds	r0, #1
 8014576:	d12b      	bne.n	80145d0 <_printf_float+0x240>
 8014578:	e767      	b.n	801444a <_printf_float+0xba>
 801457a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801457e:	f240 80dc 	bls.w	801473a <_printf_float+0x3aa>
 8014582:	2200      	movs	r2, #0
 8014584:	2300      	movs	r3, #0
 8014586:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801458a:	f7f4 f9d5 	bl	8008938 <__aeabi_dcmpeq>
 801458e:	2800      	cmp	r0, #0
 8014590:	d033      	beq.n	80145fa <_printf_float+0x26a>
 8014592:	2301      	movs	r3, #1
 8014594:	4a41      	ldr	r2, [pc, #260]	; (801469c <_printf_float+0x30c>)
 8014596:	4631      	mov	r1, r6
 8014598:	4628      	mov	r0, r5
 801459a:	47b8      	blx	r7
 801459c:	3001      	adds	r0, #1
 801459e:	f43f af54 	beq.w	801444a <_printf_float+0xba>
 80145a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80145a6:	429a      	cmp	r2, r3
 80145a8:	db02      	blt.n	80145b0 <_printf_float+0x220>
 80145aa:	6823      	ldr	r3, [r4, #0]
 80145ac:	07d8      	lsls	r0, r3, #31
 80145ae:	d50f      	bpl.n	80145d0 <_printf_float+0x240>
 80145b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80145b4:	4631      	mov	r1, r6
 80145b6:	4628      	mov	r0, r5
 80145b8:	47b8      	blx	r7
 80145ba:	3001      	adds	r0, #1
 80145bc:	f43f af45 	beq.w	801444a <_printf_float+0xba>
 80145c0:	f04f 0800 	mov.w	r8, #0
 80145c4:	f104 091a 	add.w	r9, r4, #26
 80145c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80145ca:	3b01      	subs	r3, #1
 80145cc:	4543      	cmp	r3, r8
 80145ce:	dc09      	bgt.n	80145e4 <_printf_float+0x254>
 80145d0:	6823      	ldr	r3, [r4, #0]
 80145d2:	079b      	lsls	r3, r3, #30
 80145d4:	f100 8103 	bmi.w	80147de <_printf_float+0x44e>
 80145d8:	68e0      	ldr	r0, [r4, #12]
 80145da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80145dc:	4298      	cmp	r0, r3
 80145de:	bfb8      	it	lt
 80145e0:	4618      	movlt	r0, r3
 80145e2:	e734      	b.n	801444e <_printf_float+0xbe>
 80145e4:	2301      	movs	r3, #1
 80145e6:	464a      	mov	r2, r9
 80145e8:	4631      	mov	r1, r6
 80145ea:	4628      	mov	r0, r5
 80145ec:	47b8      	blx	r7
 80145ee:	3001      	adds	r0, #1
 80145f0:	f43f af2b 	beq.w	801444a <_printf_float+0xba>
 80145f4:	f108 0801 	add.w	r8, r8, #1
 80145f8:	e7e6      	b.n	80145c8 <_printf_float+0x238>
 80145fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80145fc:	2b00      	cmp	r3, #0
 80145fe:	dc2b      	bgt.n	8014658 <_printf_float+0x2c8>
 8014600:	2301      	movs	r3, #1
 8014602:	4a26      	ldr	r2, [pc, #152]	; (801469c <_printf_float+0x30c>)
 8014604:	4631      	mov	r1, r6
 8014606:	4628      	mov	r0, r5
 8014608:	47b8      	blx	r7
 801460a:	3001      	adds	r0, #1
 801460c:	f43f af1d 	beq.w	801444a <_printf_float+0xba>
 8014610:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014612:	b923      	cbnz	r3, 801461e <_printf_float+0x28e>
 8014614:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014616:	b913      	cbnz	r3, 801461e <_printf_float+0x28e>
 8014618:	6823      	ldr	r3, [r4, #0]
 801461a:	07d9      	lsls	r1, r3, #31
 801461c:	d5d8      	bpl.n	80145d0 <_printf_float+0x240>
 801461e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014622:	4631      	mov	r1, r6
 8014624:	4628      	mov	r0, r5
 8014626:	47b8      	blx	r7
 8014628:	3001      	adds	r0, #1
 801462a:	f43f af0e 	beq.w	801444a <_printf_float+0xba>
 801462e:	f04f 0900 	mov.w	r9, #0
 8014632:	f104 0a1a 	add.w	sl, r4, #26
 8014636:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014638:	425b      	negs	r3, r3
 801463a:	454b      	cmp	r3, r9
 801463c:	dc01      	bgt.n	8014642 <_printf_float+0x2b2>
 801463e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014640:	e794      	b.n	801456c <_printf_float+0x1dc>
 8014642:	2301      	movs	r3, #1
 8014644:	4652      	mov	r2, sl
 8014646:	4631      	mov	r1, r6
 8014648:	4628      	mov	r0, r5
 801464a:	47b8      	blx	r7
 801464c:	3001      	adds	r0, #1
 801464e:	f43f aefc 	beq.w	801444a <_printf_float+0xba>
 8014652:	f109 0901 	add.w	r9, r9, #1
 8014656:	e7ee      	b.n	8014636 <_printf_float+0x2a6>
 8014658:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801465a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801465c:	429a      	cmp	r2, r3
 801465e:	bfa8      	it	ge
 8014660:	461a      	movge	r2, r3
 8014662:	2a00      	cmp	r2, #0
 8014664:	4691      	mov	r9, r2
 8014666:	dd07      	ble.n	8014678 <_printf_float+0x2e8>
 8014668:	4613      	mov	r3, r2
 801466a:	4631      	mov	r1, r6
 801466c:	4642      	mov	r2, r8
 801466e:	4628      	mov	r0, r5
 8014670:	47b8      	blx	r7
 8014672:	3001      	adds	r0, #1
 8014674:	f43f aee9 	beq.w	801444a <_printf_float+0xba>
 8014678:	f104 031a 	add.w	r3, r4, #26
 801467c:	f04f 0b00 	mov.w	fp, #0
 8014680:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014684:	9306      	str	r3, [sp, #24]
 8014686:	e015      	b.n	80146b4 <_printf_float+0x324>
 8014688:	7fefffff 	.word	0x7fefffff
 801468c:	08016ae8 	.word	0x08016ae8
 8014690:	08016ae4 	.word	0x08016ae4
 8014694:	08016af0 	.word	0x08016af0
 8014698:	08016aec 	.word	0x08016aec
 801469c:	08016af4 	.word	0x08016af4
 80146a0:	2301      	movs	r3, #1
 80146a2:	9a06      	ldr	r2, [sp, #24]
 80146a4:	4631      	mov	r1, r6
 80146a6:	4628      	mov	r0, r5
 80146a8:	47b8      	blx	r7
 80146aa:	3001      	adds	r0, #1
 80146ac:	f43f aecd 	beq.w	801444a <_printf_float+0xba>
 80146b0:	f10b 0b01 	add.w	fp, fp, #1
 80146b4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80146b8:	ebaa 0309 	sub.w	r3, sl, r9
 80146bc:	455b      	cmp	r3, fp
 80146be:	dcef      	bgt.n	80146a0 <_printf_float+0x310>
 80146c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80146c4:	429a      	cmp	r2, r3
 80146c6:	44d0      	add	r8, sl
 80146c8:	db15      	blt.n	80146f6 <_printf_float+0x366>
 80146ca:	6823      	ldr	r3, [r4, #0]
 80146cc:	07da      	lsls	r2, r3, #31
 80146ce:	d412      	bmi.n	80146f6 <_printf_float+0x366>
 80146d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80146d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80146d4:	eba3 020a 	sub.w	r2, r3, sl
 80146d8:	eba3 0a01 	sub.w	sl, r3, r1
 80146dc:	4592      	cmp	sl, r2
 80146de:	bfa8      	it	ge
 80146e0:	4692      	movge	sl, r2
 80146e2:	f1ba 0f00 	cmp.w	sl, #0
 80146e6:	dc0e      	bgt.n	8014706 <_printf_float+0x376>
 80146e8:	f04f 0800 	mov.w	r8, #0
 80146ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80146f0:	f104 091a 	add.w	r9, r4, #26
 80146f4:	e019      	b.n	801472a <_printf_float+0x39a>
 80146f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80146fa:	4631      	mov	r1, r6
 80146fc:	4628      	mov	r0, r5
 80146fe:	47b8      	blx	r7
 8014700:	3001      	adds	r0, #1
 8014702:	d1e5      	bne.n	80146d0 <_printf_float+0x340>
 8014704:	e6a1      	b.n	801444a <_printf_float+0xba>
 8014706:	4653      	mov	r3, sl
 8014708:	4642      	mov	r2, r8
 801470a:	4631      	mov	r1, r6
 801470c:	4628      	mov	r0, r5
 801470e:	47b8      	blx	r7
 8014710:	3001      	adds	r0, #1
 8014712:	d1e9      	bne.n	80146e8 <_printf_float+0x358>
 8014714:	e699      	b.n	801444a <_printf_float+0xba>
 8014716:	2301      	movs	r3, #1
 8014718:	464a      	mov	r2, r9
 801471a:	4631      	mov	r1, r6
 801471c:	4628      	mov	r0, r5
 801471e:	47b8      	blx	r7
 8014720:	3001      	adds	r0, #1
 8014722:	f43f ae92 	beq.w	801444a <_printf_float+0xba>
 8014726:	f108 0801 	add.w	r8, r8, #1
 801472a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801472e:	1a9b      	subs	r3, r3, r2
 8014730:	eba3 030a 	sub.w	r3, r3, sl
 8014734:	4543      	cmp	r3, r8
 8014736:	dcee      	bgt.n	8014716 <_printf_float+0x386>
 8014738:	e74a      	b.n	80145d0 <_printf_float+0x240>
 801473a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801473c:	2a01      	cmp	r2, #1
 801473e:	dc01      	bgt.n	8014744 <_printf_float+0x3b4>
 8014740:	07db      	lsls	r3, r3, #31
 8014742:	d53a      	bpl.n	80147ba <_printf_float+0x42a>
 8014744:	2301      	movs	r3, #1
 8014746:	4642      	mov	r2, r8
 8014748:	4631      	mov	r1, r6
 801474a:	4628      	mov	r0, r5
 801474c:	47b8      	blx	r7
 801474e:	3001      	adds	r0, #1
 8014750:	f43f ae7b 	beq.w	801444a <_printf_float+0xba>
 8014754:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014758:	4631      	mov	r1, r6
 801475a:	4628      	mov	r0, r5
 801475c:	47b8      	blx	r7
 801475e:	3001      	adds	r0, #1
 8014760:	f108 0801 	add.w	r8, r8, #1
 8014764:	f43f ae71 	beq.w	801444a <_printf_float+0xba>
 8014768:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801476a:	2200      	movs	r2, #0
 801476c:	f103 3aff 	add.w	sl, r3, #4294967295
 8014770:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014774:	2300      	movs	r3, #0
 8014776:	f7f4 f8df 	bl	8008938 <__aeabi_dcmpeq>
 801477a:	b9c8      	cbnz	r0, 80147b0 <_printf_float+0x420>
 801477c:	4653      	mov	r3, sl
 801477e:	4642      	mov	r2, r8
 8014780:	4631      	mov	r1, r6
 8014782:	4628      	mov	r0, r5
 8014784:	47b8      	blx	r7
 8014786:	3001      	adds	r0, #1
 8014788:	d10e      	bne.n	80147a8 <_printf_float+0x418>
 801478a:	e65e      	b.n	801444a <_printf_float+0xba>
 801478c:	2301      	movs	r3, #1
 801478e:	4652      	mov	r2, sl
 8014790:	4631      	mov	r1, r6
 8014792:	4628      	mov	r0, r5
 8014794:	47b8      	blx	r7
 8014796:	3001      	adds	r0, #1
 8014798:	f43f ae57 	beq.w	801444a <_printf_float+0xba>
 801479c:	f108 0801 	add.w	r8, r8, #1
 80147a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80147a2:	3b01      	subs	r3, #1
 80147a4:	4543      	cmp	r3, r8
 80147a6:	dcf1      	bgt.n	801478c <_printf_float+0x3fc>
 80147a8:	464b      	mov	r3, r9
 80147aa:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80147ae:	e6de      	b.n	801456e <_printf_float+0x1de>
 80147b0:	f04f 0800 	mov.w	r8, #0
 80147b4:	f104 0a1a 	add.w	sl, r4, #26
 80147b8:	e7f2      	b.n	80147a0 <_printf_float+0x410>
 80147ba:	2301      	movs	r3, #1
 80147bc:	e7df      	b.n	801477e <_printf_float+0x3ee>
 80147be:	2301      	movs	r3, #1
 80147c0:	464a      	mov	r2, r9
 80147c2:	4631      	mov	r1, r6
 80147c4:	4628      	mov	r0, r5
 80147c6:	47b8      	blx	r7
 80147c8:	3001      	adds	r0, #1
 80147ca:	f43f ae3e 	beq.w	801444a <_printf_float+0xba>
 80147ce:	f108 0801 	add.w	r8, r8, #1
 80147d2:	68e3      	ldr	r3, [r4, #12]
 80147d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80147d6:	1a9b      	subs	r3, r3, r2
 80147d8:	4543      	cmp	r3, r8
 80147da:	dcf0      	bgt.n	80147be <_printf_float+0x42e>
 80147dc:	e6fc      	b.n	80145d8 <_printf_float+0x248>
 80147de:	f04f 0800 	mov.w	r8, #0
 80147e2:	f104 0919 	add.w	r9, r4, #25
 80147e6:	e7f4      	b.n	80147d2 <_printf_float+0x442>
 80147e8:	2900      	cmp	r1, #0
 80147ea:	f43f ae8b 	beq.w	8014504 <_printf_float+0x174>
 80147ee:	2300      	movs	r3, #0
 80147f0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80147f4:	ab09      	add	r3, sp, #36	; 0x24
 80147f6:	9300      	str	r3, [sp, #0]
 80147f8:	ec49 8b10 	vmov	d0, r8, r9
 80147fc:	6022      	str	r2, [r4, #0]
 80147fe:	f8cd a004 	str.w	sl, [sp, #4]
 8014802:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014806:	4628      	mov	r0, r5
 8014808:	f7ff fd2d 	bl	8014266 <__cvt>
 801480c:	4680      	mov	r8, r0
 801480e:	e648      	b.n	80144a2 <_printf_float+0x112>

08014810 <_printf_common>:
 8014810:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014814:	4691      	mov	r9, r2
 8014816:	461f      	mov	r7, r3
 8014818:	688a      	ldr	r2, [r1, #8]
 801481a:	690b      	ldr	r3, [r1, #16]
 801481c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014820:	4293      	cmp	r3, r2
 8014822:	bfb8      	it	lt
 8014824:	4613      	movlt	r3, r2
 8014826:	f8c9 3000 	str.w	r3, [r9]
 801482a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801482e:	4606      	mov	r6, r0
 8014830:	460c      	mov	r4, r1
 8014832:	b112      	cbz	r2, 801483a <_printf_common+0x2a>
 8014834:	3301      	adds	r3, #1
 8014836:	f8c9 3000 	str.w	r3, [r9]
 801483a:	6823      	ldr	r3, [r4, #0]
 801483c:	0699      	lsls	r1, r3, #26
 801483e:	bf42      	ittt	mi
 8014840:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014844:	3302      	addmi	r3, #2
 8014846:	f8c9 3000 	strmi.w	r3, [r9]
 801484a:	6825      	ldr	r5, [r4, #0]
 801484c:	f015 0506 	ands.w	r5, r5, #6
 8014850:	d107      	bne.n	8014862 <_printf_common+0x52>
 8014852:	f104 0a19 	add.w	sl, r4, #25
 8014856:	68e3      	ldr	r3, [r4, #12]
 8014858:	f8d9 2000 	ldr.w	r2, [r9]
 801485c:	1a9b      	subs	r3, r3, r2
 801485e:	42ab      	cmp	r3, r5
 8014860:	dc28      	bgt.n	80148b4 <_printf_common+0xa4>
 8014862:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8014866:	6822      	ldr	r2, [r4, #0]
 8014868:	3300      	adds	r3, #0
 801486a:	bf18      	it	ne
 801486c:	2301      	movne	r3, #1
 801486e:	0692      	lsls	r2, r2, #26
 8014870:	d42d      	bmi.n	80148ce <_printf_common+0xbe>
 8014872:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014876:	4639      	mov	r1, r7
 8014878:	4630      	mov	r0, r6
 801487a:	47c0      	blx	r8
 801487c:	3001      	adds	r0, #1
 801487e:	d020      	beq.n	80148c2 <_printf_common+0xb2>
 8014880:	6823      	ldr	r3, [r4, #0]
 8014882:	68e5      	ldr	r5, [r4, #12]
 8014884:	f8d9 2000 	ldr.w	r2, [r9]
 8014888:	f003 0306 	and.w	r3, r3, #6
 801488c:	2b04      	cmp	r3, #4
 801488e:	bf08      	it	eq
 8014890:	1aad      	subeq	r5, r5, r2
 8014892:	68a3      	ldr	r3, [r4, #8]
 8014894:	6922      	ldr	r2, [r4, #16]
 8014896:	bf0c      	ite	eq
 8014898:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801489c:	2500      	movne	r5, #0
 801489e:	4293      	cmp	r3, r2
 80148a0:	bfc4      	itt	gt
 80148a2:	1a9b      	subgt	r3, r3, r2
 80148a4:	18ed      	addgt	r5, r5, r3
 80148a6:	f04f 0900 	mov.w	r9, #0
 80148aa:	341a      	adds	r4, #26
 80148ac:	454d      	cmp	r5, r9
 80148ae:	d11a      	bne.n	80148e6 <_printf_common+0xd6>
 80148b0:	2000      	movs	r0, #0
 80148b2:	e008      	b.n	80148c6 <_printf_common+0xb6>
 80148b4:	2301      	movs	r3, #1
 80148b6:	4652      	mov	r2, sl
 80148b8:	4639      	mov	r1, r7
 80148ba:	4630      	mov	r0, r6
 80148bc:	47c0      	blx	r8
 80148be:	3001      	adds	r0, #1
 80148c0:	d103      	bne.n	80148ca <_printf_common+0xba>
 80148c2:	f04f 30ff 	mov.w	r0, #4294967295
 80148c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80148ca:	3501      	adds	r5, #1
 80148cc:	e7c3      	b.n	8014856 <_printf_common+0x46>
 80148ce:	18e1      	adds	r1, r4, r3
 80148d0:	1c5a      	adds	r2, r3, #1
 80148d2:	2030      	movs	r0, #48	; 0x30
 80148d4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80148d8:	4422      	add	r2, r4
 80148da:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80148de:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80148e2:	3302      	adds	r3, #2
 80148e4:	e7c5      	b.n	8014872 <_printf_common+0x62>
 80148e6:	2301      	movs	r3, #1
 80148e8:	4622      	mov	r2, r4
 80148ea:	4639      	mov	r1, r7
 80148ec:	4630      	mov	r0, r6
 80148ee:	47c0      	blx	r8
 80148f0:	3001      	adds	r0, #1
 80148f2:	d0e6      	beq.n	80148c2 <_printf_common+0xb2>
 80148f4:	f109 0901 	add.w	r9, r9, #1
 80148f8:	e7d8      	b.n	80148ac <_printf_common+0x9c>
	...

080148fc <_printf_i>:
 80148fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014900:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8014904:	460c      	mov	r4, r1
 8014906:	7e09      	ldrb	r1, [r1, #24]
 8014908:	b085      	sub	sp, #20
 801490a:	296e      	cmp	r1, #110	; 0x6e
 801490c:	4617      	mov	r7, r2
 801490e:	4606      	mov	r6, r0
 8014910:	4698      	mov	r8, r3
 8014912:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014914:	f000 80b3 	beq.w	8014a7e <_printf_i+0x182>
 8014918:	d822      	bhi.n	8014960 <_printf_i+0x64>
 801491a:	2963      	cmp	r1, #99	; 0x63
 801491c:	d036      	beq.n	801498c <_printf_i+0x90>
 801491e:	d80a      	bhi.n	8014936 <_printf_i+0x3a>
 8014920:	2900      	cmp	r1, #0
 8014922:	f000 80b9 	beq.w	8014a98 <_printf_i+0x19c>
 8014926:	2958      	cmp	r1, #88	; 0x58
 8014928:	f000 8083 	beq.w	8014a32 <_printf_i+0x136>
 801492c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014930:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8014934:	e032      	b.n	801499c <_printf_i+0xa0>
 8014936:	2964      	cmp	r1, #100	; 0x64
 8014938:	d001      	beq.n	801493e <_printf_i+0x42>
 801493a:	2969      	cmp	r1, #105	; 0x69
 801493c:	d1f6      	bne.n	801492c <_printf_i+0x30>
 801493e:	6820      	ldr	r0, [r4, #0]
 8014940:	6813      	ldr	r3, [r2, #0]
 8014942:	0605      	lsls	r5, r0, #24
 8014944:	f103 0104 	add.w	r1, r3, #4
 8014948:	d52a      	bpl.n	80149a0 <_printf_i+0xa4>
 801494a:	681b      	ldr	r3, [r3, #0]
 801494c:	6011      	str	r1, [r2, #0]
 801494e:	2b00      	cmp	r3, #0
 8014950:	da03      	bge.n	801495a <_printf_i+0x5e>
 8014952:	222d      	movs	r2, #45	; 0x2d
 8014954:	425b      	negs	r3, r3
 8014956:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801495a:	486f      	ldr	r0, [pc, #444]	; (8014b18 <_printf_i+0x21c>)
 801495c:	220a      	movs	r2, #10
 801495e:	e039      	b.n	80149d4 <_printf_i+0xd8>
 8014960:	2973      	cmp	r1, #115	; 0x73
 8014962:	f000 809d 	beq.w	8014aa0 <_printf_i+0x1a4>
 8014966:	d808      	bhi.n	801497a <_printf_i+0x7e>
 8014968:	296f      	cmp	r1, #111	; 0x6f
 801496a:	d020      	beq.n	80149ae <_printf_i+0xb2>
 801496c:	2970      	cmp	r1, #112	; 0x70
 801496e:	d1dd      	bne.n	801492c <_printf_i+0x30>
 8014970:	6823      	ldr	r3, [r4, #0]
 8014972:	f043 0320 	orr.w	r3, r3, #32
 8014976:	6023      	str	r3, [r4, #0]
 8014978:	e003      	b.n	8014982 <_printf_i+0x86>
 801497a:	2975      	cmp	r1, #117	; 0x75
 801497c:	d017      	beq.n	80149ae <_printf_i+0xb2>
 801497e:	2978      	cmp	r1, #120	; 0x78
 8014980:	d1d4      	bne.n	801492c <_printf_i+0x30>
 8014982:	2378      	movs	r3, #120	; 0x78
 8014984:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014988:	4864      	ldr	r0, [pc, #400]	; (8014b1c <_printf_i+0x220>)
 801498a:	e055      	b.n	8014a38 <_printf_i+0x13c>
 801498c:	6813      	ldr	r3, [r2, #0]
 801498e:	1d19      	adds	r1, r3, #4
 8014990:	681b      	ldr	r3, [r3, #0]
 8014992:	6011      	str	r1, [r2, #0]
 8014994:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014998:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801499c:	2301      	movs	r3, #1
 801499e:	e08c      	b.n	8014aba <_printf_i+0x1be>
 80149a0:	681b      	ldr	r3, [r3, #0]
 80149a2:	6011      	str	r1, [r2, #0]
 80149a4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80149a8:	bf18      	it	ne
 80149aa:	b21b      	sxthne	r3, r3
 80149ac:	e7cf      	b.n	801494e <_printf_i+0x52>
 80149ae:	6813      	ldr	r3, [r2, #0]
 80149b0:	6825      	ldr	r5, [r4, #0]
 80149b2:	1d18      	adds	r0, r3, #4
 80149b4:	6010      	str	r0, [r2, #0]
 80149b6:	0628      	lsls	r0, r5, #24
 80149b8:	d501      	bpl.n	80149be <_printf_i+0xc2>
 80149ba:	681b      	ldr	r3, [r3, #0]
 80149bc:	e002      	b.n	80149c4 <_printf_i+0xc8>
 80149be:	0668      	lsls	r0, r5, #25
 80149c0:	d5fb      	bpl.n	80149ba <_printf_i+0xbe>
 80149c2:	881b      	ldrh	r3, [r3, #0]
 80149c4:	4854      	ldr	r0, [pc, #336]	; (8014b18 <_printf_i+0x21c>)
 80149c6:	296f      	cmp	r1, #111	; 0x6f
 80149c8:	bf14      	ite	ne
 80149ca:	220a      	movne	r2, #10
 80149cc:	2208      	moveq	r2, #8
 80149ce:	2100      	movs	r1, #0
 80149d0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80149d4:	6865      	ldr	r5, [r4, #4]
 80149d6:	60a5      	str	r5, [r4, #8]
 80149d8:	2d00      	cmp	r5, #0
 80149da:	f2c0 8095 	blt.w	8014b08 <_printf_i+0x20c>
 80149de:	6821      	ldr	r1, [r4, #0]
 80149e0:	f021 0104 	bic.w	r1, r1, #4
 80149e4:	6021      	str	r1, [r4, #0]
 80149e6:	2b00      	cmp	r3, #0
 80149e8:	d13d      	bne.n	8014a66 <_printf_i+0x16a>
 80149ea:	2d00      	cmp	r5, #0
 80149ec:	f040 808e 	bne.w	8014b0c <_printf_i+0x210>
 80149f0:	4665      	mov	r5, ip
 80149f2:	2a08      	cmp	r2, #8
 80149f4:	d10b      	bne.n	8014a0e <_printf_i+0x112>
 80149f6:	6823      	ldr	r3, [r4, #0]
 80149f8:	07db      	lsls	r3, r3, #31
 80149fa:	d508      	bpl.n	8014a0e <_printf_i+0x112>
 80149fc:	6923      	ldr	r3, [r4, #16]
 80149fe:	6862      	ldr	r2, [r4, #4]
 8014a00:	429a      	cmp	r2, r3
 8014a02:	bfde      	ittt	le
 8014a04:	2330      	movle	r3, #48	; 0x30
 8014a06:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014a0a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014a0e:	ebac 0305 	sub.w	r3, ip, r5
 8014a12:	6123      	str	r3, [r4, #16]
 8014a14:	f8cd 8000 	str.w	r8, [sp]
 8014a18:	463b      	mov	r3, r7
 8014a1a:	aa03      	add	r2, sp, #12
 8014a1c:	4621      	mov	r1, r4
 8014a1e:	4630      	mov	r0, r6
 8014a20:	f7ff fef6 	bl	8014810 <_printf_common>
 8014a24:	3001      	adds	r0, #1
 8014a26:	d14d      	bne.n	8014ac4 <_printf_i+0x1c8>
 8014a28:	f04f 30ff 	mov.w	r0, #4294967295
 8014a2c:	b005      	add	sp, #20
 8014a2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014a32:	4839      	ldr	r0, [pc, #228]	; (8014b18 <_printf_i+0x21c>)
 8014a34:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8014a38:	6813      	ldr	r3, [r2, #0]
 8014a3a:	6821      	ldr	r1, [r4, #0]
 8014a3c:	1d1d      	adds	r5, r3, #4
 8014a3e:	681b      	ldr	r3, [r3, #0]
 8014a40:	6015      	str	r5, [r2, #0]
 8014a42:	060a      	lsls	r2, r1, #24
 8014a44:	d50b      	bpl.n	8014a5e <_printf_i+0x162>
 8014a46:	07ca      	lsls	r2, r1, #31
 8014a48:	bf44      	itt	mi
 8014a4a:	f041 0120 	orrmi.w	r1, r1, #32
 8014a4e:	6021      	strmi	r1, [r4, #0]
 8014a50:	b91b      	cbnz	r3, 8014a5a <_printf_i+0x15e>
 8014a52:	6822      	ldr	r2, [r4, #0]
 8014a54:	f022 0220 	bic.w	r2, r2, #32
 8014a58:	6022      	str	r2, [r4, #0]
 8014a5a:	2210      	movs	r2, #16
 8014a5c:	e7b7      	b.n	80149ce <_printf_i+0xd2>
 8014a5e:	064d      	lsls	r5, r1, #25
 8014a60:	bf48      	it	mi
 8014a62:	b29b      	uxthmi	r3, r3
 8014a64:	e7ef      	b.n	8014a46 <_printf_i+0x14a>
 8014a66:	4665      	mov	r5, ip
 8014a68:	fbb3 f1f2 	udiv	r1, r3, r2
 8014a6c:	fb02 3311 	mls	r3, r2, r1, r3
 8014a70:	5cc3      	ldrb	r3, [r0, r3]
 8014a72:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8014a76:	460b      	mov	r3, r1
 8014a78:	2900      	cmp	r1, #0
 8014a7a:	d1f5      	bne.n	8014a68 <_printf_i+0x16c>
 8014a7c:	e7b9      	b.n	80149f2 <_printf_i+0xf6>
 8014a7e:	6813      	ldr	r3, [r2, #0]
 8014a80:	6825      	ldr	r5, [r4, #0]
 8014a82:	6961      	ldr	r1, [r4, #20]
 8014a84:	1d18      	adds	r0, r3, #4
 8014a86:	6010      	str	r0, [r2, #0]
 8014a88:	0628      	lsls	r0, r5, #24
 8014a8a:	681b      	ldr	r3, [r3, #0]
 8014a8c:	d501      	bpl.n	8014a92 <_printf_i+0x196>
 8014a8e:	6019      	str	r1, [r3, #0]
 8014a90:	e002      	b.n	8014a98 <_printf_i+0x19c>
 8014a92:	066a      	lsls	r2, r5, #25
 8014a94:	d5fb      	bpl.n	8014a8e <_printf_i+0x192>
 8014a96:	8019      	strh	r1, [r3, #0]
 8014a98:	2300      	movs	r3, #0
 8014a9a:	6123      	str	r3, [r4, #16]
 8014a9c:	4665      	mov	r5, ip
 8014a9e:	e7b9      	b.n	8014a14 <_printf_i+0x118>
 8014aa0:	6813      	ldr	r3, [r2, #0]
 8014aa2:	1d19      	adds	r1, r3, #4
 8014aa4:	6011      	str	r1, [r2, #0]
 8014aa6:	681d      	ldr	r5, [r3, #0]
 8014aa8:	6862      	ldr	r2, [r4, #4]
 8014aaa:	2100      	movs	r1, #0
 8014aac:	4628      	mov	r0, r5
 8014aae:	f7f3 facf 	bl	8008050 <memchr>
 8014ab2:	b108      	cbz	r0, 8014ab8 <_printf_i+0x1bc>
 8014ab4:	1b40      	subs	r0, r0, r5
 8014ab6:	6060      	str	r0, [r4, #4]
 8014ab8:	6863      	ldr	r3, [r4, #4]
 8014aba:	6123      	str	r3, [r4, #16]
 8014abc:	2300      	movs	r3, #0
 8014abe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014ac2:	e7a7      	b.n	8014a14 <_printf_i+0x118>
 8014ac4:	6923      	ldr	r3, [r4, #16]
 8014ac6:	462a      	mov	r2, r5
 8014ac8:	4639      	mov	r1, r7
 8014aca:	4630      	mov	r0, r6
 8014acc:	47c0      	blx	r8
 8014ace:	3001      	adds	r0, #1
 8014ad0:	d0aa      	beq.n	8014a28 <_printf_i+0x12c>
 8014ad2:	6823      	ldr	r3, [r4, #0]
 8014ad4:	079b      	lsls	r3, r3, #30
 8014ad6:	d413      	bmi.n	8014b00 <_printf_i+0x204>
 8014ad8:	68e0      	ldr	r0, [r4, #12]
 8014ada:	9b03      	ldr	r3, [sp, #12]
 8014adc:	4298      	cmp	r0, r3
 8014ade:	bfb8      	it	lt
 8014ae0:	4618      	movlt	r0, r3
 8014ae2:	e7a3      	b.n	8014a2c <_printf_i+0x130>
 8014ae4:	2301      	movs	r3, #1
 8014ae6:	464a      	mov	r2, r9
 8014ae8:	4639      	mov	r1, r7
 8014aea:	4630      	mov	r0, r6
 8014aec:	47c0      	blx	r8
 8014aee:	3001      	adds	r0, #1
 8014af0:	d09a      	beq.n	8014a28 <_printf_i+0x12c>
 8014af2:	3501      	adds	r5, #1
 8014af4:	68e3      	ldr	r3, [r4, #12]
 8014af6:	9a03      	ldr	r2, [sp, #12]
 8014af8:	1a9b      	subs	r3, r3, r2
 8014afa:	42ab      	cmp	r3, r5
 8014afc:	dcf2      	bgt.n	8014ae4 <_printf_i+0x1e8>
 8014afe:	e7eb      	b.n	8014ad8 <_printf_i+0x1dc>
 8014b00:	2500      	movs	r5, #0
 8014b02:	f104 0919 	add.w	r9, r4, #25
 8014b06:	e7f5      	b.n	8014af4 <_printf_i+0x1f8>
 8014b08:	2b00      	cmp	r3, #0
 8014b0a:	d1ac      	bne.n	8014a66 <_printf_i+0x16a>
 8014b0c:	7803      	ldrb	r3, [r0, #0]
 8014b0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014b12:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014b16:	e76c      	b.n	80149f2 <_printf_i+0xf6>
 8014b18:	08016af6 	.word	0x08016af6
 8014b1c:	08016b07 	.word	0x08016b07

08014b20 <iprintf>:
 8014b20:	b40f      	push	{r0, r1, r2, r3}
 8014b22:	4b0a      	ldr	r3, [pc, #40]	; (8014b4c <iprintf+0x2c>)
 8014b24:	b513      	push	{r0, r1, r4, lr}
 8014b26:	681c      	ldr	r4, [r3, #0]
 8014b28:	b124      	cbz	r4, 8014b34 <iprintf+0x14>
 8014b2a:	69a3      	ldr	r3, [r4, #24]
 8014b2c:	b913      	cbnz	r3, 8014b34 <iprintf+0x14>
 8014b2e:	4620      	mov	r0, r4
 8014b30:	f001 f866 	bl	8015c00 <__sinit>
 8014b34:	ab05      	add	r3, sp, #20
 8014b36:	9a04      	ldr	r2, [sp, #16]
 8014b38:	68a1      	ldr	r1, [r4, #8]
 8014b3a:	9301      	str	r3, [sp, #4]
 8014b3c:	4620      	mov	r0, r4
 8014b3e:	f001 fd1f 	bl	8016580 <_vfiprintf_r>
 8014b42:	b002      	add	sp, #8
 8014b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014b48:	b004      	add	sp, #16
 8014b4a:	4770      	bx	lr
 8014b4c:	20000d00 	.word	0x20000d00

08014b50 <_puts_r>:
 8014b50:	b570      	push	{r4, r5, r6, lr}
 8014b52:	460e      	mov	r6, r1
 8014b54:	4605      	mov	r5, r0
 8014b56:	b118      	cbz	r0, 8014b60 <_puts_r+0x10>
 8014b58:	6983      	ldr	r3, [r0, #24]
 8014b5a:	b90b      	cbnz	r3, 8014b60 <_puts_r+0x10>
 8014b5c:	f001 f850 	bl	8015c00 <__sinit>
 8014b60:	69ab      	ldr	r3, [r5, #24]
 8014b62:	68ac      	ldr	r4, [r5, #8]
 8014b64:	b913      	cbnz	r3, 8014b6c <_puts_r+0x1c>
 8014b66:	4628      	mov	r0, r5
 8014b68:	f001 f84a 	bl	8015c00 <__sinit>
 8014b6c:	4b23      	ldr	r3, [pc, #140]	; (8014bfc <_puts_r+0xac>)
 8014b6e:	429c      	cmp	r4, r3
 8014b70:	d117      	bne.n	8014ba2 <_puts_r+0x52>
 8014b72:	686c      	ldr	r4, [r5, #4]
 8014b74:	89a3      	ldrh	r3, [r4, #12]
 8014b76:	071b      	lsls	r3, r3, #28
 8014b78:	d51d      	bpl.n	8014bb6 <_puts_r+0x66>
 8014b7a:	6923      	ldr	r3, [r4, #16]
 8014b7c:	b1db      	cbz	r3, 8014bb6 <_puts_r+0x66>
 8014b7e:	3e01      	subs	r6, #1
 8014b80:	68a3      	ldr	r3, [r4, #8]
 8014b82:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8014b86:	3b01      	subs	r3, #1
 8014b88:	60a3      	str	r3, [r4, #8]
 8014b8a:	b9e9      	cbnz	r1, 8014bc8 <_puts_r+0x78>
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	da2e      	bge.n	8014bee <_puts_r+0x9e>
 8014b90:	4622      	mov	r2, r4
 8014b92:	210a      	movs	r1, #10
 8014b94:	4628      	mov	r0, r5
 8014b96:	f000 f83f 	bl	8014c18 <__swbuf_r>
 8014b9a:	3001      	adds	r0, #1
 8014b9c:	d011      	beq.n	8014bc2 <_puts_r+0x72>
 8014b9e:	200a      	movs	r0, #10
 8014ba0:	e011      	b.n	8014bc6 <_puts_r+0x76>
 8014ba2:	4b17      	ldr	r3, [pc, #92]	; (8014c00 <_puts_r+0xb0>)
 8014ba4:	429c      	cmp	r4, r3
 8014ba6:	d101      	bne.n	8014bac <_puts_r+0x5c>
 8014ba8:	68ac      	ldr	r4, [r5, #8]
 8014baa:	e7e3      	b.n	8014b74 <_puts_r+0x24>
 8014bac:	4b15      	ldr	r3, [pc, #84]	; (8014c04 <_puts_r+0xb4>)
 8014bae:	429c      	cmp	r4, r3
 8014bb0:	bf08      	it	eq
 8014bb2:	68ec      	ldreq	r4, [r5, #12]
 8014bb4:	e7de      	b.n	8014b74 <_puts_r+0x24>
 8014bb6:	4621      	mov	r1, r4
 8014bb8:	4628      	mov	r0, r5
 8014bba:	f000 f87f 	bl	8014cbc <__swsetup_r>
 8014bbe:	2800      	cmp	r0, #0
 8014bc0:	d0dd      	beq.n	8014b7e <_puts_r+0x2e>
 8014bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8014bc6:	bd70      	pop	{r4, r5, r6, pc}
 8014bc8:	2b00      	cmp	r3, #0
 8014bca:	da04      	bge.n	8014bd6 <_puts_r+0x86>
 8014bcc:	69a2      	ldr	r2, [r4, #24]
 8014bce:	429a      	cmp	r2, r3
 8014bd0:	dc06      	bgt.n	8014be0 <_puts_r+0x90>
 8014bd2:	290a      	cmp	r1, #10
 8014bd4:	d004      	beq.n	8014be0 <_puts_r+0x90>
 8014bd6:	6823      	ldr	r3, [r4, #0]
 8014bd8:	1c5a      	adds	r2, r3, #1
 8014bda:	6022      	str	r2, [r4, #0]
 8014bdc:	7019      	strb	r1, [r3, #0]
 8014bde:	e7cf      	b.n	8014b80 <_puts_r+0x30>
 8014be0:	4622      	mov	r2, r4
 8014be2:	4628      	mov	r0, r5
 8014be4:	f000 f818 	bl	8014c18 <__swbuf_r>
 8014be8:	3001      	adds	r0, #1
 8014bea:	d1c9      	bne.n	8014b80 <_puts_r+0x30>
 8014bec:	e7e9      	b.n	8014bc2 <_puts_r+0x72>
 8014bee:	6823      	ldr	r3, [r4, #0]
 8014bf0:	200a      	movs	r0, #10
 8014bf2:	1c5a      	adds	r2, r3, #1
 8014bf4:	6022      	str	r2, [r4, #0]
 8014bf6:	7018      	strb	r0, [r3, #0]
 8014bf8:	e7e5      	b.n	8014bc6 <_puts_r+0x76>
 8014bfa:	bf00      	nop
 8014bfc:	08016b48 	.word	0x08016b48
 8014c00:	08016b68 	.word	0x08016b68
 8014c04:	08016b28 	.word	0x08016b28

08014c08 <puts>:
 8014c08:	4b02      	ldr	r3, [pc, #8]	; (8014c14 <puts+0xc>)
 8014c0a:	4601      	mov	r1, r0
 8014c0c:	6818      	ldr	r0, [r3, #0]
 8014c0e:	f7ff bf9f 	b.w	8014b50 <_puts_r>
 8014c12:	bf00      	nop
 8014c14:	20000d00 	.word	0x20000d00

08014c18 <__swbuf_r>:
 8014c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014c1a:	460e      	mov	r6, r1
 8014c1c:	4614      	mov	r4, r2
 8014c1e:	4605      	mov	r5, r0
 8014c20:	b118      	cbz	r0, 8014c2a <__swbuf_r+0x12>
 8014c22:	6983      	ldr	r3, [r0, #24]
 8014c24:	b90b      	cbnz	r3, 8014c2a <__swbuf_r+0x12>
 8014c26:	f000 ffeb 	bl	8015c00 <__sinit>
 8014c2a:	4b21      	ldr	r3, [pc, #132]	; (8014cb0 <__swbuf_r+0x98>)
 8014c2c:	429c      	cmp	r4, r3
 8014c2e:	d12a      	bne.n	8014c86 <__swbuf_r+0x6e>
 8014c30:	686c      	ldr	r4, [r5, #4]
 8014c32:	69a3      	ldr	r3, [r4, #24]
 8014c34:	60a3      	str	r3, [r4, #8]
 8014c36:	89a3      	ldrh	r3, [r4, #12]
 8014c38:	071a      	lsls	r2, r3, #28
 8014c3a:	d52e      	bpl.n	8014c9a <__swbuf_r+0x82>
 8014c3c:	6923      	ldr	r3, [r4, #16]
 8014c3e:	b363      	cbz	r3, 8014c9a <__swbuf_r+0x82>
 8014c40:	6923      	ldr	r3, [r4, #16]
 8014c42:	6820      	ldr	r0, [r4, #0]
 8014c44:	1ac0      	subs	r0, r0, r3
 8014c46:	6963      	ldr	r3, [r4, #20]
 8014c48:	b2f6      	uxtb	r6, r6
 8014c4a:	4283      	cmp	r3, r0
 8014c4c:	4637      	mov	r7, r6
 8014c4e:	dc04      	bgt.n	8014c5a <__swbuf_r+0x42>
 8014c50:	4621      	mov	r1, r4
 8014c52:	4628      	mov	r0, r5
 8014c54:	f000 ff6a 	bl	8015b2c <_fflush_r>
 8014c58:	bb28      	cbnz	r0, 8014ca6 <__swbuf_r+0x8e>
 8014c5a:	68a3      	ldr	r3, [r4, #8]
 8014c5c:	3b01      	subs	r3, #1
 8014c5e:	60a3      	str	r3, [r4, #8]
 8014c60:	6823      	ldr	r3, [r4, #0]
 8014c62:	1c5a      	adds	r2, r3, #1
 8014c64:	6022      	str	r2, [r4, #0]
 8014c66:	701e      	strb	r6, [r3, #0]
 8014c68:	6963      	ldr	r3, [r4, #20]
 8014c6a:	3001      	adds	r0, #1
 8014c6c:	4283      	cmp	r3, r0
 8014c6e:	d004      	beq.n	8014c7a <__swbuf_r+0x62>
 8014c70:	89a3      	ldrh	r3, [r4, #12]
 8014c72:	07db      	lsls	r3, r3, #31
 8014c74:	d519      	bpl.n	8014caa <__swbuf_r+0x92>
 8014c76:	2e0a      	cmp	r6, #10
 8014c78:	d117      	bne.n	8014caa <__swbuf_r+0x92>
 8014c7a:	4621      	mov	r1, r4
 8014c7c:	4628      	mov	r0, r5
 8014c7e:	f000 ff55 	bl	8015b2c <_fflush_r>
 8014c82:	b190      	cbz	r0, 8014caa <__swbuf_r+0x92>
 8014c84:	e00f      	b.n	8014ca6 <__swbuf_r+0x8e>
 8014c86:	4b0b      	ldr	r3, [pc, #44]	; (8014cb4 <__swbuf_r+0x9c>)
 8014c88:	429c      	cmp	r4, r3
 8014c8a:	d101      	bne.n	8014c90 <__swbuf_r+0x78>
 8014c8c:	68ac      	ldr	r4, [r5, #8]
 8014c8e:	e7d0      	b.n	8014c32 <__swbuf_r+0x1a>
 8014c90:	4b09      	ldr	r3, [pc, #36]	; (8014cb8 <__swbuf_r+0xa0>)
 8014c92:	429c      	cmp	r4, r3
 8014c94:	bf08      	it	eq
 8014c96:	68ec      	ldreq	r4, [r5, #12]
 8014c98:	e7cb      	b.n	8014c32 <__swbuf_r+0x1a>
 8014c9a:	4621      	mov	r1, r4
 8014c9c:	4628      	mov	r0, r5
 8014c9e:	f000 f80d 	bl	8014cbc <__swsetup_r>
 8014ca2:	2800      	cmp	r0, #0
 8014ca4:	d0cc      	beq.n	8014c40 <__swbuf_r+0x28>
 8014ca6:	f04f 37ff 	mov.w	r7, #4294967295
 8014caa:	4638      	mov	r0, r7
 8014cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014cae:	bf00      	nop
 8014cb0:	08016b48 	.word	0x08016b48
 8014cb4:	08016b68 	.word	0x08016b68
 8014cb8:	08016b28 	.word	0x08016b28

08014cbc <__swsetup_r>:
 8014cbc:	4b32      	ldr	r3, [pc, #200]	; (8014d88 <__swsetup_r+0xcc>)
 8014cbe:	b570      	push	{r4, r5, r6, lr}
 8014cc0:	681d      	ldr	r5, [r3, #0]
 8014cc2:	4606      	mov	r6, r0
 8014cc4:	460c      	mov	r4, r1
 8014cc6:	b125      	cbz	r5, 8014cd2 <__swsetup_r+0x16>
 8014cc8:	69ab      	ldr	r3, [r5, #24]
 8014cca:	b913      	cbnz	r3, 8014cd2 <__swsetup_r+0x16>
 8014ccc:	4628      	mov	r0, r5
 8014cce:	f000 ff97 	bl	8015c00 <__sinit>
 8014cd2:	4b2e      	ldr	r3, [pc, #184]	; (8014d8c <__swsetup_r+0xd0>)
 8014cd4:	429c      	cmp	r4, r3
 8014cd6:	d10f      	bne.n	8014cf8 <__swsetup_r+0x3c>
 8014cd8:	686c      	ldr	r4, [r5, #4]
 8014cda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014cde:	b29a      	uxth	r2, r3
 8014ce0:	0715      	lsls	r5, r2, #28
 8014ce2:	d42c      	bmi.n	8014d3e <__swsetup_r+0x82>
 8014ce4:	06d0      	lsls	r0, r2, #27
 8014ce6:	d411      	bmi.n	8014d0c <__swsetup_r+0x50>
 8014ce8:	2209      	movs	r2, #9
 8014cea:	6032      	str	r2, [r6, #0]
 8014cec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014cf0:	81a3      	strh	r3, [r4, #12]
 8014cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8014cf6:	e03e      	b.n	8014d76 <__swsetup_r+0xba>
 8014cf8:	4b25      	ldr	r3, [pc, #148]	; (8014d90 <__swsetup_r+0xd4>)
 8014cfa:	429c      	cmp	r4, r3
 8014cfc:	d101      	bne.n	8014d02 <__swsetup_r+0x46>
 8014cfe:	68ac      	ldr	r4, [r5, #8]
 8014d00:	e7eb      	b.n	8014cda <__swsetup_r+0x1e>
 8014d02:	4b24      	ldr	r3, [pc, #144]	; (8014d94 <__swsetup_r+0xd8>)
 8014d04:	429c      	cmp	r4, r3
 8014d06:	bf08      	it	eq
 8014d08:	68ec      	ldreq	r4, [r5, #12]
 8014d0a:	e7e6      	b.n	8014cda <__swsetup_r+0x1e>
 8014d0c:	0751      	lsls	r1, r2, #29
 8014d0e:	d512      	bpl.n	8014d36 <__swsetup_r+0x7a>
 8014d10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014d12:	b141      	cbz	r1, 8014d26 <__swsetup_r+0x6a>
 8014d14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014d18:	4299      	cmp	r1, r3
 8014d1a:	d002      	beq.n	8014d22 <__swsetup_r+0x66>
 8014d1c:	4630      	mov	r0, r6
 8014d1e:	f001 fb5d 	bl	80163dc <_free_r>
 8014d22:	2300      	movs	r3, #0
 8014d24:	6363      	str	r3, [r4, #52]	; 0x34
 8014d26:	89a3      	ldrh	r3, [r4, #12]
 8014d28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014d2c:	81a3      	strh	r3, [r4, #12]
 8014d2e:	2300      	movs	r3, #0
 8014d30:	6063      	str	r3, [r4, #4]
 8014d32:	6923      	ldr	r3, [r4, #16]
 8014d34:	6023      	str	r3, [r4, #0]
 8014d36:	89a3      	ldrh	r3, [r4, #12]
 8014d38:	f043 0308 	orr.w	r3, r3, #8
 8014d3c:	81a3      	strh	r3, [r4, #12]
 8014d3e:	6923      	ldr	r3, [r4, #16]
 8014d40:	b94b      	cbnz	r3, 8014d56 <__swsetup_r+0x9a>
 8014d42:	89a3      	ldrh	r3, [r4, #12]
 8014d44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014d48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014d4c:	d003      	beq.n	8014d56 <__swsetup_r+0x9a>
 8014d4e:	4621      	mov	r1, r4
 8014d50:	4630      	mov	r0, r6
 8014d52:	f001 f811 	bl	8015d78 <__smakebuf_r>
 8014d56:	89a2      	ldrh	r2, [r4, #12]
 8014d58:	f012 0301 	ands.w	r3, r2, #1
 8014d5c:	d00c      	beq.n	8014d78 <__swsetup_r+0xbc>
 8014d5e:	2300      	movs	r3, #0
 8014d60:	60a3      	str	r3, [r4, #8]
 8014d62:	6963      	ldr	r3, [r4, #20]
 8014d64:	425b      	negs	r3, r3
 8014d66:	61a3      	str	r3, [r4, #24]
 8014d68:	6923      	ldr	r3, [r4, #16]
 8014d6a:	b953      	cbnz	r3, 8014d82 <__swsetup_r+0xc6>
 8014d6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014d70:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8014d74:	d1ba      	bne.n	8014cec <__swsetup_r+0x30>
 8014d76:	bd70      	pop	{r4, r5, r6, pc}
 8014d78:	0792      	lsls	r2, r2, #30
 8014d7a:	bf58      	it	pl
 8014d7c:	6963      	ldrpl	r3, [r4, #20]
 8014d7e:	60a3      	str	r3, [r4, #8]
 8014d80:	e7f2      	b.n	8014d68 <__swsetup_r+0xac>
 8014d82:	2000      	movs	r0, #0
 8014d84:	e7f7      	b.n	8014d76 <__swsetup_r+0xba>
 8014d86:	bf00      	nop
 8014d88:	20000d00 	.word	0x20000d00
 8014d8c:	08016b48 	.word	0x08016b48
 8014d90:	08016b68 	.word	0x08016b68
 8014d94:	08016b28 	.word	0x08016b28

08014d98 <quorem>:
 8014d98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d9c:	6903      	ldr	r3, [r0, #16]
 8014d9e:	690c      	ldr	r4, [r1, #16]
 8014da0:	42a3      	cmp	r3, r4
 8014da2:	4680      	mov	r8, r0
 8014da4:	f2c0 8082 	blt.w	8014eac <quorem+0x114>
 8014da8:	3c01      	subs	r4, #1
 8014daa:	f101 0714 	add.w	r7, r1, #20
 8014dae:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8014db2:	f100 0614 	add.w	r6, r0, #20
 8014db6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8014dba:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8014dbe:	eb06 030c 	add.w	r3, r6, ip
 8014dc2:	3501      	adds	r5, #1
 8014dc4:	eb07 090c 	add.w	r9, r7, ip
 8014dc8:	9301      	str	r3, [sp, #4]
 8014dca:	fbb0 f5f5 	udiv	r5, r0, r5
 8014dce:	b395      	cbz	r5, 8014e36 <quorem+0x9e>
 8014dd0:	f04f 0a00 	mov.w	sl, #0
 8014dd4:	4638      	mov	r0, r7
 8014dd6:	46b6      	mov	lr, r6
 8014dd8:	46d3      	mov	fp, sl
 8014dda:	f850 2b04 	ldr.w	r2, [r0], #4
 8014dde:	b293      	uxth	r3, r2
 8014de0:	fb05 a303 	mla	r3, r5, r3, sl
 8014de4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014de8:	b29b      	uxth	r3, r3
 8014dea:	ebab 0303 	sub.w	r3, fp, r3
 8014dee:	0c12      	lsrs	r2, r2, #16
 8014df0:	f8de b000 	ldr.w	fp, [lr]
 8014df4:	fb05 a202 	mla	r2, r5, r2, sl
 8014df8:	fa13 f38b 	uxtah	r3, r3, fp
 8014dfc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8014e00:	fa1f fb82 	uxth.w	fp, r2
 8014e04:	f8de 2000 	ldr.w	r2, [lr]
 8014e08:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8014e0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014e10:	b29b      	uxth	r3, r3
 8014e12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014e16:	4581      	cmp	r9, r0
 8014e18:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8014e1c:	f84e 3b04 	str.w	r3, [lr], #4
 8014e20:	d2db      	bcs.n	8014dda <quorem+0x42>
 8014e22:	f856 300c 	ldr.w	r3, [r6, ip]
 8014e26:	b933      	cbnz	r3, 8014e36 <quorem+0x9e>
 8014e28:	9b01      	ldr	r3, [sp, #4]
 8014e2a:	3b04      	subs	r3, #4
 8014e2c:	429e      	cmp	r6, r3
 8014e2e:	461a      	mov	r2, r3
 8014e30:	d330      	bcc.n	8014e94 <quorem+0xfc>
 8014e32:	f8c8 4010 	str.w	r4, [r8, #16]
 8014e36:	4640      	mov	r0, r8
 8014e38:	f001 f9fc 	bl	8016234 <__mcmp>
 8014e3c:	2800      	cmp	r0, #0
 8014e3e:	db25      	blt.n	8014e8c <quorem+0xf4>
 8014e40:	3501      	adds	r5, #1
 8014e42:	4630      	mov	r0, r6
 8014e44:	f04f 0c00 	mov.w	ip, #0
 8014e48:	f857 2b04 	ldr.w	r2, [r7], #4
 8014e4c:	f8d0 e000 	ldr.w	lr, [r0]
 8014e50:	b293      	uxth	r3, r2
 8014e52:	ebac 0303 	sub.w	r3, ip, r3
 8014e56:	0c12      	lsrs	r2, r2, #16
 8014e58:	fa13 f38e 	uxtah	r3, r3, lr
 8014e5c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014e60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014e64:	b29b      	uxth	r3, r3
 8014e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014e6a:	45b9      	cmp	r9, r7
 8014e6c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014e70:	f840 3b04 	str.w	r3, [r0], #4
 8014e74:	d2e8      	bcs.n	8014e48 <quorem+0xb0>
 8014e76:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8014e7a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8014e7e:	b92a      	cbnz	r2, 8014e8c <quorem+0xf4>
 8014e80:	3b04      	subs	r3, #4
 8014e82:	429e      	cmp	r6, r3
 8014e84:	461a      	mov	r2, r3
 8014e86:	d30b      	bcc.n	8014ea0 <quorem+0x108>
 8014e88:	f8c8 4010 	str.w	r4, [r8, #16]
 8014e8c:	4628      	mov	r0, r5
 8014e8e:	b003      	add	sp, #12
 8014e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e94:	6812      	ldr	r2, [r2, #0]
 8014e96:	3b04      	subs	r3, #4
 8014e98:	2a00      	cmp	r2, #0
 8014e9a:	d1ca      	bne.n	8014e32 <quorem+0x9a>
 8014e9c:	3c01      	subs	r4, #1
 8014e9e:	e7c5      	b.n	8014e2c <quorem+0x94>
 8014ea0:	6812      	ldr	r2, [r2, #0]
 8014ea2:	3b04      	subs	r3, #4
 8014ea4:	2a00      	cmp	r2, #0
 8014ea6:	d1ef      	bne.n	8014e88 <quorem+0xf0>
 8014ea8:	3c01      	subs	r4, #1
 8014eaa:	e7ea      	b.n	8014e82 <quorem+0xea>
 8014eac:	2000      	movs	r0, #0
 8014eae:	e7ee      	b.n	8014e8e <quorem+0xf6>

08014eb0 <_dtoa_r>:
 8014eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014eb4:	ec57 6b10 	vmov	r6, r7, d0
 8014eb8:	b097      	sub	sp, #92	; 0x5c
 8014eba:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014ebc:	9106      	str	r1, [sp, #24]
 8014ebe:	4604      	mov	r4, r0
 8014ec0:	920b      	str	r2, [sp, #44]	; 0x2c
 8014ec2:	9312      	str	r3, [sp, #72]	; 0x48
 8014ec4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014ec8:	e9cd 6700 	strd	r6, r7, [sp]
 8014ecc:	b93d      	cbnz	r5, 8014ede <_dtoa_r+0x2e>
 8014ece:	2010      	movs	r0, #16
 8014ed0:	f000 ff92 	bl	8015df8 <malloc>
 8014ed4:	6260      	str	r0, [r4, #36]	; 0x24
 8014ed6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014eda:	6005      	str	r5, [r0, #0]
 8014edc:	60c5      	str	r5, [r0, #12]
 8014ede:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014ee0:	6819      	ldr	r1, [r3, #0]
 8014ee2:	b151      	cbz	r1, 8014efa <_dtoa_r+0x4a>
 8014ee4:	685a      	ldr	r2, [r3, #4]
 8014ee6:	604a      	str	r2, [r1, #4]
 8014ee8:	2301      	movs	r3, #1
 8014eea:	4093      	lsls	r3, r2
 8014eec:	608b      	str	r3, [r1, #8]
 8014eee:	4620      	mov	r0, r4
 8014ef0:	f000 ffbe 	bl	8015e70 <_Bfree>
 8014ef4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014ef6:	2200      	movs	r2, #0
 8014ef8:	601a      	str	r2, [r3, #0]
 8014efa:	1e3b      	subs	r3, r7, #0
 8014efc:	bfbb      	ittet	lt
 8014efe:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8014f02:	9301      	strlt	r3, [sp, #4]
 8014f04:	2300      	movge	r3, #0
 8014f06:	2201      	movlt	r2, #1
 8014f08:	bfac      	ite	ge
 8014f0a:	f8c8 3000 	strge.w	r3, [r8]
 8014f0e:	f8c8 2000 	strlt.w	r2, [r8]
 8014f12:	4baf      	ldr	r3, [pc, #700]	; (80151d0 <_dtoa_r+0x320>)
 8014f14:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014f18:	ea33 0308 	bics.w	r3, r3, r8
 8014f1c:	d114      	bne.n	8014f48 <_dtoa_r+0x98>
 8014f1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014f20:	f242 730f 	movw	r3, #9999	; 0x270f
 8014f24:	6013      	str	r3, [r2, #0]
 8014f26:	9b00      	ldr	r3, [sp, #0]
 8014f28:	b923      	cbnz	r3, 8014f34 <_dtoa_r+0x84>
 8014f2a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8014f2e:	2800      	cmp	r0, #0
 8014f30:	f000 8542 	beq.w	80159b8 <_dtoa_r+0xb08>
 8014f34:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014f36:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80151e4 <_dtoa_r+0x334>
 8014f3a:	2b00      	cmp	r3, #0
 8014f3c:	f000 8544 	beq.w	80159c8 <_dtoa_r+0xb18>
 8014f40:	f10b 0303 	add.w	r3, fp, #3
 8014f44:	f000 bd3e 	b.w	80159c4 <_dtoa_r+0xb14>
 8014f48:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014f4c:	2200      	movs	r2, #0
 8014f4e:	2300      	movs	r3, #0
 8014f50:	4630      	mov	r0, r6
 8014f52:	4639      	mov	r1, r7
 8014f54:	f7f3 fcf0 	bl	8008938 <__aeabi_dcmpeq>
 8014f58:	4681      	mov	r9, r0
 8014f5a:	b168      	cbz	r0, 8014f78 <_dtoa_r+0xc8>
 8014f5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014f5e:	2301      	movs	r3, #1
 8014f60:	6013      	str	r3, [r2, #0]
 8014f62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	f000 8524 	beq.w	80159b2 <_dtoa_r+0xb02>
 8014f6a:	4b9a      	ldr	r3, [pc, #616]	; (80151d4 <_dtoa_r+0x324>)
 8014f6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014f6e:	f103 3bff 	add.w	fp, r3, #4294967295
 8014f72:	6013      	str	r3, [r2, #0]
 8014f74:	f000 bd28 	b.w	80159c8 <_dtoa_r+0xb18>
 8014f78:	aa14      	add	r2, sp, #80	; 0x50
 8014f7a:	a915      	add	r1, sp, #84	; 0x54
 8014f7c:	ec47 6b10 	vmov	d0, r6, r7
 8014f80:	4620      	mov	r0, r4
 8014f82:	f001 f9ce 	bl	8016322 <__d2b>
 8014f86:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8014f8a:	9004      	str	r0, [sp, #16]
 8014f8c:	2d00      	cmp	r5, #0
 8014f8e:	d07c      	beq.n	801508a <_dtoa_r+0x1da>
 8014f90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014f94:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8014f98:	46b2      	mov	sl, r6
 8014f9a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8014f9e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014fa2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8014fa6:	2200      	movs	r2, #0
 8014fa8:	4b8b      	ldr	r3, [pc, #556]	; (80151d8 <_dtoa_r+0x328>)
 8014faa:	4650      	mov	r0, sl
 8014fac:	4659      	mov	r1, fp
 8014fae:	f7f3 f8a3 	bl	80080f8 <__aeabi_dsub>
 8014fb2:	a381      	add	r3, pc, #516	; (adr r3, 80151b8 <_dtoa_r+0x308>)
 8014fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fb8:	f7f3 fa56 	bl	8008468 <__aeabi_dmul>
 8014fbc:	a380      	add	r3, pc, #512	; (adr r3, 80151c0 <_dtoa_r+0x310>)
 8014fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fc2:	f7f3 f89b 	bl	80080fc <__adddf3>
 8014fc6:	4606      	mov	r6, r0
 8014fc8:	4628      	mov	r0, r5
 8014fca:	460f      	mov	r7, r1
 8014fcc:	f7f3 f9e2 	bl	8008394 <__aeabi_i2d>
 8014fd0:	a37d      	add	r3, pc, #500	; (adr r3, 80151c8 <_dtoa_r+0x318>)
 8014fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fd6:	f7f3 fa47 	bl	8008468 <__aeabi_dmul>
 8014fda:	4602      	mov	r2, r0
 8014fdc:	460b      	mov	r3, r1
 8014fde:	4630      	mov	r0, r6
 8014fe0:	4639      	mov	r1, r7
 8014fe2:	f7f3 f88b 	bl	80080fc <__adddf3>
 8014fe6:	4606      	mov	r6, r0
 8014fe8:	460f      	mov	r7, r1
 8014fea:	f7f3 fced 	bl	80089c8 <__aeabi_d2iz>
 8014fee:	2200      	movs	r2, #0
 8014ff0:	4682      	mov	sl, r0
 8014ff2:	2300      	movs	r3, #0
 8014ff4:	4630      	mov	r0, r6
 8014ff6:	4639      	mov	r1, r7
 8014ff8:	f7f3 fca8 	bl	800894c <__aeabi_dcmplt>
 8014ffc:	b148      	cbz	r0, 8015012 <_dtoa_r+0x162>
 8014ffe:	4650      	mov	r0, sl
 8015000:	f7f3 f9c8 	bl	8008394 <__aeabi_i2d>
 8015004:	4632      	mov	r2, r6
 8015006:	463b      	mov	r3, r7
 8015008:	f7f3 fc96 	bl	8008938 <__aeabi_dcmpeq>
 801500c:	b908      	cbnz	r0, 8015012 <_dtoa_r+0x162>
 801500e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015012:	f1ba 0f16 	cmp.w	sl, #22
 8015016:	d859      	bhi.n	80150cc <_dtoa_r+0x21c>
 8015018:	4970      	ldr	r1, [pc, #448]	; (80151dc <_dtoa_r+0x32c>)
 801501a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801501e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015022:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015026:	f7f3 fcaf 	bl	8008988 <__aeabi_dcmpgt>
 801502a:	2800      	cmp	r0, #0
 801502c:	d050      	beq.n	80150d0 <_dtoa_r+0x220>
 801502e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015032:	2300      	movs	r3, #0
 8015034:	930f      	str	r3, [sp, #60]	; 0x3c
 8015036:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015038:	1b5d      	subs	r5, r3, r5
 801503a:	f1b5 0801 	subs.w	r8, r5, #1
 801503e:	bf49      	itett	mi
 8015040:	f1c5 0301 	rsbmi	r3, r5, #1
 8015044:	2300      	movpl	r3, #0
 8015046:	9305      	strmi	r3, [sp, #20]
 8015048:	f04f 0800 	movmi.w	r8, #0
 801504c:	bf58      	it	pl
 801504e:	9305      	strpl	r3, [sp, #20]
 8015050:	f1ba 0f00 	cmp.w	sl, #0
 8015054:	db3e      	blt.n	80150d4 <_dtoa_r+0x224>
 8015056:	2300      	movs	r3, #0
 8015058:	44d0      	add	r8, sl
 801505a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 801505e:	9307      	str	r3, [sp, #28]
 8015060:	9b06      	ldr	r3, [sp, #24]
 8015062:	2b09      	cmp	r3, #9
 8015064:	f200 8090 	bhi.w	8015188 <_dtoa_r+0x2d8>
 8015068:	2b05      	cmp	r3, #5
 801506a:	bfc4      	itt	gt
 801506c:	3b04      	subgt	r3, #4
 801506e:	9306      	strgt	r3, [sp, #24]
 8015070:	9b06      	ldr	r3, [sp, #24]
 8015072:	f1a3 0302 	sub.w	r3, r3, #2
 8015076:	bfcc      	ite	gt
 8015078:	2500      	movgt	r5, #0
 801507a:	2501      	movle	r5, #1
 801507c:	2b03      	cmp	r3, #3
 801507e:	f200 808f 	bhi.w	80151a0 <_dtoa_r+0x2f0>
 8015082:	e8df f003 	tbb	[pc, r3]
 8015086:	7f7d      	.short	0x7f7d
 8015088:	7131      	.short	0x7131
 801508a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 801508e:	441d      	add	r5, r3
 8015090:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8015094:	2820      	cmp	r0, #32
 8015096:	dd13      	ble.n	80150c0 <_dtoa_r+0x210>
 8015098:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 801509c:	9b00      	ldr	r3, [sp, #0]
 801509e:	fa08 f800 	lsl.w	r8, r8, r0
 80150a2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80150a6:	fa23 f000 	lsr.w	r0, r3, r0
 80150aa:	ea48 0000 	orr.w	r0, r8, r0
 80150ae:	f7f3 f961 	bl	8008374 <__aeabi_ui2d>
 80150b2:	2301      	movs	r3, #1
 80150b4:	4682      	mov	sl, r0
 80150b6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80150ba:	3d01      	subs	r5, #1
 80150bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80150be:	e772      	b.n	8014fa6 <_dtoa_r+0xf6>
 80150c0:	9b00      	ldr	r3, [sp, #0]
 80150c2:	f1c0 0020 	rsb	r0, r0, #32
 80150c6:	fa03 f000 	lsl.w	r0, r3, r0
 80150ca:	e7f0      	b.n	80150ae <_dtoa_r+0x1fe>
 80150cc:	2301      	movs	r3, #1
 80150ce:	e7b1      	b.n	8015034 <_dtoa_r+0x184>
 80150d0:	900f      	str	r0, [sp, #60]	; 0x3c
 80150d2:	e7b0      	b.n	8015036 <_dtoa_r+0x186>
 80150d4:	9b05      	ldr	r3, [sp, #20]
 80150d6:	eba3 030a 	sub.w	r3, r3, sl
 80150da:	9305      	str	r3, [sp, #20]
 80150dc:	f1ca 0300 	rsb	r3, sl, #0
 80150e0:	9307      	str	r3, [sp, #28]
 80150e2:	2300      	movs	r3, #0
 80150e4:	930e      	str	r3, [sp, #56]	; 0x38
 80150e6:	e7bb      	b.n	8015060 <_dtoa_r+0x1b0>
 80150e8:	2301      	movs	r3, #1
 80150ea:	930a      	str	r3, [sp, #40]	; 0x28
 80150ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80150ee:	2b00      	cmp	r3, #0
 80150f0:	dd59      	ble.n	80151a6 <_dtoa_r+0x2f6>
 80150f2:	9302      	str	r3, [sp, #8]
 80150f4:	4699      	mov	r9, r3
 80150f6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80150f8:	2200      	movs	r2, #0
 80150fa:	6072      	str	r2, [r6, #4]
 80150fc:	2204      	movs	r2, #4
 80150fe:	f102 0014 	add.w	r0, r2, #20
 8015102:	4298      	cmp	r0, r3
 8015104:	6871      	ldr	r1, [r6, #4]
 8015106:	d953      	bls.n	80151b0 <_dtoa_r+0x300>
 8015108:	4620      	mov	r0, r4
 801510a:	f000 fe7d 	bl	8015e08 <_Balloc>
 801510e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015110:	6030      	str	r0, [r6, #0]
 8015112:	f1b9 0f0e 	cmp.w	r9, #14
 8015116:	f8d3 b000 	ldr.w	fp, [r3]
 801511a:	f200 80e6 	bhi.w	80152ea <_dtoa_r+0x43a>
 801511e:	2d00      	cmp	r5, #0
 8015120:	f000 80e3 	beq.w	80152ea <_dtoa_r+0x43a>
 8015124:	ed9d 7b00 	vldr	d7, [sp]
 8015128:	f1ba 0f00 	cmp.w	sl, #0
 801512c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8015130:	dd74      	ble.n	801521c <_dtoa_r+0x36c>
 8015132:	4a2a      	ldr	r2, [pc, #168]	; (80151dc <_dtoa_r+0x32c>)
 8015134:	f00a 030f 	and.w	r3, sl, #15
 8015138:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801513c:	ed93 7b00 	vldr	d7, [r3]
 8015140:	ea4f 162a 	mov.w	r6, sl, asr #4
 8015144:	06f0      	lsls	r0, r6, #27
 8015146:	ed8d 7b08 	vstr	d7, [sp, #32]
 801514a:	d565      	bpl.n	8015218 <_dtoa_r+0x368>
 801514c:	4b24      	ldr	r3, [pc, #144]	; (80151e0 <_dtoa_r+0x330>)
 801514e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015152:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015156:	f7f3 fab1 	bl	80086bc <__aeabi_ddiv>
 801515a:	e9cd 0100 	strd	r0, r1, [sp]
 801515e:	f006 060f 	and.w	r6, r6, #15
 8015162:	2503      	movs	r5, #3
 8015164:	4f1e      	ldr	r7, [pc, #120]	; (80151e0 <_dtoa_r+0x330>)
 8015166:	e04c      	b.n	8015202 <_dtoa_r+0x352>
 8015168:	2301      	movs	r3, #1
 801516a:	930a      	str	r3, [sp, #40]	; 0x28
 801516c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801516e:	4453      	add	r3, sl
 8015170:	f103 0901 	add.w	r9, r3, #1
 8015174:	9302      	str	r3, [sp, #8]
 8015176:	464b      	mov	r3, r9
 8015178:	2b01      	cmp	r3, #1
 801517a:	bfb8      	it	lt
 801517c:	2301      	movlt	r3, #1
 801517e:	e7ba      	b.n	80150f6 <_dtoa_r+0x246>
 8015180:	2300      	movs	r3, #0
 8015182:	e7b2      	b.n	80150ea <_dtoa_r+0x23a>
 8015184:	2300      	movs	r3, #0
 8015186:	e7f0      	b.n	801516a <_dtoa_r+0x2ba>
 8015188:	2501      	movs	r5, #1
 801518a:	2300      	movs	r3, #0
 801518c:	9306      	str	r3, [sp, #24]
 801518e:	950a      	str	r5, [sp, #40]	; 0x28
 8015190:	f04f 33ff 	mov.w	r3, #4294967295
 8015194:	9302      	str	r3, [sp, #8]
 8015196:	4699      	mov	r9, r3
 8015198:	2200      	movs	r2, #0
 801519a:	2312      	movs	r3, #18
 801519c:	920b      	str	r2, [sp, #44]	; 0x2c
 801519e:	e7aa      	b.n	80150f6 <_dtoa_r+0x246>
 80151a0:	2301      	movs	r3, #1
 80151a2:	930a      	str	r3, [sp, #40]	; 0x28
 80151a4:	e7f4      	b.n	8015190 <_dtoa_r+0x2e0>
 80151a6:	2301      	movs	r3, #1
 80151a8:	9302      	str	r3, [sp, #8]
 80151aa:	4699      	mov	r9, r3
 80151ac:	461a      	mov	r2, r3
 80151ae:	e7f5      	b.n	801519c <_dtoa_r+0x2ec>
 80151b0:	3101      	adds	r1, #1
 80151b2:	6071      	str	r1, [r6, #4]
 80151b4:	0052      	lsls	r2, r2, #1
 80151b6:	e7a2      	b.n	80150fe <_dtoa_r+0x24e>
 80151b8:	636f4361 	.word	0x636f4361
 80151bc:	3fd287a7 	.word	0x3fd287a7
 80151c0:	8b60c8b3 	.word	0x8b60c8b3
 80151c4:	3fc68a28 	.word	0x3fc68a28
 80151c8:	509f79fb 	.word	0x509f79fb
 80151cc:	3fd34413 	.word	0x3fd34413
 80151d0:	7ff00000 	.word	0x7ff00000
 80151d4:	08016af5 	.word	0x08016af5
 80151d8:	3ff80000 	.word	0x3ff80000
 80151dc:	08016bb0 	.word	0x08016bb0
 80151e0:	08016b88 	.word	0x08016b88
 80151e4:	08016b21 	.word	0x08016b21
 80151e8:	07f1      	lsls	r1, r6, #31
 80151ea:	d508      	bpl.n	80151fe <_dtoa_r+0x34e>
 80151ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80151f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80151f4:	f7f3 f938 	bl	8008468 <__aeabi_dmul>
 80151f8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80151fc:	3501      	adds	r5, #1
 80151fe:	1076      	asrs	r6, r6, #1
 8015200:	3708      	adds	r7, #8
 8015202:	2e00      	cmp	r6, #0
 8015204:	d1f0      	bne.n	80151e8 <_dtoa_r+0x338>
 8015206:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801520a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801520e:	f7f3 fa55 	bl	80086bc <__aeabi_ddiv>
 8015212:	e9cd 0100 	strd	r0, r1, [sp]
 8015216:	e01a      	b.n	801524e <_dtoa_r+0x39e>
 8015218:	2502      	movs	r5, #2
 801521a:	e7a3      	b.n	8015164 <_dtoa_r+0x2b4>
 801521c:	f000 80a0 	beq.w	8015360 <_dtoa_r+0x4b0>
 8015220:	f1ca 0600 	rsb	r6, sl, #0
 8015224:	4b9f      	ldr	r3, [pc, #636]	; (80154a4 <_dtoa_r+0x5f4>)
 8015226:	4fa0      	ldr	r7, [pc, #640]	; (80154a8 <_dtoa_r+0x5f8>)
 8015228:	f006 020f 	and.w	r2, r6, #15
 801522c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015234:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015238:	f7f3 f916 	bl	8008468 <__aeabi_dmul>
 801523c:	e9cd 0100 	strd	r0, r1, [sp]
 8015240:	1136      	asrs	r6, r6, #4
 8015242:	2300      	movs	r3, #0
 8015244:	2502      	movs	r5, #2
 8015246:	2e00      	cmp	r6, #0
 8015248:	d17f      	bne.n	801534a <_dtoa_r+0x49a>
 801524a:	2b00      	cmp	r3, #0
 801524c:	d1e1      	bne.n	8015212 <_dtoa_r+0x362>
 801524e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015250:	2b00      	cmp	r3, #0
 8015252:	f000 8087 	beq.w	8015364 <_dtoa_r+0x4b4>
 8015256:	e9dd 6700 	ldrd	r6, r7, [sp]
 801525a:	2200      	movs	r2, #0
 801525c:	4b93      	ldr	r3, [pc, #588]	; (80154ac <_dtoa_r+0x5fc>)
 801525e:	4630      	mov	r0, r6
 8015260:	4639      	mov	r1, r7
 8015262:	f7f3 fb73 	bl	800894c <__aeabi_dcmplt>
 8015266:	2800      	cmp	r0, #0
 8015268:	d07c      	beq.n	8015364 <_dtoa_r+0x4b4>
 801526a:	f1b9 0f00 	cmp.w	r9, #0
 801526e:	d079      	beq.n	8015364 <_dtoa_r+0x4b4>
 8015270:	9b02      	ldr	r3, [sp, #8]
 8015272:	2b00      	cmp	r3, #0
 8015274:	dd35      	ble.n	80152e2 <_dtoa_r+0x432>
 8015276:	f10a 33ff 	add.w	r3, sl, #4294967295
 801527a:	9308      	str	r3, [sp, #32]
 801527c:	4639      	mov	r1, r7
 801527e:	2200      	movs	r2, #0
 8015280:	4b8b      	ldr	r3, [pc, #556]	; (80154b0 <_dtoa_r+0x600>)
 8015282:	4630      	mov	r0, r6
 8015284:	f7f3 f8f0 	bl	8008468 <__aeabi_dmul>
 8015288:	e9cd 0100 	strd	r0, r1, [sp]
 801528c:	9f02      	ldr	r7, [sp, #8]
 801528e:	3501      	adds	r5, #1
 8015290:	4628      	mov	r0, r5
 8015292:	f7f3 f87f 	bl	8008394 <__aeabi_i2d>
 8015296:	e9dd 2300 	ldrd	r2, r3, [sp]
 801529a:	f7f3 f8e5 	bl	8008468 <__aeabi_dmul>
 801529e:	2200      	movs	r2, #0
 80152a0:	4b84      	ldr	r3, [pc, #528]	; (80154b4 <_dtoa_r+0x604>)
 80152a2:	f7f2 ff2b 	bl	80080fc <__adddf3>
 80152a6:	4605      	mov	r5, r0
 80152a8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80152ac:	2f00      	cmp	r7, #0
 80152ae:	d15d      	bne.n	801536c <_dtoa_r+0x4bc>
 80152b0:	2200      	movs	r2, #0
 80152b2:	4b81      	ldr	r3, [pc, #516]	; (80154b8 <_dtoa_r+0x608>)
 80152b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80152b8:	f7f2 ff1e 	bl	80080f8 <__aeabi_dsub>
 80152bc:	462a      	mov	r2, r5
 80152be:	4633      	mov	r3, r6
 80152c0:	e9cd 0100 	strd	r0, r1, [sp]
 80152c4:	f7f3 fb60 	bl	8008988 <__aeabi_dcmpgt>
 80152c8:	2800      	cmp	r0, #0
 80152ca:	f040 8288 	bne.w	80157de <_dtoa_r+0x92e>
 80152ce:	462a      	mov	r2, r5
 80152d0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80152d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80152d8:	f7f3 fb38 	bl	800894c <__aeabi_dcmplt>
 80152dc:	2800      	cmp	r0, #0
 80152de:	f040 827c 	bne.w	80157da <_dtoa_r+0x92a>
 80152e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80152e6:	e9cd 2300 	strd	r2, r3, [sp]
 80152ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80152ec:	2b00      	cmp	r3, #0
 80152ee:	f2c0 8150 	blt.w	8015592 <_dtoa_r+0x6e2>
 80152f2:	f1ba 0f0e 	cmp.w	sl, #14
 80152f6:	f300 814c 	bgt.w	8015592 <_dtoa_r+0x6e2>
 80152fa:	4b6a      	ldr	r3, [pc, #424]	; (80154a4 <_dtoa_r+0x5f4>)
 80152fc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8015300:	ed93 7b00 	vldr	d7, [r3]
 8015304:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015306:	2b00      	cmp	r3, #0
 8015308:	ed8d 7b02 	vstr	d7, [sp, #8]
 801530c:	f280 80d8 	bge.w	80154c0 <_dtoa_r+0x610>
 8015310:	f1b9 0f00 	cmp.w	r9, #0
 8015314:	f300 80d4 	bgt.w	80154c0 <_dtoa_r+0x610>
 8015318:	f040 825e 	bne.w	80157d8 <_dtoa_r+0x928>
 801531c:	2200      	movs	r2, #0
 801531e:	4b66      	ldr	r3, [pc, #408]	; (80154b8 <_dtoa_r+0x608>)
 8015320:	ec51 0b17 	vmov	r0, r1, d7
 8015324:	f7f3 f8a0 	bl	8008468 <__aeabi_dmul>
 8015328:	e9dd 2300 	ldrd	r2, r3, [sp]
 801532c:	f7f3 fb22 	bl	8008974 <__aeabi_dcmpge>
 8015330:	464f      	mov	r7, r9
 8015332:	464e      	mov	r6, r9
 8015334:	2800      	cmp	r0, #0
 8015336:	f040 8234 	bne.w	80157a2 <_dtoa_r+0x8f2>
 801533a:	2331      	movs	r3, #49	; 0x31
 801533c:	f10b 0501 	add.w	r5, fp, #1
 8015340:	f88b 3000 	strb.w	r3, [fp]
 8015344:	f10a 0a01 	add.w	sl, sl, #1
 8015348:	e22f      	b.n	80157aa <_dtoa_r+0x8fa>
 801534a:	07f2      	lsls	r2, r6, #31
 801534c:	d505      	bpl.n	801535a <_dtoa_r+0x4aa>
 801534e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015352:	f7f3 f889 	bl	8008468 <__aeabi_dmul>
 8015356:	3501      	adds	r5, #1
 8015358:	2301      	movs	r3, #1
 801535a:	1076      	asrs	r6, r6, #1
 801535c:	3708      	adds	r7, #8
 801535e:	e772      	b.n	8015246 <_dtoa_r+0x396>
 8015360:	2502      	movs	r5, #2
 8015362:	e774      	b.n	801524e <_dtoa_r+0x39e>
 8015364:	f8cd a020 	str.w	sl, [sp, #32]
 8015368:	464f      	mov	r7, r9
 801536a:	e791      	b.n	8015290 <_dtoa_r+0x3e0>
 801536c:	4b4d      	ldr	r3, [pc, #308]	; (80154a4 <_dtoa_r+0x5f4>)
 801536e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015372:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8015376:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015378:	2b00      	cmp	r3, #0
 801537a:	d047      	beq.n	801540c <_dtoa_r+0x55c>
 801537c:	4602      	mov	r2, r0
 801537e:	460b      	mov	r3, r1
 8015380:	2000      	movs	r0, #0
 8015382:	494e      	ldr	r1, [pc, #312]	; (80154bc <_dtoa_r+0x60c>)
 8015384:	f7f3 f99a 	bl	80086bc <__aeabi_ddiv>
 8015388:	462a      	mov	r2, r5
 801538a:	4633      	mov	r3, r6
 801538c:	f7f2 feb4 	bl	80080f8 <__aeabi_dsub>
 8015390:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015394:	465d      	mov	r5, fp
 8015396:	e9dd 0100 	ldrd	r0, r1, [sp]
 801539a:	f7f3 fb15 	bl	80089c8 <__aeabi_d2iz>
 801539e:	4606      	mov	r6, r0
 80153a0:	f7f2 fff8 	bl	8008394 <__aeabi_i2d>
 80153a4:	4602      	mov	r2, r0
 80153a6:	460b      	mov	r3, r1
 80153a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80153ac:	f7f2 fea4 	bl	80080f8 <__aeabi_dsub>
 80153b0:	3630      	adds	r6, #48	; 0x30
 80153b2:	f805 6b01 	strb.w	r6, [r5], #1
 80153b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80153ba:	e9cd 0100 	strd	r0, r1, [sp]
 80153be:	f7f3 fac5 	bl	800894c <__aeabi_dcmplt>
 80153c2:	2800      	cmp	r0, #0
 80153c4:	d163      	bne.n	801548e <_dtoa_r+0x5de>
 80153c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80153ca:	2000      	movs	r0, #0
 80153cc:	4937      	ldr	r1, [pc, #220]	; (80154ac <_dtoa_r+0x5fc>)
 80153ce:	f7f2 fe93 	bl	80080f8 <__aeabi_dsub>
 80153d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80153d6:	f7f3 fab9 	bl	800894c <__aeabi_dcmplt>
 80153da:	2800      	cmp	r0, #0
 80153dc:	f040 80b7 	bne.w	801554e <_dtoa_r+0x69e>
 80153e0:	eba5 030b 	sub.w	r3, r5, fp
 80153e4:	429f      	cmp	r7, r3
 80153e6:	f77f af7c 	ble.w	80152e2 <_dtoa_r+0x432>
 80153ea:	2200      	movs	r2, #0
 80153ec:	4b30      	ldr	r3, [pc, #192]	; (80154b0 <_dtoa_r+0x600>)
 80153ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80153f2:	f7f3 f839 	bl	8008468 <__aeabi_dmul>
 80153f6:	2200      	movs	r2, #0
 80153f8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80153fc:	4b2c      	ldr	r3, [pc, #176]	; (80154b0 <_dtoa_r+0x600>)
 80153fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015402:	f7f3 f831 	bl	8008468 <__aeabi_dmul>
 8015406:	e9cd 0100 	strd	r0, r1, [sp]
 801540a:	e7c4      	b.n	8015396 <_dtoa_r+0x4e6>
 801540c:	462a      	mov	r2, r5
 801540e:	4633      	mov	r3, r6
 8015410:	f7f3 f82a 	bl	8008468 <__aeabi_dmul>
 8015414:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015418:	eb0b 0507 	add.w	r5, fp, r7
 801541c:	465e      	mov	r6, fp
 801541e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015422:	f7f3 fad1 	bl	80089c8 <__aeabi_d2iz>
 8015426:	4607      	mov	r7, r0
 8015428:	f7f2 ffb4 	bl	8008394 <__aeabi_i2d>
 801542c:	3730      	adds	r7, #48	; 0x30
 801542e:	4602      	mov	r2, r0
 8015430:	460b      	mov	r3, r1
 8015432:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015436:	f7f2 fe5f 	bl	80080f8 <__aeabi_dsub>
 801543a:	f806 7b01 	strb.w	r7, [r6], #1
 801543e:	42ae      	cmp	r6, r5
 8015440:	e9cd 0100 	strd	r0, r1, [sp]
 8015444:	f04f 0200 	mov.w	r2, #0
 8015448:	d126      	bne.n	8015498 <_dtoa_r+0x5e8>
 801544a:	4b1c      	ldr	r3, [pc, #112]	; (80154bc <_dtoa_r+0x60c>)
 801544c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015450:	f7f2 fe54 	bl	80080fc <__adddf3>
 8015454:	4602      	mov	r2, r0
 8015456:	460b      	mov	r3, r1
 8015458:	e9dd 0100 	ldrd	r0, r1, [sp]
 801545c:	f7f3 fa94 	bl	8008988 <__aeabi_dcmpgt>
 8015460:	2800      	cmp	r0, #0
 8015462:	d174      	bne.n	801554e <_dtoa_r+0x69e>
 8015464:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015468:	2000      	movs	r0, #0
 801546a:	4914      	ldr	r1, [pc, #80]	; (80154bc <_dtoa_r+0x60c>)
 801546c:	f7f2 fe44 	bl	80080f8 <__aeabi_dsub>
 8015470:	4602      	mov	r2, r0
 8015472:	460b      	mov	r3, r1
 8015474:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015478:	f7f3 fa68 	bl	800894c <__aeabi_dcmplt>
 801547c:	2800      	cmp	r0, #0
 801547e:	f43f af30 	beq.w	80152e2 <_dtoa_r+0x432>
 8015482:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015486:	2b30      	cmp	r3, #48	; 0x30
 8015488:	f105 32ff 	add.w	r2, r5, #4294967295
 801548c:	d002      	beq.n	8015494 <_dtoa_r+0x5e4>
 801548e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8015492:	e04a      	b.n	801552a <_dtoa_r+0x67a>
 8015494:	4615      	mov	r5, r2
 8015496:	e7f4      	b.n	8015482 <_dtoa_r+0x5d2>
 8015498:	4b05      	ldr	r3, [pc, #20]	; (80154b0 <_dtoa_r+0x600>)
 801549a:	f7f2 ffe5 	bl	8008468 <__aeabi_dmul>
 801549e:	e9cd 0100 	strd	r0, r1, [sp]
 80154a2:	e7bc      	b.n	801541e <_dtoa_r+0x56e>
 80154a4:	08016bb0 	.word	0x08016bb0
 80154a8:	08016b88 	.word	0x08016b88
 80154ac:	3ff00000 	.word	0x3ff00000
 80154b0:	40240000 	.word	0x40240000
 80154b4:	401c0000 	.word	0x401c0000
 80154b8:	40140000 	.word	0x40140000
 80154bc:	3fe00000 	.word	0x3fe00000
 80154c0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80154c4:	465d      	mov	r5, fp
 80154c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80154ca:	4630      	mov	r0, r6
 80154cc:	4639      	mov	r1, r7
 80154ce:	f7f3 f8f5 	bl	80086bc <__aeabi_ddiv>
 80154d2:	f7f3 fa79 	bl	80089c8 <__aeabi_d2iz>
 80154d6:	4680      	mov	r8, r0
 80154d8:	f7f2 ff5c 	bl	8008394 <__aeabi_i2d>
 80154dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80154e0:	f7f2 ffc2 	bl	8008468 <__aeabi_dmul>
 80154e4:	4602      	mov	r2, r0
 80154e6:	460b      	mov	r3, r1
 80154e8:	4630      	mov	r0, r6
 80154ea:	4639      	mov	r1, r7
 80154ec:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80154f0:	f7f2 fe02 	bl	80080f8 <__aeabi_dsub>
 80154f4:	f805 6b01 	strb.w	r6, [r5], #1
 80154f8:	eba5 060b 	sub.w	r6, r5, fp
 80154fc:	45b1      	cmp	r9, r6
 80154fe:	4602      	mov	r2, r0
 8015500:	460b      	mov	r3, r1
 8015502:	d139      	bne.n	8015578 <_dtoa_r+0x6c8>
 8015504:	f7f2 fdfa 	bl	80080fc <__adddf3>
 8015508:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801550c:	4606      	mov	r6, r0
 801550e:	460f      	mov	r7, r1
 8015510:	f7f3 fa3a 	bl	8008988 <__aeabi_dcmpgt>
 8015514:	b9c8      	cbnz	r0, 801554a <_dtoa_r+0x69a>
 8015516:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801551a:	4630      	mov	r0, r6
 801551c:	4639      	mov	r1, r7
 801551e:	f7f3 fa0b 	bl	8008938 <__aeabi_dcmpeq>
 8015522:	b110      	cbz	r0, 801552a <_dtoa_r+0x67a>
 8015524:	f018 0f01 	tst.w	r8, #1
 8015528:	d10f      	bne.n	801554a <_dtoa_r+0x69a>
 801552a:	9904      	ldr	r1, [sp, #16]
 801552c:	4620      	mov	r0, r4
 801552e:	f000 fc9f 	bl	8015e70 <_Bfree>
 8015532:	2300      	movs	r3, #0
 8015534:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015536:	702b      	strb	r3, [r5, #0]
 8015538:	f10a 0301 	add.w	r3, sl, #1
 801553c:	6013      	str	r3, [r2, #0]
 801553e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015540:	2b00      	cmp	r3, #0
 8015542:	f000 8241 	beq.w	80159c8 <_dtoa_r+0xb18>
 8015546:	601d      	str	r5, [r3, #0]
 8015548:	e23e      	b.n	80159c8 <_dtoa_r+0xb18>
 801554a:	f8cd a020 	str.w	sl, [sp, #32]
 801554e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8015552:	2a39      	cmp	r2, #57	; 0x39
 8015554:	f105 33ff 	add.w	r3, r5, #4294967295
 8015558:	d108      	bne.n	801556c <_dtoa_r+0x6bc>
 801555a:	459b      	cmp	fp, r3
 801555c:	d10a      	bne.n	8015574 <_dtoa_r+0x6c4>
 801555e:	9b08      	ldr	r3, [sp, #32]
 8015560:	3301      	adds	r3, #1
 8015562:	9308      	str	r3, [sp, #32]
 8015564:	2330      	movs	r3, #48	; 0x30
 8015566:	f88b 3000 	strb.w	r3, [fp]
 801556a:	465b      	mov	r3, fp
 801556c:	781a      	ldrb	r2, [r3, #0]
 801556e:	3201      	adds	r2, #1
 8015570:	701a      	strb	r2, [r3, #0]
 8015572:	e78c      	b.n	801548e <_dtoa_r+0x5de>
 8015574:	461d      	mov	r5, r3
 8015576:	e7ea      	b.n	801554e <_dtoa_r+0x69e>
 8015578:	2200      	movs	r2, #0
 801557a:	4b9b      	ldr	r3, [pc, #620]	; (80157e8 <_dtoa_r+0x938>)
 801557c:	f7f2 ff74 	bl	8008468 <__aeabi_dmul>
 8015580:	2200      	movs	r2, #0
 8015582:	2300      	movs	r3, #0
 8015584:	4606      	mov	r6, r0
 8015586:	460f      	mov	r7, r1
 8015588:	f7f3 f9d6 	bl	8008938 <__aeabi_dcmpeq>
 801558c:	2800      	cmp	r0, #0
 801558e:	d09a      	beq.n	80154c6 <_dtoa_r+0x616>
 8015590:	e7cb      	b.n	801552a <_dtoa_r+0x67a>
 8015592:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015594:	2a00      	cmp	r2, #0
 8015596:	f000 808b 	beq.w	80156b0 <_dtoa_r+0x800>
 801559a:	9a06      	ldr	r2, [sp, #24]
 801559c:	2a01      	cmp	r2, #1
 801559e:	dc6e      	bgt.n	801567e <_dtoa_r+0x7ce>
 80155a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80155a2:	2a00      	cmp	r2, #0
 80155a4:	d067      	beq.n	8015676 <_dtoa_r+0x7c6>
 80155a6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80155aa:	9f07      	ldr	r7, [sp, #28]
 80155ac:	9d05      	ldr	r5, [sp, #20]
 80155ae:	9a05      	ldr	r2, [sp, #20]
 80155b0:	2101      	movs	r1, #1
 80155b2:	441a      	add	r2, r3
 80155b4:	4620      	mov	r0, r4
 80155b6:	9205      	str	r2, [sp, #20]
 80155b8:	4498      	add	r8, r3
 80155ba:	f000 fcf9 	bl	8015fb0 <__i2b>
 80155be:	4606      	mov	r6, r0
 80155c0:	2d00      	cmp	r5, #0
 80155c2:	dd0c      	ble.n	80155de <_dtoa_r+0x72e>
 80155c4:	f1b8 0f00 	cmp.w	r8, #0
 80155c8:	dd09      	ble.n	80155de <_dtoa_r+0x72e>
 80155ca:	4545      	cmp	r5, r8
 80155cc:	9a05      	ldr	r2, [sp, #20]
 80155ce:	462b      	mov	r3, r5
 80155d0:	bfa8      	it	ge
 80155d2:	4643      	movge	r3, r8
 80155d4:	1ad2      	subs	r2, r2, r3
 80155d6:	9205      	str	r2, [sp, #20]
 80155d8:	1aed      	subs	r5, r5, r3
 80155da:	eba8 0803 	sub.w	r8, r8, r3
 80155de:	9b07      	ldr	r3, [sp, #28]
 80155e0:	b1eb      	cbz	r3, 801561e <_dtoa_r+0x76e>
 80155e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80155e4:	2b00      	cmp	r3, #0
 80155e6:	d067      	beq.n	80156b8 <_dtoa_r+0x808>
 80155e8:	b18f      	cbz	r7, 801560e <_dtoa_r+0x75e>
 80155ea:	4631      	mov	r1, r6
 80155ec:	463a      	mov	r2, r7
 80155ee:	4620      	mov	r0, r4
 80155f0:	f000 fd7e 	bl	80160f0 <__pow5mult>
 80155f4:	9a04      	ldr	r2, [sp, #16]
 80155f6:	4601      	mov	r1, r0
 80155f8:	4606      	mov	r6, r0
 80155fa:	4620      	mov	r0, r4
 80155fc:	f000 fce1 	bl	8015fc2 <__multiply>
 8015600:	9904      	ldr	r1, [sp, #16]
 8015602:	9008      	str	r0, [sp, #32]
 8015604:	4620      	mov	r0, r4
 8015606:	f000 fc33 	bl	8015e70 <_Bfree>
 801560a:	9b08      	ldr	r3, [sp, #32]
 801560c:	9304      	str	r3, [sp, #16]
 801560e:	9b07      	ldr	r3, [sp, #28]
 8015610:	1bda      	subs	r2, r3, r7
 8015612:	d004      	beq.n	801561e <_dtoa_r+0x76e>
 8015614:	9904      	ldr	r1, [sp, #16]
 8015616:	4620      	mov	r0, r4
 8015618:	f000 fd6a 	bl	80160f0 <__pow5mult>
 801561c:	9004      	str	r0, [sp, #16]
 801561e:	2101      	movs	r1, #1
 8015620:	4620      	mov	r0, r4
 8015622:	f000 fcc5 	bl	8015fb0 <__i2b>
 8015626:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015628:	4607      	mov	r7, r0
 801562a:	2b00      	cmp	r3, #0
 801562c:	f000 81d0 	beq.w	80159d0 <_dtoa_r+0xb20>
 8015630:	461a      	mov	r2, r3
 8015632:	4601      	mov	r1, r0
 8015634:	4620      	mov	r0, r4
 8015636:	f000 fd5b 	bl	80160f0 <__pow5mult>
 801563a:	9b06      	ldr	r3, [sp, #24]
 801563c:	2b01      	cmp	r3, #1
 801563e:	4607      	mov	r7, r0
 8015640:	dc40      	bgt.n	80156c4 <_dtoa_r+0x814>
 8015642:	9b00      	ldr	r3, [sp, #0]
 8015644:	2b00      	cmp	r3, #0
 8015646:	d139      	bne.n	80156bc <_dtoa_r+0x80c>
 8015648:	9b01      	ldr	r3, [sp, #4]
 801564a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801564e:	2b00      	cmp	r3, #0
 8015650:	d136      	bne.n	80156c0 <_dtoa_r+0x810>
 8015652:	9b01      	ldr	r3, [sp, #4]
 8015654:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015658:	0d1b      	lsrs	r3, r3, #20
 801565a:	051b      	lsls	r3, r3, #20
 801565c:	b12b      	cbz	r3, 801566a <_dtoa_r+0x7ba>
 801565e:	9b05      	ldr	r3, [sp, #20]
 8015660:	3301      	adds	r3, #1
 8015662:	9305      	str	r3, [sp, #20]
 8015664:	f108 0801 	add.w	r8, r8, #1
 8015668:	2301      	movs	r3, #1
 801566a:	9307      	str	r3, [sp, #28]
 801566c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801566e:	2b00      	cmp	r3, #0
 8015670:	d12a      	bne.n	80156c8 <_dtoa_r+0x818>
 8015672:	2001      	movs	r0, #1
 8015674:	e030      	b.n	80156d8 <_dtoa_r+0x828>
 8015676:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015678:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801567c:	e795      	b.n	80155aa <_dtoa_r+0x6fa>
 801567e:	9b07      	ldr	r3, [sp, #28]
 8015680:	f109 37ff 	add.w	r7, r9, #4294967295
 8015684:	42bb      	cmp	r3, r7
 8015686:	bfbf      	itttt	lt
 8015688:	9b07      	ldrlt	r3, [sp, #28]
 801568a:	9707      	strlt	r7, [sp, #28]
 801568c:	1afa      	sublt	r2, r7, r3
 801568e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8015690:	bfbb      	ittet	lt
 8015692:	189b      	addlt	r3, r3, r2
 8015694:	930e      	strlt	r3, [sp, #56]	; 0x38
 8015696:	1bdf      	subge	r7, r3, r7
 8015698:	2700      	movlt	r7, #0
 801569a:	f1b9 0f00 	cmp.w	r9, #0
 801569e:	bfb5      	itete	lt
 80156a0:	9b05      	ldrlt	r3, [sp, #20]
 80156a2:	9d05      	ldrge	r5, [sp, #20]
 80156a4:	eba3 0509 	sublt.w	r5, r3, r9
 80156a8:	464b      	movge	r3, r9
 80156aa:	bfb8      	it	lt
 80156ac:	2300      	movlt	r3, #0
 80156ae:	e77e      	b.n	80155ae <_dtoa_r+0x6fe>
 80156b0:	9f07      	ldr	r7, [sp, #28]
 80156b2:	9d05      	ldr	r5, [sp, #20]
 80156b4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80156b6:	e783      	b.n	80155c0 <_dtoa_r+0x710>
 80156b8:	9a07      	ldr	r2, [sp, #28]
 80156ba:	e7ab      	b.n	8015614 <_dtoa_r+0x764>
 80156bc:	2300      	movs	r3, #0
 80156be:	e7d4      	b.n	801566a <_dtoa_r+0x7ba>
 80156c0:	9b00      	ldr	r3, [sp, #0]
 80156c2:	e7d2      	b.n	801566a <_dtoa_r+0x7ba>
 80156c4:	2300      	movs	r3, #0
 80156c6:	9307      	str	r3, [sp, #28]
 80156c8:	693b      	ldr	r3, [r7, #16]
 80156ca:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80156ce:	6918      	ldr	r0, [r3, #16]
 80156d0:	f000 fc20 	bl	8015f14 <__hi0bits>
 80156d4:	f1c0 0020 	rsb	r0, r0, #32
 80156d8:	4440      	add	r0, r8
 80156da:	f010 001f 	ands.w	r0, r0, #31
 80156de:	d047      	beq.n	8015770 <_dtoa_r+0x8c0>
 80156e0:	f1c0 0320 	rsb	r3, r0, #32
 80156e4:	2b04      	cmp	r3, #4
 80156e6:	dd3b      	ble.n	8015760 <_dtoa_r+0x8b0>
 80156e8:	9b05      	ldr	r3, [sp, #20]
 80156ea:	f1c0 001c 	rsb	r0, r0, #28
 80156ee:	4403      	add	r3, r0
 80156f0:	9305      	str	r3, [sp, #20]
 80156f2:	4405      	add	r5, r0
 80156f4:	4480      	add	r8, r0
 80156f6:	9b05      	ldr	r3, [sp, #20]
 80156f8:	2b00      	cmp	r3, #0
 80156fa:	dd05      	ble.n	8015708 <_dtoa_r+0x858>
 80156fc:	461a      	mov	r2, r3
 80156fe:	9904      	ldr	r1, [sp, #16]
 8015700:	4620      	mov	r0, r4
 8015702:	f000 fd43 	bl	801618c <__lshift>
 8015706:	9004      	str	r0, [sp, #16]
 8015708:	f1b8 0f00 	cmp.w	r8, #0
 801570c:	dd05      	ble.n	801571a <_dtoa_r+0x86a>
 801570e:	4639      	mov	r1, r7
 8015710:	4642      	mov	r2, r8
 8015712:	4620      	mov	r0, r4
 8015714:	f000 fd3a 	bl	801618c <__lshift>
 8015718:	4607      	mov	r7, r0
 801571a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801571c:	b353      	cbz	r3, 8015774 <_dtoa_r+0x8c4>
 801571e:	4639      	mov	r1, r7
 8015720:	9804      	ldr	r0, [sp, #16]
 8015722:	f000 fd87 	bl	8016234 <__mcmp>
 8015726:	2800      	cmp	r0, #0
 8015728:	da24      	bge.n	8015774 <_dtoa_r+0x8c4>
 801572a:	2300      	movs	r3, #0
 801572c:	220a      	movs	r2, #10
 801572e:	9904      	ldr	r1, [sp, #16]
 8015730:	4620      	mov	r0, r4
 8015732:	f000 fbb4 	bl	8015e9e <__multadd>
 8015736:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015738:	9004      	str	r0, [sp, #16]
 801573a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801573e:	2b00      	cmp	r3, #0
 8015740:	f000 814d 	beq.w	80159de <_dtoa_r+0xb2e>
 8015744:	2300      	movs	r3, #0
 8015746:	4631      	mov	r1, r6
 8015748:	220a      	movs	r2, #10
 801574a:	4620      	mov	r0, r4
 801574c:	f000 fba7 	bl	8015e9e <__multadd>
 8015750:	9b02      	ldr	r3, [sp, #8]
 8015752:	2b00      	cmp	r3, #0
 8015754:	4606      	mov	r6, r0
 8015756:	dc4f      	bgt.n	80157f8 <_dtoa_r+0x948>
 8015758:	9b06      	ldr	r3, [sp, #24]
 801575a:	2b02      	cmp	r3, #2
 801575c:	dd4c      	ble.n	80157f8 <_dtoa_r+0x948>
 801575e:	e011      	b.n	8015784 <_dtoa_r+0x8d4>
 8015760:	d0c9      	beq.n	80156f6 <_dtoa_r+0x846>
 8015762:	9a05      	ldr	r2, [sp, #20]
 8015764:	331c      	adds	r3, #28
 8015766:	441a      	add	r2, r3
 8015768:	9205      	str	r2, [sp, #20]
 801576a:	441d      	add	r5, r3
 801576c:	4498      	add	r8, r3
 801576e:	e7c2      	b.n	80156f6 <_dtoa_r+0x846>
 8015770:	4603      	mov	r3, r0
 8015772:	e7f6      	b.n	8015762 <_dtoa_r+0x8b2>
 8015774:	f1b9 0f00 	cmp.w	r9, #0
 8015778:	dc38      	bgt.n	80157ec <_dtoa_r+0x93c>
 801577a:	9b06      	ldr	r3, [sp, #24]
 801577c:	2b02      	cmp	r3, #2
 801577e:	dd35      	ble.n	80157ec <_dtoa_r+0x93c>
 8015780:	f8cd 9008 	str.w	r9, [sp, #8]
 8015784:	9b02      	ldr	r3, [sp, #8]
 8015786:	b963      	cbnz	r3, 80157a2 <_dtoa_r+0x8f2>
 8015788:	4639      	mov	r1, r7
 801578a:	2205      	movs	r2, #5
 801578c:	4620      	mov	r0, r4
 801578e:	f000 fb86 	bl	8015e9e <__multadd>
 8015792:	4601      	mov	r1, r0
 8015794:	4607      	mov	r7, r0
 8015796:	9804      	ldr	r0, [sp, #16]
 8015798:	f000 fd4c 	bl	8016234 <__mcmp>
 801579c:	2800      	cmp	r0, #0
 801579e:	f73f adcc 	bgt.w	801533a <_dtoa_r+0x48a>
 80157a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80157a4:	465d      	mov	r5, fp
 80157a6:	ea6f 0a03 	mvn.w	sl, r3
 80157aa:	f04f 0900 	mov.w	r9, #0
 80157ae:	4639      	mov	r1, r7
 80157b0:	4620      	mov	r0, r4
 80157b2:	f000 fb5d 	bl	8015e70 <_Bfree>
 80157b6:	2e00      	cmp	r6, #0
 80157b8:	f43f aeb7 	beq.w	801552a <_dtoa_r+0x67a>
 80157bc:	f1b9 0f00 	cmp.w	r9, #0
 80157c0:	d005      	beq.n	80157ce <_dtoa_r+0x91e>
 80157c2:	45b1      	cmp	r9, r6
 80157c4:	d003      	beq.n	80157ce <_dtoa_r+0x91e>
 80157c6:	4649      	mov	r1, r9
 80157c8:	4620      	mov	r0, r4
 80157ca:	f000 fb51 	bl	8015e70 <_Bfree>
 80157ce:	4631      	mov	r1, r6
 80157d0:	4620      	mov	r0, r4
 80157d2:	f000 fb4d 	bl	8015e70 <_Bfree>
 80157d6:	e6a8      	b.n	801552a <_dtoa_r+0x67a>
 80157d8:	2700      	movs	r7, #0
 80157da:	463e      	mov	r6, r7
 80157dc:	e7e1      	b.n	80157a2 <_dtoa_r+0x8f2>
 80157de:	f8dd a020 	ldr.w	sl, [sp, #32]
 80157e2:	463e      	mov	r6, r7
 80157e4:	e5a9      	b.n	801533a <_dtoa_r+0x48a>
 80157e6:	bf00      	nop
 80157e8:	40240000 	.word	0x40240000
 80157ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80157ee:	f8cd 9008 	str.w	r9, [sp, #8]
 80157f2:	2b00      	cmp	r3, #0
 80157f4:	f000 80fa 	beq.w	80159ec <_dtoa_r+0xb3c>
 80157f8:	2d00      	cmp	r5, #0
 80157fa:	dd05      	ble.n	8015808 <_dtoa_r+0x958>
 80157fc:	4631      	mov	r1, r6
 80157fe:	462a      	mov	r2, r5
 8015800:	4620      	mov	r0, r4
 8015802:	f000 fcc3 	bl	801618c <__lshift>
 8015806:	4606      	mov	r6, r0
 8015808:	9b07      	ldr	r3, [sp, #28]
 801580a:	2b00      	cmp	r3, #0
 801580c:	d04c      	beq.n	80158a8 <_dtoa_r+0x9f8>
 801580e:	6871      	ldr	r1, [r6, #4]
 8015810:	4620      	mov	r0, r4
 8015812:	f000 faf9 	bl	8015e08 <_Balloc>
 8015816:	6932      	ldr	r2, [r6, #16]
 8015818:	3202      	adds	r2, #2
 801581a:	4605      	mov	r5, r0
 801581c:	0092      	lsls	r2, r2, #2
 801581e:	f106 010c 	add.w	r1, r6, #12
 8015822:	300c      	adds	r0, #12
 8015824:	f7fe fd0c 	bl	8014240 <memcpy>
 8015828:	2201      	movs	r2, #1
 801582a:	4629      	mov	r1, r5
 801582c:	4620      	mov	r0, r4
 801582e:	f000 fcad 	bl	801618c <__lshift>
 8015832:	9b00      	ldr	r3, [sp, #0]
 8015834:	f8cd b014 	str.w	fp, [sp, #20]
 8015838:	f003 0301 	and.w	r3, r3, #1
 801583c:	46b1      	mov	r9, r6
 801583e:	9307      	str	r3, [sp, #28]
 8015840:	4606      	mov	r6, r0
 8015842:	4639      	mov	r1, r7
 8015844:	9804      	ldr	r0, [sp, #16]
 8015846:	f7ff faa7 	bl	8014d98 <quorem>
 801584a:	4649      	mov	r1, r9
 801584c:	4605      	mov	r5, r0
 801584e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015852:	9804      	ldr	r0, [sp, #16]
 8015854:	f000 fcee 	bl	8016234 <__mcmp>
 8015858:	4632      	mov	r2, r6
 801585a:	9000      	str	r0, [sp, #0]
 801585c:	4639      	mov	r1, r7
 801585e:	4620      	mov	r0, r4
 8015860:	f000 fd02 	bl	8016268 <__mdiff>
 8015864:	68c3      	ldr	r3, [r0, #12]
 8015866:	4602      	mov	r2, r0
 8015868:	bb03      	cbnz	r3, 80158ac <_dtoa_r+0x9fc>
 801586a:	4601      	mov	r1, r0
 801586c:	9008      	str	r0, [sp, #32]
 801586e:	9804      	ldr	r0, [sp, #16]
 8015870:	f000 fce0 	bl	8016234 <__mcmp>
 8015874:	9a08      	ldr	r2, [sp, #32]
 8015876:	4603      	mov	r3, r0
 8015878:	4611      	mov	r1, r2
 801587a:	4620      	mov	r0, r4
 801587c:	9308      	str	r3, [sp, #32]
 801587e:	f000 faf7 	bl	8015e70 <_Bfree>
 8015882:	9b08      	ldr	r3, [sp, #32]
 8015884:	b9a3      	cbnz	r3, 80158b0 <_dtoa_r+0xa00>
 8015886:	9a06      	ldr	r2, [sp, #24]
 8015888:	b992      	cbnz	r2, 80158b0 <_dtoa_r+0xa00>
 801588a:	9a07      	ldr	r2, [sp, #28]
 801588c:	b982      	cbnz	r2, 80158b0 <_dtoa_r+0xa00>
 801588e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015892:	d029      	beq.n	80158e8 <_dtoa_r+0xa38>
 8015894:	9b00      	ldr	r3, [sp, #0]
 8015896:	2b00      	cmp	r3, #0
 8015898:	dd01      	ble.n	801589e <_dtoa_r+0x9ee>
 801589a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801589e:	9b05      	ldr	r3, [sp, #20]
 80158a0:	1c5d      	adds	r5, r3, #1
 80158a2:	f883 8000 	strb.w	r8, [r3]
 80158a6:	e782      	b.n	80157ae <_dtoa_r+0x8fe>
 80158a8:	4630      	mov	r0, r6
 80158aa:	e7c2      	b.n	8015832 <_dtoa_r+0x982>
 80158ac:	2301      	movs	r3, #1
 80158ae:	e7e3      	b.n	8015878 <_dtoa_r+0x9c8>
 80158b0:	9a00      	ldr	r2, [sp, #0]
 80158b2:	2a00      	cmp	r2, #0
 80158b4:	db04      	blt.n	80158c0 <_dtoa_r+0xa10>
 80158b6:	d125      	bne.n	8015904 <_dtoa_r+0xa54>
 80158b8:	9a06      	ldr	r2, [sp, #24]
 80158ba:	bb1a      	cbnz	r2, 8015904 <_dtoa_r+0xa54>
 80158bc:	9a07      	ldr	r2, [sp, #28]
 80158be:	bb0a      	cbnz	r2, 8015904 <_dtoa_r+0xa54>
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	ddec      	ble.n	801589e <_dtoa_r+0x9ee>
 80158c4:	2201      	movs	r2, #1
 80158c6:	9904      	ldr	r1, [sp, #16]
 80158c8:	4620      	mov	r0, r4
 80158ca:	f000 fc5f 	bl	801618c <__lshift>
 80158ce:	4639      	mov	r1, r7
 80158d0:	9004      	str	r0, [sp, #16]
 80158d2:	f000 fcaf 	bl	8016234 <__mcmp>
 80158d6:	2800      	cmp	r0, #0
 80158d8:	dc03      	bgt.n	80158e2 <_dtoa_r+0xa32>
 80158da:	d1e0      	bne.n	801589e <_dtoa_r+0x9ee>
 80158dc:	f018 0f01 	tst.w	r8, #1
 80158e0:	d0dd      	beq.n	801589e <_dtoa_r+0x9ee>
 80158e2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80158e6:	d1d8      	bne.n	801589a <_dtoa_r+0x9ea>
 80158e8:	9b05      	ldr	r3, [sp, #20]
 80158ea:	9a05      	ldr	r2, [sp, #20]
 80158ec:	1c5d      	adds	r5, r3, #1
 80158ee:	2339      	movs	r3, #57	; 0x39
 80158f0:	7013      	strb	r3, [r2, #0]
 80158f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80158f6:	2b39      	cmp	r3, #57	; 0x39
 80158f8:	f105 32ff 	add.w	r2, r5, #4294967295
 80158fc:	d04f      	beq.n	801599e <_dtoa_r+0xaee>
 80158fe:	3301      	adds	r3, #1
 8015900:	7013      	strb	r3, [r2, #0]
 8015902:	e754      	b.n	80157ae <_dtoa_r+0x8fe>
 8015904:	9a05      	ldr	r2, [sp, #20]
 8015906:	2b00      	cmp	r3, #0
 8015908:	f102 0501 	add.w	r5, r2, #1
 801590c:	dd06      	ble.n	801591c <_dtoa_r+0xa6c>
 801590e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015912:	d0e9      	beq.n	80158e8 <_dtoa_r+0xa38>
 8015914:	f108 0801 	add.w	r8, r8, #1
 8015918:	9b05      	ldr	r3, [sp, #20]
 801591a:	e7c2      	b.n	80158a2 <_dtoa_r+0x9f2>
 801591c:	9a02      	ldr	r2, [sp, #8]
 801591e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8015922:	eba5 030b 	sub.w	r3, r5, fp
 8015926:	4293      	cmp	r3, r2
 8015928:	d021      	beq.n	801596e <_dtoa_r+0xabe>
 801592a:	2300      	movs	r3, #0
 801592c:	220a      	movs	r2, #10
 801592e:	9904      	ldr	r1, [sp, #16]
 8015930:	4620      	mov	r0, r4
 8015932:	f000 fab4 	bl	8015e9e <__multadd>
 8015936:	45b1      	cmp	r9, r6
 8015938:	9004      	str	r0, [sp, #16]
 801593a:	f04f 0300 	mov.w	r3, #0
 801593e:	f04f 020a 	mov.w	r2, #10
 8015942:	4649      	mov	r1, r9
 8015944:	4620      	mov	r0, r4
 8015946:	d105      	bne.n	8015954 <_dtoa_r+0xaa4>
 8015948:	f000 faa9 	bl	8015e9e <__multadd>
 801594c:	4681      	mov	r9, r0
 801594e:	4606      	mov	r6, r0
 8015950:	9505      	str	r5, [sp, #20]
 8015952:	e776      	b.n	8015842 <_dtoa_r+0x992>
 8015954:	f000 faa3 	bl	8015e9e <__multadd>
 8015958:	4631      	mov	r1, r6
 801595a:	4681      	mov	r9, r0
 801595c:	2300      	movs	r3, #0
 801595e:	220a      	movs	r2, #10
 8015960:	4620      	mov	r0, r4
 8015962:	f000 fa9c 	bl	8015e9e <__multadd>
 8015966:	4606      	mov	r6, r0
 8015968:	e7f2      	b.n	8015950 <_dtoa_r+0xaa0>
 801596a:	f04f 0900 	mov.w	r9, #0
 801596e:	2201      	movs	r2, #1
 8015970:	9904      	ldr	r1, [sp, #16]
 8015972:	4620      	mov	r0, r4
 8015974:	f000 fc0a 	bl	801618c <__lshift>
 8015978:	4639      	mov	r1, r7
 801597a:	9004      	str	r0, [sp, #16]
 801597c:	f000 fc5a 	bl	8016234 <__mcmp>
 8015980:	2800      	cmp	r0, #0
 8015982:	dcb6      	bgt.n	80158f2 <_dtoa_r+0xa42>
 8015984:	d102      	bne.n	801598c <_dtoa_r+0xadc>
 8015986:	f018 0f01 	tst.w	r8, #1
 801598a:	d1b2      	bne.n	80158f2 <_dtoa_r+0xa42>
 801598c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015990:	2b30      	cmp	r3, #48	; 0x30
 8015992:	f105 32ff 	add.w	r2, r5, #4294967295
 8015996:	f47f af0a 	bne.w	80157ae <_dtoa_r+0x8fe>
 801599a:	4615      	mov	r5, r2
 801599c:	e7f6      	b.n	801598c <_dtoa_r+0xadc>
 801599e:	4593      	cmp	fp, r2
 80159a0:	d105      	bne.n	80159ae <_dtoa_r+0xafe>
 80159a2:	2331      	movs	r3, #49	; 0x31
 80159a4:	f10a 0a01 	add.w	sl, sl, #1
 80159a8:	f88b 3000 	strb.w	r3, [fp]
 80159ac:	e6ff      	b.n	80157ae <_dtoa_r+0x8fe>
 80159ae:	4615      	mov	r5, r2
 80159b0:	e79f      	b.n	80158f2 <_dtoa_r+0xa42>
 80159b2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8015a18 <_dtoa_r+0xb68>
 80159b6:	e007      	b.n	80159c8 <_dtoa_r+0xb18>
 80159b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80159ba:	f8df b060 	ldr.w	fp, [pc, #96]	; 8015a1c <_dtoa_r+0xb6c>
 80159be:	b11b      	cbz	r3, 80159c8 <_dtoa_r+0xb18>
 80159c0:	f10b 0308 	add.w	r3, fp, #8
 80159c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80159c6:	6013      	str	r3, [r2, #0]
 80159c8:	4658      	mov	r0, fp
 80159ca:	b017      	add	sp, #92	; 0x5c
 80159cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159d0:	9b06      	ldr	r3, [sp, #24]
 80159d2:	2b01      	cmp	r3, #1
 80159d4:	f77f ae35 	ble.w	8015642 <_dtoa_r+0x792>
 80159d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80159da:	9307      	str	r3, [sp, #28]
 80159dc:	e649      	b.n	8015672 <_dtoa_r+0x7c2>
 80159de:	9b02      	ldr	r3, [sp, #8]
 80159e0:	2b00      	cmp	r3, #0
 80159e2:	dc03      	bgt.n	80159ec <_dtoa_r+0xb3c>
 80159e4:	9b06      	ldr	r3, [sp, #24]
 80159e6:	2b02      	cmp	r3, #2
 80159e8:	f73f aecc 	bgt.w	8015784 <_dtoa_r+0x8d4>
 80159ec:	465d      	mov	r5, fp
 80159ee:	4639      	mov	r1, r7
 80159f0:	9804      	ldr	r0, [sp, #16]
 80159f2:	f7ff f9d1 	bl	8014d98 <quorem>
 80159f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80159fa:	f805 8b01 	strb.w	r8, [r5], #1
 80159fe:	9a02      	ldr	r2, [sp, #8]
 8015a00:	eba5 030b 	sub.w	r3, r5, fp
 8015a04:	429a      	cmp	r2, r3
 8015a06:	ddb0      	ble.n	801596a <_dtoa_r+0xaba>
 8015a08:	2300      	movs	r3, #0
 8015a0a:	220a      	movs	r2, #10
 8015a0c:	9904      	ldr	r1, [sp, #16]
 8015a0e:	4620      	mov	r0, r4
 8015a10:	f000 fa45 	bl	8015e9e <__multadd>
 8015a14:	9004      	str	r0, [sp, #16]
 8015a16:	e7ea      	b.n	80159ee <_dtoa_r+0xb3e>
 8015a18:	08016af4 	.word	0x08016af4
 8015a1c:	08016b18 	.word	0x08016b18

08015a20 <__sflush_r>:
 8015a20:	898a      	ldrh	r2, [r1, #12]
 8015a22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a26:	4605      	mov	r5, r0
 8015a28:	0710      	lsls	r0, r2, #28
 8015a2a:	460c      	mov	r4, r1
 8015a2c:	d458      	bmi.n	8015ae0 <__sflush_r+0xc0>
 8015a2e:	684b      	ldr	r3, [r1, #4]
 8015a30:	2b00      	cmp	r3, #0
 8015a32:	dc05      	bgt.n	8015a40 <__sflush_r+0x20>
 8015a34:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015a36:	2b00      	cmp	r3, #0
 8015a38:	dc02      	bgt.n	8015a40 <__sflush_r+0x20>
 8015a3a:	2000      	movs	r0, #0
 8015a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015a40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015a42:	2e00      	cmp	r6, #0
 8015a44:	d0f9      	beq.n	8015a3a <__sflush_r+0x1a>
 8015a46:	2300      	movs	r3, #0
 8015a48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015a4c:	682f      	ldr	r7, [r5, #0]
 8015a4e:	6a21      	ldr	r1, [r4, #32]
 8015a50:	602b      	str	r3, [r5, #0]
 8015a52:	d032      	beq.n	8015aba <__sflush_r+0x9a>
 8015a54:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015a56:	89a3      	ldrh	r3, [r4, #12]
 8015a58:	075a      	lsls	r2, r3, #29
 8015a5a:	d505      	bpl.n	8015a68 <__sflush_r+0x48>
 8015a5c:	6863      	ldr	r3, [r4, #4]
 8015a5e:	1ac0      	subs	r0, r0, r3
 8015a60:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015a62:	b10b      	cbz	r3, 8015a68 <__sflush_r+0x48>
 8015a64:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015a66:	1ac0      	subs	r0, r0, r3
 8015a68:	2300      	movs	r3, #0
 8015a6a:	4602      	mov	r2, r0
 8015a6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015a6e:	6a21      	ldr	r1, [r4, #32]
 8015a70:	4628      	mov	r0, r5
 8015a72:	47b0      	blx	r6
 8015a74:	1c43      	adds	r3, r0, #1
 8015a76:	89a3      	ldrh	r3, [r4, #12]
 8015a78:	d106      	bne.n	8015a88 <__sflush_r+0x68>
 8015a7a:	6829      	ldr	r1, [r5, #0]
 8015a7c:	291d      	cmp	r1, #29
 8015a7e:	d848      	bhi.n	8015b12 <__sflush_r+0xf2>
 8015a80:	4a29      	ldr	r2, [pc, #164]	; (8015b28 <__sflush_r+0x108>)
 8015a82:	40ca      	lsrs	r2, r1
 8015a84:	07d6      	lsls	r6, r2, #31
 8015a86:	d544      	bpl.n	8015b12 <__sflush_r+0xf2>
 8015a88:	2200      	movs	r2, #0
 8015a8a:	6062      	str	r2, [r4, #4]
 8015a8c:	04d9      	lsls	r1, r3, #19
 8015a8e:	6922      	ldr	r2, [r4, #16]
 8015a90:	6022      	str	r2, [r4, #0]
 8015a92:	d504      	bpl.n	8015a9e <__sflush_r+0x7e>
 8015a94:	1c42      	adds	r2, r0, #1
 8015a96:	d101      	bne.n	8015a9c <__sflush_r+0x7c>
 8015a98:	682b      	ldr	r3, [r5, #0]
 8015a9a:	b903      	cbnz	r3, 8015a9e <__sflush_r+0x7e>
 8015a9c:	6560      	str	r0, [r4, #84]	; 0x54
 8015a9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015aa0:	602f      	str	r7, [r5, #0]
 8015aa2:	2900      	cmp	r1, #0
 8015aa4:	d0c9      	beq.n	8015a3a <__sflush_r+0x1a>
 8015aa6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015aaa:	4299      	cmp	r1, r3
 8015aac:	d002      	beq.n	8015ab4 <__sflush_r+0x94>
 8015aae:	4628      	mov	r0, r5
 8015ab0:	f000 fc94 	bl	80163dc <_free_r>
 8015ab4:	2000      	movs	r0, #0
 8015ab6:	6360      	str	r0, [r4, #52]	; 0x34
 8015ab8:	e7c0      	b.n	8015a3c <__sflush_r+0x1c>
 8015aba:	2301      	movs	r3, #1
 8015abc:	4628      	mov	r0, r5
 8015abe:	47b0      	blx	r6
 8015ac0:	1c41      	adds	r1, r0, #1
 8015ac2:	d1c8      	bne.n	8015a56 <__sflush_r+0x36>
 8015ac4:	682b      	ldr	r3, [r5, #0]
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	d0c5      	beq.n	8015a56 <__sflush_r+0x36>
 8015aca:	2b1d      	cmp	r3, #29
 8015acc:	d001      	beq.n	8015ad2 <__sflush_r+0xb2>
 8015ace:	2b16      	cmp	r3, #22
 8015ad0:	d101      	bne.n	8015ad6 <__sflush_r+0xb6>
 8015ad2:	602f      	str	r7, [r5, #0]
 8015ad4:	e7b1      	b.n	8015a3a <__sflush_r+0x1a>
 8015ad6:	89a3      	ldrh	r3, [r4, #12]
 8015ad8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015adc:	81a3      	strh	r3, [r4, #12]
 8015ade:	e7ad      	b.n	8015a3c <__sflush_r+0x1c>
 8015ae0:	690f      	ldr	r7, [r1, #16]
 8015ae2:	2f00      	cmp	r7, #0
 8015ae4:	d0a9      	beq.n	8015a3a <__sflush_r+0x1a>
 8015ae6:	0793      	lsls	r3, r2, #30
 8015ae8:	680e      	ldr	r6, [r1, #0]
 8015aea:	bf08      	it	eq
 8015aec:	694b      	ldreq	r3, [r1, #20]
 8015aee:	600f      	str	r7, [r1, #0]
 8015af0:	bf18      	it	ne
 8015af2:	2300      	movne	r3, #0
 8015af4:	eba6 0807 	sub.w	r8, r6, r7
 8015af8:	608b      	str	r3, [r1, #8]
 8015afa:	f1b8 0f00 	cmp.w	r8, #0
 8015afe:	dd9c      	ble.n	8015a3a <__sflush_r+0x1a>
 8015b00:	4643      	mov	r3, r8
 8015b02:	463a      	mov	r2, r7
 8015b04:	6a21      	ldr	r1, [r4, #32]
 8015b06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015b08:	4628      	mov	r0, r5
 8015b0a:	47b0      	blx	r6
 8015b0c:	2800      	cmp	r0, #0
 8015b0e:	dc06      	bgt.n	8015b1e <__sflush_r+0xfe>
 8015b10:	89a3      	ldrh	r3, [r4, #12]
 8015b12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015b16:	81a3      	strh	r3, [r4, #12]
 8015b18:	f04f 30ff 	mov.w	r0, #4294967295
 8015b1c:	e78e      	b.n	8015a3c <__sflush_r+0x1c>
 8015b1e:	4407      	add	r7, r0
 8015b20:	eba8 0800 	sub.w	r8, r8, r0
 8015b24:	e7e9      	b.n	8015afa <__sflush_r+0xda>
 8015b26:	bf00      	nop
 8015b28:	20400001 	.word	0x20400001

08015b2c <_fflush_r>:
 8015b2c:	b538      	push	{r3, r4, r5, lr}
 8015b2e:	690b      	ldr	r3, [r1, #16]
 8015b30:	4605      	mov	r5, r0
 8015b32:	460c      	mov	r4, r1
 8015b34:	b1db      	cbz	r3, 8015b6e <_fflush_r+0x42>
 8015b36:	b118      	cbz	r0, 8015b40 <_fflush_r+0x14>
 8015b38:	6983      	ldr	r3, [r0, #24]
 8015b3a:	b90b      	cbnz	r3, 8015b40 <_fflush_r+0x14>
 8015b3c:	f000 f860 	bl	8015c00 <__sinit>
 8015b40:	4b0c      	ldr	r3, [pc, #48]	; (8015b74 <_fflush_r+0x48>)
 8015b42:	429c      	cmp	r4, r3
 8015b44:	d109      	bne.n	8015b5a <_fflush_r+0x2e>
 8015b46:	686c      	ldr	r4, [r5, #4]
 8015b48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015b4c:	b17b      	cbz	r3, 8015b6e <_fflush_r+0x42>
 8015b4e:	4621      	mov	r1, r4
 8015b50:	4628      	mov	r0, r5
 8015b52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015b56:	f7ff bf63 	b.w	8015a20 <__sflush_r>
 8015b5a:	4b07      	ldr	r3, [pc, #28]	; (8015b78 <_fflush_r+0x4c>)
 8015b5c:	429c      	cmp	r4, r3
 8015b5e:	d101      	bne.n	8015b64 <_fflush_r+0x38>
 8015b60:	68ac      	ldr	r4, [r5, #8]
 8015b62:	e7f1      	b.n	8015b48 <_fflush_r+0x1c>
 8015b64:	4b05      	ldr	r3, [pc, #20]	; (8015b7c <_fflush_r+0x50>)
 8015b66:	429c      	cmp	r4, r3
 8015b68:	bf08      	it	eq
 8015b6a:	68ec      	ldreq	r4, [r5, #12]
 8015b6c:	e7ec      	b.n	8015b48 <_fflush_r+0x1c>
 8015b6e:	2000      	movs	r0, #0
 8015b70:	bd38      	pop	{r3, r4, r5, pc}
 8015b72:	bf00      	nop
 8015b74:	08016b48 	.word	0x08016b48
 8015b78:	08016b68 	.word	0x08016b68
 8015b7c:	08016b28 	.word	0x08016b28

08015b80 <std>:
 8015b80:	2300      	movs	r3, #0
 8015b82:	b510      	push	{r4, lr}
 8015b84:	4604      	mov	r4, r0
 8015b86:	e9c0 3300 	strd	r3, r3, [r0]
 8015b8a:	6083      	str	r3, [r0, #8]
 8015b8c:	8181      	strh	r1, [r0, #12]
 8015b8e:	6643      	str	r3, [r0, #100]	; 0x64
 8015b90:	81c2      	strh	r2, [r0, #14]
 8015b92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015b96:	6183      	str	r3, [r0, #24]
 8015b98:	4619      	mov	r1, r3
 8015b9a:	2208      	movs	r2, #8
 8015b9c:	305c      	adds	r0, #92	; 0x5c
 8015b9e:	f7fe fb5a 	bl	8014256 <memset>
 8015ba2:	4b05      	ldr	r3, [pc, #20]	; (8015bb8 <std+0x38>)
 8015ba4:	6263      	str	r3, [r4, #36]	; 0x24
 8015ba6:	4b05      	ldr	r3, [pc, #20]	; (8015bbc <std+0x3c>)
 8015ba8:	62a3      	str	r3, [r4, #40]	; 0x28
 8015baa:	4b05      	ldr	r3, [pc, #20]	; (8015bc0 <std+0x40>)
 8015bac:	62e3      	str	r3, [r4, #44]	; 0x2c
 8015bae:	4b05      	ldr	r3, [pc, #20]	; (8015bc4 <std+0x44>)
 8015bb0:	6224      	str	r4, [r4, #32]
 8015bb2:	6323      	str	r3, [r4, #48]	; 0x30
 8015bb4:	bd10      	pop	{r4, pc}
 8015bb6:	bf00      	nop
 8015bb8:	080167cd 	.word	0x080167cd
 8015bbc:	080167ef 	.word	0x080167ef
 8015bc0:	08016827 	.word	0x08016827
 8015bc4:	0801684b 	.word	0x0801684b

08015bc8 <_cleanup_r>:
 8015bc8:	4901      	ldr	r1, [pc, #4]	; (8015bd0 <_cleanup_r+0x8>)
 8015bca:	f000 b885 	b.w	8015cd8 <_fwalk_reent>
 8015bce:	bf00      	nop
 8015bd0:	08015b2d 	.word	0x08015b2d

08015bd4 <__sfmoreglue>:
 8015bd4:	b570      	push	{r4, r5, r6, lr}
 8015bd6:	1e4a      	subs	r2, r1, #1
 8015bd8:	2568      	movs	r5, #104	; 0x68
 8015bda:	4355      	muls	r5, r2
 8015bdc:	460e      	mov	r6, r1
 8015bde:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8015be2:	f000 fc49 	bl	8016478 <_malloc_r>
 8015be6:	4604      	mov	r4, r0
 8015be8:	b140      	cbz	r0, 8015bfc <__sfmoreglue+0x28>
 8015bea:	2100      	movs	r1, #0
 8015bec:	e9c0 1600 	strd	r1, r6, [r0]
 8015bf0:	300c      	adds	r0, #12
 8015bf2:	60a0      	str	r0, [r4, #8]
 8015bf4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015bf8:	f7fe fb2d 	bl	8014256 <memset>
 8015bfc:	4620      	mov	r0, r4
 8015bfe:	bd70      	pop	{r4, r5, r6, pc}

08015c00 <__sinit>:
 8015c00:	6983      	ldr	r3, [r0, #24]
 8015c02:	b510      	push	{r4, lr}
 8015c04:	4604      	mov	r4, r0
 8015c06:	bb33      	cbnz	r3, 8015c56 <__sinit+0x56>
 8015c08:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8015c0c:	6503      	str	r3, [r0, #80]	; 0x50
 8015c0e:	4b12      	ldr	r3, [pc, #72]	; (8015c58 <__sinit+0x58>)
 8015c10:	4a12      	ldr	r2, [pc, #72]	; (8015c5c <__sinit+0x5c>)
 8015c12:	681b      	ldr	r3, [r3, #0]
 8015c14:	6282      	str	r2, [r0, #40]	; 0x28
 8015c16:	4298      	cmp	r0, r3
 8015c18:	bf04      	itt	eq
 8015c1a:	2301      	moveq	r3, #1
 8015c1c:	6183      	streq	r3, [r0, #24]
 8015c1e:	f000 f81f 	bl	8015c60 <__sfp>
 8015c22:	6060      	str	r0, [r4, #4]
 8015c24:	4620      	mov	r0, r4
 8015c26:	f000 f81b 	bl	8015c60 <__sfp>
 8015c2a:	60a0      	str	r0, [r4, #8]
 8015c2c:	4620      	mov	r0, r4
 8015c2e:	f000 f817 	bl	8015c60 <__sfp>
 8015c32:	2200      	movs	r2, #0
 8015c34:	60e0      	str	r0, [r4, #12]
 8015c36:	2104      	movs	r1, #4
 8015c38:	6860      	ldr	r0, [r4, #4]
 8015c3a:	f7ff ffa1 	bl	8015b80 <std>
 8015c3e:	2201      	movs	r2, #1
 8015c40:	2109      	movs	r1, #9
 8015c42:	68a0      	ldr	r0, [r4, #8]
 8015c44:	f7ff ff9c 	bl	8015b80 <std>
 8015c48:	2202      	movs	r2, #2
 8015c4a:	2112      	movs	r1, #18
 8015c4c:	68e0      	ldr	r0, [r4, #12]
 8015c4e:	f7ff ff97 	bl	8015b80 <std>
 8015c52:	2301      	movs	r3, #1
 8015c54:	61a3      	str	r3, [r4, #24]
 8015c56:	bd10      	pop	{r4, pc}
 8015c58:	08016ae0 	.word	0x08016ae0
 8015c5c:	08015bc9 	.word	0x08015bc9

08015c60 <__sfp>:
 8015c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c62:	4b1b      	ldr	r3, [pc, #108]	; (8015cd0 <__sfp+0x70>)
 8015c64:	681e      	ldr	r6, [r3, #0]
 8015c66:	69b3      	ldr	r3, [r6, #24]
 8015c68:	4607      	mov	r7, r0
 8015c6a:	b913      	cbnz	r3, 8015c72 <__sfp+0x12>
 8015c6c:	4630      	mov	r0, r6
 8015c6e:	f7ff ffc7 	bl	8015c00 <__sinit>
 8015c72:	3648      	adds	r6, #72	; 0x48
 8015c74:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8015c78:	3b01      	subs	r3, #1
 8015c7a:	d503      	bpl.n	8015c84 <__sfp+0x24>
 8015c7c:	6833      	ldr	r3, [r6, #0]
 8015c7e:	b133      	cbz	r3, 8015c8e <__sfp+0x2e>
 8015c80:	6836      	ldr	r6, [r6, #0]
 8015c82:	e7f7      	b.n	8015c74 <__sfp+0x14>
 8015c84:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015c88:	b16d      	cbz	r5, 8015ca6 <__sfp+0x46>
 8015c8a:	3468      	adds	r4, #104	; 0x68
 8015c8c:	e7f4      	b.n	8015c78 <__sfp+0x18>
 8015c8e:	2104      	movs	r1, #4
 8015c90:	4638      	mov	r0, r7
 8015c92:	f7ff ff9f 	bl	8015bd4 <__sfmoreglue>
 8015c96:	6030      	str	r0, [r6, #0]
 8015c98:	2800      	cmp	r0, #0
 8015c9a:	d1f1      	bne.n	8015c80 <__sfp+0x20>
 8015c9c:	230c      	movs	r3, #12
 8015c9e:	603b      	str	r3, [r7, #0]
 8015ca0:	4604      	mov	r4, r0
 8015ca2:	4620      	mov	r0, r4
 8015ca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015ca6:	4b0b      	ldr	r3, [pc, #44]	; (8015cd4 <__sfp+0x74>)
 8015ca8:	6665      	str	r5, [r4, #100]	; 0x64
 8015caa:	e9c4 5500 	strd	r5, r5, [r4]
 8015cae:	60a5      	str	r5, [r4, #8]
 8015cb0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8015cb4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8015cb8:	2208      	movs	r2, #8
 8015cba:	4629      	mov	r1, r5
 8015cbc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8015cc0:	f7fe fac9 	bl	8014256 <memset>
 8015cc4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8015cc8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8015ccc:	e7e9      	b.n	8015ca2 <__sfp+0x42>
 8015cce:	bf00      	nop
 8015cd0:	08016ae0 	.word	0x08016ae0
 8015cd4:	ffff0001 	.word	0xffff0001

08015cd8 <_fwalk_reent>:
 8015cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015cdc:	4680      	mov	r8, r0
 8015cde:	4689      	mov	r9, r1
 8015ce0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8015ce4:	2600      	movs	r6, #0
 8015ce6:	b914      	cbnz	r4, 8015cee <_fwalk_reent+0x16>
 8015ce8:	4630      	mov	r0, r6
 8015cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015cee:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8015cf2:	3f01      	subs	r7, #1
 8015cf4:	d501      	bpl.n	8015cfa <_fwalk_reent+0x22>
 8015cf6:	6824      	ldr	r4, [r4, #0]
 8015cf8:	e7f5      	b.n	8015ce6 <_fwalk_reent+0xe>
 8015cfa:	89ab      	ldrh	r3, [r5, #12]
 8015cfc:	2b01      	cmp	r3, #1
 8015cfe:	d907      	bls.n	8015d10 <_fwalk_reent+0x38>
 8015d00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015d04:	3301      	adds	r3, #1
 8015d06:	d003      	beq.n	8015d10 <_fwalk_reent+0x38>
 8015d08:	4629      	mov	r1, r5
 8015d0a:	4640      	mov	r0, r8
 8015d0c:	47c8      	blx	r9
 8015d0e:	4306      	orrs	r6, r0
 8015d10:	3568      	adds	r5, #104	; 0x68
 8015d12:	e7ee      	b.n	8015cf2 <_fwalk_reent+0x1a>

08015d14 <_localeconv_r>:
 8015d14:	4b04      	ldr	r3, [pc, #16]	; (8015d28 <_localeconv_r+0x14>)
 8015d16:	681b      	ldr	r3, [r3, #0]
 8015d18:	6a18      	ldr	r0, [r3, #32]
 8015d1a:	4b04      	ldr	r3, [pc, #16]	; (8015d2c <_localeconv_r+0x18>)
 8015d1c:	2800      	cmp	r0, #0
 8015d1e:	bf08      	it	eq
 8015d20:	4618      	moveq	r0, r3
 8015d22:	30f0      	adds	r0, #240	; 0xf0
 8015d24:	4770      	bx	lr
 8015d26:	bf00      	nop
 8015d28:	20000d00 	.word	0x20000d00
 8015d2c:	20000d64 	.word	0x20000d64

08015d30 <__swhatbuf_r>:
 8015d30:	b570      	push	{r4, r5, r6, lr}
 8015d32:	460e      	mov	r6, r1
 8015d34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015d38:	2900      	cmp	r1, #0
 8015d3a:	b096      	sub	sp, #88	; 0x58
 8015d3c:	4614      	mov	r4, r2
 8015d3e:	461d      	mov	r5, r3
 8015d40:	da07      	bge.n	8015d52 <__swhatbuf_r+0x22>
 8015d42:	2300      	movs	r3, #0
 8015d44:	602b      	str	r3, [r5, #0]
 8015d46:	89b3      	ldrh	r3, [r6, #12]
 8015d48:	061a      	lsls	r2, r3, #24
 8015d4a:	d410      	bmi.n	8015d6e <__swhatbuf_r+0x3e>
 8015d4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015d50:	e00e      	b.n	8015d70 <__swhatbuf_r+0x40>
 8015d52:	466a      	mov	r2, sp
 8015d54:	f000 fda0 	bl	8016898 <_fstat_r>
 8015d58:	2800      	cmp	r0, #0
 8015d5a:	dbf2      	blt.n	8015d42 <__swhatbuf_r+0x12>
 8015d5c:	9a01      	ldr	r2, [sp, #4]
 8015d5e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8015d62:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8015d66:	425a      	negs	r2, r3
 8015d68:	415a      	adcs	r2, r3
 8015d6a:	602a      	str	r2, [r5, #0]
 8015d6c:	e7ee      	b.n	8015d4c <__swhatbuf_r+0x1c>
 8015d6e:	2340      	movs	r3, #64	; 0x40
 8015d70:	2000      	movs	r0, #0
 8015d72:	6023      	str	r3, [r4, #0]
 8015d74:	b016      	add	sp, #88	; 0x58
 8015d76:	bd70      	pop	{r4, r5, r6, pc}

08015d78 <__smakebuf_r>:
 8015d78:	898b      	ldrh	r3, [r1, #12]
 8015d7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015d7c:	079d      	lsls	r5, r3, #30
 8015d7e:	4606      	mov	r6, r0
 8015d80:	460c      	mov	r4, r1
 8015d82:	d507      	bpl.n	8015d94 <__smakebuf_r+0x1c>
 8015d84:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015d88:	6023      	str	r3, [r4, #0]
 8015d8a:	6123      	str	r3, [r4, #16]
 8015d8c:	2301      	movs	r3, #1
 8015d8e:	6163      	str	r3, [r4, #20]
 8015d90:	b002      	add	sp, #8
 8015d92:	bd70      	pop	{r4, r5, r6, pc}
 8015d94:	ab01      	add	r3, sp, #4
 8015d96:	466a      	mov	r2, sp
 8015d98:	f7ff ffca 	bl	8015d30 <__swhatbuf_r>
 8015d9c:	9900      	ldr	r1, [sp, #0]
 8015d9e:	4605      	mov	r5, r0
 8015da0:	4630      	mov	r0, r6
 8015da2:	f000 fb69 	bl	8016478 <_malloc_r>
 8015da6:	b948      	cbnz	r0, 8015dbc <__smakebuf_r+0x44>
 8015da8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015dac:	059a      	lsls	r2, r3, #22
 8015dae:	d4ef      	bmi.n	8015d90 <__smakebuf_r+0x18>
 8015db0:	f023 0303 	bic.w	r3, r3, #3
 8015db4:	f043 0302 	orr.w	r3, r3, #2
 8015db8:	81a3      	strh	r3, [r4, #12]
 8015dba:	e7e3      	b.n	8015d84 <__smakebuf_r+0xc>
 8015dbc:	4b0d      	ldr	r3, [pc, #52]	; (8015df4 <__smakebuf_r+0x7c>)
 8015dbe:	62b3      	str	r3, [r6, #40]	; 0x28
 8015dc0:	89a3      	ldrh	r3, [r4, #12]
 8015dc2:	6020      	str	r0, [r4, #0]
 8015dc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015dc8:	81a3      	strh	r3, [r4, #12]
 8015dca:	9b00      	ldr	r3, [sp, #0]
 8015dcc:	6163      	str	r3, [r4, #20]
 8015dce:	9b01      	ldr	r3, [sp, #4]
 8015dd0:	6120      	str	r0, [r4, #16]
 8015dd2:	b15b      	cbz	r3, 8015dec <__smakebuf_r+0x74>
 8015dd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015dd8:	4630      	mov	r0, r6
 8015dda:	f000 fd6f 	bl	80168bc <_isatty_r>
 8015dde:	b128      	cbz	r0, 8015dec <__smakebuf_r+0x74>
 8015de0:	89a3      	ldrh	r3, [r4, #12]
 8015de2:	f023 0303 	bic.w	r3, r3, #3
 8015de6:	f043 0301 	orr.w	r3, r3, #1
 8015dea:	81a3      	strh	r3, [r4, #12]
 8015dec:	89a3      	ldrh	r3, [r4, #12]
 8015dee:	431d      	orrs	r5, r3
 8015df0:	81a5      	strh	r5, [r4, #12]
 8015df2:	e7cd      	b.n	8015d90 <__smakebuf_r+0x18>
 8015df4:	08015bc9 	.word	0x08015bc9

08015df8 <malloc>:
 8015df8:	4b02      	ldr	r3, [pc, #8]	; (8015e04 <malloc+0xc>)
 8015dfa:	4601      	mov	r1, r0
 8015dfc:	6818      	ldr	r0, [r3, #0]
 8015dfe:	f000 bb3b 	b.w	8016478 <_malloc_r>
 8015e02:	bf00      	nop
 8015e04:	20000d00 	.word	0x20000d00

08015e08 <_Balloc>:
 8015e08:	b570      	push	{r4, r5, r6, lr}
 8015e0a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015e0c:	4604      	mov	r4, r0
 8015e0e:	460e      	mov	r6, r1
 8015e10:	b93d      	cbnz	r5, 8015e22 <_Balloc+0x1a>
 8015e12:	2010      	movs	r0, #16
 8015e14:	f7ff fff0 	bl	8015df8 <malloc>
 8015e18:	6260      	str	r0, [r4, #36]	; 0x24
 8015e1a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8015e1e:	6005      	str	r5, [r0, #0]
 8015e20:	60c5      	str	r5, [r0, #12]
 8015e22:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8015e24:	68eb      	ldr	r3, [r5, #12]
 8015e26:	b183      	cbz	r3, 8015e4a <_Balloc+0x42>
 8015e28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015e2a:	68db      	ldr	r3, [r3, #12]
 8015e2c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8015e30:	b9b8      	cbnz	r0, 8015e62 <_Balloc+0x5a>
 8015e32:	2101      	movs	r1, #1
 8015e34:	fa01 f506 	lsl.w	r5, r1, r6
 8015e38:	1d6a      	adds	r2, r5, #5
 8015e3a:	0092      	lsls	r2, r2, #2
 8015e3c:	4620      	mov	r0, r4
 8015e3e:	f000 fabf 	bl	80163c0 <_calloc_r>
 8015e42:	b160      	cbz	r0, 8015e5e <_Balloc+0x56>
 8015e44:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8015e48:	e00e      	b.n	8015e68 <_Balloc+0x60>
 8015e4a:	2221      	movs	r2, #33	; 0x21
 8015e4c:	2104      	movs	r1, #4
 8015e4e:	4620      	mov	r0, r4
 8015e50:	f000 fab6 	bl	80163c0 <_calloc_r>
 8015e54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015e56:	60e8      	str	r0, [r5, #12]
 8015e58:	68db      	ldr	r3, [r3, #12]
 8015e5a:	2b00      	cmp	r3, #0
 8015e5c:	d1e4      	bne.n	8015e28 <_Balloc+0x20>
 8015e5e:	2000      	movs	r0, #0
 8015e60:	bd70      	pop	{r4, r5, r6, pc}
 8015e62:	6802      	ldr	r2, [r0, #0]
 8015e64:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8015e68:	2300      	movs	r3, #0
 8015e6a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015e6e:	e7f7      	b.n	8015e60 <_Balloc+0x58>

08015e70 <_Bfree>:
 8015e70:	b570      	push	{r4, r5, r6, lr}
 8015e72:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8015e74:	4606      	mov	r6, r0
 8015e76:	460d      	mov	r5, r1
 8015e78:	b93c      	cbnz	r4, 8015e8a <_Bfree+0x1a>
 8015e7a:	2010      	movs	r0, #16
 8015e7c:	f7ff ffbc 	bl	8015df8 <malloc>
 8015e80:	6270      	str	r0, [r6, #36]	; 0x24
 8015e82:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015e86:	6004      	str	r4, [r0, #0]
 8015e88:	60c4      	str	r4, [r0, #12]
 8015e8a:	b13d      	cbz	r5, 8015e9c <_Bfree+0x2c>
 8015e8c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8015e8e:	686a      	ldr	r2, [r5, #4]
 8015e90:	68db      	ldr	r3, [r3, #12]
 8015e92:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015e96:	6029      	str	r1, [r5, #0]
 8015e98:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8015e9c:	bd70      	pop	{r4, r5, r6, pc}

08015e9e <__multadd>:
 8015e9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ea2:	690d      	ldr	r5, [r1, #16]
 8015ea4:	461f      	mov	r7, r3
 8015ea6:	4606      	mov	r6, r0
 8015ea8:	460c      	mov	r4, r1
 8015eaa:	f101 0c14 	add.w	ip, r1, #20
 8015eae:	2300      	movs	r3, #0
 8015eb0:	f8dc 0000 	ldr.w	r0, [ip]
 8015eb4:	b281      	uxth	r1, r0
 8015eb6:	fb02 7101 	mla	r1, r2, r1, r7
 8015eba:	0c0f      	lsrs	r7, r1, #16
 8015ebc:	0c00      	lsrs	r0, r0, #16
 8015ebe:	fb02 7000 	mla	r0, r2, r0, r7
 8015ec2:	b289      	uxth	r1, r1
 8015ec4:	3301      	adds	r3, #1
 8015ec6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8015eca:	429d      	cmp	r5, r3
 8015ecc:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8015ed0:	f84c 1b04 	str.w	r1, [ip], #4
 8015ed4:	dcec      	bgt.n	8015eb0 <__multadd+0x12>
 8015ed6:	b1d7      	cbz	r7, 8015f0e <__multadd+0x70>
 8015ed8:	68a3      	ldr	r3, [r4, #8]
 8015eda:	42ab      	cmp	r3, r5
 8015edc:	dc12      	bgt.n	8015f04 <__multadd+0x66>
 8015ede:	6861      	ldr	r1, [r4, #4]
 8015ee0:	4630      	mov	r0, r6
 8015ee2:	3101      	adds	r1, #1
 8015ee4:	f7ff ff90 	bl	8015e08 <_Balloc>
 8015ee8:	6922      	ldr	r2, [r4, #16]
 8015eea:	3202      	adds	r2, #2
 8015eec:	f104 010c 	add.w	r1, r4, #12
 8015ef0:	4680      	mov	r8, r0
 8015ef2:	0092      	lsls	r2, r2, #2
 8015ef4:	300c      	adds	r0, #12
 8015ef6:	f7fe f9a3 	bl	8014240 <memcpy>
 8015efa:	4621      	mov	r1, r4
 8015efc:	4630      	mov	r0, r6
 8015efe:	f7ff ffb7 	bl	8015e70 <_Bfree>
 8015f02:	4644      	mov	r4, r8
 8015f04:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015f08:	3501      	adds	r5, #1
 8015f0a:	615f      	str	r7, [r3, #20]
 8015f0c:	6125      	str	r5, [r4, #16]
 8015f0e:	4620      	mov	r0, r4
 8015f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015f14 <__hi0bits>:
 8015f14:	0c02      	lsrs	r2, r0, #16
 8015f16:	0412      	lsls	r2, r2, #16
 8015f18:	4603      	mov	r3, r0
 8015f1a:	b9b2      	cbnz	r2, 8015f4a <__hi0bits+0x36>
 8015f1c:	0403      	lsls	r3, r0, #16
 8015f1e:	2010      	movs	r0, #16
 8015f20:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8015f24:	bf04      	itt	eq
 8015f26:	021b      	lsleq	r3, r3, #8
 8015f28:	3008      	addeq	r0, #8
 8015f2a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8015f2e:	bf04      	itt	eq
 8015f30:	011b      	lsleq	r3, r3, #4
 8015f32:	3004      	addeq	r0, #4
 8015f34:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8015f38:	bf04      	itt	eq
 8015f3a:	009b      	lsleq	r3, r3, #2
 8015f3c:	3002      	addeq	r0, #2
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	db06      	blt.n	8015f50 <__hi0bits+0x3c>
 8015f42:	005b      	lsls	r3, r3, #1
 8015f44:	d503      	bpl.n	8015f4e <__hi0bits+0x3a>
 8015f46:	3001      	adds	r0, #1
 8015f48:	4770      	bx	lr
 8015f4a:	2000      	movs	r0, #0
 8015f4c:	e7e8      	b.n	8015f20 <__hi0bits+0xc>
 8015f4e:	2020      	movs	r0, #32
 8015f50:	4770      	bx	lr

08015f52 <__lo0bits>:
 8015f52:	6803      	ldr	r3, [r0, #0]
 8015f54:	f013 0207 	ands.w	r2, r3, #7
 8015f58:	4601      	mov	r1, r0
 8015f5a:	d00b      	beq.n	8015f74 <__lo0bits+0x22>
 8015f5c:	07da      	lsls	r2, r3, #31
 8015f5e:	d423      	bmi.n	8015fa8 <__lo0bits+0x56>
 8015f60:	0798      	lsls	r0, r3, #30
 8015f62:	bf49      	itett	mi
 8015f64:	085b      	lsrmi	r3, r3, #1
 8015f66:	089b      	lsrpl	r3, r3, #2
 8015f68:	2001      	movmi	r0, #1
 8015f6a:	600b      	strmi	r3, [r1, #0]
 8015f6c:	bf5c      	itt	pl
 8015f6e:	600b      	strpl	r3, [r1, #0]
 8015f70:	2002      	movpl	r0, #2
 8015f72:	4770      	bx	lr
 8015f74:	b298      	uxth	r0, r3
 8015f76:	b9a8      	cbnz	r0, 8015fa4 <__lo0bits+0x52>
 8015f78:	0c1b      	lsrs	r3, r3, #16
 8015f7a:	2010      	movs	r0, #16
 8015f7c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015f80:	bf04      	itt	eq
 8015f82:	0a1b      	lsreq	r3, r3, #8
 8015f84:	3008      	addeq	r0, #8
 8015f86:	071a      	lsls	r2, r3, #28
 8015f88:	bf04      	itt	eq
 8015f8a:	091b      	lsreq	r3, r3, #4
 8015f8c:	3004      	addeq	r0, #4
 8015f8e:	079a      	lsls	r2, r3, #30
 8015f90:	bf04      	itt	eq
 8015f92:	089b      	lsreq	r3, r3, #2
 8015f94:	3002      	addeq	r0, #2
 8015f96:	07da      	lsls	r2, r3, #31
 8015f98:	d402      	bmi.n	8015fa0 <__lo0bits+0x4e>
 8015f9a:	085b      	lsrs	r3, r3, #1
 8015f9c:	d006      	beq.n	8015fac <__lo0bits+0x5a>
 8015f9e:	3001      	adds	r0, #1
 8015fa0:	600b      	str	r3, [r1, #0]
 8015fa2:	4770      	bx	lr
 8015fa4:	4610      	mov	r0, r2
 8015fa6:	e7e9      	b.n	8015f7c <__lo0bits+0x2a>
 8015fa8:	2000      	movs	r0, #0
 8015faa:	4770      	bx	lr
 8015fac:	2020      	movs	r0, #32
 8015fae:	4770      	bx	lr

08015fb0 <__i2b>:
 8015fb0:	b510      	push	{r4, lr}
 8015fb2:	460c      	mov	r4, r1
 8015fb4:	2101      	movs	r1, #1
 8015fb6:	f7ff ff27 	bl	8015e08 <_Balloc>
 8015fba:	2201      	movs	r2, #1
 8015fbc:	6144      	str	r4, [r0, #20]
 8015fbe:	6102      	str	r2, [r0, #16]
 8015fc0:	bd10      	pop	{r4, pc}

08015fc2 <__multiply>:
 8015fc2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015fc6:	4614      	mov	r4, r2
 8015fc8:	690a      	ldr	r2, [r1, #16]
 8015fca:	6923      	ldr	r3, [r4, #16]
 8015fcc:	429a      	cmp	r2, r3
 8015fce:	bfb8      	it	lt
 8015fd0:	460b      	movlt	r3, r1
 8015fd2:	4688      	mov	r8, r1
 8015fd4:	bfbc      	itt	lt
 8015fd6:	46a0      	movlt	r8, r4
 8015fd8:	461c      	movlt	r4, r3
 8015fda:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015fde:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8015fe2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015fe6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015fea:	eb07 0609 	add.w	r6, r7, r9
 8015fee:	42b3      	cmp	r3, r6
 8015ff0:	bfb8      	it	lt
 8015ff2:	3101      	addlt	r1, #1
 8015ff4:	f7ff ff08 	bl	8015e08 <_Balloc>
 8015ff8:	f100 0514 	add.w	r5, r0, #20
 8015ffc:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8016000:	462b      	mov	r3, r5
 8016002:	2200      	movs	r2, #0
 8016004:	4573      	cmp	r3, lr
 8016006:	d316      	bcc.n	8016036 <__multiply+0x74>
 8016008:	f104 0214 	add.w	r2, r4, #20
 801600c:	f108 0114 	add.w	r1, r8, #20
 8016010:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8016014:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8016018:	9300      	str	r3, [sp, #0]
 801601a:	9b00      	ldr	r3, [sp, #0]
 801601c:	9201      	str	r2, [sp, #4]
 801601e:	4293      	cmp	r3, r2
 8016020:	d80c      	bhi.n	801603c <__multiply+0x7a>
 8016022:	2e00      	cmp	r6, #0
 8016024:	dd03      	ble.n	801602e <__multiply+0x6c>
 8016026:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801602a:	2b00      	cmp	r3, #0
 801602c:	d05d      	beq.n	80160ea <__multiply+0x128>
 801602e:	6106      	str	r6, [r0, #16]
 8016030:	b003      	add	sp, #12
 8016032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016036:	f843 2b04 	str.w	r2, [r3], #4
 801603a:	e7e3      	b.n	8016004 <__multiply+0x42>
 801603c:	f8b2 b000 	ldrh.w	fp, [r2]
 8016040:	f1bb 0f00 	cmp.w	fp, #0
 8016044:	d023      	beq.n	801608e <__multiply+0xcc>
 8016046:	4689      	mov	r9, r1
 8016048:	46ac      	mov	ip, r5
 801604a:	f04f 0800 	mov.w	r8, #0
 801604e:	f859 4b04 	ldr.w	r4, [r9], #4
 8016052:	f8dc a000 	ldr.w	sl, [ip]
 8016056:	b2a3      	uxth	r3, r4
 8016058:	fa1f fa8a 	uxth.w	sl, sl
 801605c:	fb0b a303 	mla	r3, fp, r3, sl
 8016060:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8016064:	f8dc 4000 	ldr.w	r4, [ip]
 8016068:	4443      	add	r3, r8
 801606a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801606e:	fb0b 840a 	mla	r4, fp, sl, r8
 8016072:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8016076:	46e2      	mov	sl, ip
 8016078:	b29b      	uxth	r3, r3
 801607a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801607e:	454f      	cmp	r7, r9
 8016080:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8016084:	f84a 3b04 	str.w	r3, [sl], #4
 8016088:	d82b      	bhi.n	80160e2 <__multiply+0x120>
 801608a:	f8cc 8004 	str.w	r8, [ip, #4]
 801608e:	9b01      	ldr	r3, [sp, #4]
 8016090:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8016094:	3204      	adds	r2, #4
 8016096:	f1ba 0f00 	cmp.w	sl, #0
 801609a:	d020      	beq.n	80160de <__multiply+0x11c>
 801609c:	682b      	ldr	r3, [r5, #0]
 801609e:	4689      	mov	r9, r1
 80160a0:	46a8      	mov	r8, r5
 80160a2:	f04f 0b00 	mov.w	fp, #0
 80160a6:	f8b9 c000 	ldrh.w	ip, [r9]
 80160aa:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80160ae:	fb0a 440c 	mla	r4, sl, ip, r4
 80160b2:	445c      	add	r4, fp
 80160b4:	46c4      	mov	ip, r8
 80160b6:	b29b      	uxth	r3, r3
 80160b8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80160bc:	f84c 3b04 	str.w	r3, [ip], #4
 80160c0:	f859 3b04 	ldr.w	r3, [r9], #4
 80160c4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80160c8:	0c1b      	lsrs	r3, r3, #16
 80160ca:	fb0a b303 	mla	r3, sl, r3, fp
 80160ce:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80160d2:	454f      	cmp	r7, r9
 80160d4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80160d8:	d805      	bhi.n	80160e6 <__multiply+0x124>
 80160da:	f8c8 3004 	str.w	r3, [r8, #4]
 80160de:	3504      	adds	r5, #4
 80160e0:	e79b      	b.n	801601a <__multiply+0x58>
 80160e2:	46d4      	mov	ip, sl
 80160e4:	e7b3      	b.n	801604e <__multiply+0x8c>
 80160e6:	46e0      	mov	r8, ip
 80160e8:	e7dd      	b.n	80160a6 <__multiply+0xe4>
 80160ea:	3e01      	subs	r6, #1
 80160ec:	e799      	b.n	8016022 <__multiply+0x60>
	...

080160f0 <__pow5mult>:
 80160f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80160f4:	4615      	mov	r5, r2
 80160f6:	f012 0203 	ands.w	r2, r2, #3
 80160fa:	4606      	mov	r6, r0
 80160fc:	460f      	mov	r7, r1
 80160fe:	d007      	beq.n	8016110 <__pow5mult+0x20>
 8016100:	3a01      	subs	r2, #1
 8016102:	4c21      	ldr	r4, [pc, #132]	; (8016188 <__pow5mult+0x98>)
 8016104:	2300      	movs	r3, #0
 8016106:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801610a:	f7ff fec8 	bl	8015e9e <__multadd>
 801610e:	4607      	mov	r7, r0
 8016110:	10ad      	asrs	r5, r5, #2
 8016112:	d035      	beq.n	8016180 <__pow5mult+0x90>
 8016114:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016116:	b93c      	cbnz	r4, 8016128 <__pow5mult+0x38>
 8016118:	2010      	movs	r0, #16
 801611a:	f7ff fe6d 	bl	8015df8 <malloc>
 801611e:	6270      	str	r0, [r6, #36]	; 0x24
 8016120:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016124:	6004      	str	r4, [r0, #0]
 8016126:	60c4      	str	r4, [r0, #12]
 8016128:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801612c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016130:	b94c      	cbnz	r4, 8016146 <__pow5mult+0x56>
 8016132:	f240 2171 	movw	r1, #625	; 0x271
 8016136:	4630      	mov	r0, r6
 8016138:	f7ff ff3a 	bl	8015fb0 <__i2b>
 801613c:	2300      	movs	r3, #0
 801613e:	f8c8 0008 	str.w	r0, [r8, #8]
 8016142:	4604      	mov	r4, r0
 8016144:	6003      	str	r3, [r0, #0]
 8016146:	f04f 0800 	mov.w	r8, #0
 801614a:	07eb      	lsls	r3, r5, #31
 801614c:	d50a      	bpl.n	8016164 <__pow5mult+0x74>
 801614e:	4639      	mov	r1, r7
 8016150:	4622      	mov	r2, r4
 8016152:	4630      	mov	r0, r6
 8016154:	f7ff ff35 	bl	8015fc2 <__multiply>
 8016158:	4639      	mov	r1, r7
 801615a:	4681      	mov	r9, r0
 801615c:	4630      	mov	r0, r6
 801615e:	f7ff fe87 	bl	8015e70 <_Bfree>
 8016162:	464f      	mov	r7, r9
 8016164:	106d      	asrs	r5, r5, #1
 8016166:	d00b      	beq.n	8016180 <__pow5mult+0x90>
 8016168:	6820      	ldr	r0, [r4, #0]
 801616a:	b938      	cbnz	r0, 801617c <__pow5mult+0x8c>
 801616c:	4622      	mov	r2, r4
 801616e:	4621      	mov	r1, r4
 8016170:	4630      	mov	r0, r6
 8016172:	f7ff ff26 	bl	8015fc2 <__multiply>
 8016176:	6020      	str	r0, [r4, #0]
 8016178:	f8c0 8000 	str.w	r8, [r0]
 801617c:	4604      	mov	r4, r0
 801617e:	e7e4      	b.n	801614a <__pow5mult+0x5a>
 8016180:	4638      	mov	r0, r7
 8016182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016186:	bf00      	nop
 8016188:	08016c78 	.word	0x08016c78

0801618c <__lshift>:
 801618c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016190:	460c      	mov	r4, r1
 8016192:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016196:	6923      	ldr	r3, [r4, #16]
 8016198:	6849      	ldr	r1, [r1, #4]
 801619a:	eb0a 0903 	add.w	r9, sl, r3
 801619e:	68a3      	ldr	r3, [r4, #8]
 80161a0:	4607      	mov	r7, r0
 80161a2:	4616      	mov	r6, r2
 80161a4:	f109 0501 	add.w	r5, r9, #1
 80161a8:	42ab      	cmp	r3, r5
 80161aa:	db32      	blt.n	8016212 <__lshift+0x86>
 80161ac:	4638      	mov	r0, r7
 80161ae:	f7ff fe2b 	bl	8015e08 <_Balloc>
 80161b2:	2300      	movs	r3, #0
 80161b4:	4680      	mov	r8, r0
 80161b6:	f100 0114 	add.w	r1, r0, #20
 80161ba:	461a      	mov	r2, r3
 80161bc:	4553      	cmp	r3, sl
 80161be:	db2b      	blt.n	8016218 <__lshift+0x8c>
 80161c0:	6920      	ldr	r0, [r4, #16]
 80161c2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80161c6:	f104 0314 	add.w	r3, r4, #20
 80161ca:	f016 021f 	ands.w	r2, r6, #31
 80161ce:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80161d2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80161d6:	d025      	beq.n	8016224 <__lshift+0x98>
 80161d8:	f1c2 0e20 	rsb	lr, r2, #32
 80161dc:	2000      	movs	r0, #0
 80161de:	681e      	ldr	r6, [r3, #0]
 80161e0:	468a      	mov	sl, r1
 80161e2:	4096      	lsls	r6, r2
 80161e4:	4330      	orrs	r0, r6
 80161e6:	f84a 0b04 	str.w	r0, [sl], #4
 80161ea:	f853 0b04 	ldr.w	r0, [r3], #4
 80161ee:	459c      	cmp	ip, r3
 80161f0:	fa20 f00e 	lsr.w	r0, r0, lr
 80161f4:	d814      	bhi.n	8016220 <__lshift+0x94>
 80161f6:	6048      	str	r0, [r1, #4]
 80161f8:	b108      	cbz	r0, 80161fe <__lshift+0x72>
 80161fa:	f109 0502 	add.w	r5, r9, #2
 80161fe:	3d01      	subs	r5, #1
 8016200:	4638      	mov	r0, r7
 8016202:	f8c8 5010 	str.w	r5, [r8, #16]
 8016206:	4621      	mov	r1, r4
 8016208:	f7ff fe32 	bl	8015e70 <_Bfree>
 801620c:	4640      	mov	r0, r8
 801620e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016212:	3101      	adds	r1, #1
 8016214:	005b      	lsls	r3, r3, #1
 8016216:	e7c7      	b.n	80161a8 <__lshift+0x1c>
 8016218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801621c:	3301      	adds	r3, #1
 801621e:	e7cd      	b.n	80161bc <__lshift+0x30>
 8016220:	4651      	mov	r1, sl
 8016222:	e7dc      	b.n	80161de <__lshift+0x52>
 8016224:	3904      	subs	r1, #4
 8016226:	f853 2b04 	ldr.w	r2, [r3], #4
 801622a:	f841 2f04 	str.w	r2, [r1, #4]!
 801622e:	459c      	cmp	ip, r3
 8016230:	d8f9      	bhi.n	8016226 <__lshift+0x9a>
 8016232:	e7e4      	b.n	80161fe <__lshift+0x72>

08016234 <__mcmp>:
 8016234:	6903      	ldr	r3, [r0, #16]
 8016236:	690a      	ldr	r2, [r1, #16]
 8016238:	1a9b      	subs	r3, r3, r2
 801623a:	b530      	push	{r4, r5, lr}
 801623c:	d10c      	bne.n	8016258 <__mcmp+0x24>
 801623e:	0092      	lsls	r2, r2, #2
 8016240:	3014      	adds	r0, #20
 8016242:	3114      	adds	r1, #20
 8016244:	1884      	adds	r4, r0, r2
 8016246:	4411      	add	r1, r2
 8016248:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801624c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016250:	4295      	cmp	r5, r2
 8016252:	d003      	beq.n	801625c <__mcmp+0x28>
 8016254:	d305      	bcc.n	8016262 <__mcmp+0x2e>
 8016256:	2301      	movs	r3, #1
 8016258:	4618      	mov	r0, r3
 801625a:	bd30      	pop	{r4, r5, pc}
 801625c:	42a0      	cmp	r0, r4
 801625e:	d3f3      	bcc.n	8016248 <__mcmp+0x14>
 8016260:	e7fa      	b.n	8016258 <__mcmp+0x24>
 8016262:	f04f 33ff 	mov.w	r3, #4294967295
 8016266:	e7f7      	b.n	8016258 <__mcmp+0x24>

08016268 <__mdiff>:
 8016268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801626c:	460d      	mov	r5, r1
 801626e:	4607      	mov	r7, r0
 8016270:	4611      	mov	r1, r2
 8016272:	4628      	mov	r0, r5
 8016274:	4614      	mov	r4, r2
 8016276:	f7ff ffdd 	bl	8016234 <__mcmp>
 801627a:	1e06      	subs	r6, r0, #0
 801627c:	d108      	bne.n	8016290 <__mdiff+0x28>
 801627e:	4631      	mov	r1, r6
 8016280:	4638      	mov	r0, r7
 8016282:	f7ff fdc1 	bl	8015e08 <_Balloc>
 8016286:	2301      	movs	r3, #1
 8016288:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801628c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016290:	bfa4      	itt	ge
 8016292:	4623      	movge	r3, r4
 8016294:	462c      	movge	r4, r5
 8016296:	4638      	mov	r0, r7
 8016298:	6861      	ldr	r1, [r4, #4]
 801629a:	bfa6      	itte	ge
 801629c:	461d      	movge	r5, r3
 801629e:	2600      	movge	r6, #0
 80162a0:	2601      	movlt	r6, #1
 80162a2:	f7ff fdb1 	bl	8015e08 <_Balloc>
 80162a6:	692b      	ldr	r3, [r5, #16]
 80162a8:	60c6      	str	r6, [r0, #12]
 80162aa:	6926      	ldr	r6, [r4, #16]
 80162ac:	f105 0914 	add.w	r9, r5, #20
 80162b0:	f104 0214 	add.w	r2, r4, #20
 80162b4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80162b8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80162bc:	f100 0514 	add.w	r5, r0, #20
 80162c0:	f04f 0e00 	mov.w	lr, #0
 80162c4:	f852 ab04 	ldr.w	sl, [r2], #4
 80162c8:	f859 4b04 	ldr.w	r4, [r9], #4
 80162cc:	fa1e f18a 	uxtah	r1, lr, sl
 80162d0:	b2a3      	uxth	r3, r4
 80162d2:	1ac9      	subs	r1, r1, r3
 80162d4:	0c23      	lsrs	r3, r4, #16
 80162d6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80162da:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80162de:	b289      	uxth	r1, r1
 80162e0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80162e4:	45c8      	cmp	r8, r9
 80162e6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80162ea:	4694      	mov	ip, r2
 80162ec:	f845 3b04 	str.w	r3, [r5], #4
 80162f0:	d8e8      	bhi.n	80162c4 <__mdiff+0x5c>
 80162f2:	45bc      	cmp	ip, r7
 80162f4:	d304      	bcc.n	8016300 <__mdiff+0x98>
 80162f6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80162fa:	b183      	cbz	r3, 801631e <__mdiff+0xb6>
 80162fc:	6106      	str	r6, [r0, #16]
 80162fe:	e7c5      	b.n	801628c <__mdiff+0x24>
 8016300:	f85c 1b04 	ldr.w	r1, [ip], #4
 8016304:	fa1e f381 	uxtah	r3, lr, r1
 8016308:	141a      	asrs	r2, r3, #16
 801630a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801630e:	b29b      	uxth	r3, r3
 8016310:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016314:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8016318:	f845 3b04 	str.w	r3, [r5], #4
 801631c:	e7e9      	b.n	80162f2 <__mdiff+0x8a>
 801631e:	3e01      	subs	r6, #1
 8016320:	e7e9      	b.n	80162f6 <__mdiff+0x8e>

08016322 <__d2b>:
 8016322:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016326:	460e      	mov	r6, r1
 8016328:	2101      	movs	r1, #1
 801632a:	ec59 8b10 	vmov	r8, r9, d0
 801632e:	4615      	mov	r5, r2
 8016330:	f7ff fd6a 	bl	8015e08 <_Balloc>
 8016334:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8016338:	4607      	mov	r7, r0
 801633a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801633e:	bb34      	cbnz	r4, 801638e <__d2b+0x6c>
 8016340:	9301      	str	r3, [sp, #4]
 8016342:	f1b8 0300 	subs.w	r3, r8, #0
 8016346:	d027      	beq.n	8016398 <__d2b+0x76>
 8016348:	a802      	add	r0, sp, #8
 801634a:	f840 3d08 	str.w	r3, [r0, #-8]!
 801634e:	f7ff fe00 	bl	8015f52 <__lo0bits>
 8016352:	9900      	ldr	r1, [sp, #0]
 8016354:	b1f0      	cbz	r0, 8016394 <__d2b+0x72>
 8016356:	9a01      	ldr	r2, [sp, #4]
 8016358:	f1c0 0320 	rsb	r3, r0, #32
 801635c:	fa02 f303 	lsl.w	r3, r2, r3
 8016360:	430b      	orrs	r3, r1
 8016362:	40c2      	lsrs	r2, r0
 8016364:	617b      	str	r3, [r7, #20]
 8016366:	9201      	str	r2, [sp, #4]
 8016368:	9b01      	ldr	r3, [sp, #4]
 801636a:	61bb      	str	r3, [r7, #24]
 801636c:	2b00      	cmp	r3, #0
 801636e:	bf14      	ite	ne
 8016370:	2102      	movne	r1, #2
 8016372:	2101      	moveq	r1, #1
 8016374:	6139      	str	r1, [r7, #16]
 8016376:	b1c4      	cbz	r4, 80163aa <__d2b+0x88>
 8016378:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801637c:	4404      	add	r4, r0
 801637e:	6034      	str	r4, [r6, #0]
 8016380:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8016384:	6028      	str	r0, [r5, #0]
 8016386:	4638      	mov	r0, r7
 8016388:	b003      	add	sp, #12
 801638a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801638e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016392:	e7d5      	b.n	8016340 <__d2b+0x1e>
 8016394:	6179      	str	r1, [r7, #20]
 8016396:	e7e7      	b.n	8016368 <__d2b+0x46>
 8016398:	a801      	add	r0, sp, #4
 801639a:	f7ff fdda 	bl	8015f52 <__lo0bits>
 801639e:	9b01      	ldr	r3, [sp, #4]
 80163a0:	617b      	str	r3, [r7, #20]
 80163a2:	2101      	movs	r1, #1
 80163a4:	6139      	str	r1, [r7, #16]
 80163a6:	3020      	adds	r0, #32
 80163a8:	e7e5      	b.n	8016376 <__d2b+0x54>
 80163aa:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80163ae:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80163b2:	6030      	str	r0, [r6, #0]
 80163b4:	6918      	ldr	r0, [r3, #16]
 80163b6:	f7ff fdad 	bl	8015f14 <__hi0bits>
 80163ba:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80163be:	e7e1      	b.n	8016384 <__d2b+0x62>

080163c0 <_calloc_r>:
 80163c0:	b538      	push	{r3, r4, r5, lr}
 80163c2:	fb02 f401 	mul.w	r4, r2, r1
 80163c6:	4621      	mov	r1, r4
 80163c8:	f000 f856 	bl	8016478 <_malloc_r>
 80163cc:	4605      	mov	r5, r0
 80163ce:	b118      	cbz	r0, 80163d8 <_calloc_r+0x18>
 80163d0:	4622      	mov	r2, r4
 80163d2:	2100      	movs	r1, #0
 80163d4:	f7fd ff3f 	bl	8014256 <memset>
 80163d8:	4628      	mov	r0, r5
 80163da:	bd38      	pop	{r3, r4, r5, pc}

080163dc <_free_r>:
 80163dc:	b538      	push	{r3, r4, r5, lr}
 80163de:	4605      	mov	r5, r0
 80163e0:	2900      	cmp	r1, #0
 80163e2:	d045      	beq.n	8016470 <_free_r+0x94>
 80163e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80163e8:	1f0c      	subs	r4, r1, #4
 80163ea:	2b00      	cmp	r3, #0
 80163ec:	bfb8      	it	lt
 80163ee:	18e4      	addlt	r4, r4, r3
 80163f0:	f000 fa98 	bl	8016924 <__malloc_lock>
 80163f4:	4a1f      	ldr	r2, [pc, #124]	; (8016474 <_free_r+0x98>)
 80163f6:	6813      	ldr	r3, [r2, #0]
 80163f8:	4610      	mov	r0, r2
 80163fa:	b933      	cbnz	r3, 801640a <_free_r+0x2e>
 80163fc:	6063      	str	r3, [r4, #4]
 80163fe:	6014      	str	r4, [r2, #0]
 8016400:	4628      	mov	r0, r5
 8016402:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016406:	f000 ba8e 	b.w	8016926 <__malloc_unlock>
 801640a:	42a3      	cmp	r3, r4
 801640c:	d90c      	bls.n	8016428 <_free_r+0x4c>
 801640e:	6821      	ldr	r1, [r4, #0]
 8016410:	1862      	adds	r2, r4, r1
 8016412:	4293      	cmp	r3, r2
 8016414:	bf04      	itt	eq
 8016416:	681a      	ldreq	r2, [r3, #0]
 8016418:	685b      	ldreq	r3, [r3, #4]
 801641a:	6063      	str	r3, [r4, #4]
 801641c:	bf04      	itt	eq
 801641e:	1852      	addeq	r2, r2, r1
 8016420:	6022      	streq	r2, [r4, #0]
 8016422:	6004      	str	r4, [r0, #0]
 8016424:	e7ec      	b.n	8016400 <_free_r+0x24>
 8016426:	4613      	mov	r3, r2
 8016428:	685a      	ldr	r2, [r3, #4]
 801642a:	b10a      	cbz	r2, 8016430 <_free_r+0x54>
 801642c:	42a2      	cmp	r2, r4
 801642e:	d9fa      	bls.n	8016426 <_free_r+0x4a>
 8016430:	6819      	ldr	r1, [r3, #0]
 8016432:	1858      	adds	r0, r3, r1
 8016434:	42a0      	cmp	r0, r4
 8016436:	d10b      	bne.n	8016450 <_free_r+0x74>
 8016438:	6820      	ldr	r0, [r4, #0]
 801643a:	4401      	add	r1, r0
 801643c:	1858      	adds	r0, r3, r1
 801643e:	4282      	cmp	r2, r0
 8016440:	6019      	str	r1, [r3, #0]
 8016442:	d1dd      	bne.n	8016400 <_free_r+0x24>
 8016444:	6810      	ldr	r0, [r2, #0]
 8016446:	6852      	ldr	r2, [r2, #4]
 8016448:	605a      	str	r2, [r3, #4]
 801644a:	4401      	add	r1, r0
 801644c:	6019      	str	r1, [r3, #0]
 801644e:	e7d7      	b.n	8016400 <_free_r+0x24>
 8016450:	d902      	bls.n	8016458 <_free_r+0x7c>
 8016452:	230c      	movs	r3, #12
 8016454:	602b      	str	r3, [r5, #0]
 8016456:	e7d3      	b.n	8016400 <_free_r+0x24>
 8016458:	6820      	ldr	r0, [r4, #0]
 801645a:	1821      	adds	r1, r4, r0
 801645c:	428a      	cmp	r2, r1
 801645e:	bf04      	itt	eq
 8016460:	6811      	ldreq	r1, [r2, #0]
 8016462:	6852      	ldreq	r2, [r2, #4]
 8016464:	6062      	str	r2, [r4, #4]
 8016466:	bf04      	itt	eq
 8016468:	1809      	addeq	r1, r1, r0
 801646a:	6021      	streq	r1, [r4, #0]
 801646c:	605c      	str	r4, [r3, #4]
 801646e:	e7c7      	b.n	8016400 <_free_r+0x24>
 8016470:	bd38      	pop	{r3, r4, r5, pc}
 8016472:	bf00      	nop
 8016474:	2000503c 	.word	0x2000503c

08016478 <_malloc_r>:
 8016478:	b570      	push	{r4, r5, r6, lr}
 801647a:	1ccd      	adds	r5, r1, #3
 801647c:	f025 0503 	bic.w	r5, r5, #3
 8016480:	3508      	adds	r5, #8
 8016482:	2d0c      	cmp	r5, #12
 8016484:	bf38      	it	cc
 8016486:	250c      	movcc	r5, #12
 8016488:	2d00      	cmp	r5, #0
 801648a:	4606      	mov	r6, r0
 801648c:	db01      	blt.n	8016492 <_malloc_r+0x1a>
 801648e:	42a9      	cmp	r1, r5
 8016490:	d903      	bls.n	801649a <_malloc_r+0x22>
 8016492:	230c      	movs	r3, #12
 8016494:	6033      	str	r3, [r6, #0]
 8016496:	2000      	movs	r0, #0
 8016498:	bd70      	pop	{r4, r5, r6, pc}
 801649a:	f000 fa43 	bl	8016924 <__malloc_lock>
 801649e:	4a21      	ldr	r2, [pc, #132]	; (8016524 <_malloc_r+0xac>)
 80164a0:	6814      	ldr	r4, [r2, #0]
 80164a2:	4621      	mov	r1, r4
 80164a4:	b991      	cbnz	r1, 80164cc <_malloc_r+0x54>
 80164a6:	4c20      	ldr	r4, [pc, #128]	; (8016528 <_malloc_r+0xb0>)
 80164a8:	6823      	ldr	r3, [r4, #0]
 80164aa:	b91b      	cbnz	r3, 80164b4 <_malloc_r+0x3c>
 80164ac:	4630      	mov	r0, r6
 80164ae:	f000 f97d 	bl	80167ac <_sbrk_r>
 80164b2:	6020      	str	r0, [r4, #0]
 80164b4:	4629      	mov	r1, r5
 80164b6:	4630      	mov	r0, r6
 80164b8:	f000 f978 	bl	80167ac <_sbrk_r>
 80164bc:	1c43      	adds	r3, r0, #1
 80164be:	d124      	bne.n	801650a <_malloc_r+0x92>
 80164c0:	230c      	movs	r3, #12
 80164c2:	6033      	str	r3, [r6, #0]
 80164c4:	4630      	mov	r0, r6
 80164c6:	f000 fa2e 	bl	8016926 <__malloc_unlock>
 80164ca:	e7e4      	b.n	8016496 <_malloc_r+0x1e>
 80164cc:	680b      	ldr	r3, [r1, #0]
 80164ce:	1b5b      	subs	r3, r3, r5
 80164d0:	d418      	bmi.n	8016504 <_malloc_r+0x8c>
 80164d2:	2b0b      	cmp	r3, #11
 80164d4:	d90f      	bls.n	80164f6 <_malloc_r+0x7e>
 80164d6:	600b      	str	r3, [r1, #0]
 80164d8:	50cd      	str	r5, [r1, r3]
 80164da:	18cc      	adds	r4, r1, r3
 80164dc:	4630      	mov	r0, r6
 80164de:	f000 fa22 	bl	8016926 <__malloc_unlock>
 80164e2:	f104 000b 	add.w	r0, r4, #11
 80164e6:	1d23      	adds	r3, r4, #4
 80164e8:	f020 0007 	bic.w	r0, r0, #7
 80164ec:	1ac3      	subs	r3, r0, r3
 80164ee:	d0d3      	beq.n	8016498 <_malloc_r+0x20>
 80164f0:	425a      	negs	r2, r3
 80164f2:	50e2      	str	r2, [r4, r3]
 80164f4:	e7d0      	b.n	8016498 <_malloc_r+0x20>
 80164f6:	428c      	cmp	r4, r1
 80164f8:	684b      	ldr	r3, [r1, #4]
 80164fa:	bf16      	itet	ne
 80164fc:	6063      	strne	r3, [r4, #4]
 80164fe:	6013      	streq	r3, [r2, #0]
 8016500:	460c      	movne	r4, r1
 8016502:	e7eb      	b.n	80164dc <_malloc_r+0x64>
 8016504:	460c      	mov	r4, r1
 8016506:	6849      	ldr	r1, [r1, #4]
 8016508:	e7cc      	b.n	80164a4 <_malloc_r+0x2c>
 801650a:	1cc4      	adds	r4, r0, #3
 801650c:	f024 0403 	bic.w	r4, r4, #3
 8016510:	42a0      	cmp	r0, r4
 8016512:	d005      	beq.n	8016520 <_malloc_r+0xa8>
 8016514:	1a21      	subs	r1, r4, r0
 8016516:	4630      	mov	r0, r6
 8016518:	f000 f948 	bl	80167ac <_sbrk_r>
 801651c:	3001      	adds	r0, #1
 801651e:	d0cf      	beq.n	80164c0 <_malloc_r+0x48>
 8016520:	6025      	str	r5, [r4, #0]
 8016522:	e7db      	b.n	80164dc <_malloc_r+0x64>
 8016524:	2000503c 	.word	0x2000503c
 8016528:	20005040 	.word	0x20005040

0801652c <__sfputc_r>:
 801652c:	6893      	ldr	r3, [r2, #8]
 801652e:	3b01      	subs	r3, #1
 8016530:	2b00      	cmp	r3, #0
 8016532:	b410      	push	{r4}
 8016534:	6093      	str	r3, [r2, #8]
 8016536:	da08      	bge.n	801654a <__sfputc_r+0x1e>
 8016538:	6994      	ldr	r4, [r2, #24]
 801653a:	42a3      	cmp	r3, r4
 801653c:	db01      	blt.n	8016542 <__sfputc_r+0x16>
 801653e:	290a      	cmp	r1, #10
 8016540:	d103      	bne.n	801654a <__sfputc_r+0x1e>
 8016542:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016546:	f7fe bb67 	b.w	8014c18 <__swbuf_r>
 801654a:	6813      	ldr	r3, [r2, #0]
 801654c:	1c58      	adds	r0, r3, #1
 801654e:	6010      	str	r0, [r2, #0]
 8016550:	7019      	strb	r1, [r3, #0]
 8016552:	4608      	mov	r0, r1
 8016554:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016558:	4770      	bx	lr

0801655a <__sfputs_r>:
 801655a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801655c:	4606      	mov	r6, r0
 801655e:	460f      	mov	r7, r1
 8016560:	4614      	mov	r4, r2
 8016562:	18d5      	adds	r5, r2, r3
 8016564:	42ac      	cmp	r4, r5
 8016566:	d101      	bne.n	801656c <__sfputs_r+0x12>
 8016568:	2000      	movs	r0, #0
 801656a:	e007      	b.n	801657c <__sfputs_r+0x22>
 801656c:	463a      	mov	r2, r7
 801656e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016572:	4630      	mov	r0, r6
 8016574:	f7ff ffda 	bl	801652c <__sfputc_r>
 8016578:	1c43      	adds	r3, r0, #1
 801657a:	d1f3      	bne.n	8016564 <__sfputs_r+0xa>
 801657c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016580 <_vfiprintf_r>:
 8016580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016584:	460c      	mov	r4, r1
 8016586:	b09d      	sub	sp, #116	; 0x74
 8016588:	4617      	mov	r7, r2
 801658a:	461d      	mov	r5, r3
 801658c:	4606      	mov	r6, r0
 801658e:	b118      	cbz	r0, 8016598 <_vfiprintf_r+0x18>
 8016590:	6983      	ldr	r3, [r0, #24]
 8016592:	b90b      	cbnz	r3, 8016598 <_vfiprintf_r+0x18>
 8016594:	f7ff fb34 	bl	8015c00 <__sinit>
 8016598:	4b7c      	ldr	r3, [pc, #496]	; (801678c <_vfiprintf_r+0x20c>)
 801659a:	429c      	cmp	r4, r3
 801659c:	d158      	bne.n	8016650 <_vfiprintf_r+0xd0>
 801659e:	6874      	ldr	r4, [r6, #4]
 80165a0:	89a3      	ldrh	r3, [r4, #12]
 80165a2:	0718      	lsls	r0, r3, #28
 80165a4:	d55e      	bpl.n	8016664 <_vfiprintf_r+0xe4>
 80165a6:	6923      	ldr	r3, [r4, #16]
 80165a8:	2b00      	cmp	r3, #0
 80165aa:	d05b      	beq.n	8016664 <_vfiprintf_r+0xe4>
 80165ac:	2300      	movs	r3, #0
 80165ae:	9309      	str	r3, [sp, #36]	; 0x24
 80165b0:	2320      	movs	r3, #32
 80165b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80165b6:	2330      	movs	r3, #48	; 0x30
 80165b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80165bc:	9503      	str	r5, [sp, #12]
 80165be:	f04f 0b01 	mov.w	fp, #1
 80165c2:	46b8      	mov	r8, r7
 80165c4:	4645      	mov	r5, r8
 80165c6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80165ca:	b10b      	cbz	r3, 80165d0 <_vfiprintf_r+0x50>
 80165cc:	2b25      	cmp	r3, #37	; 0x25
 80165ce:	d154      	bne.n	801667a <_vfiprintf_r+0xfa>
 80165d0:	ebb8 0a07 	subs.w	sl, r8, r7
 80165d4:	d00b      	beq.n	80165ee <_vfiprintf_r+0x6e>
 80165d6:	4653      	mov	r3, sl
 80165d8:	463a      	mov	r2, r7
 80165da:	4621      	mov	r1, r4
 80165dc:	4630      	mov	r0, r6
 80165de:	f7ff ffbc 	bl	801655a <__sfputs_r>
 80165e2:	3001      	adds	r0, #1
 80165e4:	f000 80c2 	beq.w	801676c <_vfiprintf_r+0x1ec>
 80165e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80165ea:	4453      	add	r3, sl
 80165ec:	9309      	str	r3, [sp, #36]	; 0x24
 80165ee:	f898 3000 	ldrb.w	r3, [r8]
 80165f2:	2b00      	cmp	r3, #0
 80165f4:	f000 80ba 	beq.w	801676c <_vfiprintf_r+0x1ec>
 80165f8:	2300      	movs	r3, #0
 80165fa:	f04f 32ff 	mov.w	r2, #4294967295
 80165fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016602:	9304      	str	r3, [sp, #16]
 8016604:	9307      	str	r3, [sp, #28]
 8016606:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801660a:	931a      	str	r3, [sp, #104]	; 0x68
 801660c:	46a8      	mov	r8, r5
 801660e:	2205      	movs	r2, #5
 8016610:	f818 1b01 	ldrb.w	r1, [r8], #1
 8016614:	485e      	ldr	r0, [pc, #376]	; (8016790 <_vfiprintf_r+0x210>)
 8016616:	f7f1 fd1b 	bl	8008050 <memchr>
 801661a:	9b04      	ldr	r3, [sp, #16]
 801661c:	bb78      	cbnz	r0, 801667e <_vfiprintf_r+0xfe>
 801661e:	06d9      	lsls	r1, r3, #27
 8016620:	bf44      	itt	mi
 8016622:	2220      	movmi	r2, #32
 8016624:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016628:	071a      	lsls	r2, r3, #28
 801662a:	bf44      	itt	mi
 801662c:	222b      	movmi	r2, #43	; 0x2b
 801662e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016632:	782a      	ldrb	r2, [r5, #0]
 8016634:	2a2a      	cmp	r2, #42	; 0x2a
 8016636:	d02a      	beq.n	801668e <_vfiprintf_r+0x10e>
 8016638:	9a07      	ldr	r2, [sp, #28]
 801663a:	46a8      	mov	r8, r5
 801663c:	2000      	movs	r0, #0
 801663e:	250a      	movs	r5, #10
 8016640:	4641      	mov	r1, r8
 8016642:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016646:	3b30      	subs	r3, #48	; 0x30
 8016648:	2b09      	cmp	r3, #9
 801664a:	d969      	bls.n	8016720 <_vfiprintf_r+0x1a0>
 801664c:	b360      	cbz	r0, 80166a8 <_vfiprintf_r+0x128>
 801664e:	e024      	b.n	801669a <_vfiprintf_r+0x11a>
 8016650:	4b50      	ldr	r3, [pc, #320]	; (8016794 <_vfiprintf_r+0x214>)
 8016652:	429c      	cmp	r4, r3
 8016654:	d101      	bne.n	801665a <_vfiprintf_r+0xda>
 8016656:	68b4      	ldr	r4, [r6, #8]
 8016658:	e7a2      	b.n	80165a0 <_vfiprintf_r+0x20>
 801665a:	4b4f      	ldr	r3, [pc, #316]	; (8016798 <_vfiprintf_r+0x218>)
 801665c:	429c      	cmp	r4, r3
 801665e:	bf08      	it	eq
 8016660:	68f4      	ldreq	r4, [r6, #12]
 8016662:	e79d      	b.n	80165a0 <_vfiprintf_r+0x20>
 8016664:	4621      	mov	r1, r4
 8016666:	4630      	mov	r0, r6
 8016668:	f7fe fb28 	bl	8014cbc <__swsetup_r>
 801666c:	2800      	cmp	r0, #0
 801666e:	d09d      	beq.n	80165ac <_vfiprintf_r+0x2c>
 8016670:	f04f 30ff 	mov.w	r0, #4294967295
 8016674:	b01d      	add	sp, #116	; 0x74
 8016676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801667a:	46a8      	mov	r8, r5
 801667c:	e7a2      	b.n	80165c4 <_vfiprintf_r+0x44>
 801667e:	4a44      	ldr	r2, [pc, #272]	; (8016790 <_vfiprintf_r+0x210>)
 8016680:	1a80      	subs	r0, r0, r2
 8016682:	fa0b f000 	lsl.w	r0, fp, r0
 8016686:	4318      	orrs	r0, r3
 8016688:	9004      	str	r0, [sp, #16]
 801668a:	4645      	mov	r5, r8
 801668c:	e7be      	b.n	801660c <_vfiprintf_r+0x8c>
 801668e:	9a03      	ldr	r2, [sp, #12]
 8016690:	1d11      	adds	r1, r2, #4
 8016692:	6812      	ldr	r2, [r2, #0]
 8016694:	9103      	str	r1, [sp, #12]
 8016696:	2a00      	cmp	r2, #0
 8016698:	db01      	blt.n	801669e <_vfiprintf_r+0x11e>
 801669a:	9207      	str	r2, [sp, #28]
 801669c:	e004      	b.n	80166a8 <_vfiprintf_r+0x128>
 801669e:	4252      	negs	r2, r2
 80166a0:	f043 0302 	orr.w	r3, r3, #2
 80166a4:	9207      	str	r2, [sp, #28]
 80166a6:	9304      	str	r3, [sp, #16]
 80166a8:	f898 3000 	ldrb.w	r3, [r8]
 80166ac:	2b2e      	cmp	r3, #46	; 0x2e
 80166ae:	d10e      	bne.n	80166ce <_vfiprintf_r+0x14e>
 80166b0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80166b4:	2b2a      	cmp	r3, #42	; 0x2a
 80166b6:	d138      	bne.n	801672a <_vfiprintf_r+0x1aa>
 80166b8:	9b03      	ldr	r3, [sp, #12]
 80166ba:	1d1a      	adds	r2, r3, #4
 80166bc:	681b      	ldr	r3, [r3, #0]
 80166be:	9203      	str	r2, [sp, #12]
 80166c0:	2b00      	cmp	r3, #0
 80166c2:	bfb8      	it	lt
 80166c4:	f04f 33ff 	movlt.w	r3, #4294967295
 80166c8:	f108 0802 	add.w	r8, r8, #2
 80166cc:	9305      	str	r3, [sp, #20]
 80166ce:	4d33      	ldr	r5, [pc, #204]	; (801679c <_vfiprintf_r+0x21c>)
 80166d0:	f898 1000 	ldrb.w	r1, [r8]
 80166d4:	2203      	movs	r2, #3
 80166d6:	4628      	mov	r0, r5
 80166d8:	f7f1 fcba 	bl	8008050 <memchr>
 80166dc:	b140      	cbz	r0, 80166f0 <_vfiprintf_r+0x170>
 80166de:	2340      	movs	r3, #64	; 0x40
 80166e0:	1b40      	subs	r0, r0, r5
 80166e2:	fa03 f000 	lsl.w	r0, r3, r0
 80166e6:	9b04      	ldr	r3, [sp, #16]
 80166e8:	4303      	orrs	r3, r0
 80166ea:	f108 0801 	add.w	r8, r8, #1
 80166ee:	9304      	str	r3, [sp, #16]
 80166f0:	f898 1000 	ldrb.w	r1, [r8]
 80166f4:	482a      	ldr	r0, [pc, #168]	; (80167a0 <_vfiprintf_r+0x220>)
 80166f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80166fa:	2206      	movs	r2, #6
 80166fc:	f108 0701 	add.w	r7, r8, #1
 8016700:	f7f1 fca6 	bl	8008050 <memchr>
 8016704:	2800      	cmp	r0, #0
 8016706:	d037      	beq.n	8016778 <_vfiprintf_r+0x1f8>
 8016708:	4b26      	ldr	r3, [pc, #152]	; (80167a4 <_vfiprintf_r+0x224>)
 801670a:	bb1b      	cbnz	r3, 8016754 <_vfiprintf_r+0x1d4>
 801670c:	9b03      	ldr	r3, [sp, #12]
 801670e:	3307      	adds	r3, #7
 8016710:	f023 0307 	bic.w	r3, r3, #7
 8016714:	3308      	adds	r3, #8
 8016716:	9303      	str	r3, [sp, #12]
 8016718:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801671a:	444b      	add	r3, r9
 801671c:	9309      	str	r3, [sp, #36]	; 0x24
 801671e:	e750      	b.n	80165c2 <_vfiprintf_r+0x42>
 8016720:	fb05 3202 	mla	r2, r5, r2, r3
 8016724:	2001      	movs	r0, #1
 8016726:	4688      	mov	r8, r1
 8016728:	e78a      	b.n	8016640 <_vfiprintf_r+0xc0>
 801672a:	2300      	movs	r3, #0
 801672c:	f108 0801 	add.w	r8, r8, #1
 8016730:	9305      	str	r3, [sp, #20]
 8016732:	4619      	mov	r1, r3
 8016734:	250a      	movs	r5, #10
 8016736:	4640      	mov	r0, r8
 8016738:	f810 2b01 	ldrb.w	r2, [r0], #1
 801673c:	3a30      	subs	r2, #48	; 0x30
 801673e:	2a09      	cmp	r2, #9
 8016740:	d903      	bls.n	801674a <_vfiprintf_r+0x1ca>
 8016742:	2b00      	cmp	r3, #0
 8016744:	d0c3      	beq.n	80166ce <_vfiprintf_r+0x14e>
 8016746:	9105      	str	r1, [sp, #20]
 8016748:	e7c1      	b.n	80166ce <_vfiprintf_r+0x14e>
 801674a:	fb05 2101 	mla	r1, r5, r1, r2
 801674e:	2301      	movs	r3, #1
 8016750:	4680      	mov	r8, r0
 8016752:	e7f0      	b.n	8016736 <_vfiprintf_r+0x1b6>
 8016754:	ab03      	add	r3, sp, #12
 8016756:	9300      	str	r3, [sp, #0]
 8016758:	4622      	mov	r2, r4
 801675a:	4b13      	ldr	r3, [pc, #76]	; (80167a8 <_vfiprintf_r+0x228>)
 801675c:	a904      	add	r1, sp, #16
 801675e:	4630      	mov	r0, r6
 8016760:	f7fd fe16 	bl	8014390 <_printf_float>
 8016764:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016768:	4681      	mov	r9, r0
 801676a:	d1d5      	bne.n	8016718 <_vfiprintf_r+0x198>
 801676c:	89a3      	ldrh	r3, [r4, #12]
 801676e:	065b      	lsls	r3, r3, #25
 8016770:	f53f af7e 	bmi.w	8016670 <_vfiprintf_r+0xf0>
 8016774:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016776:	e77d      	b.n	8016674 <_vfiprintf_r+0xf4>
 8016778:	ab03      	add	r3, sp, #12
 801677a:	9300      	str	r3, [sp, #0]
 801677c:	4622      	mov	r2, r4
 801677e:	4b0a      	ldr	r3, [pc, #40]	; (80167a8 <_vfiprintf_r+0x228>)
 8016780:	a904      	add	r1, sp, #16
 8016782:	4630      	mov	r0, r6
 8016784:	f7fe f8ba 	bl	80148fc <_printf_i>
 8016788:	e7ec      	b.n	8016764 <_vfiprintf_r+0x1e4>
 801678a:	bf00      	nop
 801678c:	08016b48 	.word	0x08016b48
 8016790:	08016c84 	.word	0x08016c84
 8016794:	08016b68 	.word	0x08016b68
 8016798:	08016b28 	.word	0x08016b28
 801679c:	08016c8a 	.word	0x08016c8a
 80167a0:	08016c8e 	.word	0x08016c8e
 80167a4:	08014391 	.word	0x08014391
 80167a8:	0801655b 	.word	0x0801655b

080167ac <_sbrk_r>:
 80167ac:	b538      	push	{r3, r4, r5, lr}
 80167ae:	4c06      	ldr	r4, [pc, #24]	; (80167c8 <_sbrk_r+0x1c>)
 80167b0:	2300      	movs	r3, #0
 80167b2:	4605      	mov	r5, r0
 80167b4:	4608      	mov	r0, r1
 80167b6:	6023      	str	r3, [r4, #0]
 80167b8:	f7f8 fa40 	bl	800ec3c <_sbrk>
 80167bc:	1c43      	adds	r3, r0, #1
 80167be:	d102      	bne.n	80167c6 <_sbrk_r+0x1a>
 80167c0:	6823      	ldr	r3, [r4, #0]
 80167c2:	b103      	cbz	r3, 80167c6 <_sbrk_r+0x1a>
 80167c4:	602b      	str	r3, [r5, #0]
 80167c6:	bd38      	pop	{r3, r4, r5, pc}
 80167c8:	20016664 	.word	0x20016664

080167cc <__sread>:
 80167cc:	b510      	push	{r4, lr}
 80167ce:	460c      	mov	r4, r1
 80167d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80167d4:	f000 f8a8 	bl	8016928 <_read_r>
 80167d8:	2800      	cmp	r0, #0
 80167da:	bfab      	itete	ge
 80167dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80167de:	89a3      	ldrhlt	r3, [r4, #12]
 80167e0:	181b      	addge	r3, r3, r0
 80167e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80167e6:	bfac      	ite	ge
 80167e8:	6563      	strge	r3, [r4, #84]	; 0x54
 80167ea:	81a3      	strhlt	r3, [r4, #12]
 80167ec:	bd10      	pop	{r4, pc}

080167ee <__swrite>:
 80167ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80167f2:	461f      	mov	r7, r3
 80167f4:	898b      	ldrh	r3, [r1, #12]
 80167f6:	05db      	lsls	r3, r3, #23
 80167f8:	4605      	mov	r5, r0
 80167fa:	460c      	mov	r4, r1
 80167fc:	4616      	mov	r6, r2
 80167fe:	d505      	bpl.n	801680c <__swrite+0x1e>
 8016800:	2302      	movs	r3, #2
 8016802:	2200      	movs	r2, #0
 8016804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016808:	f000 f868 	bl	80168dc <_lseek_r>
 801680c:	89a3      	ldrh	r3, [r4, #12]
 801680e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016812:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8016816:	81a3      	strh	r3, [r4, #12]
 8016818:	4632      	mov	r2, r6
 801681a:	463b      	mov	r3, r7
 801681c:	4628      	mov	r0, r5
 801681e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016822:	f000 b817 	b.w	8016854 <_write_r>

08016826 <__sseek>:
 8016826:	b510      	push	{r4, lr}
 8016828:	460c      	mov	r4, r1
 801682a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801682e:	f000 f855 	bl	80168dc <_lseek_r>
 8016832:	1c43      	adds	r3, r0, #1
 8016834:	89a3      	ldrh	r3, [r4, #12]
 8016836:	bf15      	itete	ne
 8016838:	6560      	strne	r0, [r4, #84]	; 0x54
 801683a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801683e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8016842:	81a3      	strheq	r3, [r4, #12]
 8016844:	bf18      	it	ne
 8016846:	81a3      	strhne	r3, [r4, #12]
 8016848:	bd10      	pop	{r4, pc}

0801684a <__sclose>:
 801684a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801684e:	f000 b813 	b.w	8016878 <_close_r>
	...

08016854 <_write_r>:
 8016854:	b538      	push	{r3, r4, r5, lr}
 8016856:	4c07      	ldr	r4, [pc, #28]	; (8016874 <_write_r+0x20>)
 8016858:	4605      	mov	r5, r0
 801685a:	4608      	mov	r0, r1
 801685c:	4611      	mov	r1, r2
 801685e:	2200      	movs	r2, #0
 8016860:	6022      	str	r2, [r4, #0]
 8016862:	461a      	mov	r2, r3
 8016864:	f7f8 f999 	bl	800eb9a <_write>
 8016868:	1c43      	adds	r3, r0, #1
 801686a:	d102      	bne.n	8016872 <_write_r+0x1e>
 801686c:	6823      	ldr	r3, [r4, #0]
 801686e:	b103      	cbz	r3, 8016872 <_write_r+0x1e>
 8016870:	602b      	str	r3, [r5, #0]
 8016872:	bd38      	pop	{r3, r4, r5, pc}
 8016874:	20016664 	.word	0x20016664

08016878 <_close_r>:
 8016878:	b538      	push	{r3, r4, r5, lr}
 801687a:	4c06      	ldr	r4, [pc, #24]	; (8016894 <_close_r+0x1c>)
 801687c:	2300      	movs	r3, #0
 801687e:	4605      	mov	r5, r0
 8016880:	4608      	mov	r0, r1
 8016882:	6023      	str	r3, [r4, #0]
 8016884:	f7f8 f9a5 	bl	800ebd2 <_close>
 8016888:	1c43      	adds	r3, r0, #1
 801688a:	d102      	bne.n	8016892 <_close_r+0x1a>
 801688c:	6823      	ldr	r3, [r4, #0]
 801688e:	b103      	cbz	r3, 8016892 <_close_r+0x1a>
 8016890:	602b      	str	r3, [r5, #0]
 8016892:	bd38      	pop	{r3, r4, r5, pc}
 8016894:	20016664 	.word	0x20016664

08016898 <_fstat_r>:
 8016898:	b538      	push	{r3, r4, r5, lr}
 801689a:	4c07      	ldr	r4, [pc, #28]	; (80168b8 <_fstat_r+0x20>)
 801689c:	2300      	movs	r3, #0
 801689e:	4605      	mov	r5, r0
 80168a0:	4608      	mov	r0, r1
 80168a2:	4611      	mov	r1, r2
 80168a4:	6023      	str	r3, [r4, #0]
 80168a6:	f7f8 f9a0 	bl	800ebea <_fstat>
 80168aa:	1c43      	adds	r3, r0, #1
 80168ac:	d102      	bne.n	80168b4 <_fstat_r+0x1c>
 80168ae:	6823      	ldr	r3, [r4, #0]
 80168b0:	b103      	cbz	r3, 80168b4 <_fstat_r+0x1c>
 80168b2:	602b      	str	r3, [r5, #0]
 80168b4:	bd38      	pop	{r3, r4, r5, pc}
 80168b6:	bf00      	nop
 80168b8:	20016664 	.word	0x20016664

080168bc <_isatty_r>:
 80168bc:	b538      	push	{r3, r4, r5, lr}
 80168be:	4c06      	ldr	r4, [pc, #24]	; (80168d8 <_isatty_r+0x1c>)
 80168c0:	2300      	movs	r3, #0
 80168c2:	4605      	mov	r5, r0
 80168c4:	4608      	mov	r0, r1
 80168c6:	6023      	str	r3, [r4, #0]
 80168c8:	f7f8 f99f 	bl	800ec0a <_isatty>
 80168cc:	1c43      	adds	r3, r0, #1
 80168ce:	d102      	bne.n	80168d6 <_isatty_r+0x1a>
 80168d0:	6823      	ldr	r3, [r4, #0]
 80168d2:	b103      	cbz	r3, 80168d6 <_isatty_r+0x1a>
 80168d4:	602b      	str	r3, [r5, #0]
 80168d6:	bd38      	pop	{r3, r4, r5, pc}
 80168d8:	20016664 	.word	0x20016664

080168dc <_lseek_r>:
 80168dc:	b538      	push	{r3, r4, r5, lr}
 80168de:	4c07      	ldr	r4, [pc, #28]	; (80168fc <_lseek_r+0x20>)
 80168e0:	4605      	mov	r5, r0
 80168e2:	4608      	mov	r0, r1
 80168e4:	4611      	mov	r1, r2
 80168e6:	2200      	movs	r2, #0
 80168e8:	6022      	str	r2, [r4, #0]
 80168ea:	461a      	mov	r2, r3
 80168ec:	f7f8 f998 	bl	800ec20 <_lseek>
 80168f0:	1c43      	adds	r3, r0, #1
 80168f2:	d102      	bne.n	80168fa <_lseek_r+0x1e>
 80168f4:	6823      	ldr	r3, [r4, #0]
 80168f6:	b103      	cbz	r3, 80168fa <_lseek_r+0x1e>
 80168f8:	602b      	str	r3, [r5, #0]
 80168fa:	bd38      	pop	{r3, r4, r5, pc}
 80168fc:	20016664 	.word	0x20016664

08016900 <__ascii_mbtowc>:
 8016900:	b082      	sub	sp, #8
 8016902:	b901      	cbnz	r1, 8016906 <__ascii_mbtowc+0x6>
 8016904:	a901      	add	r1, sp, #4
 8016906:	b142      	cbz	r2, 801691a <__ascii_mbtowc+0x1a>
 8016908:	b14b      	cbz	r3, 801691e <__ascii_mbtowc+0x1e>
 801690a:	7813      	ldrb	r3, [r2, #0]
 801690c:	600b      	str	r3, [r1, #0]
 801690e:	7812      	ldrb	r2, [r2, #0]
 8016910:	1c10      	adds	r0, r2, #0
 8016912:	bf18      	it	ne
 8016914:	2001      	movne	r0, #1
 8016916:	b002      	add	sp, #8
 8016918:	4770      	bx	lr
 801691a:	4610      	mov	r0, r2
 801691c:	e7fb      	b.n	8016916 <__ascii_mbtowc+0x16>
 801691e:	f06f 0001 	mvn.w	r0, #1
 8016922:	e7f8      	b.n	8016916 <__ascii_mbtowc+0x16>

08016924 <__malloc_lock>:
 8016924:	4770      	bx	lr

08016926 <__malloc_unlock>:
 8016926:	4770      	bx	lr

08016928 <_read_r>:
 8016928:	b538      	push	{r3, r4, r5, lr}
 801692a:	4c07      	ldr	r4, [pc, #28]	; (8016948 <_read_r+0x20>)
 801692c:	4605      	mov	r5, r0
 801692e:	4608      	mov	r0, r1
 8016930:	4611      	mov	r1, r2
 8016932:	2200      	movs	r2, #0
 8016934:	6022      	str	r2, [r4, #0]
 8016936:	461a      	mov	r2, r3
 8016938:	f7f8 f912 	bl	800eb60 <_read>
 801693c:	1c43      	adds	r3, r0, #1
 801693e:	d102      	bne.n	8016946 <_read_r+0x1e>
 8016940:	6823      	ldr	r3, [r4, #0]
 8016942:	b103      	cbz	r3, 8016946 <_read_r+0x1e>
 8016944:	602b      	str	r3, [r5, #0]
 8016946:	bd38      	pop	{r3, r4, r5, pc}
 8016948:	20016664 	.word	0x20016664

0801694c <__ascii_wctomb>:
 801694c:	b149      	cbz	r1, 8016962 <__ascii_wctomb+0x16>
 801694e:	2aff      	cmp	r2, #255	; 0xff
 8016950:	bf85      	ittet	hi
 8016952:	238a      	movhi	r3, #138	; 0x8a
 8016954:	6003      	strhi	r3, [r0, #0]
 8016956:	700a      	strbls	r2, [r1, #0]
 8016958:	f04f 30ff 	movhi.w	r0, #4294967295
 801695c:	bf98      	it	ls
 801695e:	2001      	movls	r0, #1
 8016960:	4770      	bx	lr
 8016962:	4608      	mov	r0, r1
 8016964:	4770      	bx	lr
	...

08016968 <_init>:
 8016968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801696a:	bf00      	nop
 801696c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801696e:	bc08      	pop	{r3}
 8016970:	469e      	mov	lr, r3
 8016972:	4770      	bx	lr

08016974 <_fini>:
 8016974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016976:	bf00      	nop
 8016978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801697a:	bc08      	pop	{r3}
 801697c:	469e      	mov	lr, r3
 801697e:	4770      	bx	lr
