
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Thu Feb 06 10:47:29 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
<stdin>:376:5: warning: expression result unused [-Wunused-value]
    0;
    ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 55743 ; free virtual = 58676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 55743 ; free virtual = 58676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 55740 ; free virtual = 58673
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_list_pop__dmemclass_node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemc' into '__dst_alloc_list_pop__dmemc' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'insert_node' (<stdin>:247) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'process_top' (<stdin>:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 55739 ; free virtual = 58672
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_list_pop__dmemclass_node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemc' into '__dst_alloc_list_pop__dmemc' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'insert_node' (<stdin>:247) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'process_top' (<stdin>:425) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 562.945 ; gain = 128.000 ; free physical = 55716 ; free virtual = 58650
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'substrings' as a bitwidth mismatch was detected between port 'substrings' and its bundle 'gmem' (8 vs. 32)(<stdin>:432:5). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemclass_node' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemc' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemclass_node' to '__dst_alloc_free__dm' (<stdin>:76:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 626.945 ; gain = 192.000 ; free physical = 55657 ; free virtual = 58590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.04 seconds; current allocated memory: 138.955 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 139.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 139.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 140.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 141.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 142.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'build_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 142.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 142.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'query_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 142.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 143.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 143.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 144.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 144.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 144.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 145.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 145.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 146.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 149.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'node_count' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_18s_9s_18_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_18s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_node'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 153.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'build_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_18s_5ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_18s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'build_AhoCorasick'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 158.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'query_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_18s_9s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'query_AhoCorasick'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 160.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 163.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_18s_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 165.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substring_length_p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substrings' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/query' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substring_indexes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/query_indexes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'substring_length_p', 'substrings', 'query', 'substring_indexes', 'query_indexes' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_18s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 169.643 MB.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dmemc_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'build_AhoCorasick_queue_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_node_da_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_node_da_2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemc_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 626.945 ; gain = 192.000 ; free physical = 55582 ; free virtual = 58538
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 10:48:20 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.160 ; gain = 2.016 ; free physical = 55354 ; free virtual = 58290
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1370.160 ; gain = 0.000 ; free physical = 55317 ; free virtual = 58253
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1607.289 ; gain = 115.156 ; free physical = 55160 ; free virtual = 58099
[Thu Feb  6 10:48:52 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Feb  6 10:48:52 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/runme.log
[Thu Feb  6 10:48:52 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1383.164 ; gain = 0.000 ; free physical = 54748 ; free virtual = 57681
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1329896 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.098 ; gain = 69.000 ; free physical = 54608 ; free virtual = 57559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1329485-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1329485-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.848 ; gain = 122.750 ; free physical = 54639 ; free virtual = 57573
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.848 ; gain = 122.750 ; free physical = 54637 ; free virtual = 57571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.848 ; gain = 122.750 ; free physical = 54637 ; free virtual = 57571
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.566 ; gain = 0.000 ; free physical = 53707 ; free virtual = 56639
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.566 ; gain = 0.000 ; free physical = 53706 ; free virtual = 56638
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2523.566 ; gain = 0.000 ; free physical = 53706 ; free virtual = 56638
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2523.566 ; gain = 1098.469 ; free physical = 53780 ; free virtual = 56715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2523.566 ; gain = 1098.469 ; free physical = 53780 ; free virtual = 56715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2523.566 ; gain = 1098.469 ; free physical = 53782 ; free virtual = 56717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2523.566 ; gain = 1098.469 ; free physical = 53781 ; free virtual = 56717
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 2523.566 ; gain = 1098.469 ; free physical = 53771 ; free virtual = 56706
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2814.066 ; gain = 1388.969 ; free physical = 53297 ; free virtual = 56229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2814.066 ; gain = 1388.969 ; free physical = 53297 ; free virtual = 56229
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2823.082 ; gain = 1397.984 ; free physical = 53297 ; free virtual = 56229
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.082 ; gain = 1397.984 ; free physical = 53297 ; free virtual = 56229
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.082 ; gain = 1397.984 ; free physical = 53297 ; free virtual = 56229
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.082 ; gain = 1397.984 ; free physical = 53297 ; free virtual = 56229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.082 ; gain = 1397.984 ; free physical = 53297 ; free virtual = 56229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.082 ; gain = 1397.984 ; free physical = 53297 ; free virtual = 56229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.082 ; gain = 1397.984 ; free physical = 53297 ; free virtual = 56229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.082 ; gain = 1397.984 ; free physical = 53297 ; free virtual = 56229
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2823.082 ; gain = 422.266 ; free physical = 53326 ; free virtual = 56258
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.090 ; gain = 1397.984 ; free physical = 53336 ; free virtual = 56268
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.996 ; gain = 0.000 ; free physical = 53231 ; free virtual = 56163
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:50 . Memory (MB): peak = 2887.996 ; gain = 1504.832 ; free physical = 53278 ; free virtual = 56210
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.996 ; gain = 0.000 ; free physical = 53279 ; free virtual = 56211
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 10:55:49 2020...
[Thu Feb  6 10:55:51 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:04:15 ; elapsed = 00:06:59 . Memory (MB): peak = 1611.289 ; gain = 0.000 ; free physical = 54948 ; free virtual = 57881
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 369 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.012 ; gain = 0.000 ; free physical = 54007 ; free virtual = 56939
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 2605.012 ; gain = 993.723 ; free physical = 54007 ; free virtual = 56939
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb  6 10:56:32 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 5445 |     0 |   1182240 |  0.46 |
|   LUT as Logic             | 5313 |     0 |   1182240 |  0.45 |
|   LUT as Memory            |  132 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |   64 |     0 |           |       |
|     LUT as Shift Register  |   68 |     0 |           |       |
| CLB Registers              | 5021 |     0 |   2364480 |  0.21 |
|   Register as Flip Flop    | 5021 |     0 |   2364480 |  0.21 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  246 |     0 |    147780 |  0.17 |
| F7 Muxes                   |   49 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 86    |          Yes |         Set |            - |
| 4935  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 191.5 |     0 |      2160 |  8.87 |
|   RAMB36/FIFO*    |   184 |     0 |      2160 |  8.52 |
|     RAMB36E2 only |   184 |       |           |       |
|   RAMB18          |    15 |     0 |      4320 |  0.35 |
|     RAMB18E2 only |    15 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   10 |     0 |      6840 |  0.15 |
|   DSP48E2 only |   10 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4935 |            Register |
| LUT6     | 1612 |                 CLB |
| LUT4     | 1445 |                 CLB |
| LUT3     | 1340 |                 CLB |
| LUT5     | 1135 |                 CLB |
| LUT2     |  577 |                 CLB |
| LUT1     |  258 |                 CLB |
| CARRY8   |  246 |                 CLB |
| RAMB36E2 |  184 |           Block Ram |
| FDSE     |   86 |            Register |
| SRL16E   |   68 |                 CLB |
| RAMS32   |   64 |                 CLB |
| MUXF7    |   49 |                 CLB |
| RAMB18E2 |   15 |           Block Ram |
| DSP48E2  |   10 |          Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 4155.383 ; gain = 1550.371 ; free physical = 50709 ; free virtual = 53641
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Feb  6 10:58:27 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.208        0.000                      0                16137        0.071        0.000                      0                16137        1.155        0.000                       0                  5371  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.208        0.000                      0                16137        0.071        0.000                      0                16137        1.155        0.000                       0                  5371  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_30/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 1.318ns (48.707%)  route 1.388ns (51.293%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5420, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_30/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_30/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.195     1.101    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_30_n_105
                         LUT6 (Prop_LUT6_I0_O)        0.136     1.237 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_7/O
                         net (fo=8, unplaced)         0.178     1.415    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[30]
                         LUT4 (Prop_LUT4_I0_O)        0.090     1.505 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7/O
                         net (fo=2, unplaced)         0.187     1.692    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6
                         LUT5 (Prop_LUT5_I4_O)        0.032     1.724 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3/O
                         net (fo=5, unplaced)         0.168     1.892    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_n_6
                         LUT4 (Prop_LUT4_I0_O)        0.090     1.982 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[10]_i_2__1/O
                         net (fo=6, unplaced)         0.209     2.191    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30_reg_0_sn_1
                         LUT4 (Prop_LUT4_I0_O)        0.032     2.223 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30[0]_i_2/O
                         net (fo=40, unplaced)        0.252     2.475    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tmp_78_reg_370_reg[0]
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.507 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_i_31__0/O
                         net (fo=4, unplaced)         0.199     2.706    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_i_31__0_n_6
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5420, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                  0.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/tmp_106_reg_651_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/tmp_117_i_reg_691_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.863%)  route 0.061ns (52.137%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5420, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/tmp_106_reg_651_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/tmp_106_reg_651_reg[13]/Q
                         net (fo=1, unplaced)         0.054     0.092    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/tmp_106_reg_651[13]
                         CARRY8 (Prop_CARRY8_S[4]_O[4])
                                                      0.018     0.110 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/tmp_117_i_reg_691_reg[16]_i_1/O[4]
                         net (fo=1, unplaced)         0.007     0.117    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/tmp_117_i_fu_582_p2[13]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/tmp_117_i_reg_691_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5420, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/tmp_117_i_reg_691_reg[13]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/tmp_117_i_reg_691_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_19/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_19/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_19/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4155.383 ; gain = 0.000 ; free physical = 50709 ; free virtual = 53641
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4187.398 ; gain = 0.000 ; free physical = 50690 ; free virtual = 53634
[Thu Feb  6 10:58:32 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/runme.log
[Thu Feb  6 10:58:32 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1368.152 ; gain = 0.000 ; free physical = 50535 ; free virtual = 53474
INFO: [Netlist 29-17] Analyzing 369 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.988 ; gain = 0.000 ; free physical = 49254 ; free virtual = 52189
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:58 . Memory (MB): peak = 2620.988 ; gain = 1252.836 ; free physical = 49253 ; free virtual = 52189
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2777.703 ; gain = 86.031 ; free physical = 49214 ; free virtual = 52146

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 176223206

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2777.703 ; gain = 0.000 ; free physical = 49204 ; free virtual = 52137

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1228 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 67dd921a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2830.699 ; gain = 24.012 ; free physical = 49221 ; free virtual = 52154
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 22 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dac1ebe4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.699 ; gain = 24.012 ; free physical = 49222 ; free virtual = 52154
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7a5e231c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.699 ; gain = 24.012 ; free physical = 49221 ; free virtual = 52153
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7a5e231c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.699 ; gain = 24.012 ; free physical = 49221 ; free virtual = 52153
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 4bdf7484

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.699 ; gain = 24.012 ; free physical = 49219 ; free virtual = 52151
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 4bdf7484

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2830.699 ; gain = 24.012 ; free physical = 49221 ; free virtual = 52154
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              22  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2830.699 ; gain = 0.000 ; free physical = 49221 ; free virtual = 52154
Ending Logic Optimization Task | Checksum: 4bdf7484

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2830.699 ; gain = 24.012 ; free physical = 49221 ; free virtual = 52154

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.208 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 199 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 398
Ending PowerOpt Patch Enables Task | Checksum: 2e2ed0e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48189 ; free virtual = 51122
Ending Power Optimization Task | Checksum: 2e2ed0e3

Time (s): cpu = 00:01:40 ; elapsed = 00:01:59 . Memory (MB): peak = 4561.383 ; gain = 1730.684 ; free physical = 48206 ; free virtual = 51138

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2e2ed0e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48206 ; free virtual = 51138

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48206 ; free virtual = 51138
Ending Netlist Obfuscation Task | Checksum: 2e646bb0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48206 ; free virtual = 51138
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:09 . Memory (MB): peak = 4561.383 ; gain = 1918.645 ; free physical = 48205 ; free virtual = 51137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48206 ; free virtual = 51138
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48171 ; free virtual = 51118
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48161 ; free virtual = 51119
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48182 ; free virtual = 51118
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48180 ; free virtual = 51112
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ef0eac5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48180 ; free virtual = 51112
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48180 ; free virtual = 51112

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aee4e156

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48140 ; free virtual = 51072

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fb2d9c49

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48120 ; free virtual = 51053

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fb2d9c49

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48122 ; free virtual = 51054
Phase 1 Placer Initialization | Checksum: fb2d9c49

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 48122 ; free virtual = 51054

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17c793933

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 47851 ; free virtual = 50783

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_bram_0_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_bram_0_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_bram_0_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_bram_0_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_bram_0_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_bram_0_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_1_we0 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_bram_0_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_bram_0_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_bram_3_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_bram_0_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_bram_0_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_bram_5_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_bram_0_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_2[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_2__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_2[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_4__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ADDRARDADDR[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ram_reg_0_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_2[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_3__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_CS_fsm_reg[9][12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ADDRARDADDR[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ram_reg_0_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_1[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_2__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ADDRARDADDR[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ram_reg_0_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_CS_fsm_reg[9][7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_i_7__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ADDRARDADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ram_reg_0_i_5__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_CS_fsm_reg[9][11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_1[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_3__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_1[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_1[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_4__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_CS_fsm_reg[9][9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_CS_fsm_reg[9][6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_i_8__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_CS_fsm_reg[9][8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_CS_fsm_reg[9][10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_CS_fsm_reg[9][5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_i_9__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ram_reg_0_i_8__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_2[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_5__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_2[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_8__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_CS_fsm_reg[9][4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_i_10__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_2[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_11__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_1[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_6__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ADDRARDADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ram_reg_0_i_6__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ram_reg_0_i_9__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ADDRARDADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ram_reg_0_i_7__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_1[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ADDRARDADDR[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ADDRARDADDR[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ADDRARDADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_6[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_20_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_2[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_2[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_6__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ADDRARDADDR[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ADDRARDADDR[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_6[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_20_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_2[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_9__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_4[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_12_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_6[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_20_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ADDRARDADDR[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dst_alloc_buckets_1_U/p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram_U/ram_reg_0_i_10__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_2[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_4_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_6[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_20_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ADDRARDADDR[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_6[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_20_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ADDRARDADDR[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_6[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_20_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_6[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_20_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_4[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_12_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_4[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_12_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_1[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_7[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_24_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_2[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_10__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_6[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_20_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_6[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_20_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_CS_fsm_reg[24]_6[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ram_reg_0_20_i_15 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 47844 ; free virtual = 50776

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2705ce0d5

Time (s): cpu = 00:02:24 ; elapsed = 00:01:31 . Memory (MB): peak = 4561.383 ; gain = 0.000 ; free physical = 47845 ; free virtual = 50777
Phase 2 Global Placement | Checksum: 134439631

Time (s): cpu = 00:02:33 ; elapsed = 00:01:35 . Memory (MB): peak = 4577.391 ; gain = 16.008 ; free physical = 47847 ; free virtual = 50779

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 134439631

Time (s): cpu = 00:02:34 ; elapsed = 00:01:35 . Memory (MB): peak = 4577.391 ; gain = 16.008 ; free physical = 47847 ; free virtual = 50780

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1efef2265

Time (s): cpu = 00:02:38 ; elapsed = 00:01:37 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47810 ; free virtual = 50742

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10db60969

Time (s): cpu = 00:02:39 ; elapsed = 00:01:37 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47806 ; free virtual = 50738

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1cbccb4ed

Time (s): cpu = 00:02:39 ; elapsed = 00:01:38 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47808 ; free virtual = 50740

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1f06239e4

Time (s): cpu = 00:02:44 ; elapsed = 00:01:41 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47806 ; free virtual = 50739

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1c73cf09b

Time (s): cpu = 00:02:49 ; elapsed = 00:01:45 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47775 ; free virtual = 50707

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 199d677c6

Time (s): cpu = 00:02:50 ; elapsed = 00:01:45 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47775 ; free virtual = 50708

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 186979210

Time (s): cpu = 00:02:52 ; elapsed = 00:01:47 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47697 ; free virtual = 50630

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1b0418b6c

Time (s): cpu = 00:02:55 ; elapsed = 00:01:48 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47771 ; free virtual = 50703

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1037f1e2b

Time (s): cpu = 00:02:57 ; elapsed = 00:01:50 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47836 ; free virtual = 50768

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 109fa2d8d

Time (s): cpu = 00:02:57 ; elapsed = 00:01:50 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47842 ; free virtual = 50774

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 18c7adacf

Time (s): cpu = 00:03:28 ; elapsed = 00:02:15 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47833 ; free virtual = 50766
Phase 3 Detail Placement | Checksum: 18c7adacf

Time (s): cpu = 00:03:28 ; elapsed = 00:02:15 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47833 ; free virtual = 50766

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 142342af5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 142342af5

Time (s): cpu = 00:03:43 ; elapsed = 00:02:20 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47821 ; free virtual = 50753

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 142342af5

Time (s): cpu = 00:03:43 ; elapsed = 00:02:20 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47821 ; free virtual = 50753
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.281. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-1.281. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 134f086ac

Time (s): cpu = 00:04:50 ; elapsed = 00:03:30 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47824 ; free virtual = 50756
Phase 4.1.1 Post Placement Optimization | Checksum: 134f086ac

Time (s): cpu = 00:04:50 ; elapsed = 00:03:30 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47831 ; free virtual = 50763
Phase 4.1 Post Commit Optimization | Checksum: 134f086ac

Time (s): cpu = 00:04:50 ; elapsed = 00:03:30 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47831 ; free virtual = 50763

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 134f086ac

Time (s): cpu = 00:04:51 ; elapsed = 00:03:31 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47882 ; free virtual = 50814

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 134f086ac

Time (s): cpu = 00:05:32 ; elapsed = 00:04:12 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47761 ; free virtual = 50693

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47761 ; free virtual = 50693
Phase 4.4 Final Placement Cleanup | Checksum: 1e1b1bd43

Time (s): cpu = 00:05:32 ; elapsed = 00:04:12 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47761 ; free virtual = 50694
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e1b1bd43

Time (s): cpu = 00:05:32 ; elapsed = 00:04:12 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 47761 ; free virtual = 50694
Ending Placer Task | Checksum: 12ce1f3b7

Time (s): cpu = 00:05:32 ; elapsed = 00:04:12 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 48015 ; free virtual = 50948
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:40 ; elapsed = 00:04:20 . Memory (MB): peak = 4641.422 ; gain = 80.039 ; free physical = 48015 ; free virtual = 50948
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 48015 ; free virtual = 50948
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 48007 ; free virtual = 50943
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47990 ; free virtual = 50944
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47990 ; free virtual = 50945
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47939 ; free virtual = 50895
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47991 ; free virtual = 50947
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47962 ; free virtual = 50918

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.281 | TNS=-318.335 |
Phase 1 Physical Synthesis Initialization | Checksum: 7a5206f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47890 ; free virtual = 50828
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.281 | TNS=-318.335 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tmp_78_reg_370_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm_reg[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47889 ; free virtual = 50827
Phase 2 Fanout Optimization | Checksum: 7a5206f4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47889 ; free virtual = 50827

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 15 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tmp_78_reg_370_reg[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30[0]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[30].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_7
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_6_0.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[10]_i_2__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_n_6.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_i_31__0_n_6.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_i_31__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1_i_4__1_n_6.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1_i_4__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[29].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_8
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2_i_3__0_n_6.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2_i_3__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_3_i_3_n_6.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_3_i_3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[27].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_10
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_4_n_6.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_4_i_3__0_n_6.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_4_i_3__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_1_0.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_30_reg_350[1]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_6_n_6.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_6
INFO: [Physopt 32-661] Optimized 8 nets.  Re-placed 8 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 8 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.281 | TNS=-308.675 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47888 ; free virtual = 50826
Phase 3 Placement Based Optimization | Checksum: b663cc61

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47888 ; free virtual = 50826

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 8 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_n_6. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_6_0. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_n_6 to 5 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_10_n_6. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_6_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_5_n_6. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_6_n_6. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_1_0 to 5 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm_reg[10]_0[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_4_n_6. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[27] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-77] Pass 2. Identified 8 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_n_6. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_6_0. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_5_n_6 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_6_n_6. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_3_0 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_4_n_6. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[25] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_8_n_6. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_10_0 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_12_n_6. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_16_0 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_11_n_6. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_17_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 10 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 10 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47870 ; free virtual = 50802
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.276 | TNS=-324.699 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47870 ; free virtual = 50802
Phase 4 Rewire | Checksum: 204d2645e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47870 ; free virtual = 50803

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 56 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_n_6. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_i_31__0_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1_i_4__1_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2_i_3__0_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_1_we0. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm_reg[24][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[29]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm_reg[24]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/p_dmemclass_node_da_30_reg_350_reg[11]_0. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/grp_build_AhoCorasick_fu_398_p_dmemclass_node_da_1_address0[12]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_3_i_3_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_2_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_6_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_6_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[4]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/p_dmemclass_node_da_30_reg_350_reg[12]_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_3_0. Replicated 7 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm_reg[10]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[31]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_4_i_3__0_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_0[0]. Net driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_bram_1_i_4 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_7_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_5_n_6. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[23]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[3]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_10_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[28]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[22]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm_reg[10]_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_5_0. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_4_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[9]. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_5_i_3_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_6_i_3_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[27]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_6_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_11_1. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__61_n_6. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__29_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_1_0. Replicated 9 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/p_dmemclass_node_da_1_address0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_19_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_7_i_3_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 36 nets. Created 93 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 36 nets or cells. Created 93 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.236 | TNS=-309.960 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47865 ; free virtual = 50797
Phase 5 Critical Cell Optimization | Checksum: 9b7ee09b

Time (s): cpu = 00:01:55 ; elapsed = 00:01:05 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47865 ; free virtual = 50797

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 9b7ee09b

Time (s): cpu = 00:01:55 ; elapsed = 00:01:05 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47865 ; free virtual = 50797

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/p_rect_packed_var_L5_68_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_node_fu_309/p_rect_packed_var_L5_3_U/insert_node_p_rect_packed_var_L5_3_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_node_fu_309/p_rect_packed_var_L5_4_U/insert_node_p_rect_packed_var_L5_4_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_node_fu_309/p_rect_packed_var_L5_5_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_373/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 9b7ee09b

Time (s): cpu = 00:01:55 ; elapsed = 00:01:05 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47865 ; free virtual = 50798

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 9b7ee09b

Time (s): cpu = 00:01:55 ; elapsed = 00:01:05 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47865 ; free virtual = 50798

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 9b7ee09b

Time (s): cpu = 00:01:55 ; elapsed = 00:01:05 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47865 ; free virtual = 50798

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 17 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 10 nets.  Swapped 266 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 266 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.179 | TNS=-289.113 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47890 ; free virtual = 50823
Phase 10 Critical Pin Optimization | Checksum: 9b7ee09b

Time (s): cpu = 00:02:01 ; elapsed = 00:01:20 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47890 ; free virtual = 50823

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 9b7ee09b

Time (s): cpu = 00:02:01 ; elapsed = 00:01:20 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47890 ; free virtual = 50823

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 9b7ee09b

Time (s): cpu = 00:02:01 ; elapsed = 00:01:20 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47890 ; free virtual = 50823
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47890 ; free virtual = 50823
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.179 | TNS=-289.113 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Placement Based    |          0.000  |          9.661  |            0  |              0  |                     8  |           0  |           1  |  00:00:03  |
|  Rewire             |          0.005  |        -16.025  |           10  |              0  |                    10  |           0  |           1  |  00:00:05  |
|  Critical Cell      |          0.040  |         14.739  |           93  |              0  |                    36  |           0  |           1  |  00:00:46  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.057  |         20.847  |            0  |              0  |                    10  |           0  |           1  |  00:00:14  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.102  |         29.222  |          103  |              0  |                    64  |           0  |          11  |  00:01:11  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47890 ; free virtual = 50823
Ending Physical Synthesis Task | Checksum: e259f711

Time (s): cpu = 00:02:01 ; elapsed = 00:01:20 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47890 ; free virtual = 50823
INFO: [Common 17-83] Releasing license: Implementation
409 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:11 ; elapsed = 00:01:23 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47969 ; free virtual = 50902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47969 ; free virtual = 50902
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47964 ; free virtual = 50901
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4641.422 ; gain = 0.000 ; free physical = 47947 ; free virtual = 50901
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6d3681f5 ConstDB: 0 ShapeSum: 4b2e6432 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: aad311c5

Time (s): cpu = 00:04:53 ; elapsed = 00:03:46 . Memory (MB): peak = 5537.129 ; gain = 895.707 ; free physical = 47388 ; free virtual = 50321
Post Restoration Checksum: NetGraph: 8350960a NumContArr: 27827bbb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: aad311c5

Time (s): cpu = 00:04:53 ; elapsed = 00:03:47 . Memory (MB): peak = 5537.129 ; gain = 895.707 ; free physical = 47388 ; free virtual = 50321

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: aad311c5

Time (s): cpu = 00:04:53 ; elapsed = 00:03:47 . Memory (MB): peak = 5537.129 ; gain = 895.707 ; free physical = 47251 ; free virtual = 50184

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: aad311c5

Time (s): cpu = 00:04:53 ; elapsed = 00:03:47 . Memory (MB): peak = 5537.129 ; gain = 895.707 ; free physical = 47251 ; free virtual = 50184

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: aad311c5

Time (s): cpu = 00:05:02 ; elapsed = 00:03:56 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47237 ; free virtual = 50170

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 14a3a400f

Time (s): cpu = 00:05:12 ; elapsed = 00:04:00 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47240 ; free virtual = 50173
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.079 | TNS=-214.080| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 19df01673

Time (s): cpu = 00:05:17 ; elapsed = 00:04:03 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47227 ; free virtual = 50160

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e67f64c9

Time (s): cpu = 00:05:51 ; elapsed = 00:04:21 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47144 ; free virtual = 50077

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1377
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.272 | TNS=-522.471| WHS=0.034  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 23033aaf5

Time (s): cpu = 00:06:40 ; elapsed = 00:04:51 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47161 ; free virtual = 50094

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.258 | TNS=-506.168| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15d1854c8

Time (s): cpu = 00:06:53 ; elapsed = 00:05:05 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47162 ; free virtual = 50095

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.219 | TNS=-506.331| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d48598d6

Time (s): cpu = 00:07:00 ; elapsed = 00:05:11 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47163 ; free virtual = 50096
Phase 4 Rip-up And Reroute | Checksum: 1d48598d6

Time (s): cpu = 00:07:00 ; elapsed = 00:05:11 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47163 ; free virtual = 50096

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d8347229

Time (s): cpu = 00:07:04 ; elapsed = 00:05:13 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47165 ; free virtual = 50098
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.219 | TNS=-506.331| WHS=0.034  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 10b95738b

Time (s): cpu = 00:07:13 ; elapsed = 00:05:18 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47122 ; free virtual = 50055

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10b95738b

Time (s): cpu = 00:07:13 ; elapsed = 00:05:18 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47123 ; free virtual = 50056
Phase 5 Delay and Skew Optimization | Checksum: 10b95738b

Time (s): cpu = 00:07:13 ; elapsed = 00:05:18 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47123 ; free virtual = 50056

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fa8e979e

Time (s): cpu = 00:07:16 ; elapsed = 00:05:19 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47132 ; free virtual = 50065
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.198 | TNS=-468.189| WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fa8e979e

Time (s): cpu = 00:07:16 ; elapsed = 00:05:19 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47132 ; free virtual = 50065
Phase 6 Post Hold Fix | Checksum: fa8e979e

Time (s): cpu = 00:07:17 ; elapsed = 00:05:20 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47132 ; free virtual = 50065

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.275622 %
  Global Horizontal Routing Utilization  = 0.189498 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 55.8685%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.3507%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 46.1538%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.5769%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 6c7a0d57

Time (s): cpu = 00:07:21 ; elapsed = 00:05:21 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47120 ; free virtual = 50053

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 6c7a0d57

Time (s): cpu = 00:07:21 ; elapsed = 00:05:21 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47119 ; free virtual = 50052

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6c7a0d57

Time (s): cpu = 00:07:22 ; elapsed = 00:05:22 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47121 ; free virtual = 50054

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.198 | TNS=-468.189| WHS=0.034  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 6c7a0d57

Time (s): cpu = 00:07:22 ; elapsed = 00:05:23 . Memory (MB): peak = 5638.844 ; gain = 997.422 ; free physical = 47133 ; free virtual = 50066
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 3.9e-11 .
Time taken to check if laguna hold fix is required (in secs): 0.01

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.164 | TNS=-432.595 | WHS=0.039 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 6c7a0d57

Time (s): cpu = 00:08:04 ; elapsed = 00:05:59 . Memory (MB): peak = 6362.844 ; gain = 1721.422 ; free physical = 47062 ; free virtual = 49995
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.164 | TNS=-432.595 | WHS=0.039 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_n_141.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_i_31__0_n_6.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.164 | TNS=-432.595 | WHS=0.039 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 6c7a0d57

Time (s): cpu = 00:08:09 ; elapsed = 00:06:02 . Memory (MB): peak = 6511.992 ; gain = 1870.570 ; free physical = 47057 ; free virtual = 49990
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6511.992 ; gain = 0.000 ; free physical = 47057 ; free virtual = 49990
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.164 | TNS=-432.595 | WHS=0.039 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 6c7a0d57

Time (s): cpu = 00:08:10 ; elapsed = 00:06:03 . Memory (MB): peak = 6511.992 ; gain = 1870.570 ; free physical = 47118 ; free virtual = 50052
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:10 ; elapsed = 00:06:03 . Memory (MB): peak = 6511.992 ; gain = 1870.570 ; free physical = 47359 ; free virtual = 50292
INFO: [Common 17-83] Releasing license: Implementation
435 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:19 ; elapsed = 00:06:11 . Memory (MB): peak = 6511.992 ; gain = 1870.570 ; free physical = 47359 ; free virtual = 50292
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6511.992 ; gain = 0.000 ; free physical = 47359 ; free virtual = 50292
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6511.992 ; gain = 0.000 ; free physical = 47355 ; free virtual = 50294
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 6511.992 ; gain = 0.000 ; free physical = 47335 ; free virtual = 50295
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6511.992 ; gain = 0.000 ; free physical = 47333 ; free virtual = 50296
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6600.035 ; gain = 88.043 ; free physical = 47329 ; free virtual = 50292
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 6600.035 ; gain = 0.000 ; free physical = 47316 ; free virtual = 50249
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
447 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 6600.035 ; gain = 0.000 ; free physical = 47298 ; free virtual = 50236
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6600.035 ; gain = 0.000 ; free physical = 47298 ; free virtual = 50231
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 11:15:00 2020...
[Thu Feb  6 11:15:05 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:16:33 . Memory (MB): peak = 4187.398 ; gain = 0.000 ; free physical = 50684 ; free virtual = 53617
INFO: [Netlist 29-17] Analyzing 369 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4261.078 ; gain = 14.672 ; free physical = 50412 ; free virtual = 53351
Restored from archive | CPU: 1.120000 secs | Memory: 18.054329 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4261.078 ; gain = 14.672 ; free physical = 50412 ; free virtual = 53351
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4261.078 ; gain = 0.000 ; free physical = 50412 ; free virtual = 53352
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 4261.078 ; gain = 73.680 ; free physical = 50412 ; free virtual = 53352
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       22369 :
       # of nets not needing routing.......... :       12046 :
           # of internally routed nets........ :       10431 :
           # of nets with no loads............ :        1450 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :       10323 :
           # of fully routed nets............. :       10323 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Feb  6 11:15:20 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.164ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.171ns (28.715%)  route 2.907ns (71.285%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X4Y18         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/DOUTADOUT[0]
                         net (fo=1, routed)           1.093     1.999    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30_n_105
    SLICE_X54Y167        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     2.030 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_7/O
                         net (fo=9, routed)           0.262     2.292    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[30]
    SLICE_X53Y185        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.382 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_replica/O
                         net (fo=2, routed)           0.092     2.474    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6_repN
    SLICE_X52Y186        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.032     2.506 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_replica/O
                         net (fo=3, routed)           0.145     2.651    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_CS_fsm[11]_i_3_n_6_repN_alias
    SLICE_X50Y186        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.081     2.732 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30[0]_i_2_rewire_rewire/O
                         net (fo=40, routed)          1.160     3.892    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tmp_78_reg_370_reg[0]
    SLICE_X15Y137        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.031     3.923 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_i_31__0/O
                         net (fo=4, routed)           0.155     4.078    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_i_31__0_n_6
    RAMB36_X1Y27         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_clk
    RAMB36_X1Y27         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                 -1.164    

Slack (VIOLATED) :        -1.161ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.171ns (28.736%)  route 2.904ns (71.264%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X4Y18         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/DOUTADOUT[0]
                         net (fo=1, routed)           1.093     1.999    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30_n_105
    SLICE_X54Y167        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     2.030 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_7/O
                         net (fo=9, routed)           0.262     2.292    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[30]
    SLICE_X53Y185        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.382 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_replica/O
                         net (fo=2, routed)           0.092     2.474    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6_repN
    SLICE_X52Y186        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.032     2.506 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_replica/O
                         net (fo=3, routed)           0.145     2.651    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_CS_fsm[11]_i_3_n_6_repN_alias
    SLICE_X50Y186        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.081     2.732 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30[0]_i_2_rewire_rewire/O
                         net (fo=40, routed)          1.160     3.892    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tmp_78_reg_370_reg[0]
    SLICE_X15Y137        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.031     3.923 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_i_31__0/O
                         net (fo=4, routed)           0.152     4.075    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_i_31__0_n_6
    RAMB36_X1Y27         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_clk
    RAMB36_X1Y27         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                 -1.161    

Slack (VIOLATED) :        -1.125ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.187ns (29.388%)  route 2.852ns (70.612%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X4Y18         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/DOUTADOUT[0]
                         net (fo=1, routed)           1.093     1.999    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30_n_105
    SLICE_X54Y167        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     2.030 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_7/O
                         net (fo=9, routed)           0.262     2.292    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[30]
    SLICE_X53Y185        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.382 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_replica/O
                         net (fo=2, routed)           0.092     2.474    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6_repN
    SLICE_X52Y186        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.032     2.506 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_replica/O
                         net (fo=3, routed)           0.145     2.651    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_CS_fsm[11]_i_3_n_6_repN_alias
    SLICE_X50Y186        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.081     2.732 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30[0]_i_2_rewire_rewire/O
                         net (fo=40, routed)          0.792     3.524    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tmp_78_reg_370_reg[0]
    SLICE_X19Y172        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.047     3.571 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2_i_3__0/O
                         net (fo=4, routed)           0.468     4.039    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2_i_3__0_n_6
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                 -1.125    

Slack (VIOLATED) :        -1.120ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.187ns (29.425%)  route 2.847ns (70.575%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X4Y18         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/DOUTADOUT[0]
                         net (fo=1, routed)           1.093     1.999    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30_n_105
    SLICE_X54Y167        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     2.030 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_7/O
                         net (fo=9, routed)           0.262     2.292    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[30]
    SLICE_X53Y185        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.382 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_replica/O
                         net (fo=2, routed)           0.092     2.474    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6_repN
    SLICE_X52Y186        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.032     2.506 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_replica/O
                         net (fo=3, routed)           0.145     2.651    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_CS_fsm[11]_i_3_n_6_repN_alias
    SLICE_X50Y186        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.081     2.732 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30[0]_i_2_rewire_rewire/O
                         net (fo=40, routed)          0.792     3.524    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tmp_78_reg_370_reg[0]
    SLICE_X19Y172        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.047     3.571 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2_i_3__0/O
                         net (fo=4, routed)           0.463     4.034    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2_i_3__0_n_6
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_2
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.034    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.115ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.187ns (29.461%)  route 2.842ns (70.539%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X4Y18         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/DOUTADOUT[0]
                         net (fo=1, routed)           1.093     1.999    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30_n_105
    SLICE_X54Y167        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     2.030 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_7/O
                         net (fo=9, routed)           0.262     2.292    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[30]
    SLICE_X53Y185        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.382 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_replica/O
                         net (fo=2, routed)           0.092     2.474    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6_repN
    SLICE_X52Y186        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.032     2.506 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_replica/O
                         net (fo=3, routed)           0.145     2.651    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_CS_fsm[11]_i_3_n_6_repN_alias
    SLICE_X50Y186        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.081     2.732 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30[0]_i_2_rewire_rewire/O
                         net (fo=40, routed)          0.829     3.561    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tmp_78_reg_370_reg[0]
    SLICE_X24Y159        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.047     3.608 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1_i_4__1/O
                         net (fo=4, routed)           0.421     4.029    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1_i_4__1_n_6
    RAMB36_X1Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_clk
    RAMB36_X1Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                 -1.115    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.187ns (29.498%)  route 2.837ns (70.502%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X4Y18         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/DOUTADOUT[0]
                         net (fo=1, routed)           1.093     1.999    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30_n_105
    SLICE_X54Y167        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     2.030 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_7/O
                         net (fo=9, routed)           0.262     2.292    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[30]
    SLICE_X53Y185        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.382 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_replica/O
                         net (fo=2, routed)           0.092     2.474    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6_repN
    SLICE_X52Y186        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.032     2.506 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_replica/O
                         net (fo=3, routed)           0.145     2.651    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_CS_fsm[11]_i_3_n_6_repN_alias
    SLICE_X50Y186        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.081     2.732 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30[0]_i_2_rewire_rewire/O
                         net (fo=40, routed)          0.829     3.561    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tmp_78_reg_370_reg[0]
    SLICE_X24Y159        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.047     3.608 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1_i_4__1/O
                         net (fo=4, routed)           0.416     4.024    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1_i_4__1_n_6
    RAMB36_X1Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_clk
    RAMB36_X1Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_4/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 1.242ns (30.942%)  route 2.772ns (69.058%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X4Y18         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/DOUTADOUT[0]
                         net (fo=1, routed)           1.093     1.999    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30_n_105
    SLICE_X54Y167        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     2.030 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_7/O
                         net (fo=9, routed)           0.262     2.292    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[30]
    SLICE_X53Y185        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.382 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_replica/O
                         net (fo=2, routed)           0.100     2.482    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6_repN
    SLICE_X51Y186        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.031     2.513 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3/O
                         net (fo=7, routed)           0.374     2.887    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_n_6
    SLICE_X47Y194        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.977 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_1__2/O
                         net (fo=16, routed)          0.111     3.088    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/ap_CS_fsm_reg[11]_0[1]
    SLICE_X47Y192        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.047     3.135 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/ram_reg_bram_3_i_14_replica/O
                         net (fo=1, routed)           0.612     3.747    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/grp_build_AhoCorasick_fu_398_p_dmemclass_node_da_1_address0[12]_repN
    SLICE_X49Y242        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.047     3.794 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/ram_reg_bram_4_i_2/O
                         net (fo=1, routed)           0.220     4.014    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_4_1
    RAMB36_X3Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ap_clk
    RAMB36_X3Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_4/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_4
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.063ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_3/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.233ns (31.003%)  route 2.744ns (68.997%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X4Y18         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/DOUTADOUT[0]
                         net (fo=1, routed)           1.093     1.999    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30_n_105
    SLICE_X54Y167        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     2.030 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_7/O
                         net (fo=9, routed)           0.262     2.292    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[30]
    SLICE_X53Y185        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.382 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_replica/O
                         net (fo=2, routed)           0.100     2.482    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6_repN
    SLICE_X51Y186        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.031     2.513 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3/O
                         net (fo=7, routed)           0.414     2.927    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_n_6
    SLICE_X46Y194        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.081     3.008 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[6]_i_1__1_rewire/O
                         net (fo=18, routed)          0.490     3.498    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm_reg[10]_0[0]
    SLICE_X47Y235        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.047     3.545 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_6_replica_1/O
                         net (fo=1, routed)           0.181     3.726    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_1_we0_repN_1
    SLICE_X48Y237        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.047     3.773 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_3_i_12/O
                         net (fo=4, routed)           0.204     3.977    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_3_1[0]
    RAMB36_X3Y47         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ap_clk
    RAMB36_X3Y47         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_3
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                 -1.063    

Slack (VIOLATED) :        -1.056ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_2/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.292ns (32.268%)  route 2.712ns (67.732%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X4Y18         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/DOUTADOUT[0]
                         net (fo=1, routed)           1.093     1.999    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30_n_105
    SLICE_X54Y167        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     2.030 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_7/O
                         net (fo=9, routed)           0.262     2.292    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[30]
    SLICE_X53Y185        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.382 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_replica/O
                         net (fo=2, routed)           0.100     2.482    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6_repN
    SLICE_X51Y186        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.031     2.513 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3/O
                         net (fo=7, routed)           0.287     2.800    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_n_6
    SLICE_X48Y190        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.031     2.831 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_0_i_56__0_rewire/O
                         net (fo=58, routed)          0.536     3.367    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/ram_reg_bram_0
    SLICE_X29Y194        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.114     3.481 f  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/ram_reg_bram_0_i_33__0_replica_1/O
                         net (fo=2, routed)           0.086     3.567    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/p_dmemclass_node_da_30_reg_350_reg[11]_0_repN_1
    SLICE_X29Y195        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.089     3.656 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/ram_reg_bram_2_i_2/O
                         net (fo=1, routed)           0.348     4.004    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_2_1
    RAMB36_X2Y40         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ap_clk
    RAMB36_X2Y40         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/process_top_p_dmemclass_node_da_1_ram_U/ram_reg_bram_2
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                 -1.056    

Slack (VIOLATED) :        -1.055ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_4/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 1.188ns (29.932%)  route 2.781ns (70.068%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X4Y18         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/DOUTADOUT[0]
                         net (fo=1, routed)           1.093     1.999    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30_n_105
    SLICE_X54Y167        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     2.030 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_7/O
                         net (fo=9, routed)           0.262     2.292    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[30]
    SLICE_X53Y185        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.382 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_replica/O
                         net (fo=2, routed)           0.092     2.474    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6_repN
    SLICE_X52Y186        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.032     2.506 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_replica/O
                         net (fo=3, routed)           0.145     2.651    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_CS_fsm[11]_i_3_n_6_repN_alias
    SLICE_X50Y186        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.081     2.732 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30[0]_i_2_rewire_rewire/O
                         net (fo=40, routed)          0.795     3.527    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tmp_78_reg_370_reg[0]
    SLICE_X20Y173        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     3.575 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_4_i_3__0/O
                         net (fo=4, routed)           0.394     3.969    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_4_i_3__0_n_6
    RAMB36_X1Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_4/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_clk
    RAMB36_X1Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_4/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_4
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                 -1.055    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb  6 11:15:21 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 5439 |     0 |   1182240 |  0.46 |
|   LUT as Logic             | 5367 |     0 |   1182240 |  0.45 |
|   LUT as Memory            |   72 |     0 |    591840 |  0.01 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |   40 |     0 |           |       |
| CLB Registers              | 5026 |     0 |   2364480 |  0.21 |
|   Register as Flip Flop    | 5026 |     0 |   2364480 |  0.21 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  246 |     0 |    147780 |  0.17 |
| F7 Muxes                   |   49 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 86    |          Yes |         Set |            - |
| 4940  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1428 |     0 |    147780 |  0.97 |
|   CLBL                                     |  727 |     0 |           |       |
|   CLBM                                     |  701 |     0 |           |       |
| LUT as Logic                               | 5367 |     0 |   1182240 |  0.45 |
|   using O5 output only                     |   42 |       |           |       |
|   using O6 output only                     | 4249 |       |           |       |
|   using O5 and O6                          | 1076 |       |           |       |
| LUT as Memory                              |   72 |     0 |    591840 |  0.01 |
|   LUT as Distributed RAM                   |   32 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |   40 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   12 |       |           |       |
|     using O5 and O6                        |   28 |       |           |       |
| CLB Registers                              | 5026 |     0 |   2364480 |  0.21 |
|   Register driven from within the CLB      | 2671 |       |           |       |
|   Register driven from outside the CLB     | 2355 |       |           |       |
|     LUT in front of the register is unused | 1715 |       |           |       |
|     LUT in front of the register is used   |  640 |       |           |       |
| Unique Control Sets                        |  163 |       |    295560 |  0.06 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 191.5 |     0 |      2160 |  8.87 |
|   RAMB36/FIFO*    |   184 |     0 |      2160 |  8.52 |
|     RAMB36E2 only |   184 |       |           |       |
|   RAMB18          |    15 |     0 |      4320 |  0.35 |
|     RAMB18E2 only |    15 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   10 |     0 |      6840 |  0.15 |
|   DSP48E2 only |   10 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4940 |            Register |
| LUT6     | 1686 |                 CLB |
| LUT4     | 1442 |                 CLB |
| LUT3     | 1341 |                 CLB |
| LUT5     | 1158 |                 CLB |
| LUT2     |  577 |                 CLB |
| CARRY8   |  246 |                 CLB |
| LUT1     |  239 |                 CLB |
| RAMB36E2 |  184 |           Block Ram |
| FDSE     |   86 |            Register |
| SRL16E   |   68 |                 CLB |
| RAMS32   |   64 |                 CLB |
| MUXF7    |   49 |                 CLB |
| RAMB18E2 |   15 |           Block Ram |
| DSP48E2  |   10 |          Arithmetic |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  1428 |    0 |    0 |   2.90 |   0.00 |   0.00 |
|   CLBL                     |   727 |    0 |    0 |   2.96 |   0.00 |   0.00 |
|   CLBM                     |   701 |    0 |    0 |   2.84 |   0.00 |   0.00 |
| CLB LUTs                   |  5439 |    0 |    0 |   1.38 |   0.00 |   0.00 |
|   LUT as Logic             |  5367 |    0 |    0 |   1.36 |   0.00 |   0.00 |
|   LUT as Memory            |    72 |    0 |    0 |   0.04 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    32 |    0 |    0 |   0.02 |   0.00 |   0.00 |
|     LUT as Shift Register  |    40 |    0 |    0 |   0.02 |   0.00 |   0.00 |
| CLB Registers              |  5026 |    0 |    0 |   0.64 |   0.00 |   0.00 |
| CARRY8                     |   246 |    0 |    0 |   0.50 |   0.00 |   0.00 |
| F7 Muxes                   |    49 |    0 |    0 |   0.02 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             | 191.5 |    0 |    0 |  26.60 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   184 |    0 |    0 |  25.56 |   0.00 |   0.00 |
|   RAMB18                   |    15 |    0 |    0 |   1.04 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    10 |    0 |    0 |   0.44 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   163 |    0 |    0 |   0.17 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Feb  6 11:15:21 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.164     -432.595                   1495                16146        0.039        0.000                      0                16146        1.155        0.000                       0                  5376  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.164     -432.595                   1495                16146        0.039        0.000                      0                16146        1.155        0.000                       0                  5376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         1495  Failing Endpoints,  Worst Slack       -1.164ns,  Total Violation     -432.595ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.164ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.171ns (28.715%)  route 2.907ns (71.285%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X4Y18         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30/DOUTADOUT[0]
                         net (fo=1, routed)           1.093     1.999    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_1_30_n_105
    SLICE_X54Y167        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     2.030 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_5_i_7/O
                         net (fo=9, routed)           0.262     2.292    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[30]
    SLICE_X53Y185        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.382 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_replica/O
                         net (fo=2, routed)           0.092     2.474    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6_repN
    SLICE_X52Y186        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.032     2.506 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_replica/O
                         net (fo=3, routed)           0.145     2.651    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_CS_fsm[11]_i_3_n_6_repN_alias
    SLICE_X50Y186        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.081     2.732 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30[0]_i_2_rewire_rewire/O
                         net (fo=40, routed)          1.160     3.892    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tmp_78_reg_370_reg[0]
    SLICE_X15Y137        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.031     3.923 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_i_31__0/O
                         net (fo=4, routed)           0.155     4.078    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_i_31__0_n_6
    RAMB36_X1Y27         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_clk
    RAMB36_X1Y27         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                 -1.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_insert_node_fu_309/p_0_reg_550_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_return_preg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.882%)  route 0.046ns (54.118%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_clk
    SLICE_X14Y190        FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/p_0_reg_550_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y190        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/p_0_reg_550_reg[4]/Q
                         net (fo=3, routed)           0.046     0.085    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/p_0_reg_550[4]
    SLICE_X14Y191        FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_return_preg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5425, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_clk
    SLICE_X14Y191        FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_return_preg_reg[4]/C
                         clock pessimism              0.000     0.000    
    SLICE_X14Y191        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.046    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/ap_return_preg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X3Y44  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_19/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X3Y44  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_19/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X3Y44  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_19/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-1.164355, worst hold slack (WHS)=0.039000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-1.164355) is less than 0
HLS EXTRACTION: calculating BRAM count: (15 bram18) + 2 * (184 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 5439 5026 10 383 0 40 1428 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Thu Feb 06 11:15:22 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1428
LUT:           5439
FF:            5026
DSP:             10
BRAM:           383
SRL:             40
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.092
CP achieved post-implementation:    4.464
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_4096/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 11:15:22 2020...
INFO: [HLS 200-112] Total elapsed time: 1675.83 seconds; peak allocated memory: 169.643 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Feb  6 11:15:23 2020...
