<!-- ========================================================= -->
<!--              SEMICOLON DIGITAL VERIFICATION WORKSHOP       -->
<!-- ========================================================= -->
<!--                SESSION 3 — INSTRUCTOR: AMMAR WAHIDI        -->
<!-- ========================================================= -->

# Semicolon Digital Verification Workshop — Session 3
**Instructor:** Ammar Wahidi  
**Organization:** Semicolon Digital  
**Workshop Year:** 2025  
**Focus:** *SystemVerilog Functional Verification — Advanced Concepts*

---

## 🌐 Overview
This repository contains all learning materials, examples, and assignments from **Session 3** of the **Semicolon Digital Verification Workshop**
The session covers intermediate-to-advanced SystemVerilog verification concepts, emphasizing **functional coverage**, **EDA flow**, and **testbench design best practices**.

---

## 🧩 Session Topics
> ### Covered Concepts
> - **More Data Types** — Dynamic, Associative, and Queues  
> - **Scheduling Semantics**  
> - **Code Coverage**  
> - **Functional Coverage** 
> - **EDA Flow**  
> - **QuestaSim TCL Commands**  
> - **DO File Automation**  
> - **Interface & Top Module Design**  
> - **Improving Testbench Architecture** — Adder Testbench Improvement 

---

## 🗂️ Repository Structure
```
Semicolon-Digital-Verification-Workshop-Session-3/
│
├── 📘 Slides/
│   └── Session 3.pdf
│
├── 🧠 Assignment/
│   ├── Assignment 3.pdf
│   └── Coverage Solution/
│       └── Coverage_Solution.sv
│
├── 💻 Codes/
│   ├── Array Ordering methods/
│   │   └── Array_Ordering_methods.sv
│   ├── Array Reduction methods/
│   │   └── Array_Reduction_methods.sv
│   ├── Associative Arrays/
│   │   └── Associative_Arrays.sv
│   ├── Code Coverage/
│   │   ├── statement_coverage.sv
│   │   ├── Branch_Coverage.sv
│   │   └── Path_Coverage.sv
│   ├── Do File/
│   │   └── Do_example.do
│   ├── Dynamic Array/
│   │   └── Dynamic_Array.sv
│   ├── Events/
│   │   └── Events.sv
│   ├── Functional Coverage/
│   │   ├── Bins.sv
│   │   ├── Coverage_Methods.sv
│   │   ├── Coverage_Options.sv
│   │   ├── Covergroup.sv
│   │   └── Cross_Coverage.sv
│   ├── Improving Our Testbench/
│   │   ├── adderDUT.sv
│   │   ├── adderDUT_before_interface.sv
│   │   ├── adderTB_before_interface.sv
│   │   ├── adder_if.sv
│   │   ├── adder_TB.sv
│   │   ├── adder_top.sv
│   │   ├── adder_cvg.sv
│   │   ├── adder_monitor.sv
│   │   └── adder_sequence_item.sv
│   ├── Interface and Top Module/
│   │   ├── tb_without_interface.sv
│   │   ├── tb_with_interface.sv
│   │   └── tb_with_interface_modport.sv
│   ├── Queues/
│   │   └── Queues.sv
│   └── Scheduling Semantics Example/
│       └── Example.sv
│
└── README.md
```

---

## 🧠 Assignment Details
**Assignment 3** builds upon previous ALU projects to integrate:
- SystemVerilog **interface** and **top module**
- Code and functional coverage
- Cross coverage between operands and opcodes
- Coverage report generation and 100% coverage validation
- Create Do File 

📘 *Reference:* [`Assignment/Assignment 3.pdf`](Assignment/Assignment%203.pdf)  
💡 *Solution Example:* [`Assignment/Coverage Solution/Coverage_Solution.sv`](Assignment/Coverage%20Solution/Coverage_Solution.sv)

---

## 🧰 Tools & Technologies
- **SystemVerilog (IEEE 1800-2017)**
- **Mentor QuestaSim / ModelSim**
- **Functional & Code Coverage**
- **TCL / DO File Automation**
- **EDA Simulation Flow**

---

## 🎯 Learning Outcomes
By completing Session 3, participants were able to:
- Use SystemVerilog’s **advanced data types** effectively.  
- Understand **scheduling semantics** in simulation.  
- Implement **functional and code coverage** for verification metrics.  
- Automate **EDA flows** via TCL scripting.  
- Develop **modular, reusable testbenches** using interfaces and classes.  

---

## 🤝 Connect & Collaborate
📍 **Instructor:** *Ammar Wahidi*  
🔗 **LinkedIn:** [linkedin.com/in/Ammar-Wahidi](https://www.linkedin.com/in/ammar-wahidi-4292a7309/)  
💻 **GitHub:** [github.com/Ammar-Wahidi](https://github.com/Ammar-Wahidi)

---

## 🧾 License
This repository is part of the **Semicolon Digital Verification Workshop (2025)**  
and is shared for **educational and non-commercial purposes**.

---

<!-- ========================================================= -->
<!--            END OF README — SEMICOLON SESSION 3             -->
<!-- ========================================================= -->
