// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pynq_filters_Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_V_V_dout,
        p_src_data_stream_V_V_empty_n,
        p_src_data_stream_V_V_read,
        p_dst_data_stream_V_V_din,
        p_dst_data_stream_V_V_full_n,
        p_dst_data_stream_V_V_write,
        p_kernel_val_0_V_0_read,
        p_kernel_val_0_V_1_read,
        p_kernel_val_0_V_2_read,
        p_kernel_val_1_V_0_read,
        p_kernel_val_1_V_1_read,
        p_kernel_val_1_V_2_read,
        p_kernel_val_2_V_0_read,
        p_kernel_val_2_V_1_read,
        p_kernel_val_2_V_2_read
);

parameter    ap_ST_st1_fsm_0 = 5'b1;
parameter    ap_ST_st2_fsm_1 = 5'b10;
parameter    ap_ST_st3_fsm_2 = 5'b100;
parameter    ap_ST_pp0_stg0_fsm_3 = 5'b1000;
parameter    ap_ST_st12_fsm_4 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv9_1E2 = 9'b111100010;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_1E0 = 9'b111100000;
parameter    ap_const_lv9_1DF = 9'b111011111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv10_3FF = 10'b1111111111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv10_1E0 = 10'b111100000;
parameter    ap_const_lv10_3 = 10'b11;
parameter    ap_const_lv10_3FE = 10'b1111111110;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv10_3FD = 10'b1111111101;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv10_282 = 10'b1010000010;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv11_280 = 11'b1010000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv12_4FF = 12'b10011111111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv9_1FF = 9'b111111111;
parameter    ap_const_lv10_1FF = 10'b111111111;
parameter    ap_const_lv10_200 = 10'b1000000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] p_src_data_stream_V_V_dout;
input   p_src_data_stream_V_V_empty_n;
output   p_src_data_stream_V_V_read;
output  [9:0] p_dst_data_stream_V_V_din;
input   p_dst_data_stream_V_V_full_n;
output   p_dst_data_stream_V_V_write;
input  [11:0] p_kernel_val_0_V_0_read;
input  [11:0] p_kernel_val_0_V_1_read;
input  [11:0] p_kernel_val_0_V_2_read;
input  [11:0] p_kernel_val_1_V_0_read;
input  [11:0] p_kernel_val_1_V_1_read;
input  [11:0] p_kernel_val_1_V_2_read;
input  [11:0] p_kernel_val_2_V_0_read;
input  [11:0] p_kernel_val_2_V_1_read;
input  [11:0] p_kernel_val_2_V_2_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_V_read;
reg p_dst_data_stream_V_V_write;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_22;
reg    p_src_data_stream_V_V_blk_n;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg   [0:0] or_cond_i_i_reg_1589;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1;
reg   [0:0] icmp_reg_1545;
reg   [0:0] tmp_36_reg_1536;
reg    p_dst_data_stream_V_V_blk_n;
reg   [0:0] or_cond_i_reg_1610;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter6;
reg   [9:0] p_0104_0_i_reg_346;
wire   [0:0] tmp_34_fu_357_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_114;
wire  signed [21:0] OP2_V_fu_363_p1;
reg  signed [21:0] OP2_V_reg_1482;
wire   [0:0] tmp_s_phi_fu_328_p4;
wire  signed [21:0] OP2_V_0_1_fu_366_p1;
reg  signed [21:0] OP2_V_0_1_reg_1487;
wire  signed [21:0] OP2_V_0_2_fu_369_p1;
reg  signed [21:0] OP2_V_0_2_reg_1492;
wire  signed [21:0] OP2_V_1_fu_372_p1;
reg  signed [21:0] OP2_V_1_reg_1497;
wire  signed [21:0] OP2_V_1_1_fu_375_p1;
reg  signed [21:0] OP2_V_1_1_reg_1502;
wire  signed [21:0] OP2_V_1_2_fu_378_p1;
reg  signed [21:0] OP2_V_1_2_reg_1507;
wire  signed [21:0] OP2_V_2_fu_381_p1;
reg  signed [21:0] OP2_V_2_reg_1512;
wire  signed [21:0] OP2_V_2_1_fu_384_p1;
reg  signed [21:0] OP2_V_2_1_reg_1517;
wire  signed [21:0] OP2_V_2_2_fu_387_p1;
reg  signed [21:0] OP2_V_2_2_reg_1522;
wire   [0:0] exitcond1_fu_394_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_144;
wire   [8:0] i_V_fu_400_p2;
reg   [8:0] i_V_reg_1531;
wire   [0:0] tmp_36_fu_406_p2;
wire   [0:0] tmp_139_not_fu_412_p2;
reg   [0:0] tmp_139_not_reg_1540;
wire   [0:0] icmp_fu_428_p2;
wire   [0:0] tmp_38_fu_434_p2;
reg   [0:0] tmp_38_reg_1550;
wire   [0:0] tmp_188_2_fu_440_p2;
reg   [0:0] tmp_188_2_reg_1554;
wire   [0:0] tmp_39_fu_446_p2;
reg   [0:0] tmp_39_reg_1558;
wire   [1:0] row_assign_8_fu_630_p2;
reg   [1:0] row_assign_8_reg_1565;
wire   [1:0] row_assign_8_1_t_fu_644_p2;
reg   [1:0] row_assign_8_1_t_reg_1570;
wire   [1:0] row_assign_8_2_t_fu_658_p2;
reg   [1:0] row_assign_8_2_t_reg_1575;
wire   [0:0] exitcond_fu_668_p2;
reg   [0:0] exitcond_reg_1580;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_3;
reg    ap_sig_173;
reg    ap_sig_179;
reg    ap_sig_183;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1580_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1580_pp0_iter2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1580_pp0_iter3;
wire   [9:0] j_V_fu_674_p2;
wire   [0:0] or_cond_i_i_fu_726_p2;
wire   [12:0] x_fu_804_p3;
reg   [12:0] x_reg_1593;
wire   [1:0] tmp_117_fu_812_p1;
reg   [1:0] tmp_117_reg_1598;
reg   [1:0] ap_reg_ppstg_tmp_117_reg_1598_pp0_iter1;
wire   [0:0] brmerge_fu_816_p2;
reg   [0:0] brmerge_reg_1603;
reg   [0:0] ap_reg_ppstg_brmerge_reg_1603_pp0_iter1;
wire   [0:0] or_cond_i_fu_821_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter1;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter2;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter3;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter4;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter5;
reg   [9:0] k_buf_0_val_3_V_addr_reg_1614;
reg   [9:0] k_buf_0_val_4_V_addr_reg_1620;
reg   [9:0] k_buf_0_val_5_V_addr_reg_1626;
wire   [9:0] src_kernel_win_0_val_0_V_0_fu_933_p3;
reg   [9:0] src_kernel_win_0_val_0_V_0_reg_1632;
reg   [9:0] ap_reg_ppstg_src_kernel_win_0_val_0_V_0_reg_1632_pp0_iter3;
reg  signed [9:0] ap_reg_ppstg_src_kernel_win_0_val_0_V_0_reg_1632_pp0_iter4;
wire   [9:0] src_kernel_win_0_val_1_V_0_fu_951_p3;
reg  signed [9:0] src_kernel_win_0_val_1_V_0_reg_1638;
reg   [9:0] ap_reg_ppstg_src_kernel_win_0_val_1_V_0_reg_1638_pp0_iter3;
wire   [9:0] src_kernel_win_0_val_2_V_0_fu_969_p3;
reg  signed [9:0] src_kernel_win_0_val_2_V_0_reg_1644;
reg  signed [9:0] src_kernel_win_0_val_2_V_1_s_reg_1649;
wire  signed [21:0] p_Val2_s_fu_1370_p2;
reg  signed [21:0] p_Val2_s_reg_1654;
wire  signed [22:0] grp_fu_1356_p3;
reg  signed [22:0] p_Val2_24_0_2_reg_1659;
wire  signed [21:0] p_Val2_21_1_2_fu_1339_p2;
reg  signed [21:0] p_Val2_21_1_2_reg_1664;
wire  signed [23:0] grp_fu_1344_p3;
reg  signed [23:0] tmp1_reg_1669;
wire  signed [22:0] grp_fu_1332_p3;
reg  signed [22:0] tmp2_reg_1674;
wire  signed [21:0] p_Val2_21_2_1_fu_1351_p2;
reg  signed [21:0] p_Val2_21_2_1_reg_1679;
(* use_dsp48 = "no" *) wire   [23:0] p_Val2_24_2_fu_1072_p2;
reg   [23:0] p_Val2_24_2_reg_1684;
wire  signed [22:0] grp_fu_1325_p3;
reg  signed [22:0] tmp4_reg_1689;
wire   [9:0] p_Val2_2_fu_1133_p2;
reg   [9:0] p_Val2_2_reg_1694;
wire   [0:0] newsignbit_fu_1139_p3;
reg   [0:0] newsignbit_reg_1700;
wire   [0:0] carry_fu_1153_p2;
reg   [0:0] carry_reg_1705;
wire   [0:0] Range1_all_ones_fu_1193_p2;
reg   [0:0] Range1_all_ones_reg_1710;
wire   [0:0] Range1_all_zeros_fu_1199_p2;
reg   [0:0] Range1_all_zeros_reg_1715;
wire   [0:0] p_38_i_i_fu_1225_p2;
reg   [0:0] p_38_i_i_reg_1720;
wire   [0:0] tmp_5_i_fu_1231_p2;
reg   [0:0] tmp_5_i_reg_1725;
wire   [0:0] brmerge40_demorgan_i_i_fu_1237_p2;
reg   [0:0] brmerge40_demorgan_i_i_reg_1731;
wire   [0:0] underflow_fu_1255_p2;
reg   [0:0] underflow_reg_1736;
wire   [9:0] k_buf_0_val_3_V_address0;
reg    k_buf_0_val_3_V_ce0;
wire   [9:0] k_buf_0_val_3_V_q0;
reg    k_buf_0_val_3_V_ce1;
reg    k_buf_0_val_3_V_we1;
wire   [9:0] k_buf_0_val_4_V_address0;
reg    k_buf_0_val_4_V_ce0;
wire   [9:0] k_buf_0_val_4_V_q0;
reg    k_buf_0_val_4_V_ce1;
reg    k_buf_0_val_4_V_we1;
reg   [9:0] k_buf_0_val_4_V_d1;
wire   [9:0] k_buf_0_val_5_V_address0;
reg    k_buf_0_val_5_V_ce0;
wire   [9:0] k_buf_0_val_5_V_q0;
reg    k_buf_0_val_5_V_ce1;
reg    k_buf_0_val_5_V_we1;
reg   [9:0] k_buf_0_val_5_V_d1;
reg   [0:0] tmp_s_reg_324;
reg   [8:0] p_089_0_i_reg_335;
reg    ap_sig_cseq_ST_st12_fsm_4;
reg    ap_sig_342;
wire   [63:0] tmp_58_fu_829_p1;
reg  signed [9:0] src_kernel_win_0_val_0_V_1_fu_174;
reg  signed [9:0] src_kernel_win_0_val_0_V_1_1_fu_178;
reg  signed [9:0] src_kernel_win_0_val_1_V_1_fu_182;
reg  signed [9:0] src_kernel_win_0_val_1_V_1_1_fu_186;
reg   [9:0] src_kernel_win_0_val_2_V_1_fu_190;
reg  signed [9:0] src_kernel_win_0_val_2_V_1_1_fu_194;
reg   [9:0] right_border_buf_0_val_0_V_0_fu_198;
wire   [9:0] col_buf_0_val_0_V_0_fu_862_p3;
reg   [9:0] right_border_buf_0_val_2_V_0_fu_202;
wire   [9:0] col_buf_0_val_2_V_0_fu_900_p3;
reg   [9:0] right_border_buf_0_val_1_V_0_fu_206;
wire   [9:0] col_buf_0_val_1_V_0_fu_881_p3;
wire   [7:0] tmp_99_fu_418_p4;
wire   [9:0] tmp_60_cast_cast_fu_390_p1;
wire   [9:0] tmp_40_fu_452_p2;
wire   [0:0] tmp_100_fu_458_p3;
wire   [0:0] tmp_42_fu_472_p2;
wire   [0:0] rev_fu_466_p2;
wire   [0:0] tmp_101_fu_484_p3;
wire   [9:0] p_assign_7_fu_492_p2;
wire   [9:0] p_p_i548_i_fu_498_p3;
wire   [9:0] p_assign_6_1_fu_518_p2;
wire   [1:0] tmp_105_fu_544_p1;
wire   [0:0] tmp_104_fu_536_p3;
wire   [1:0] tmp_47_fu_548_p2;
wire   [1:0] tmp_102_fu_524_p1;
wire   [9:0] p_assign_6_2_fu_562_p2;
wire   [0:0] tmp_108_fu_580_p3;
wire   [1:0] tmp_49_fu_588_p2;
wire   [1:0] tmp_106_fu_568_p1;
wire   [9:0] tmp_45_fu_512_p2;
wire   [0:0] tmp_44_fu_506_p2;
wire   [1:0] tmp_110_fu_606_p1;
wire   [1:0] tmp_111_fu_610_p1;
wire   [0:0] or_cond_i547_i_fu_478_p2;
wire   [1:0] tmp_109_fu_602_p1;
wire   [1:0] tmp_112_fu_614_p3;
wire   [1:0] tmp_113_fu_622_p3;
wire   [0:0] tmp_103_fu_528_p3;
wire   [1:0] tmp_48_fu_554_p3;
wire   [1:0] y_1_1_fu_636_p3;
wire   [0:0] tmp_107_fu_572_p3;
wire   [1:0] tmp_50_fu_594_p3;
wire   [1:0] y_1_2_fu_650_p3;
wire   [8:0] tmp_114_fu_680_p4;
wire   [10:0] tmp_63_cast_cast_fu_664_p1;
wire   [10:0] r_V_fu_696_p2;
wire   [0:0] tmp_115_fu_706_p3;
wire   [0:0] tmp_54_fu_720_p2;
wire   [0:0] rev1_fu_714_p2;
wire   [0:0] tmp_116_fu_732_p3;
wire   [10:0] p_assign_fu_740_p2;
wire   [10:0] p_p_i_i_fu_746_p3;
wire  signed [11:0] p_p_i_i_cast_fu_754_p1;
wire   [11:0] addconv_fu_768_p2;
wire  signed [12:0] r_V_cast_fu_702_p1;
wire   [12:0] addconv_cast_fu_774_p1;
wire   [0:0] tmp_54_not_fu_786_p2;
wire   [0:0] tmp_56_fu_762_p2;
wire   [0:0] sel_tmp4_fu_792_p2;
wire   [0:0] sel_tmp5_fu_798_p2;
wire  signed [12:0] p_p_i_i_cast8_fu_758_p1;
wire   [12:0] sel_tmp_fu_778_p3;
wire   [0:0] icmp1_fu_690_p2;
wire  signed [31:0] col_assign_cast_fu_826_p1;
wire   [1:0] col_assign_1_t_fu_845_p2;
wire   [9:0] tmp_59_fu_850_p5;
wire   [9:0] tmp_60_fu_869_p5;
wire   [9:0] tmp_61_fu_888_p5;
wire   [9:0] tmp_62_fu_922_p5;
wire   [9:0] tmp_63_fu_940_p5;
wire   [9:0] tmp_64_fu_958_p5;
wire  signed [23:0] tmp2_cast_fu_1069_p1;
wire  signed [24:0] tmp4_cast_fu_1086_p1;
wire  signed [24:0] p_Val2_24_2_cast_fu_1083_p1;
wire   [24:0] p_Val2_4_fu_1089_p2;
wire   [0:0] tmp_119_fu_1113_p3;
wire   [9:0] p_Val2_1_fu_1103_p4;
wire   [9:0] tmp_1_i_fu_1121_p1;
wire   [0:0] tmp_120_fu_1125_p3;
wire   [0:0] tmp_2_i_fu_1147_p2;
wire   [7:0] tmp_66_fu_1167_p4;
wire   [8:0] tmp_67_fu_1183_p4;
wire   [0:0] tmp_122_fu_1159_p3;
wire   [0:0] Range2_all_ones_fu_1177_p2;
wire   [0:0] tmp_3_i_fu_1205_p2;
wire   [0:0] p_41_i_i_fu_1211_p2;
wire   [0:0] signbit_fu_1095_p3;
wire   [0:0] deleted_ones_fu_1217_p3;
wire   [0:0] tmp5_demorgan_fu_1243_p2;
wire   [0:0] tmp5_fu_1249_p2;
wire   [0:0] deleted_zeros_fu_1261_p3;
wire   [0:0] p_not_i_i_fu_1266_p2;
wire   [0:0] brmerge_i_i_fu_1272_p2;
wire   [0:0] overflow_fu_1277_p2;
wire   [0:0] tmp6_fu_1287_p2;
wire   [0:0] brmerge_i_i_i_fu_1282_p2;
wire   [0:0] underflow_not_i_fu_1291_p2;
wire   [9:0] p_Val2_10_mux_i_fu_1296_p3;
wire   [9:0] p_Val2_i_fu_1303_p3;
wire  signed [11:0] grp_fu_1318_p0;
wire  signed [11:0] grp_fu_1325_p0;
wire  signed [11:0] grp_fu_1332_p0;
wire  signed [22:0] grp_fu_1318_p3;
wire  signed [11:0] p_Val2_21_1_2_fu_1339_p0;
wire  signed [11:0] grp_fu_1344_p0;
wire  signed [11:0] p_Val2_21_2_1_fu_1351_p0;
wire  signed [11:0] grp_fu_1356_p0;
wire  signed [22:0] grp_fu_1362_p3;
wire  signed [11:0] grp_fu_1362_p0;
wire  signed [11:0] p_Val2_s_fu_1370_p0;
reg   [4:0] ap_NS_fsm;
reg    ap_sig_1077;
reg    ap_sig_1079;
reg    ap_sig_1076;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'b1;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
end

pynq_filters_Filter2D_k_buf_0_val_3_V #(
    .DataWidth( 10 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_V_address0),
    .ce0(k_buf_0_val_3_V_ce0),
    .q0(k_buf_0_val_3_V_q0),
    .address1(k_buf_0_val_3_V_addr_reg_1614),
    .ce1(k_buf_0_val_3_V_ce1),
    .we1(k_buf_0_val_3_V_we1),
    .d1(p_src_data_stream_V_V_dout)
);

pynq_filters_Filter2D_k_buf_0_val_3_V #(
    .DataWidth( 10 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_V_address0),
    .ce0(k_buf_0_val_4_V_ce0),
    .q0(k_buf_0_val_4_V_q0),
    .address1(k_buf_0_val_4_V_addr_reg_1620),
    .ce1(k_buf_0_val_4_V_ce1),
    .we1(k_buf_0_val_4_V_we1),
    .d1(k_buf_0_val_4_V_d1)
);

pynq_filters_Filter2D_k_buf_0_val_3_V #(
    .DataWidth( 10 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_V_address0),
    .ce0(k_buf_0_val_5_V_ce0),
    .q0(k_buf_0_val_5_V_q0),
    .address1(k_buf_0_val_5_V_addr_reg_1626),
    .ce1(k_buf_0_val_5_V_ce1),
    .we1(k_buf_0_val_5_V_we1),
    .d1(k_buf_0_val_5_V_d1)
);

pynq_filters_mux_3to1_sel2_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
pynq_filters_mux_3to1_sel2_10_1_U72(
    .din1(right_border_buf_0_val_0_V_0_fu_198),
    .din2(ap_const_lv10_0),
    .din3(ap_const_lv10_0),
    .din4(col_assign_1_t_fu_845_p2),
    .dout(tmp_59_fu_850_p5)
);

pynq_filters_mux_3to1_sel2_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
pynq_filters_mux_3to1_sel2_10_1_U73(
    .din1(right_border_buf_0_val_1_V_0_fu_206),
    .din2(ap_const_lv10_0),
    .din3(ap_const_lv10_0),
    .din4(col_assign_1_t_fu_845_p2),
    .dout(tmp_60_fu_869_p5)
);

pynq_filters_mux_3to1_sel2_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
pynq_filters_mux_3to1_sel2_10_1_U74(
    .din1(right_border_buf_0_val_2_V_0_fu_202),
    .din2(ap_const_lv10_0),
    .din3(ap_const_lv10_0),
    .din4(col_assign_1_t_fu_845_p2),
    .dout(tmp_61_fu_888_p5)
);

pynq_filters_mux_3to1_sel2_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
pynq_filters_mux_3to1_sel2_10_1_U75(
    .din1(col_buf_0_val_0_V_0_fu_862_p3),
    .din2(col_buf_0_val_1_V_0_fu_881_p3),
    .din3(col_buf_0_val_2_V_0_fu_900_p3),
    .din4(row_assign_8_reg_1565),
    .dout(tmp_62_fu_922_p5)
);

pynq_filters_mux_3to1_sel2_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
pynq_filters_mux_3to1_sel2_10_1_U76(
    .din1(col_buf_0_val_0_V_0_fu_862_p3),
    .din2(col_buf_0_val_1_V_0_fu_881_p3),
    .din3(col_buf_0_val_2_V_0_fu_900_p3),
    .din4(row_assign_8_1_t_reg_1570),
    .dout(tmp_63_fu_940_p5)
);

pynq_filters_mux_3to1_sel2_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
pynq_filters_mux_3to1_sel2_10_1_U77(
    .din1(col_buf_0_val_0_V_0_fu_862_p3),
    .din2(col_buf_0_val_1_V_0_fu_881_p3),
    .din3(col_buf_0_val_2_V_0_fu_900_p3),
    .din4(row_assign_8_2_t_reg_1575),
    .dout(tmp_64_fu_958_p5)
);

pynq_filters_mac_muladd_12s_10s_22s_23_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
pynq_filters_mac_muladd_12s_10s_22s_23_1_U78(
    .din0(grp_fu_1318_p0),
    .din1(src_kernel_win_0_val_0_V_1_1_fu_178),
    .din2(p_Val2_21_1_2_reg_1664),
    .dout(grp_fu_1318_p3)
);

pynq_filters_mac_muladd_12s_10s_22s_23_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
pynq_filters_mac_muladd_12s_10s_22s_23_1_U79(
    .din0(grp_fu_1325_p0),
    .din1(ap_reg_ppstg_src_kernel_win_0_val_0_V_0_reg_1632_pp0_iter4),
    .din2(p_Val2_21_2_1_reg_1679),
    .dout(grp_fu_1325_p3)
);

pynq_filters_mac_muladd_12s_10s_23s_23_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
pynq_filters_mac_muladd_12s_10s_23s_23_1_U80(
    .din0(grp_fu_1332_p0),
    .din1(src_kernel_win_0_val_1_V_1_fu_182),
    .din2(grp_fu_1318_p3),
    .dout(grp_fu_1332_p3)
);

pynq_filters_mul_mul_12s_10s_22_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
pynq_filters_mul_mul_12s_10s_22_1_U81(
    .din0(p_Val2_21_1_2_fu_1339_p0),
    .din1(src_kernel_win_0_val_1_V_0_reg_1638),
    .dout(p_Val2_21_1_2_fu_1339_p2)
);

pynq_filters_mac_muladd_12s_10s_23s_24_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
pynq_filters_mac_muladd_12s_10s_23s_24_1_U82(
    .din0(grp_fu_1344_p0),
    .din1(src_kernel_win_0_val_1_V_1_1_fu_186),
    .din2(p_Val2_24_0_2_reg_1659),
    .dout(grp_fu_1344_p3)
);

pynq_filters_mul_mul_12s_10s_22_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
pynq_filters_mul_mul_12s_10s_22_1_U83(
    .din0(p_Val2_21_2_1_fu_1351_p0),
    .din1(src_kernel_win_0_val_0_V_1_fu_174),
    .dout(p_Val2_21_2_1_fu_1351_p2)
);

pynq_filters_mac_muladd_12s_10s_23s_23_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
pynq_filters_mac_muladd_12s_10s_23s_23_1_U84(
    .din0(grp_fu_1356_p0),
    .din1(src_kernel_win_0_val_2_V_1_s_reg_1649),
    .din2(grp_fu_1362_p3),
    .dout(grp_fu_1356_p3)
);

pynq_filters_mac_muladd_12s_10s_22s_23_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
pynq_filters_mac_muladd_12s_10s_22s_23_1_U85(
    .din0(grp_fu_1362_p0),
    .din1(src_kernel_win_0_val_2_V_0_reg_1644),
    .din2(p_Val2_s_reg_1654),
    .dout(grp_fu_1362_p3)
);

pynq_filters_mul_mul_12s_10s_22_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
pynq_filters_mul_mul_12s_10s_22_1_U86(
    .din0(p_Val2_s_fu_1370_p0),
    .din1(src_kernel_win_0_val_2_V_1_1_fu_194),
    .dout(p_Val2_s_fu_1370_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == exitcond_fu_668_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_394_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & (1'b0 == exitcond_fu_668_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_394_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == exitcond_fu_668_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_394_p2))) begin
            ap_reg_ppiten_pp0_it7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & (1'b0 == exitcond_fu_668_p2))) begin
        p_0104_0_i_reg_346 <= j_V_fu_674_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_394_p2))) begin
        p_0104_0_i_reg_346 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_4)) begin
        p_089_0_i_reg_335 <= i_V_reg_1531;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_s_phi_fu_328_p4))) begin
        p_089_0_i_reg_335 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        tmp_s_reg_324 <= 1'b0;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_s_phi_fu_328_p4))) begin
        tmp_s_reg_324 <= tmp_34_fu_357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_s_phi_fu_328_p4))) begin
        OP2_V_0_1_reg_1487 <= OP2_V_0_1_fu_366_p1;
        OP2_V_0_2_reg_1492 <= OP2_V_0_2_fu_369_p1;
        OP2_V_1_1_reg_1502 <= OP2_V_1_1_fu_375_p1;
        OP2_V_1_2_reg_1507 <= OP2_V_1_2_fu_378_p1;
        OP2_V_1_reg_1497 <= OP2_V_1_fu_372_p1;
        OP2_V_2_1_reg_1517 <= OP2_V_2_1_fu_384_p1;
        OP2_V_2_2_reg_1522 <= OP2_V_2_2_fu_387_p1;
        OP2_V_2_reg_1512 <= OP2_V_2_fu_381_p1;
        OP2_V_reg_1482 <= OP2_V_fu_363_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter5))) begin
        Range1_all_ones_reg_1710 <= Range1_all_ones_fu_1193_p2;
        Range1_all_zeros_reg_1715 <= Range1_all_zeros_fu_1199_p2;
        brmerge40_demorgan_i_i_reg_1731 <= brmerge40_demorgan_i_i_fu_1237_p2;
        carry_reg_1705 <= carry_fu_1153_p2;
        newsignbit_reg_1700 <= p_Val2_2_fu_1133_p2[ap_const_lv32_9];
        p_38_i_i_reg_1720 <= p_38_i_i_fu_1225_p2;
        p_Val2_2_reg_1694 <= p_Val2_2_fu_1133_p2;
        tmp_5_i_reg_1725 <= tmp_5_i_fu_1231_p2;
        underflow_reg_1736 <= underflow_fu_1255_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)))) begin
        ap_reg_ppstg_brmerge_reg_1603_pp0_iter1 <= brmerge_reg_1603;
        ap_reg_ppstg_exitcond_reg_1580_pp0_iter1 <= exitcond_reg_1580;
        ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 <= or_cond_i_i_reg_1589;
        ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter1 <= or_cond_i_reg_1610;
        ap_reg_ppstg_tmp_117_reg_1598_pp0_iter1 <= tmp_117_reg_1598;
        exitcond_reg_1580 <= exitcond_fu_668_p2;
        k_buf_0_val_3_V_addr_reg_1614 <= tmp_58_fu_829_p1;
        k_buf_0_val_4_V_addr_reg_1620 <= tmp_58_fu_829_p1;
        k_buf_0_val_5_V_addr_reg_1626 <= tmp_58_fu_829_p1;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))) begin
        ap_reg_ppstg_exitcond_reg_1580_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_1580_pp0_iter1;
        ap_reg_ppstg_exitcond_reg_1580_pp0_iter3 <= ap_reg_ppstg_exitcond_reg_1580_pp0_iter2;
        ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter2 <= ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter1;
        ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter3 <= ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter2;
        ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter4 <= ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter3;
        ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter5 <= ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter4;
        ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter6 <= ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter5;
        ap_reg_ppstg_src_kernel_win_0_val_0_V_0_reg_1632_pp0_iter3 <= src_kernel_win_0_val_0_V_0_reg_1632;
        ap_reg_ppstg_src_kernel_win_0_val_0_V_0_reg_1632_pp0_iter4 <= ap_reg_ppstg_src_kernel_win_0_val_0_V_0_reg_1632_pp0_iter3;
        ap_reg_ppstg_src_kernel_win_0_val_1_V_0_reg_1638_pp0_iter3 <= src_kernel_win_0_val_1_V_0_reg_1638;
        src_kernel_win_0_val_0_V_0_reg_1632 <= src_kernel_win_0_val_0_V_0_fu_933_p3;
        src_kernel_win_0_val_1_V_0_reg_1638 <= src_kernel_win_0_val_1_V_0_fu_951_p3;
        src_kernel_win_0_val_2_V_0_reg_1644 <= src_kernel_win_0_val_2_V_0_fu_969_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & (1'b0 == exitcond_fu_668_p2))) begin
        brmerge_reg_1603 <= brmerge_fu_816_p2;
        or_cond_i_i_reg_1589 <= or_cond_i_i_fu_726_p2;
        or_cond_i_reg_1610 <= or_cond_i_fu_821_p2;
        tmp_117_reg_1598 <= tmp_117_fu_812_p1;
        x_reg_1593 <= x_fu_804_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_V_reg_1531 <= i_V_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_394_p2))) begin
        icmp_reg_1545 <= icmp_fu_428_p2;
        row_assign_8_1_t_reg_1570 <= row_assign_8_1_t_fu_644_p2;
        row_assign_8_2_t_reg_1575 <= row_assign_8_2_t_fu_658_p2;
        row_assign_8_reg_1565 <= row_assign_8_fu_630_p2;
        tmp_139_not_reg_1540 <= tmp_139_not_fu_412_p2;
        tmp_188_2_reg_1554 <= tmp_188_2_fu_440_p2;
        tmp_36_reg_1536 <= tmp_36_fu_406_p2;
        tmp_38_reg_1550 <= tmp_38_fu_434_p2;
        tmp_39_reg_1558 <= tmp_39_fu_446_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter2))) begin
        p_Val2_21_1_2_reg_1664 <= p_Val2_21_1_2_fu_1339_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter3))) begin
        p_Val2_21_2_1_reg_1679 <= p_Val2_21_2_1_fu_1351_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter2))) begin
        p_Val2_24_0_2_reg_1659 <= grp_fu_1356_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter4))) begin
        p_Val2_24_2_reg_1684 <= p_Val2_24_2_fu_1072_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter1))) begin
        p_Val2_s_reg_1654 <= p_Val2_s_fu_1370_p2;
        src_kernel_win_0_val_2_V_1_s_reg_1649 <= src_kernel_win_0_val_2_V_1_fu_190;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & ~(1'b0 == icmp_reg_1545) & ~(1'b0 == tmp_36_reg_1536) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)))) begin
        right_border_buf_0_val_0_V_0_fu_198 <= col_buf_0_val_0_V_0_fu_862_p3;
        right_border_buf_0_val_1_V_0_fu_206 <= col_buf_0_val_1_V_0_fu_881_p3;
        right_border_buf_0_val_2_V_0_fu_202 <= col_buf_0_val_2_V_0_fu_900_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & (1'b0 == ap_reg_ppstg_exitcond_reg_1580_pp0_iter3))) begin
        src_kernel_win_0_val_0_V_1_1_fu_178 <= src_kernel_win_0_val_0_V_1_fu_174;
        src_kernel_win_0_val_0_V_1_fu_174 <= ap_reg_ppstg_src_kernel_win_0_val_0_V_0_reg_1632_pp0_iter3;
        src_kernel_win_0_val_1_V_1_1_fu_186 <= src_kernel_win_0_val_1_V_1_fu_182;
        src_kernel_win_0_val_1_V_1_fu_182 <= ap_reg_ppstg_src_kernel_win_0_val_1_V_0_reg_1638_pp0_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & (1'b0 == ap_reg_ppstg_exitcond_reg_1580_pp0_iter1))) begin
        src_kernel_win_0_val_2_V_1_1_fu_194 <= src_kernel_win_0_val_2_V_1_fu_190;
        src_kernel_win_0_val_2_V_1_fu_190 <= src_kernel_win_0_val_2_V_0_fu_969_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter3))) begin
        tmp1_reg_1669 <= grp_fu_1344_p3;
        tmp2_reg_1674 <= grp_fu_1332_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter4))) begin
        tmp4_reg_1689 <= grp_fu_1325_p3;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == exitcond1_fu_394_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == exitcond1_fu_394_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_173) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_342) begin
        ap_sig_cseq_ST_st12_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_114) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_144) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)))) begin
        k_buf_0_val_3_V_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & ~(1'b0 == icmp_reg_1545) & ~(1'b0 == tmp_36_reg_1536) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & (1'b0 == icmp_reg_1545) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == tmp_188_2_reg_1554)))) begin
        k_buf_0_val_3_V_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & ~(1'b0 == icmp_reg_1545) & ~(1'b0 == tmp_36_reg_1536) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & (1'b0 == icmp_reg_1545) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == tmp_188_2_reg_1554)))) begin
        k_buf_0_val_3_V_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)))) begin
        k_buf_0_val_4_V_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & ~(1'b0 == icmp_reg_1545) & ~(1'b0 == tmp_36_reg_1536) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & (1'b0 == icmp_reg_1545) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == tmp_38_reg_1550)))) begin
        k_buf_0_val_4_V_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1076) begin
        if (ap_sig_1079) begin
            k_buf_0_val_4_V_d1 = k_buf_0_val_3_V_q0;
        end else if (ap_sig_1077) begin
            k_buf_0_val_4_V_d1 = p_src_data_stream_V_V_dout;
        end else begin
            k_buf_0_val_4_V_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & ~(1'b0 == icmp_reg_1545) & ~(1'b0 == tmp_36_reg_1536) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & (1'b0 == icmp_reg_1545) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == tmp_38_reg_1550)))) begin
        k_buf_0_val_4_V_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)))) begin
        k_buf_0_val_5_V_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & ~(1'b0 == icmp_reg_1545) & ~(1'b0 == tmp_36_reg_1536) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & (1'b0 == icmp_reg_1545) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == tmp_38_reg_1550)))) begin
        k_buf_0_val_5_V_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1076) begin
        if (ap_sig_1079) begin
            k_buf_0_val_5_V_d1 = k_buf_0_val_4_V_q0;
        end else if (ap_sig_1077) begin
            k_buf_0_val_5_V_d1 = p_src_data_stream_V_V_dout;
        end else begin
            k_buf_0_val_5_V_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & ~(1'b0 == icmp_reg_1545) & ~(1'b0 == tmp_36_reg_1536) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & (1'b0 == icmp_reg_1545) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == tmp_38_reg_1550)))) begin
        k_buf_0_val_5_V_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter6))) begin
        p_dst_data_stream_V_V_blk_n = p_dst_data_stream_V_V_full_n;
    end else begin
        p_dst_data_stream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter6) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)))) begin
        p_dst_data_stream_V_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & (1'b0 == icmp_reg_1545)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & ~(1'b0 == icmp_reg_1545) & ~(1'b0 == tmp_36_reg_1536)))) begin
        p_src_data_stream_V_V_blk_n = p_src_data_stream_V_V_empty_n;
    end else begin
        p_src_data_stream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & (1'b0 == icmp_reg_1545) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & ~(1'b0 == icmp_reg_1545) & ~(1'b0 == tmp_36_reg_1536) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183))))) begin
        p_src_data_stream_V_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((1'b0 == tmp_s_phi_fu_328_p4)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if (~(1'b0 == exitcond1_fu_394_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_pp0_stg0_fsm_3 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it7) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b1 == ap_reg_ppiten_pp0_it6)) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == exitcond_fu_668_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it7) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b1 == ap_reg_ppiten_pp0_it6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_179) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_183)) & ~(1'b0 == exitcond_fu_668_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st12_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_st12_fsm_4 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_0_1_fu_366_p1 = $signed(p_kernel_val_0_V_1_read);

assign OP2_V_0_2_fu_369_p1 = $signed(p_kernel_val_0_V_2_read);

assign OP2_V_1_1_fu_375_p1 = $signed(p_kernel_val_1_V_1_read);

assign OP2_V_1_2_fu_378_p1 = $signed(p_kernel_val_1_V_2_read);

assign OP2_V_1_fu_372_p1 = $signed(p_kernel_val_1_V_0_read);

assign OP2_V_2_1_fu_384_p1 = $signed(p_kernel_val_2_V_1_read);

assign OP2_V_2_2_fu_387_p1 = $signed(p_kernel_val_2_V_2_read);

assign OP2_V_2_fu_381_p1 = $signed(p_kernel_val_2_V_0_read);

assign OP2_V_fu_363_p1 = $signed(p_kernel_val_0_V_0_read);

assign Range1_all_ones_fu_1193_p2 = ((tmp_67_fu_1183_p4 == ap_const_lv9_1FF) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1199_p2 = ((tmp_67_fu_1183_p4 == ap_const_lv9_0) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_1177_p2 = ((tmp_66_fu_1167_p4 == ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign addconv_cast_fu_774_p1 = addconv_fu_768_p2;

assign addconv_fu_768_p2 = ($signed(ap_const_lv12_4FF) - $signed(p_p_i_i_cast_fu_754_p1));

always @ (*) begin
    ap_sig_1076 = ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0));
end

always @ (*) begin
    ap_sig_1077 = ((1'b0 == icmp_reg_1545) & ~(1'b0 == tmp_38_reg_1550));
end

always @ (*) begin
    ap_sig_1079 = (~(1'b0 == icmp_reg_1545) & ~(1'b0 == tmp_36_reg_1536));
end

always @ (*) begin
    ap_sig_114 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_144 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_173 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_179 = ((~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & (1'b0 == icmp_reg_1545) & (p_src_data_stream_V_V_empty_n == 1'b0)) | (~(ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1 == 1'b0) & ~(1'b0 == icmp_reg_1545) & ~(1'b0 == tmp_36_reg_1536) & (p_src_data_stream_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_sig_183 = (~(1'b0 == ap_reg_ppstg_or_cond_i_reg_1610_pp0_iter6) & (p_dst_data_stream_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_22 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_342 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

assign brmerge40_demorgan_i_i_fu_1237_p2 = (newsignbit_fu_1139_p3 & deleted_ones_fu_1217_p3);

assign brmerge_fu_816_p2 = (tmp_139_not_reg_1540 | tmp_54_fu_720_p2);

assign brmerge_i_i_fu_1272_p2 = (newsignbit_reg_1700 | p_not_i_i_fu_1266_p2);

assign brmerge_i_i_i_fu_1282_p2 = (underflow_reg_1736 | overflow_fu_1277_p2);

assign carry_fu_1153_p2 = (tmp_120_fu_1125_p3 & tmp_2_i_fu_1147_p2);

assign col_assign_1_t_fu_845_p2 = (ap_reg_ppstg_tmp_117_reg_1598_pp0_iter1 ^ ap_const_lv2_3);

assign col_assign_cast_fu_826_p1 = $signed(x_reg_1593);

assign col_buf_0_val_0_V_0_fu_862_p3 = ((ap_reg_ppstg_brmerge_reg_1603_pp0_iter1[0:0] === 1'b1) ? k_buf_0_val_3_V_q0 : tmp_59_fu_850_p5);

assign col_buf_0_val_1_V_0_fu_881_p3 = ((ap_reg_ppstg_brmerge_reg_1603_pp0_iter1[0:0] === 1'b1) ? k_buf_0_val_4_V_q0 : tmp_60_fu_869_p5);

assign col_buf_0_val_2_V_0_fu_900_p3 = ((ap_reg_ppstg_brmerge_reg_1603_pp0_iter1[0:0] === 1'b1) ? k_buf_0_val_5_V_q0 : tmp_61_fu_888_p5);

assign deleted_ones_fu_1217_p3 = ((carry_fu_1153_p2[0:0] === 1'b1) ? p_41_i_i_fu_1211_p2 : Range1_all_ones_fu_1193_p2);

assign deleted_zeros_fu_1261_p3 = ((carry_reg_1705[0:0] === 1'b1) ? Range1_all_ones_reg_1710 : Range1_all_zeros_reg_1715);

assign exitcond1_fu_394_p2 = ((p_089_0_i_reg_335 == ap_const_lv9_1E2) ? 1'b1 : 1'b0);

assign exitcond_fu_668_p2 = ((p_0104_0_i_reg_346 == ap_const_lv10_282) ? 1'b1 : 1'b0);

assign grp_fu_1318_p0 = OP2_V_2_reg_1512;

assign grp_fu_1325_p0 = OP2_V_2_2_reg_1522;

assign grp_fu_1332_p0 = OP2_V_1_1_reg_1502;

assign grp_fu_1344_p0 = OP2_V_1_reg_1497;

assign grp_fu_1356_p0 = OP2_V_0_1_reg_1487;

assign grp_fu_1362_p0 = OP2_V_0_2_reg_1492;

assign i_V_fu_400_p2 = (p_089_0_i_reg_335 + ap_const_lv9_1);

assign icmp1_fu_690_p2 = ((tmp_114_fu_680_p4 != ap_const_lv9_0) ? 1'b1 : 1'b0);

assign icmp_fu_428_p2 = ((tmp_99_fu_418_p4 != ap_const_lv8_0) ? 1'b1 : 1'b0);

assign j_V_fu_674_p2 = (p_0104_0_i_reg_346 + ap_const_lv10_1);

assign k_buf_0_val_3_V_address0 = tmp_58_fu_829_p1;

assign k_buf_0_val_4_V_address0 = tmp_58_fu_829_p1;

assign k_buf_0_val_5_V_address0 = tmp_58_fu_829_p1;

assign newsignbit_fu_1139_p3 = p_Val2_2_fu_1133_p2[ap_const_lv32_9];

assign or_cond_i547_i_fu_478_p2 = (tmp_42_fu_472_p2 & rev_fu_466_p2);

assign or_cond_i_fu_821_p2 = (icmp_reg_1545 & icmp1_fu_690_p2);

assign or_cond_i_i_fu_726_p2 = (tmp_54_fu_720_p2 & rev1_fu_714_p2);

assign overflow_fu_1277_p2 = (brmerge_i_i_fu_1272_p2 & tmp_5_i_reg_1725);

assign p_38_i_i_fu_1225_p2 = (carry_fu_1153_p2 & Range1_all_ones_fu_1193_p2);

assign p_41_i_i_fu_1211_p2 = (Range2_all_ones_fu_1177_p2 & tmp_3_i_fu_1205_p2);

assign p_Val2_10_mux_i_fu_1296_p3 = ((brmerge_i_i_i_fu_1282_p2[0:0] === 1'b1) ? ap_const_lv10_1FF : p_Val2_2_reg_1694);

assign p_Val2_1_fu_1103_p4 = {{p_Val2_4_fu_1089_p2[ap_const_lv32_F : ap_const_lv32_6]}};

assign p_Val2_21_1_2_fu_1339_p0 = OP2_V_1_2_reg_1507;

assign p_Val2_21_2_1_fu_1351_p0 = OP2_V_2_1_reg_1517;

assign p_Val2_24_2_cast_fu_1083_p1 = $signed(p_Val2_24_2_reg_1684);

assign p_Val2_24_2_fu_1072_p2 = ($signed(tmp2_cast_fu_1069_p1) + $signed(tmp1_reg_1669));

assign p_Val2_2_fu_1133_p2 = (p_Val2_1_fu_1103_p4 + tmp_1_i_fu_1121_p1);

assign p_Val2_4_fu_1089_p2 = ($signed(tmp4_cast_fu_1086_p1) + $signed(p_Val2_24_2_cast_fu_1083_p1));

assign p_Val2_i_fu_1303_p3 = ((underflow_reg_1736[0:0] === 1'b1) ? ap_const_lv10_200 : p_Val2_2_reg_1694);

assign p_Val2_s_fu_1370_p0 = OP2_V_reg_1482;

assign p_assign_6_1_fu_518_p2 = ($signed(tmp_60_cast_cast_fu_390_p1) + $signed(ap_const_lv10_3FE));

assign p_assign_6_2_fu_562_p2 = ($signed(tmp_60_cast_cast_fu_390_p1) + $signed(ap_const_lv10_3FD));

assign p_assign_7_fu_492_p2 = (ap_const_lv10_0 - tmp_60_cast_cast_fu_390_p1);

assign p_assign_fu_740_p2 = (ap_const_lv11_0 - tmp_63_cast_cast_fu_664_p1);

assign p_dst_data_stream_V_V_din = ((underflow_not_i_fu_1291_p2[0:0] === 1'b1) ? p_Val2_10_mux_i_fu_1296_p3 : p_Val2_i_fu_1303_p3);

assign p_not_i_i_fu_1266_p2 = (deleted_zeros_fu_1261_p3 ^ 1'b1);

assign p_p_i548_i_fu_498_p3 = ((tmp_101_fu_484_p3[0:0] === 1'b1) ? p_assign_7_fu_492_p2 : tmp_40_fu_452_p2);

assign p_p_i_i_cast8_fu_758_p1 = $signed(p_p_i_i_fu_746_p3);

assign p_p_i_i_cast_fu_754_p1 = $signed(p_p_i_i_fu_746_p3);

assign p_p_i_i_fu_746_p3 = ((tmp_116_fu_732_p3[0:0] === 1'b1) ? p_assign_fu_740_p2 : r_V_fu_696_p2);

assign r_V_cast_fu_702_p1 = $signed(r_V_fu_696_p2);

assign r_V_fu_696_p2 = ($signed(ap_const_lv11_7FF) + $signed(tmp_63_cast_cast_fu_664_p1));

assign rev1_fu_714_p2 = (tmp_115_fu_706_p3 ^ 1'b1);

assign rev_fu_466_p2 = (tmp_100_fu_458_p3 ^ 1'b1);

assign row_assign_8_1_t_fu_644_p2 = (y_1_1_fu_636_p3 ^ ap_const_lv2_3);

assign row_assign_8_2_t_fu_658_p2 = (y_1_2_fu_650_p3 ^ ap_const_lv2_3);

assign row_assign_8_fu_630_p2 = (tmp_113_fu_622_p3 ^ ap_const_lv2_3);

assign sel_tmp4_fu_792_p2 = (tmp_115_fu_706_p3 | tmp_54_not_fu_786_p2);

assign sel_tmp5_fu_798_p2 = (tmp_56_fu_762_p2 & sel_tmp4_fu_792_p2);

assign sel_tmp_fu_778_p3 = ((or_cond_i_i_fu_726_p2[0:0] === 1'b1) ? r_V_cast_fu_702_p1 : addconv_cast_fu_774_p1);

assign signbit_fu_1095_p3 = p_Val2_4_fu_1089_p2[ap_const_lv32_18];

assign src_kernel_win_0_val_0_V_0_fu_933_p3 = ((tmp_39_reg_1558[0:0] === 1'b1) ? tmp_62_fu_922_p5 : col_buf_0_val_0_V_0_fu_862_p3);

assign src_kernel_win_0_val_1_V_0_fu_951_p3 = ((tmp_39_reg_1558[0:0] === 1'b1) ? tmp_63_fu_940_p5 : col_buf_0_val_1_V_0_fu_881_p3);

assign src_kernel_win_0_val_2_V_0_fu_969_p3 = ((tmp_39_reg_1558[0:0] === 1'b1) ? tmp_64_fu_958_p5 : col_buf_0_val_2_V_0_fu_900_p3);

assign tmp2_cast_fu_1069_p1 = tmp2_reg_1674;

assign tmp4_cast_fu_1086_p1 = tmp4_reg_1689;

assign tmp5_demorgan_fu_1243_p2 = (p_38_i_i_fu_1225_p2 | brmerge40_demorgan_i_i_fu_1237_p2);

assign tmp5_fu_1249_p2 = (tmp5_demorgan_fu_1243_p2 ^ 1'b1);

assign tmp6_fu_1287_p2 = (brmerge40_demorgan_i_i_reg_1731 | tmp_5_i_reg_1725);

assign tmp_100_fu_458_p3 = tmp_40_fu_452_p2[ap_const_lv32_9];

assign tmp_101_fu_484_p3 = tmp_40_fu_452_p2[ap_const_lv32_9];

assign tmp_102_fu_524_p1 = p_assign_6_1_fu_518_p2[1:0];

assign tmp_103_fu_528_p3 = p_assign_6_1_fu_518_p2[ap_const_lv32_9];

assign tmp_104_fu_536_p3 = p_assign_6_1_fu_518_p2[ap_const_lv32_9];

assign tmp_105_fu_544_p1 = p_089_0_i_reg_335[1:0];

assign tmp_106_fu_568_p1 = p_assign_6_2_fu_562_p2[1:0];

assign tmp_107_fu_572_p3 = p_assign_6_2_fu_562_p2[ap_const_lv32_9];

assign tmp_108_fu_580_p3 = p_assign_6_2_fu_562_p2[ap_const_lv32_9];

assign tmp_109_fu_602_p1 = tmp_40_fu_452_p2[1:0];

assign tmp_110_fu_606_p1 = p_p_i548_i_fu_498_p3[1:0];

assign tmp_111_fu_610_p1 = tmp_45_fu_512_p2[1:0];

assign tmp_112_fu_614_p3 = ((tmp_44_fu_506_p2[0:0] === 1'b1) ? tmp_110_fu_606_p1 : tmp_111_fu_610_p1);

assign tmp_113_fu_622_p3 = ((or_cond_i547_i_fu_478_p2[0:0] === 1'b1) ? tmp_109_fu_602_p1 : tmp_112_fu_614_p3);

assign tmp_114_fu_680_p4 = {{p_0104_0_i_reg_346[ap_const_lv32_9 : ap_const_lv32_1]}};

assign tmp_115_fu_706_p3 = r_V_fu_696_p2[ap_const_lv32_A];

assign tmp_116_fu_732_p3 = r_V_fu_696_p2[ap_const_lv32_A];

assign tmp_117_fu_812_p1 = x_fu_804_p3[1:0];

assign tmp_119_fu_1113_p3 = p_Val2_4_fu_1089_p2[ap_const_lv32_5];

assign tmp_120_fu_1125_p3 = p_Val2_4_fu_1089_p2[ap_const_lv32_F];

assign tmp_122_fu_1159_p3 = p_Val2_4_fu_1089_p2[ap_const_lv32_10];

assign tmp_139_not_fu_412_p2 = ((p_089_0_i_reg_335 > ap_const_lv9_1DF) ? 1'b1 : 1'b0);

assign tmp_188_2_fu_440_p2 = ((p_089_0_i_reg_335 == ap_const_lv9_1) ? 1'b1 : 1'b0);

assign tmp_1_i_fu_1121_p1 = tmp_119_fu_1113_p3;

assign tmp_2_i_fu_1147_p2 = (newsignbit_fu_1139_p3 ^ 1'b1);

assign tmp_34_fu_357_p2 = (tmp_s_reg_324 ^ 1'b1);

assign tmp_36_fu_406_p2 = ((p_089_0_i_reg_335 < ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign tmp_38_fu_434_p2 = ((p_089_0_i_reg_335 == ap_const_lv9_0) ? 1'b1 : 1'b0);

assign tmp_39_fu_446_p2 = ((p_089_0_i_reg_335 > ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign tmp_3_i_fu_1205_p2 = (tmp_122_fu_1159_p3 ^ 1'b1);

assign tmp_40_fu_452_p2 = ($signed(tmp_60_cast_cast_fu_390_p1) + $signed(ap_const_lv10_3FF));

assign tmp_42_fu_472_p2 = (($signed(tmp_40_fu_452_p2) < $signed(10'b111100000)) ? 1'b1 : 1'b0);

assign tmp_44_fu_506_p2 = (($signed(p_p_i548_i_fu_498_p3) < $signed(10'b111100000)) ? 1'b1 : 1'b0);

assign tmp_45_fu_512_p2 = (p_p_i548_i_fu_498_p3 ^ ap_const_lv10_3);

assign tmp_47_fu_548_p2 = (ap_const_lv2_1 - tmp_105_fu_544_p1);

assign tmp_48_fu_554_p3 = ((tmp_104_fu_536_p3[0:0] === 1'b1) ? tmp_47_fu_548_p2 : tmp_102_fu_524_p1);

assign tmp_49_fu_588_p2 = ($signed(ap_const_lv2_2) - $signed(tmp_105_fu_544_p1));

assign tmp_50_fu_594_p3 = ((tmp_108_fu_580_p3[0:0] === 1'b1) ? tmp_49_fu_588_p2 : tmp_106_fu_568_p1);

assign tmp_54_fu_720_p2 = (($signed(r_V_fu_696_p2) < $signed(11'b1010000000)) ? 1'b1 : 1'b0);

assign tmp_54_not_fu_786_p2 = (tmp_54_fu_720_p2 ^ 1'b1);

assign tmp_56_fu_762_p2 = (($signed(p_p_i_i_fu_746_p3) < $signed(11'b1010000000)) ? 1'b1 : 1'b0);

assign tmp_58_fu_829_p1 = $unsigned(col_assign_cast_fu_826_p1);

assign tmp_5_i_fu_1231_p2 = (signbit_fu_1095_p3 ^ 1'b1);

assign tmp_60_cast_cast_fu_390_p1 = p_089_0_i_reg_335;

assign tmp_63_cast_cast_fu_664_p1 = p_0104_0_i_reg_346;

assign tmp_66_fu_1167_p4 = {{p_Val2_4_fu_1089_p2[ap_const_lv32_18 : ap_const_lv32_11]}};

assign tmp_67_fu_1183_p4 = {{p_Val2_4_fu_1089_p2[ap_const_lv32_18 : ap_const_lv32_10]}};

assign tmp_99_fu_418_p4 = {{p_089_0_i_reg_335[ap_const_lv32_8 : ap_const_lv32_1]}};

assign tmp_s_phi_fu_328_p4 = tmp_s_reg_324;

assign underflow_fu_1255_p2 = (signbit_fu_1095_p3 & tmp5_fu_1249_p2);

assign underflow_not_i_fu_1291_p2 = (tmp6_fu_1287_p2 | p_38_i_i_reg_1720);

assign x_fu_804_p3 = ((sel_tmp5_fu_798_p2[0:0] === 1'b1) ? p_p_i_i_cast8_fu_758_p1 : sel_tmp_fu_778_p3);

assign y_1_1_fu_636_p3 = ((tmp_103_fu_528_p3[0:0] === 1'b1) ? tmp_48_fu_554_p3 : tmp_102_fu_524_p1);

assign y_1_2_fu_650_p3 = ((tmp_107_fu_572_p3[0:0] === 1'b1) ? tmp_50_fu_594_p3 : tmp_106_fu_568_p1);

endmodule //pynq_filters_Filter2D
