Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Dec 10 20:10:53 2023
| Host         : DESKTOP-LQNSKJJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Detector_0101_fsm_timing_summary_routed.rpt -pb Detector_0101_fsm_timing_summary_routed.pb -rpx Detector_0101_fsm_timing_summary_routed.rpx -warn_on_violation
| Design       : Detector_0101_fsm
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.382ns  (logic 3.301ns (61.324%)  route 2.082ns (38.676%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  in_IBUF_inst/O
                         net (fo=3, routed)           0.846     1.647    in_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.053     1.700 r  out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.236     2.936    out_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.446     5.382 r  out_OBUF_inst/O
                         net (fo=0)                   0.000     5.382    out
    R18                                                               r  out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_ps_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.271ns  (logic 0.872ns (38.383%)  route 1.399ns (61.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.948     1.766    rst_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.053     1.819 f  FSM_sequential_ps[1]_i_2/O
                         net (fo=2, routed)           0.451     2.271    FSM_sequential_ps[1]_i_2_n_0
    SLICE_X0Y1           FDCE                                         f  FSM_sequential_ps_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_ps_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.271ns  (logic 0.872ns (38.383%)  route 1.399ns (61.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.948     1.766    rst_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.053     1.819 f  FSM_sequential_ps[1]_i_2/O
                         net (fo=2, routed)           0.451     2.271    FSM_sequential_ps[1]_i_2_n_0
    SLICE_X0Y1           FDCE                                         f  FSM_sequential_ps_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            FSM_sequential_ps_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.961ns  (logic 0.864ns (44.028%)  route 1.098ns (55.972%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  in_IBUF_inst/O
                         net (fo=3, routed)           0.846     1.647    in_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.062     1.709 r  FSM_sequential_ps[1]_i_1/O
                         net (fo=1, routed)           0.252     1.961    next_state[1]
    SLICE_X0Y1           FDCE                                         r  FSM_sequential_ps_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            FSM_sequential_ps_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.842ns  (logic 0.855ns (46.392%)  route 0.987ns (53.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  in (IN)
                         net (fo=0)                   0.000     0.000    in
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 f  in_IBUF_inst/O
                         net (fo=3, routed)           0.987     1.789    in_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.053     1.842 r  FSM_sequential_ps[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    FSM_sequential_ps[0]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_sequential_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_ps_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_ps_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.130ns (35.248%)  route 0.239ns (64.752%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_sequential_ps_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_sequential_ps_reg[0]/Q
                         net (fo=2, routed)           0.133     0.233    ps[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.030     0.263 r  FSM_sequential_ps[1]_i_1/O
                         net (fo=1, routed)           0.105     0.369    next_state[1]
    SLICE_X0Y1           FDCE                                         r  FSM_sequential_ps_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            FSM_sequential_ps_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.094ns (17.347%)  route 0.447ns (82.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  in (IN)
                         net (fo=0)                   0.000     0.000    in
    U16                  IBUF (Prop_ibuf_I_O)         0.066     0.066 f  in_IBUF_inst/O
                         net (fo=3, routed)           0.447     0.513    in_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.028     0.541 r  FSM_sequential_ps[0]_i_1/O
                         net (fo=1, routed)           0.000     0.541    FSM_sequential_ps[0]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_sequential_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_ps_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.111ns (16.487%)  route 0.561ns (83.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.485    rst_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.028     0.513 f  FSM_sequential_ps[1]_i_2/O
                         net (fo=2, routed)           0.159     0.672    FSM_sequential_ps[1]_i_2_n_0
    SLICE_X0Y1           FDCE                                         f  FSM_sequential_ps_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_ps_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.111ns (16.487%)  route 0.561ns (83.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.485    rst_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.028     0.513 f  FSM_sequential_ps[1]_i_2/O
                         net (fo=2, routed)           0.159     0.672    FSM_sequential_ps[1]_i_2_n_0
    SLICE_X0Y1           FDCE                                         f  FSM_sequential_ps_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_ps_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.403ns (76.187%)  route 0.439ns (23.813%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_sequential_ps_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_sequential_ps_reg[0]/Q
                         net (fo=2, routed)           0.133     0.233    ps[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.028     0.261 r  out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.305     0.567    out_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.275     1.842 r  out_OBUF_inst/O
                         net (fo=0)                   0.000     1.842    out
    R18                                                               r  out (OUT)
  -------------------------------------------------------------------    -------------------





