Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Sep 11 21:58:11 2024
| Host         : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SpaceWire_light_AXI_control_sets_placed.rpt
| Design       : SpaceWire_light_AXI
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    45 |
|    Minimum number of control sets                        |    45 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   184 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    45 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     4 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           10 |
| No           | No                    | Yes                    |             193 |           75 |
| No           | Yes                   | No                     |              26 |            9 |
| Yes          | No                    | No                     |               9 |            3 |
| Yes          | No                    | Yes                    |             217 |           81 |
| Yes          | Yes                   | No                     |              20 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                                 Enable Signal                                |                                     Set/Reset Signal                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  SPW_TX_clk_IBUF_BUFG         |                                                                              | SPW_IF/SYSRSTLOGIC/SPW_rst                                                              |                1 |              1 |         1.00 |
|  rxclk                        |                                                                              | SPW_IF/LINK_INST/load                                                                   |                1 |              1 |         1.00 |
|  SPW_main_clk_IBUF_BUFG       |                                                                              | SPW_IF/SYSRSTLOGIC/SPW_rst                                                              |                1 |              1 |         1.00 |
|  axi_register_aclk_IBUF_BUFG  | SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready             | SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0 |                1 |              1 |         1.00 |
| ~SPW_main_clk_IBUF_BUFG       |                                                                              |                                                                                         |                1 |              1 |         1.00 |
|  rxclk                        | SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5]_5                                     | SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]_0                                     |                1 |              4 |         4.00 |
|  SPW_TX_clk_IBUF_BUFG         | SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/E[0]                                   | SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_0                                                    |                2 |              4 |         2.00 |
|  rxclk                        | SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2]_2                                     | SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]_0                                     |                3 |              4 |         1.33 |
| ~rxclk                        |                                                                              | SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]_0                                     |                3 |              4 |         1.33 |
|  rxclk                        | SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][3]_i_1_n_0                            | SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]_0                                     |                2 |              4 |         2.00 |
|  rxclk                        | SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7]_7                                     | SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]_0                                     |                3 |              4 |         1.33 |
|  rxclk                        | SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4]_4                                     | SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]_0                                     |                2 |              4 |         2.00 |
|  rxclk                        | SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6]_6                                     | SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]_0                                     |                3 |              4 |         1.33 |
|  rxclk                        | SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1]_1                                     | SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]_0                                     |                3 |              4 |         1.33 |
|  rxclk                        | SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3]_3                                     | SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]_0                                     |                3 |              4 |         1.33 |
|  axi_streamin_aclk_IBUF_BUFG  | SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0 | SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0            |                1 |              5 |         5.00 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/LINK_INST/FSM_onehot_state_seq[state][5]_i_1_n_0                      | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                3 |              6 |         2.00 |
|  axi_streamin_aclk_IBUF_BUFG  |                                                                              |                                                                                         |                3 |              6 |         2.00 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/res_seq_reg[rxfifo_rvalid]_1                                          | SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0          |                3 |              6 |         2.00 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/LINK_INST/vstate[tx_credit]                                           | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                2 |              6 |         3.00 |
|  SPW_main_clk_IBUF_BUFG       |                                                                              |                                                                                         |                4 |              7 |         1.75 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/RECV_INST/res_seq[disccnt][6]_i_1_n_0                                 | SPW_IF/LINK_INST/AR[0]                                                                  |                3 |              7 |         2.33 |
|  axi_streamout_aclk_IBUF_BUFG |                                                                              | SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0          |                2 |              8 |         4.00 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/E[0]                                                                  | SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0          |                2 |              8 |         4.00 |
|  axi_register_aclk_IBUF_BUFG  |                                                                              | SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0 |                3 |              9 |         3.00 |
| ~axi_streamout_aclk_IBUF_BUFG |                                                                              |                                                                                         |                2 |              9 |         4.50 |
|  SPW_main_clk_IBUF_BUFG       |                                                                              | SPW_IF/LINK_INST/AR[0]                                                                  |                5 |              9 |         1.80 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/RECVFRONT_INST/E[0]                                                   | SPW_IF/LINK_INST/AR[0]                                                                  |                6 |              9 |         1.50 |
| ~SPW_main_clk_IBUF_BUFG       | SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0    |                                                                                         |                3 |              9 |         3.00 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/LINK_INST/v[pend_char]                                                | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                3 |              9 |         3.00 |
|  SPW_TX_clk_IBUF_BUFG         | SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_update_n_0_]                           | SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_0                                                    |                2 |              9 |         4.50 |
| ~SPW_main_clk_IBUF_BUFG       |                                                                              | SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0          |                4 |              9 |         2.25 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/E[0]                                    | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                3 |             11 |         3.67 |
|  SPW_TX_clk_IBUF_BUFG         | SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]__0                             | SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_0                                                    |                3 |             11 |         3.67 |
|  SPW_TX_clk_IBUF_BUFG         | SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/E[0]                                        | SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_0                                                    |                3 |             11 |         3.67 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/E[0]                                    | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                2 |             11 |         5.50 |
|  SPW_TX_clk_IBUF_BUFG         | SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]__0                              | SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_0                                                    |                4 |             12 |         3.00 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/LINK_INST/res_seq_reg[txfifo_rvalid]                                  | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                4 |             14 |         3.50 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/RECV_INST/WEN                                                         | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                4 |             14 |         3.50 |
|  SPW_main_clk_IBUF_BUFG       | SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/WEN10_out            | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                4 |             14 |         3.50 |
|  SPW_main_clk_IBUF_BUFG       | SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_RXREAD         | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |                4 |             14 |         3.50 |
|  rxclk                        |                                                                              | SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]_0                                     |                6 |             16 |         2.67 |
|  SPW_main_clk_IBUF_BUFG       | SPW_IF/RECVFRONT_INST/recv_inbvalid                                          | SPW_IF/LINK_INST/AR[0]                                                                  |                9 |             23 |         2.56 |
|  SPW_TX_clk_IBUF_BUFG         |                                                                              | SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_0                                                    |               16 |             46 |         2.88 |
|  SPW_main_clk_IBUF_BUFG       |                                                                              | SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_0                                                   |               42 |            115 |         2.74 |
+-------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+


