// Seed: 3846914094
module module_0 (
    output tri0 id_0,
    output wand id_1,
    output wor id_2,
    input wor id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6
);
  logic [7:0] id_8;
  assign id_8[1] = id_6;
  tri0 id_9;
  wire id_10;
  wire id_11;
  assign id_2 = id_4;
  wire id_12;
  logic [7:0] id_13;
  assign id_13 = id_13[1 : 1];
  wire id_14;
  id_15 :
  assert property (@(posedge id_8) id_13)
  else $display;
  assign id_9 = 1;
  wire id_16;
endmodule
module module_0 (
    output wand  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  tri1  id_4,
    input  wand  module_1,
    input  tri0  id_6,
    inout  tri0  id_7,
    output wire  id_8,
    input  uwire id_9,
    output logic id_10,
    input  wor   id_11,
    input  uwire id_12
);
  initial begin
    id_10 <= 1'b0 != id_2;
    if (1'h0) begin
      $display(id_4, 1, 1, 1);
    end
  end
  module_0(
      id_8, id_3, id_8, id_4, id_6, id_4, id_4
  );
endmodule
