sequential: 33391632us [236us] (95.68%; 95.68%)
	RemoveUnusedFunctions: 334us [334us] (0.00%; 0.00%)
	ToBasicBlockNormalForm: 5329us [5329us] (0.02%; 0.02%)
	sequential: 81761us [37us] (0.23%; 0.24%)
		InferType: 20238us [20238us] (0.06%; 24.75%)
		Legalize: 21162us [3598us] (0.06%; 25.88%)
			InferType: 17564us [17564us] (0.05%; 83.00%)
		InferType: 16699us [16699us] (0.05%; 20.42%)
		Legalize: 23625us [3551us] (0.07%; 28.89%)
			InferType: 20074us [20074us] (0.06%; 84.97%)
	InferType: 21382us [21382us] (0.06%; 0.06%)
	Legalize: 29170us [10429us] (0.08%; 0.09%)
		InferType: 18742us [18742us] (0.05%; 64.25%)
	InferType: 18620us [18620us] (0.05%; 0.06%)
	SimplifyInference: 38160us [8489us] (0.11%; 0.11%)
		InferType: 29671us [29671us] (0.09%; 77.75%)
	InferType: 29099us [29099us] (0.08%; 0.09%)
	EliminateCommonSubexpr: 61366us [29117us] (0.18%; 0.18%)
		InferType: 32249us [32249us] (0.09%; 52.55%)
	FoldConstant: 16189523us [16173235us] (46.39%; 48.48%)
		InferType: 16289us [16289us] (0.05%; 0.10%)
	FoldScaleAxis: 6069075us [45us] (17.39%; 18.18%)
		InferType: 15923us [15923us] (0.05%; 0.26%)
		BackwardFoldScaleAxis: 32606us [11849us] (0.09%; 0.54%)
			InferType: 20757us [20757us] (0.06%; 63.66%)
		InferType: 22255us [22255us] (0.06%; 0.37%)
		ForwardFoldScaleAxis: 29157us [10428us] (0.08%; 0.48%)
			InferType: 18729us [18729us] (0.05%; 64.24%)
		FoldConstant: 5969090us [5953342us] (17.10%; 98.35%)
			InferType: 15748us [15748us] (0.05%; 0.26%)
	InferType: 14867us [14867us] (0.04%; 0.04%)
	SimplifyExpr: 532590us [65933us] (1.53%; 1.59%)
		InferType: 26800us [26800us] (0.08%; 5.03%)
		InferType: 24689us [24689us] (0.07%; 4.64%)
		InferType: 25923us [25923us] (0.07%; 4.87%)
		InferType: 24685us [24685us] (0.07%; 4.63%)
		InferType: 25027us [25027us] (0.07%; 4.70%)
		InferType: 25598us [25598us] (0.07%; 4.81%)
		InferType: 29760us [29760us] (0.09%; 5.59%)
		InferType: 26521us [26521us] (0.08%; 4.98%)
		InferType: 26742us [26742us] (0.08%; 5.02%)
		InferType: 27819us [27819us] (0.08%; 5.22%)
		InferType: 26561us [26561us] (0.08%; 4.99%)
		InferType: 28767us [28767us] (0.08%; 5.40%)
		InferType: 28905us [28905us] (0.08%; 5.43%)
		InferType: 26999us [26999us] (0.08%; 5.07%)
		InferType: 26471us [26471us] (0.08%; 4.97%)
		InferType: 24884us [24884us] (0.07%; 4.67%)
		InferType: 26226us [26226us] (0.08%; 4.92%)
		InferType: 14278us [14278us] (0.04%; 2.68%)
	InferType: 13364us [13364us] (0.04%; 0.04%)
	CanonicalizeCast: 15532us [2806us] (0.04%; 0.05%)
		InferType: 12726us [12726us] (0.04%; 81.93%)
	InferType: 12476us [12476us] (0.04%; 0.04%)
	CanonicalizeOps: 16944us [2263us] (0.05%; 0.05%)
		InferType: 14682us [14682us] (0.04%; 86.65%)
	InferType: 12715us [12715us] (0.04%; 0.04%)
	FlattenAtrousConv: 14577us [2308us] (0.04%; 0.04%)
		InferType: 12269us [12269us] (0.04%; 84.17%)
	InferType: 15381us [15381us] (0.04%; 0.05%)
	InferType: 14864us [14864us] (0.04%; 0.04%)
	AlterOpLayout: 284206us [250925us] (0.81%; 0.85%)
		InferType: 33281us [33281us] (0.10%; 11.71%)
	FoldConstant: 9747701us [9728205us] (27.93%; 29.19%)
		InferType: 19496us [19496us] (0.06%; 0.20%)
	InferType: 21880us [21880us] (0.06%; 0.07%)
	SplitArgs: 26010us [3808us] (0.07%; 0.08%)
		InferType: 22202us [22202us] (0.06%; 85.36%)
	PlanDevices: 42081us [47us] (0.12%; 0.13%)
		PlanDevicesRewrite: 22838us [2872us] (0.07%; 54.27%)
			InferType: 19966us [19966us] (0.06%; 87.43%)
		PlanDevicesCore: 19196us [19196us] (0.06%; 45.62%)
	InferType: 21030us [21030us] (0.06%; 0.06%)
	FuseOps: 41357us [9677us] (0.12%; 0.12%)
		InferType: 31679us [31679us] (0.09%; 76.60%)
InferType: 30695us [30695us] (0.09%; 0.09%)
InlineGlobals: 527us [527us] (0.00%; 0.00%)
InferType: 33474us [33474us] (0.10%; 0.10%)
LabelOps: 61406us [30113us] (0.18%; 0.18%)
	InferType: 31294us [31294us] (0.09%; 50.96%)
AnnotateMemoryScope: 39465us [6498us] (0.11%; 0.11%)
	InferType: 32966us [32966us] (0.09%; 83.53%)
sequential: 1230323us [27us] (3.53%; 3.53%)
	RelayToTIRTargetHook: 642us [642us] (0.00%; 0.05%)
	InferType: 34658us [34658us] (0.10%; 2.82%)
	LowerTE: 1185397us [2173us] (3.40%; 96.35%)
		LowerTensorExpr: 1183224us [607981us] (3.39%; 99.82%)
			sequential: 1927us [34us] (0.01%; 0.16%)
				tir.InjectPrefetch: 17us [17us] (0.00%; 0.90%)
				tir.TextureFlatten: 112us [112us] (0.00%; 5.82%)
				tir.StorageFlatten: 687us [29us] (0.00%; 35.63%)
					tir.StorageFlatten_impl: 658us [13us] (0.00%; 95.84%)
						tir.BufferShapeLegalize: 177us [177us] (0.00%; 26.96%)
						tir.BufferStrideLegalize: 106us [106us] (0.00%; 16.16%)
						tir.ThreadScopePropagate: 12us [12us] (0.00%; 1.86%)
						tir.BufferBindUnwrapper: 82us [82us] (0.00%; 12.51%)
						tir.ApplyLayoutTransforms: 5us [5us] (0.00%; 0.70%)
						tir.StorageFlattener: 186us [186us] (0.00%; 28.32%)
						tir.AssertSimplifier: 76us [76us] (0.00%; 11.51%)
				tir.LowerCrossThreadReduction: 7us [7us] (0.00%; 0.36%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.31%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.23%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.21%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.22%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.34%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.22%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.92%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 1.30%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.24%)
				tir.FlattenBuffer: 5us [5us] (0.00%; 0.24%)
				tir.BF16Legalize: 36us [5us] (0.00%; 1.89%)
					tir.BF16Promote: 11us [11us] (0.00%; 31.58%)
					tir.BF16CastElimination: 8us [8us] (0.00%; 22.10%)
					tir.BF16TypeLowering: 12us [12us] (0.00%; 31.66%)
				tir.NarrowDataType: 83us [83us] (0.00%; 4.32%)
				tir.Simplify: 185us [185us] (0.00%; 9.59%)
				tir.LoopPartition: 20us [20us] (0.00%; 1.06%)
				tir.VectorizeLoop: 19us [19us] (0.00%; 0.98%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.74%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.35%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.76%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.30%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.42%)
				tir.RenormalizeSplitPattern: 67us [67us] (0.00%; 3.50%)
				tir.Simplify: 72us [72us] (0.00%; 3.76%)
				tir.RemoveNoOp: 16us [16us] (0.00%; 0.81%)
				tir.RewriteUnsafeSelect: 5us [5us] (0.00%; 0.26%)
				tir.HoistIfThenElse: 120us [6us] (0.00%; 6.22%)
					tir.InsertHoistIfThenElse: 22us [22us] (0.00%; 18.53%)
					tir.Simplify: 78us [78us] (0.00%; 65.07%)
					tir.RemoveNoOp: 14us [14us] (0.00%; 11.53%)
				tir.CommonSubexprElimTIR: 296us [296us] (0.00%; 15.37%)
			tir.BindParams: 12us [12us] (0.00%; 0.00%)
			sequential: 17203us [40us] (0.05%; 1.45%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.14%)
				tir.TextureFlatten: 264us [264us] (0.00%; 1.53%)
				tir.StorageFlatten: 2142us [57us] (0.01%; 12.45%)
					tir.StorageFlatten_impl: 2086us [10us] (0.01%; 97.35%)
						tir.BufferShapeLegalize: 311us [311us] (0.00%; 14.92%)
						tir.BufferStrideLegalize: 274us [274us] (0.00%; 13.13%)
						tir.ThreadScopePropagate: 46us [46us] (0.00%; 2.20%)
						tir.BufferBindUnwrapper: 285us [285us] (0.00%; 13.65%)
						tir.ApplyLayoutTransforms: 5us [5us] (0.00%; 0.23%)
						tir.StorageFlattener: 918us [918us] (0.00%; 44.03%)
						tir.AssertSimplifier: 237us [237us] (0.00%; 11.36%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 48us [48us] (0.00%; 0.28%)
				tir.InjectSoftwarePipeline: 64us [64us] (0.00%; 0.37%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 77us [5us] (0.00%; 0.45%)
					tir.BF16Promote: 26us [26us] (0.00%; 33.63%)
					tir.BF16CastElimination: 20us [20us] (0.00%; 25.60%)
					tir.BF16TypeLowering: 27us [27us] (0.00%; 34.85%)
				tir.NarrowDataType: 314us [314us] (0.00%; 1.83%)
				tir.Simplify: 1199us [1199us] (0.00%; 6.97%)
				tir.LoopPartition: 52us [52us] (0.00%; 0.30%)
				tir.VectorizeLoop: 49us [49us] (0.00%; 0.28%)
				tir.InjectVirtualThread: 203us [203us] (0.00%; 1.18%)
				tir.InjectDoubleBuffer: 11us [11us] (0.00%; 0.06%)
				tir.StorageRewrite: 161us [161us] (0.00%; 0.93%)
				tir.LowerVtcmAlloc: 18us [18us] (0.00%; 0.10%)
				tir.UnrollLoop: 179us [179us] (0.00%; 1.04%)
				tir.RenormalizeSplitPattern: 551us [551us] (0.00%; 3.20%)
				tir.Simplify: 1582us [1582us] (0.00%; 9.19%)
				tir.RemoveNoOp: 56us [56us] (0.00%; 0.33%)
				tir.RewriteUnsafeSelect: 47us [47us] (0.00%; 0.28%)
				tir.HoistIfThenElse: 1799us [8us] (0.01%; 10.46%)
					tir.InsertHoistIfThenElse: 306us [306us] (0.00%; 16.98%)
					tir.Simplify: 1409us [1409us] (0.00%; 78.30%)
					tir.RemoveNoOp: 77us [77us] (0.00%; 4.29%)
				tir.CommonSubexprElimTIR: 8278us [8278us] (0.02%; 48.12%)
			tir.BindParams: 32us [32us] (0.00%; 0.00%)
			sequential: 8237us [45us] (0.02%; 0.70%)
				tir.InjectPrefetch: 17us [17us] (0.00%; 0.21%)
				tir.TextureFlatten: 226us [226us] (0.00%; 2.74%)
				tir.StorageFlatten: 1225us [24us] (0.00%; 14.87%)
					tir.StorageFlatten_impl: 1201us [9us] (0.00%; 98.03%)
						tir.BufferShapeLegalize: 198us [198us] (0.00%; 16.50%)
						tir.BufferStrideLegalize: 195us [195us] (0.00%; 16.25%)
						tir.ThreadScopePropagate: 17us [17us] (0.00%; 1.42%)
						tir.BufferBindUnwrapper: 178us [178us] (0.00%; 14.81%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.37%)
						tir.StorageFlattener: 412us [412us] (0.00%; 34.27%)
						tir.AssertSimplifier: 188us [188us] (0.00%; 15.63%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.08%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.08%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.06%)
				tir.LowerMatchBuffer: 24us [24us] (0.00%; 0.29%)
				tir.InjectSoftwarePipeline: 31us [31us] (0.00%; 0.37%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.06%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 45us [5us] (0.00%; 0.55%)
					tir.BF16Promote: 15us [15us] (0.00%; 32.18%)
					tir.BF16CastElimination: 11us [11us] (0.00%; 24.10%)
					tir.BF16TypeLowering: 15us [15us] (0.00%; 33.15%)
				tir.NarrowDataType: 132us [132us] (0.00%; 1.60%)
				tir.Simplify: 926us [926us] (0.00%; 11.24%)
				tir.LoopPartition: 33us [33us] (0.00%; 0.40%)
				tir.VectorizeLoop: 34us [34us] (0.00%; 0.41%)
				tir.InjectVirtualThread: 162us [162us] (0.00%; 1.97%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.11%)
				tir.StorageRewrite: 53us [53us] (0.00%; 0.64%)
				tir.LowerVtcmAlloc: 9us [9us] (0.00%; 0.11%)
				tir.UnrollLoop: 13us [13us] (0.00%; 0.16%)
				tir.RenormalizeSplitPattern: 287us [287us] (0.00%; 3.49%)
				tir.Simplify: 684us [684us] (0.00%; 8.30%)
				tir.RemoveNoOp: 21us [21us] (0.00%; 0.25%)
				tir.RewriteUnsafeSelect: 9us [9us] (0.00%; 0.11%)
				tir.HoistIfThenElse: 1118us [8us] (0.00%; 13.57%)
					tir.InsertHoistIfThenElse: 165us [165us] (0.00%; 14.80%)
					tir.Simplify: 893us [893us] (0.00%; 79.83%)
					tir.RemoveNoOp: 52us [52us] (0.00%; 4.62%)
				tir.CommonSubexprElimTIR: 3090us [3090us] (0.01%; 37.51%)
			tir.BindParams: 16us [16us] (0.00%; 0.00%)
			sequential: 3060us [22us] (0.01%; 0.26%)
				tir.InjectPrefetch: 15us [15us] (0.00%; 0.47%)
				tir.TextureFlatten: 158us [158us] (0.00%; 5.16%)
				tir.StorageFlatten: 1038us [22us] (0.00%; 33.93%)
					tir.StorageFlatten_impl: 1016us [8us] (0.00%; 97.85%)
						tir.BufferShapeLegalize: 129us [129us] (0.00%; 12.70%)
						tir.BufferStrideLegalize: 118us [118us] (0.00%; 11.62%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.35%)
						tir.BufferBindUnwrapper: 119us [119us] (0.00%; 11.76%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.43%)
						tir.StorageFlattener: 429us [429us] (0.00%; 42.22%)
						tir.AssertSimplifier: 194us [194us] (0.00%; 19.11%)
				tir.LowerCrossThreadReduction: 8us [8us] (0.00%; 0.25%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.20%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.16%)
				tir.ConvertBlocksToOpaque: 5us [5us] (0.00%; 0.15%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 21us [21us] (0.00%; 0.69%)
				tir.InjectSoftwarePipeline: 56us [56us] (0.00%; 1.83%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 77us [5us] (0.00%; 2.51%)
					tir.BF16Promote: 49us [49us] (0.00%; 63.66%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 12.87%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 17.09%)
				tir.NarrowDataType: 137us [137us] (0.00%; 4.46%)
				tir.Simplify: 298us [298us] (0.00%; 9.74%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.63%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.57%)
				tir.InjectVirtualThread: 15us [15us] (0.00%; 0.50%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.21%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.12%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.21%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 92us [92us] (0.00%; 3.00%)
				tir.Simplify: 82us [82us] (0.00%; 2.68%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.47%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.18%)
				tir.HoistIfThenElse: 118us [4us] (0.00%; 3.87%)
					tir.InsertHoistIfThenElse: 23us [23us] (0.00%; 19.37%)
					tir.Simplify: 80us [80us] (0.00%; 67.22%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 9.86%)
				tir.CommonSubexprElimTIR: 773us [773us] (0.00%; 25.27%)
			tir.BindParams: 8us [8us] (0.00%; 0.00%)
			sequential: 33922us [46us] (0.10%; 2.87%)
				tir.InjectPrefetch: 22us [22us] (0.00%; 0.06%)
				tir.TextureFlatten: 62us [62us] (0.00%; 0.18%)
				tir.StorageFlatten: 1088us [24us] (0.00%; 3.21%)
					tir.StorageFlatten_impl: 1063us [10us] (0.00%; 97.75%)
						tir.BufferShapeLegalize: 86us [86us] (0.00%; 8.04%)
						tir.BufferStrideLegalize: 115us [115us] (0.00%; 10.84%)
						tir.ThreadScopePropagate: 36us [36us] (0.00%; 3.39%)
						tir.BufferBindUnwrapper: 60us [60us] (0.00%; 5.68%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.40%)
						tir.StorageFlattener: 707us [707us] (0.00%; 66.46%)
						tir.AssertSimplifier: 45us [45us] (0.00%; 4.21%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.02%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.03%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 43us [43us] (0.00%; 0.13%)
				tir.InjectSoftwarePipeline: 106us [106us] (0.00%; 0.31%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.01%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.01%)
				tir.BF16Legalize: 84us [5us] (0.00%; 0.25%)
					tir.BF16Promote: 17us [17us] (0.00%; 20.66%)
					tir.BF16CastElimination: 16us [16us] (0.00%; 18.95%)
					tir.BF16TypeLowering: 46us [46us] (0.00%; 54.82%)
				tir.NarrowDataType: 253us [253us] (0.00%; 0.74%)
				tir.Simplify: 636us [636us] (0.00%; 1.87%)
				tir.LoopPartition: 49us [49us] (0.00%; 0.15%)
				tir.VectorizeLoop: 45us [45us] (0.00%; 0.13%)
				tir.InjectVirtualThread: 50us [50us] (0.00%; 0.15%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.03%)
				tir.StorageRewrite: 135us [135us] (0.00%; 0.40%)
				tir.LowerVtcmAlloc: 15us [15us] (0.00%; 0.05%)
				tir.UnrollLoop: 254us [254us] (0.00%; 0.75%)
				tir.RenormalizeSplitPattern: 420us [420us] (0.00%; 1.24%)
				tir.Simplify: 1387us [1387us] (0.00%; 4.09%)
				tir.RemoveNoOp: 52us [52us] (0.00%; 0.15%)
				tir.RewriteUnsafeSelect: 57us [57us] (0.00%; 0.17%)
				tir.HoistIfThenElse: 1083us [6us] (0.00%; 3.19%)
					tir.InsertHoistIfThenElse: 222us [222us] (0.00%; 20.50%)
					tir.Simplify: 820us [820us] (0.00%; 75.70%)
					tir.RemoveNoOp: 35us [35us] (0.00%; 3.27%)
				tir.CommonSubexprElimTIR: 27978us [27978us] (0.08%; 82.48%)
			tir.BindParams: 38us [38us] (0.00%; 0.00%)
			sequential: 2370us [25us] (0.01%; 0.20%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.57%)
				tir.TextureFlatten: 129us [129us] (0.00%; 5.45%)
				tir.StorageFlatten: 715us [28us] (0.00%; 30.17%)
					tir.StorageFlatten_impl: 687us [9us] (0.00%; 96.13%)
						tir.BufferShapeLegalize: 107us [107us] (0.00%; 15.50%)
						tir.BufferStrideLegalize: 99us [99us] (0.00%; 14.36%)
						tir.ThreadScopePropagate: 12us [12us] (0.00%; 1.82%)
						tir.BufferBindUnwrapper: 95us [95us] (0.00%; 13.88%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.57%)
						tir.StorageFlattener: 267us [267us] (0.00%; 38.90%)
						tir.AssertSimplifier: 94us [94us] (0.00%; 13.71%)
				tir.LowerCrossThreadReduction: 8us [8us] (0.00%; 0.34%)
				tir.LowerInitBlock: 7us [7us] (0.00%; 0.31%)
				tir.PlanAndUpdateBufferAllocationLocation: 6us [6us] (0.00%; 0.27%)
				tir.ConvertBlocksToOpaque: 6us [6us] (0.00%; 0.24%)
				tir.UnifyThreadBinding: 6us [6us] (0.00%; 0.25%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.42%)
				tir.CompactBufferAllocation: 7us [7us] (0.00%; 0.28%)
				tir.LowerMatchBuffer: 32us [32us] (0.00%; 1.35%)
				tir.InjectSoftwarePipeline: 32us [32us] (0.00%; 1.34%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.19%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.17%)
				tir.BF16Legalize: 41us [5us] (0.00%; 1.72%)
					tir.BF16Promote: 14us [14us] (0.00%; 34.09%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.26%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 31.44%)
				tir.NarrowDataType: 110us [110us] (0.00%; 4.63%)
				tir.Simplify: 215us [215us] (0.00%; 9.08%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.82%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.67%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.71%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.25%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.42%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.25%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.36%)
				tir.RenormalizeSplitPattern: 82us [82us] (0.00%; 3.47%)
				tir.Simplify: 98us [98us] (0.00%; 4.15%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.78%)
				tir.RewriteUnsafeSelect: 5us [5us] (0.00%; 0.23%)
				tir.HoistIfThenElse: 144us [4us] (0.00%; 6.08%)
					tir.InsertHoistIfThenElse: 28us [28us] (0.00%; 19.14%)
					tir.Simplify: 97us [97us] (0.00%; 67.23%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 10.59%)
				tir.CommonSubexprElimTIR: 545us [545us] (0.00%; 23.01%)
			tir.BindParams: 9us [9us] (0.00%; 0.00%)
			sequential: 24121us [27us] (0.07%; 2.04%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.10%)
				tir.TextureFlatten: 266us [266us] (0.00%; 1.10%)
				tir.StorageFlatten: 2647us [24us] (0.01%; 10.98%)
					tir.StorageFlatten_impl: 2623us [10us] (0.01%; 99.09%)
						tir.BufferShapeLegalize: 277us [277us] (0.00%; 10.55%)
						tir.BufferStrideLegalize: 324us [324us] (0.00%; 12.35%)
						tir.ThreadScopePropagate: 75us [75us] (0.00%; 2.86%)
						tir.BufferBindUnwrapper: 342us [342us] (0.00%; 13.05%)
						tir.ApplyLayoutTransforms: 6us [6us] (0.00%; 0.22%)
						tir.StorageFlattener: 1252us [1252us] (0.00%; 47.71%)
						tir.AssertSimplifier: 337us [337us] (0.00%; 12.86%)
				tir.LowerCrossThreadReduction: 8us [8us] (0.00%; 0.03%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 51us [51us] (0.00%; 0.21%)
				tir.InjectSoftwarePipeline: 62us [62us] (0.00%; 0.26%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 77us [4us] (0.00%; 0.32%)
					tir.BF16Promote: 27us [27us] (0.00%; 35.25%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 25.28%)
					tir.BF16TypeLowering: 26us [26us] (0.00%; 34.27%)
				tir.NarrowDataType: 295us [295us] (0.00%; 1.22%)
				tir.Simplify: 1142us [1142us] (0.00%; 4.74%)
				tir.LoopPartition: 51us [51us] (0.00%; 0.21%)
				tir.VectorizeLoop: 50us [50us] (0.00%; 0.21%)
				tir.InjectVirtualThread: 198us [198us] (0.00%; 0.82%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.04%)
				tir.StorageRewrite: 158us [158us] (0.00%; 0.65%)
				tir.LowerVtcmAlloc: 18us [18us] (0.00%; 0.07%)
				tir.UnrollLoop: 342us [342us] (0.00%; 1.42%)
				tir.RenormalizeSplitPattern: 522us [522us] (0.00%; 2.16%)
				tir.Simplify: 2115us [2115us] (0.01%; 8.77%)
				tir.RemoveNoOp: 49us [49us] (0.00%; 0.20%)
				tir.RewriteUnsafeSelect: 70us [70us] (0.00%; 0.29%)
				tir.HoistIfThenElse: 2251us [6us] (0.01%; 9.33%)
					tir.InsertHoistIfThenElse: 379us [379us] (0.00%; 16.83%)
					tir.Simplify: 1787us [1787us] (0.01%; 79.39%)
					tir.RemoveNoOp: 79us [79us] (0.00%; 3.50%)
				tir.CommonSubexprElimTIR: 13647us [13647us] (0.04%; 56.58%)
			tir.BindParams: 29us [29us] (0.00%; 0.00%)
			sequential: 3275us [22us] (0.01%; 0.28%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.41%)
				tir.TextureFlatten: 149us [149us] (0.00%; 4.55%)
				tir.StorageFlatten: 1149us [21us] (0.00%; 35.10%)
					tir.StorageFlatten_impl: 1128us [8us] (0.00%; 98.16%)
						tir.BufferShapeLegalize: 125us [125us] (0.00%; 11.05%)
						tir.BufferStrideLegalize: 116us [116us] (0.00%; 10.32%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.21%)
						tir.BufferBindUnwrapper: 140us [140us] (0.00%; 12.43%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.34%)
						tir.StorageFlattener: 555us [555us] (0.00%; 49.22%)
						tir.AssertSimplifier: 166us [166us] (0.00%; 14.71%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.16%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.17%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.13%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.12%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.19%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.13%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.57%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 0.78%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.13%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.12%)
				tir.BF16Legalize: 71us [4us] (0.00%; 2.16%)
					tir.BF16Promote: 14us [14us] (0.00%; 19.66%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 13.63%)
					tir.BF16TypeLowering: 43us [43us] (0.00%; 60.84%)
				tir.NarrowDataType: 193us [193us] (0.00%; 5.88%)
				tir.Simplify: 238us [238us] (0.00%; 7.27%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.60%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.50%)
				tir.InjectVirtualThread: 42us [42us] (0.00%; 1.28%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.19%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.06%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.20%)
				tir.UnrollLoop: 11us [11us] (0.00%; 0.33%)
				tir.RenormalizeSplitPattern: 68us [68us] (0.00%; 2.07%)
				tir.Simplify: 108us [108us] (0.00%; 3.29%)
				tir.RemoveNoOp: 13us [13us] (0.00%; 0.41%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.18%)
				tir.HoistIfThenElse: 152us [4us] (0.00%; 4.66%)
					tir.InsertHoistIfThenElse: 23us [23us] (0.00%; 14.85%)
					tir.Simplify: 114us [114us] (0.00%; 74.80%)
					tir.RemoveNoOp: 11us [11us] (0.00%; 7.46%)
				tir.CommonSubexprElimTIR: 870us [870us] (0.00%; 26.56%)
			tir.BindParams: 14us [14us] (0.00%; 0.00%)
			sequential: 16100us [55us] (0.05%; 1.36%)
				tir.InjectPrefetch: 54us [54us] (0.00%; 0.33%)
				tir.TextureFlatten: 85us [85us] (0.00%; 0.53%)
				tir.StorageFlatten: 1292us [20us] (0.00%; 8.02%)
					tir.StorageFlatten_impl: 1272us [7us] (0.00%; 98.45%)
						tir.BufferShapeLegalize: 154us [154us] (0.00%; 12.11%)
						tir.BufferStrideLegalize: 93us [93us] (0.00%; 7.35%)
						tir.ThreadScopePropagate: 35us [35us] (0.00%; 2.76%)
						tir.BufferBindUnwrapper: 80us [80us] (0.00%; 6.31%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.33%)
						tir.StorageFlattener: 863us [863us] (0.00%; 67.84%)
						tir.AssertSimplifier: 34us [34us] (0.00%; 2.70%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.05%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 41us [41us] (0.00%; 0.26%)
				tir.InjectSoftwarePipeline: 105us [105us] (0.00%; 0.65%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 58us [4us] (0.00%; 0.36%)
					tir.BF16Promote: 17us [17us] (0.00%; 28.69%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 26.25%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 38.07%)
				tir.NarrowDataType: 293us [293us] (0.00%; 1.82%)
				tir.Simplify: 597us [597us] (0.00%; 3.71%)
				tir.LoopPartition: 73us [73us] (0.00%; 0.45%)
				tir.VectorizeLoop: 39us [39us] (0.00%; 0.24%)
				tir.InjectVirtualThread: 47us [47us] (0.00%; 0.29%)
				tir.InjectDoubleBuffer: 33us [33us] (0.00%; 0.21%)
				tir.StorageRewrite: 263us [263us] (0.00%; 1.63%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.09%)
				tir.UnrollLoop: 164us [164us] (0.00%; 1.02%)
				tir.RenormalizeSplitPattern: 258us [258us] (0.00%; 1.60%)
				tir.Simplify: 948us [948us] (0.00%; 5.89%)
				tir.RemoveNoOp: 44us [44us] (0.00%; 0.28%)
				tir.RewriteUnsafeSelect: 49us [49us] (0.00%; 0.30%)
				tir.HoistIfThenElse: 737us [5us] (0.00%; 4.58%)
					tir.InsertHoistIfThenElse: 98us [98us] (0.00%; 13.30%)
					tir.Simplify: 605us [605us] (0.00%; 82.08%)
					tir.RemoveNoOp: 30us [30us] (0.00%; 4.01%)
				tir.CommonSubexprElimTIR: 10808us [10808us] (0.03%; 67.13%)
			tir.BindParams: 18us [18us] (0.00%; 0.00%)
			sequential: 15864us [34us] (0.05%; 1.34%)
				tir.InjectPrefetch: 27us [27us] (0.00%; 0.17%)
				tir.TextureFlatten: 126us [126us] (0.00%; 0.80%)
				tir.StorageFlatten: 1206us [43us] (0.00%; 7.60%)
					tir.StorageFlatten_impl: 1163us [15us] (0.00%; 96.45%)
						tir.BufferShapeLegalize: 124us [124us] (0.00%; 10.63%)
						tir.BufferStrideLegalize: 68us [68us] (0.00%; 5.85%)
						tir.ThreadScopePropagate: 39us [39us] (0.00%; 3.37%)
						tir.BufferBindUnwrapper: 63us [63us] (0.00%; 5.45%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.32%)
						tir.StorageFlattener: 802us [802us] (0.00%; 68.93%)
						tir.AssertSimplifier: 48us [48us] (0.00%; 4.14%)
				tir.LowerCrossThreadReduction: 7us [7us] (0.00%; 0.04%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.04%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 5us [5us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 11us [11us] (0.00%; 0.07%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 46us [46us] (0.00%; 0.29%)
				tir.InjectSoftwarePipeline: 69us [69us] (0.00%; 0.43%)
				tir.LowerOpaqueBlock: 6us [6us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 68us [5us] (0.00%; 0.43%)
					tir.BF16Promote: 19us [19us] (0.00%; 28.04%)
					tir.BF16CastElimination: 18us [18us] (0.00%; 25.84%)
					tir.BF16TypeLowering: 26us [26us] (0.00%; 38.72%)
				tir.NarrowDataType: 296us [296us] (0.00%; 1.87%)
				tir.Simplify: 658us [658us] (0.00%; 4.15%)
				tir.LoopPartition: 51us [51us] (0.00%; 0.32%)
				tir.VectorizeLoop: 47us [47us] (0.00%; 0.29%)
				tir.InjectVirtualThread: 56us [56us] (0.00%; 0.35%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.06%)
				tir.StorageRewrite: 148us [148us] (0.00%; 0.94%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.10%)
				tir.UnrollLoop: 168us [168us] (0.00%; 1.06%)
				tir.RenormalizeSplitPattern: 437us [437us] (0.00%; 2.76%)
				tir.Simplify: 794us [794us] (0.00%; 5.00%)
				tir.RemoveNoOp: 46us [46us] (0.00%; 0.29%)
				tir.RewriteUnsafeSelect: 34us [34us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 600us [5us] (0.00%; 3.78%)
					tir.InsertHoistIfThenElse: 108us [108us] (0.00%; 17.93%)
					tir.Simplify: 458us [458us] (0.00%; 76.25%)
					tir.RemoveNoOp: 30us [30us] (0.00%; 4.94%)
				tir.CommonSubexprElimTIR: 10875us [10875us] (0.03%; 68.55%)
			tir.BindParams: 17us [17us] (0.00%; 0.00%)
			sequential: 2771us [19us] (0.01%; 0.23%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.49%)
				tir.TextureFlatten: 136us [136us] (0.00%; 4.92%)
				tir.StorageFlatten: 862us [22us] (0.00%; 31.11%)
					tir.StorageFlatten_impl: 840us [8us] (0.00%; 97.49%)
						tir.BufferShapeLegalize: 117us [117us] (0.00%; 13.96%)
						tir.BufferStrideLegalize: 130us [130us] (0.00%; 15.51%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.56%)
						tir.BufferBindUnwrapper: 104us [104us] (0.00%; 12.43%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.49%)
						tir.StorageFlattener: 363us [363us] (0.00%; 43.21%)
						tir.AssertSimplifier: 100us [100us] (0.00%; 11.94%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.18%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.22%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.67%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.94%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.44%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.42%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.61%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.12%)
				tir.NarrowDataType: 107us [107us] (0.00%; 3.87%)
				tir.Simplify: 232us [232us] (0.00%; 8.36%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.72%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.61%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.61%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.23%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.27%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.24%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.33%)
				tir.RenormalizeSplitPattern: 87us [87us] (0.00%; 3.14%)
				tir.Simplify: 102us [102us] (0.00%; 3.68%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.65%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 149us [4us] (0.00%; 5.38%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 18.34%)
					tir.Simplify: 102us [102us] (0.00%; 68.46%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 10.23%)
				tir.CommonSubexprElimTIR: 803us [803us] (0.00%; 28.98%)
			tir.BindParams: 8us [8us] (0.00%; 0.00%)
			sequential: 13303us [23us] (0.04%; 1.12%)
				tir.InjectPrefetch: 22us [22us] (0.00%; 0.17%)
				tir.TextureFlatten: 90us [90us] (0.00%; 0.68%)
				tir.StorageFlatten: 959us [21us] (0.00%; 7.21%)
					tir.StorageFlatten_impl: 938us [8us] (0.00%; 97.79%)
						tir.BufferShapeLegalize: 107us [107us] (0.00%; 11.36%)
						tir.BufferStrideLegalize: 92us [92us] (0.00%; 9.82%)
						tir.ThreadScopePropagate: 35us [35us] (0.00%; 3.73%)
						tir.BufferBindUnwrapper: 59us [59us] (0.00%; 6.26%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.44%)
						tir.StorageFlattener: 597us [597us] (0.00%; 63.70%)
						tir.AssertSimplifier: 36us [36us] (0.00%; 3.80%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.04%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.04%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 38us [38us] (0.00%; 0.29%)
				tir.InjectSoftwarePipeline: 46us [46us] (0.00%; 0.35%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 56us [4us] (0.00%; 0.42%)
					tir.BF16Promote: 16us [16us] (0.00%; 28.22%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 26.25%)
					tir.BF16TypeLowering: 21us [21us] (0.00%; 38.33%)
				tir.NarrowDataType: 196us [196us] (0.00%; 1.48%)
				tir.Simplify: 485us [485us] (0.00%; 3.65%)
				tir.LoopPartition: 40us [40us] (0.00%; 0.30%)
				tir.VectorizeLoop: 39us [39us] (0.00%; 0.30%)
				tir.InjectVirtualThread: 43us [43us] (0.00%; 0.33%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.06%)
				tir.StorageRewrite: 122us [122us] (0.00%; 0.92%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.10%)
				tir.UnrollLoop: 131us [131us] (0.00%; 0.98%)
				tir.RenormalizeSplitPattern: 220us [220us] (0.00%; 1.66%)
				tir.Simplify: 712us [712us] (0.00%; 5.35%)
				tir.RemoveNoOp: 38us [38us] (0.00%; 0.29%)
				tir.RewriteUnsafeSelect: 28us [28us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 490us [4us] (0.00%; 3.68%)
					tir.InsertHoistIfThenElse: 87us [87us] (0.00%; 17.80%)
					tir.Simplify: 374us [374us] (0.00%; 76.22%)
					tir.RemoveNoOp: 25us [25us] (0.00%; 5.08%)
				tir.CommonSubexprElimTIR: 9456us [9456us] (0.03%; 71.08%)
			tir.BindParams: 15us [15us] (0.00%; 0.00%)
			sequential: 2849us [20us] (0.01%; 0.24%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.45%)
				tir.TextureFlatten: 133us [133us] (0.00%; 4.68%)
				tir.StorageFlatten: 962us [21us] (0.00%; 33.77%)
					tir.StorageFlatten_impl: 942us [8us] (0.00%; 97.85%)
						tir.BufferShapeLegalize: 145us [145us] (0.00%; 15.38%)
						tir.BufferStrideLegalize: 108us [108us] (0.00%; 11.48%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.36%)
						tir.BufferBindUnwrapper: 177us [177us] (0.00%; 18.77%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.43%)
						tir.StorageFlattener: 386us [386us] (0.00%; 41.03%)
						tir.AssertSimplifier: 101us [101us] (0.00%; 10.70%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.18%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 10us [10us] (0.00%; 0.36%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.22%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.68%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.91%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.41%)
					tir.BF16Promote: 14us [14us] (0.00%; 34.40%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.58%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 31.65%)
				tir.NarrowDataType: 106us [106us] (0.00%; 3.72%)
				tir.Simplify: 216us [216us] (0.00%; 7.58%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.69%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.58%)
				tir.InjectVirtualThread: 18us [18us] (0.00%; 0.62%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 36us [36us] (0.00%; 1.25%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.31%)
				tir.RenormalizeSplitPattern: 84us [84us] (0.00%; 2.95%)
				tir.Simplify: 101us [101us] (0.00%; 3.56%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.58%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 148us [5us] (0.00%; 5.18%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 18.17%)
					tir.Simplify: 101us [101us] (0.00%; 68.68%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 9.86%)
				tir.CommonSubexprElimTIR: 801us [801us] (0.00%; 28.11%)
			tir.BindParams: 8us [8us] (0.00%; 0.00%)
			sequential: 2804us [18us] (0.01%; 0.24%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.47%)
				tir.TextureFlatten: 145us [145us] (0.00%; 5.16%)
				tir.StorageFlatten: 952us [21us] (0.00%; 33.96%)
					tir.StorageFlatten_impl: 931us [8us] (0.00%; 97.80%)
						tir.BufferShapeLegalize: 125us [125us] (0.00%; 13.43%)
						tir.BufferStrideLegalize: 117us [117us] (0.00%; 12.56%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.41%)
						tir.BufferBindUnwrapper: 129us [129us] (0.00%; 13.83%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.44%)
						tir.StorageFlattener: 424us [424us] (0.00%; 45.50%)
						tir.AssertSimplifier: 112us [112us] (0.00%; 12.01%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.20%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.20%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.16%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.23%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.64%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 0.91%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.16%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 42us [4us] (0.00%; 1.48%)
					tir.BF16Promote: 14us [14us] (0.00%; 32.93%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.95%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.46%)
				tir.NarrowDataType: 110us [110us] (0.00%; 3.94%)
				tir.Simplify: 204us [204us] (0.00%; 7.26%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.68%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.57%)
				tir.InjectVirtualThread: 15us [15us] (0.00%; 0.52%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.23%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.31%)
				tir.RenormalizeSplitPattern: 111us [111us] (0.00%; 3.98%)
				tir.Simplify: 82us [82us] (0.00%; 2.91%)
				tir.RemoveNoOp: 13us [13us] (0.00%; 0.48%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 121us [4us] (0.00%; 4.33%)
					tir.InsertHoistIfThenElse: 24us [24us] (0.00%; 19.67%)
					tir.Simplify: 81us [81us] (0.00%; 66.66%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 10.02%)
				tir.CommonSubexprElimTIR: 794us [794us] (0.00%; 28.33%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 78126us [22us] (0.22%; 6.60%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.03%)
				tir.TextureFlatten: 58us [58us] (0.00%; 0.07%)
				tir.StorageFlatten: 901us [20us] (0.00%; 1.15%)
					tir.StorageFlatten_impl: 881us [7us] (0.00%; 97.77%)
						tir.BufferShapeLegalize: 81us [81us] (0.00%; 9.18%)
						tir.BufferStrideLegalize: 60us [60us] (0.00%; 6.77%)
						tir.ThreadScopePropagate: 35us [35us] (0.00%; 3.93%)
						tir.BufferBindUnwrapper: 57us [57us] (0.00%; 6.53%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.44%)
						tir.StorageFlattener: 605us [605us] (0.00%; 68.69%)
						tir.AssertSimplifier: 32us [32us] (0.00%; 3.64%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.01%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.01%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.01%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 40us [40us] (0.00%; 0.05%)
				tir.InjectSoftwarePipeline: 47us [47us] (0.00%; 0.06%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.01%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.01%)
				tir.BF16Legalize: 58us [4us] (0.00%; 0.07%)
					tir.BF16Promote: 17us [17us] (0.00%; 28.36%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 26.17%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 38.23%)
				tir.NarrowDataType: 204us [204us] (0.00%; 0.26%)
				tir.Simplify: 472us [472us] (0.00%; 0.60%)
				tir.LoopPartition: 42us [42us] (0.00%; 0.05%)
				tir.VectorizeLoop: 41us [41us] (0.00%; 0.05%)
				tir.InjectVirtualThread: 46us [46us] (0.00%; 0.06%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.01%)
				tir.StorageRewrite: 122us [122us] (0.00%; 0.16%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.02%)
				tir.UnrollLoop: 438us [438us] (0.00%; 0.56%)
				tir.RenormalizeSplitPattern: 347us [347us] (0.00%; 0.44%)
				tir.Simplify: 2085us [2085us] (0.01%; 2.67%)
				tir.RemoveNoOp: 52us [52us] (0.00%; 0.07%)
				tir.RewriteUnsafeSelect: 105us [105us] (0.00%; 0.13%)
				tir.HoistIfThenElse: 1577us [4us] (0.00%; 2.02%)
					tir.InsertHoistIfThenElse: 270us [270us] (0.00%; 17.10%)
					tir.Simplify: 1266us [1266us] (0.00%; 80.23%)
					tir.RemoveNoOp: 38us [38us] (0.00%; 2.41%)
				tir.CommonSubexprElimTIR: 71381us [71381us] (0.20%; 91.37%)
			tir.BindParams: 44us [44us] (0.00%; 0.00%)
			sequential: 32891us [27us] (0.09%; 2.78%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.07%)
				tir.TextureFlatten: 184us [184us] (0.00%; 0.56%)
				tir.StorageFlatten: 1595us [23us] (0.00%; 4.85%)
					tir.StorageFlatten_impl: 1572us [8us] (0.00%; 98.58%)
						tir.BufferShapeLegalize: 196us [196us] (0.00%; 12.48%)
						tir.BufferStrideLegalize: 165us [165us] (0.00%; 10.53%)
						tir.ThreadScopePropagate: 42us [42us] (0.00%; 2.69%)
						tir.BufferBindUnwrapper: 162us [162us] (0.00%; 10.29%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.26%)
						tir.StorageFlattener: 859us [859us] (0.00%; 54.66%)
						tir.AssertSimplifier: 135us [135us] (0.00%; 8.57%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.03%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 47us [47us] (0.00%; 0.14%)
				tir.InjectSoftwarePipeline: 58us [58us] (0.00%; 0.18%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.01%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.01%)
				tir.BF16Legalize: 74us [4us] (0.00%; 0.22%)
					tir.BF16Promote: 25us [25us] (0.00%; 34.01%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 25.21%)
					tir.BF16TypeLowering: 26us [26us] (0.00%; 35.34%)
				tir.NarrowDataType: 248us [248us] (0.00%; 0.76%)
				tir.Simplify: 841us [841us] (0.00%; 2.56%)
				tir.LoopPartition: 86us [86us] (0.00%; 0.26%)
				tir.VectorizeLoop: 62us [62us] (0.00%; 0.19%)
				tir.InjectVirtualThread: 162us [162us] (0.00%; 0.49%)
				tir.InjectDoubleBuffer: 11us [11us] (0.00%; 0.03%)
				tir.StorageRewrite: 148us [148us] (0.00%; 0.45%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.05%)
				tir.UnrollLoop: 453us [453us] (0.00%; 1.38%)
				tir.RenormalizeSplitPattern: 477us [477us] (0.00%; 1.45%)
				tir.Simplify: 2212us [2212us] (0.01%; 6.73%)
				tir.RemoveNoOp: 57us [57us] (0.00%; 0.17%)
				tir.RewriteUnsafeSelect: 116us [116us] (0.00%; 0.35%)
				tir.HoistIfThenElse: 2182us [6us] (0.01%; 6.63%)
					tir.InsertHoistIfThenElse: 448us [448us] (0.00%; 20.55%)
					tir.Simplify: 1673us [1673us] (0.00%; 76.68%)
					tir.RemoveNoOp: 55us [55us] (0.00%; 2.51%)
				tir.CommonSubexprElimTIR: 23768us [23768us] (0.07%; 72.26%)
			tir.BindParams: 43us [43us] (0.00%; 0.00%)
			sequential: 8954us [140us] (0.03%; 0.76%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.26%)
				tir.TextureFlatten: 81us [81us] (0.00%; 0.90%)
				tir.StorageFlatten: 874us [23us] (0.00%; 9.76%)
					tir.StorageFlatten_impl: 851us [8us] (0.00%; 97.37%)
						tir.BufferShapeLegalize: 110us [110us] (0.00%; 12.97%)
						tir.BufferStrideLegalize: 82us [82us] (0.00%; 9.59%)
						tir.ThreadScopePropagate: 33us [33us] (0.00%; 3.92%)
						tir.BufferBindUnwrapper: 54us [54us] (0.00%; 6.39%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.43%)
						tir.StorageFlattener: 529us [529us] (0.00%; 62.22%)
						tir.AssertSimplifier: 30us [30us] (0.00%; 3.52%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.05%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.05%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.04%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.10%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 70us [70us] (0.00%; 0.78%)
				tir.InjectSoftwarePipeline: 45us [45us] (0.00%; 0.50%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.04%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.04%)
				tir.BF16Legalize: 124us [4us] (0.00%; 1.38%)
					tir.BF16Promote: 41us [41us] (0.00%; 33.02%)
					tir.BF16CastElimination: 34us [34us] (0.00%; 27.71%)
					tir.BF16TypeLowering: 45us [45us] (0.00%; 36.04%)
				tir.NarrowDataType: 275us [275us] (0.00%; 3.07%)
				tir.Simplify: 453us [453us] (0.00%; 5.06%)
				tir.LoopPartition: 42us [42us] (0.00%; 0.47%)
				tir.VectorizeLoop: 42us [42us] (0.00%; 0.47%)
				tir.InjectVirtualThread: 46us [46us] (0.00%; 0.51%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.09%)
				tir.StorageRewrite: 154us [154us] (0.00%; 1.72%)
				tir.LowerVtcmAlloc: 15us [15us] (0.00%; 0.17%)
				tir.UnrollLoop: 96us [96us] (0.00%; 1.07%)
				tir.RenormalizeSplitPattern: 242us [242us] (0.00%; 2.70%)
				tir.Simplify: 589us [589us] (0.00%; 6.57%)
				tir.RemoveNoOp: 71us [71us] (0.00%; 0.80%)
				tir.RewriteUnsafeSelect: 20us [20us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 478us [6us] (0.00%; 5.34%)
					tir.InsertHoistIfThenElse: 73us [73us] (0.00%; 15.29%)
					tir.Simplify: 373us [373us] (0.00%; 77.95%)
					tir.RemoveNoOp: 26us [26us] (0.00%; 5.52%)
				tir.CommonSubexprElimTIR: 5026us [5026us] (0.01%; 56.13%)
			tir.BindParams: 14us [14us] (0.00%; 0.00%)
			sequential: 4649us [51us] (0.01%; 0.39%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.51%)
				tir.TextureFlatten: 267us [267us] (0.00%; 5.74%)
				tir.StorageFlatten: 1667us [28us] (0.00%; 35.86%)
					tir.StorageFlatten_impl: 1639us [12us] (0.00%; 98.35%)
						tir.BufferShapeLegalize: 178us [178us] (0.00%; 10.85%)
						tir.BufferStrideLegalize: 159us [159us] (0.00%; 9.67%)
						tir.ThreadScopePropagate: 15us [15us] (0.00%; 0.92%)
						tir.BufferBindUnwrapper: 202us [202us] (0.00%; 12.35%)
						tir.ApplyLayoutTransforms: 9us [9us] (0.00%; 0.58%)
						tir.StorageFlattener: 897us [897us] (0.00%; 54.72%)
						tir.AssertSimplifier: 167us [167us] (0.00%; 10.21%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.13%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.12%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.10%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.09%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.09%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.13%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.10%)
				tir.LowerMatchBuffer: 22us [22us] (0.00%; 0.47%)
				tir.InjectSoftwarePipeline: 30us [30us] (0.00%; 0.65%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.09%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.09%)
				tir.BF16Legalize: 47us [5us] (0.00%; 1.00%)
					tir.BF16Promote: 16us [16us] (0.00%; 33.87%)
					tir.BF16CastElimination: 11us [11us] (0.00%; 23.79%)
					tir.BF16TypeLowering: 15us [15us] (0.00%; 32.28%)
				tir.NarrowDataType: 131us [131us] (0.00%; 2.82%)
				tir.Simplify: 277us [277us] (0.00%; 5.95%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.43%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 0.38%)
				tir.InjectVirtualThread: 18us [18us] (0.00%; 0.39%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.13%)
				tir.StorageRewrite: 36us [36us] (0.00%; 0.78%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.14%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.19%)
				tir.RenormalizeSplitPattern: 86us [86us] (0.00%; 1.84%)
				tir.Simplify: 189us [189us] (0.00%; 4.07%)
				tir.RemoveNoOp: 19us [19us] (0.00%; 0.40%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.13%)
				tir.HoistIfThenElse: 163us [5us] (0.00%; 3.50%)
					tir.InsertHoistIfThenElse: 29us [29us] (0.00%; 18.12%)
					tir.Simplify: 113us [113us] (0.00%; 69.64%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 9.15%)
				tir.CommonSubexprElimTIR: 1514us [1514us] (0.00%; 32.57%)
			tir.BindParams: 8us [8us] (0.00%; 0.00%)
			sequential: 15831us [22us] (0.05%; 1.34%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.13%)
				tir.TextureFlatten: 61us [61us] (0.00%; 0.38%)
				tir.StorageFlatten: 962us [21us] (0.00%; 6.07%)
					tir.StorageFlatten_impl: 941us [8us] (0.00%; 97.83%)
						tir.BufferShapeLegalize: 87us [87us] (0.00%; 9.26%)
						tir.BufferStrideLegalize: 64us [64us] (0.00%; 6.78%)
						tir.ThreadScopePropagate: 37us [37us] (0.00%; 3.95%)
						tir.BufferBindUnwrapper: 59us [59us] (0.00%; 6.26%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.40%)
						tir.StorageFlattener: 651us [651us] (0.00%; 69.15%)
						tir.AssertSimplifier: 32us [32us] (0.00%; 3.39%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 57us [57us] (0.00%; 0.36%)
				tir.InjectSoftwarePipeline: 57us [57us] (0.00%; 0.36%)
				tir.LowerOpaqueBlock: 11us [11us] (0.00%; 0.07%)
				tir.FlattenBuffer: 6us [6us] (0.00%; 0.04%)
				tir.BF16Legalize: 86us [6us] (0.00%; 0.55%)
					tir.BF16Promote: 24us [24us] (0.00%; 28.21%)
					tir.BF16CastElimination: 23us [23us] (0.00%; 26.81%)
					tir.BF16TypeLowering: 33us [33us] (0.00%; 37.85%)
				tir.NarrowDataType: 250us [250us] (0.00%; 1.58%)
				tir.Simplify: 493us [493us] (0.00%; 3.12%)
				tir.LoopPartition: 43us [43us] (0.00%; 0.27%)
				tir.VectorizeLoop: 44us [44us] (0.00%; 0.28%)
				tir.InjectVirtualThread: 49us [49us] (0.00%; 0.31%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.06%)
				tir.StorageRewrite: 131us [131us] (0.00%; 0.83%)
				tir.LowerVtcmAlloc: 15us [15us] (0.00%; 0.10%)
				tir.UnrollLoop: 139us [139us] (0.00%; 0.88%)
				tir.RenormalizeSplitPattern: 243us [243us] (0.00%; 1.53%)
				tir.Simplify: 690us [690us] (0.00%; 4.36%)
				tir.RemoveNoOp: 41us [41us] (0.00%; 0.26%)
				tir.RewriteUnsafeSelect: 32us [32us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 567us [4us] (0.00%; 3.58%)
					tir.InsertHoistIfThenElse: 99us [99us] (0.00%; 17.53%)
					tir.Simplify: 436us [436us] (0.00%; 76.91%)
					tir.RemoveNoOp: 27us [27us] (0.00%; 4.80%)
				tir.CommonSubexprElimTIR: 11767us [11767us] (0.03%; 74.33%)
			tir.BindParams: 47us [47us] (0.00%; 0.00%)
			sequential: 2783us [19us] (0.01%; 0.24%)
				tir.InjectPrefetch: 28us [28us] (0.00%; 1.02%)
				tir.TextureFlatten: 140us [140us] (0.00%; 5.04%)
				tir.StorageFlatten: 830us [20us] (0.00%; 29.83%)
					tir.StorageFlatten_impl: 810us [8us] (0.00%; 97.54%)
						tir.BufferShapeLegalize: 113us [113us] (0.00%; 13.98%)
						tir.BufferStrideLegalize: 106us [106us] (0.00%; 13.11%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.55%)
						tir.BufferBindUnwrapper: 104us [104us] (0.00%; 12.82%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.49%)
						tir.StorageFlattener: 361us [361us] (0.00%; 44.59%)
						tir.AssertSimplifier: 101us [101us] (0.00%; 12.52%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.22%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.69%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.95%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.44%)
					tir.BF16Promote: 14us [14us] (0.00%; 34.23%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.61%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 31.93%)
				tir.NarrowDataType: 106us [106us] (0.00%; 3.82%)
				tir.Simplify: 257us [257us] (0.00%; 9.23%)
				tir.LoopPartition: 29us [29us] (0.00%; 1.04%)
				tir.VectorizeLoop: 20us [20us] (0.00%; 0.71%)
				tir.InjectVirtualThread: 18us [18us] (0.00%; 0.63%)
				tir.InjectDoubleBuffer: 25us [25us] (0.00%; 0.90%)
				tir.StorageRewrite: 36us [36us] (0.00%; 1.28%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.23%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.33%)
				tir.RenormalizeSplitPattern: 87us [87us] (0.00%; 3.11%)
				tir.Simplify: 107us [107us] (0.00%; 3.83%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.61%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 146us [4us] (0.00%; 5.26%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 18.70%)
					tir.Simplify: 100us [100us] (0.00%; 68.45%)
					tir.RemoveNoOp: 14us [14us] (0.00%; 9.89%)
				tir.CommonSubexprElimTIR: 770us [770us] (0.00%; 27.67%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 8580us [20us] (0.02%; 0.73%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.24%)
				tir.TextureFlatten: 56us [56us] (0.00%; 0.65%)
				tir.StorageFlatten: 861us [47us] (0.00%; 10.03%)
					tir.StorageFlatten_impl: 813us [7us] (0.00%; 94.51%)
						tir.BufferShapeLegalize: 102us [102us] (0.00%; 12.59%)
						tir.BufferStrideLegalize: 58us [58us] (0.00%; 7.14%)
						tir.ThreadScopePropagate: 33us [33us] (0.00%; 4.11%)
						tir.BufferBindUnwrapper: 55us [55us] (0.00%; 6.81%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.47%)
						tir.StorageFlattener: 522us [522us] (0.00%; 64.18%)
						tir.AssertSimplifier: 31us [31us] (0.00%; 3.78%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.06%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.10%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 38us [38us] (0.00%; 0.44%)
				tir.InjectSoftwarePipeline: 46us [46us] (0.00%; 0.54%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 80us [4us] (0.00%; 0.93%)
					tir.BF16Promote: 16us [16us] (0.00%; 20.50%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 18.62%)
					tir.BF16TypeLowering: 44us [44us] (0.00%; 55.55%)
				tir.NarrowDataType: 196us [196us] (0.00%; 2.29%)
				tir.Simplify: 445us [445us] (0.00%; 5.19%)
				tir.LoopPartition: 38us [38us] (0.00%; 0.44%)
				tir.VectorizeLoop: 39us [39us] (0.00%; 0.46%)
				tir.InjectVirtualThread: 43us [43us] (0.00%; 0.50%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.10%)
				tir.StorageRewrite: 120us [120us] (0.00%; 1.40%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.16%)
				tir.UnrollLoop: 89us [89us] (0.00%; 1.04%)
				tir.RenormalizeSplitPattern: 198us [198us] (0.00%; 2.31%)
				tir.Simplify: 567us [567us] (0.00%; 6.60%)
				tir.RemoveNoOp: 37us [37us] (0.00%; 0.43%)
				tir.RewriteUnsafeSelect: 19us [19us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 367us [5us] (0.00%; 4.28%)
					tir.InsertHoistIfThenElse: 66us [66us] (0.00%; 17.96%)
					tir.Simplify: 273us [273us] (0.00%; 74.37%)
					tir.RemoveNoOp: 24us [24us] (0.00%; 6.40%)
				tir.CommonSubexprElimTIR: 5234us [5234us] (0.01%; 61.01%)
			tir.BindParams: 11us [11us] (0.00%; 0.00%)
			sequential: 3344us [25us] (0.01%; 0.28%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.40%)
				tir.TextureFlatten: 173us [173us] (0.00%; 5.16%)
				tir.StorageFlatten: 992us [23us] (0.00%; 29.68%)
					tir.StorageFlatten_impl: 969us [9us] (0.00%; 97.67%)
						tir.BufferShapeLegalize: 118us [118us] (0.00%; 12.21%)
						tir.BufferStrideLegalize: 136us [136us] (0.00%; 14.07%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.41%)
						tir.BufferBindUnwrapper: 114us [114us] (0.00%; 11.72%)
						tir.ApplyLayoutTransforms: 5us [5us] (0.00%; 0.55%)
						tir.StorageFlattener: 447us [447us] (0.00%; 46.09%)
						tir.AssertSimplifier: 126us [126us] (0.00%; 12.98%)
				tir.LowerCrossThreadReduction: 7us [7us] (0.00%; 0.20%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.12%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.12%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.19%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.13%)
				tir.LowerMatchBuffer: 21us [21us] (0.00%; 0.62%)
				tir.InjectSoftwarePipeline: 51us [51us] (0.00%; 1.54%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.13%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.12%)
				tir.BF16Legalize: 68us [4us] (0.00%; 2.04%)
					tir.BF16Promote: 14us [14us] (0.00%; 20.25%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 13.93%)
					tir.BF16TypeLowering: 41us [41us] (0.00%; 59.44%)
				tir.NarrowDataType: 115us [115us] (0.00%; 3.44%)
				tir.Simplify: 278us [278us] (0.00%; 8.33%)
				tir.LoopPartition: 25us [25us] (0.00%; 0.74%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 0.52%)
				tir.InjectVirtualThread: 19us [19us] (0.00%; 0.56%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.20%)
				tir.StorageRewrite: 39us [39us] (0.00%; 1.16%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.22%)
				tir.UnrollLoop: 10us [10us] (0.00%; 0.30%)
				tir.RenormalizeSplitPattern: 115us [115us] (0.00%; 3.43%)
				tir.Simplify: 158us [158us] (0.00%; 4.73%)
				tir.RemoveNoOp: 27us [27us] (0.00%; 0.80%)
				tir.RewriteUnsafeSelect: 7us [7us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 213us [6us] (0.00%; 6.37%)
					tir.InsertHoistIfThenElse: 38us [38us] (0.00%; 18.02%)
					tir.Simplify: 151us [151us] (0.00%; 70.73%)
					tir.RemoveNoOp: 18us [18us] (0.00%; 8.58%)
				tir.CommonSubexprElimTIR: 919us [919us] (0.00%; 27.48%)
			tir.BindParams: 10us [10us] (0.00%; 0.00%)
			sequential: 23113us [47us] (0.07%; 1.95%)
				tir.InjectPrefetch: 23us [23us] (0.00%; 0.10%)
				tir.TextureFlatten: 253us [253us] (0.00%; 1.10%)
				tir.StorageFlatten: 1890us [22us] (0.01%; 8.18%)
					tir.StorageFlatten_impl: 1868us [8us] (0.01%; 98.83%)
						tir.BufferShapeLegalize: 264us [264us] (0.00%; 14.14%)
						tir.BufferStrideLegalize: 233us [233us] (0.00%; 12.46%)
						tir.ThreadScopePropagate: 43us [43us] (0.00%; 2.28%)
						tir.BufferBindUnwrapper: 230us [230us] (0.00%; 12.29%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.21%)
						tir.StorageFlattener: 883us [883us] (0.00%; 47.28%)
						tir.AssertSimplifier: 203us [203us] (0.00%; 10.89%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 49us [49us] (0.00%; 0.21%)
				tir.InjectSoftwarePipeline: 80us [80us] (0.00%; 0.35%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 99us [4us] (0.00%; 0.43%)
					tir.BF16Promote: 49us [49us] (0.00%; 49.27%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 19.70%)
					tir.BF16TypeLowering: 26us [26us] (0.00%; 26.79%)
				tir.NarrowDataType: 259us [259us] (0.00%; 1.12%)
				tir.Simplify: 1223us [1223us] (0.00%; 5.29%)
				tir.LoopPartition: 49us [49us] (0.00%; 0.21%)
				tir.VectorizeLoop: 49us [49us] (0.00%; 0.21%)
				tir.InjectVirtualThread: 204us [204us] (0.00%; 0.88%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.04%)
				tir.StorageRewrite: 152us [152us] (0.00%; 0.66%)
				tir.LowerVtcmAlloc: 18us [18us] (0.00%; 0.08%)
				tir.UnrollLoop: 331us [331us] (0.00%; 1.43%)
				tir.RenormalizeSplitPattern: 523us [523us] (0.00%; 2.26%)
				tir.Simplify: 1865us [1865us] (0.01%; 8.07%)
				tir.RemoveNoOp: 43us [43us] (0.00%; 0.19%)
				tir.RewriteUnsafeSelect: 72us [72us] (0.00%; 0.31%)
				tir.HoistIfThenElse: 2451us [6us] (0.01%; 10.60%)
					tir.InsertHoistIfThenElse: 399us [399us] (0.00%; 16.26%)
					tir.Simplify: 2001us [2001us] (0.01%; 81.65%)
					tir.RemoveNoOp: 46us [46us] (0.00%; 1.86%)
				tir.CommonSubexprElimTIR: 13380us [13380us] (0.04%; 57.89%)
			tir.BindParams: 21us [21us] (0.00%; 0.00%)
			sequential: 2775us [20us] (0.01%; 0.23%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.48%)
				tir.TextureFlatten: 145us [145us] (0.00%; 5.21%)
				tir.StorageFlatten: 944us [22us] (0.00%; 34.03%)
					tir.StorageFlatten_impl: 923us [8us] (0.00%; 97.71%)
						tir.BufferShapeLegalize: 128us [128us] (0.00%; 13.84%)
						tir.BufferStrideLegalize: 118us [118us] (0.00%; 12.80%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.46%)
						tir.BufferBindUnwrapper: 116us [116us] (0.00%; 12.59%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.44%)
						tir.StorageFlattener: 425us [425us] (0.00%; 46.03%)
						tir.AssertSimplifier: 111us [111us] (0.00%; 12.00%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.18%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.16%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.15%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.15%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.65%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.93%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.48%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.01%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.83%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.52%)
				tir.NarrowDataType: 109us [109us] (0.00%; 3.94%)
				tir.Simplify: 205us [205us] (0.00%; 7.37%)
				tir.LoopPartition: 18us [18us] (0.00%; 0.64%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.56%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.50%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.22%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.31%)
				tir.RenormalizeSplitPattern: 62us [62us] (0.00%; 2.25%)
				tir.Simplify: 80us [80us] (0.00%; 2.88%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.49%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 172us [5us] (0.00%; 6.21%)
					tir.InsertHoistIfThenElse: 23us [23us] (0.00%; 13.32%)
					tir.Simplify: 126us [126us] (0.00%; 73.40%)
					tir.RemoveNoOp: 18us [18us] (0.00%; 10.42%)
				tir.CommonSubexprElimTIR: 777us [777us] (0.00%; 28.01%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 2778us [19us] (0.01%; 0.23%)
				tir.InjectPrefetch: 12us [12us] (0.00%; 0.44%)
				tir.TextureFlatten: 148us [148us] (0.00%; 5.34%)
				tir.StorageFlatten: 938us [21us] (0.00%; 33.78%)
					tir.StorageFlatten_impl: 917us [8us] (0.00%; 97.72%)
						tir.BufferShapeLegalize: 126us [126us] (0.00%; 13.79%)
						tir.BufferStrideLegalize: 118us [118us] (0.00%; 12.82%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.44%)
						tir.BufferBindUnwrapper: 115us [115us] (0.00%; 12.54%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.43%)
						tir.StorageFlattener: 421us [421us] (0.00%; 45.95%)
						tir.AssertSimplifier: 112us [112us] (0.00%; 12.18%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.20%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.21%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.16%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.23%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.65%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.93%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.46%)
					tir.BF16Promote: 13us [13us] (0.00%; 32.52%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 24.44%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.22%)
				tir.NarrowDataType: 108us [108us] (0.00%; 3.90%)
				tir.Simplify: 203us [203us] (0.00%; 7.32%)
				tir.LoopPartition: 18us [18us] (0.00%; 0.66%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.57%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.52%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.21%)
				tir.StorageRewrite: 33us [33us] (0.00%; 1.19%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.29%)
				tir.RenormalizeSplitPattern: 62us [62us] (0.00%; 2.25%)
				tir.Simplify: 82us [82us] (0.00%; 2.96%)
				tir.RemoveNoOp: 13us [13us] (0.00%; 0.46%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 120us [4us] (0.00%; 4.31%)
					tir.InsertHoistIfThenElse: 23us [23us] (0.00%; 18.88%)
					tir.Simplify: 81us [81us] (0.00%; 67.82%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 9.81%)
				tir.CommonSubexprElimTIR: 837us [837us] (0.00%; 30.13%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 22940us [25us] (0.07%; 1.94%)
				tir.InjectPrefetch: 20us [20us] (0.00%; 0.09%)
				tir.TextureFlatten: 125us [125us] (0.00%; 0.55%)
				tir.StorageFlatten: 938us [35us] (0.00%; 4.09%)
					tir.StorageFlatten_impl: 904us [9us] (0.00%; 96.28%)
						tir.BufferShapeLegalize: 92us [92us] (0.00%; 10.16%)
						tir.BufferStrideLegalize: 56us [56us] (0.00%; 6.22%)
						tir.ThreadScopePropagate: 34us [34us] (0.00%; 3.73%)
						tir.BufferBindUnwrapper: 63us [63us] (0.00%; 7.01%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.40%)
						tir.StorageFlattener: 616us [616us] (0.00%; 68.20%)
						tir.AssertSimplifier: 30us [30us] (0.00%; 3.29%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 32us [32us] (0.00%; 0.14%)
				tir.InjectSoftwarePipeline: 41us [41us] (0.00%; 0.18%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 51us [4us] (0.00%; 0.22%)
					tir.BF16Promote: 15us [15us] (0.00%; 28.71%)
					tir.BF16CastElimination: 13us [13us] (0.00%; 25.05%)
					tir.BF16TypeLowering: 20us [20us] (0.00%; 38.43%)
				tir.NarrowDataType: 172us [172us] (0.00%; 0.75%)
				tir.Simplify: 406us [406us] (0.00%; 1.77%)
				tir.LoopPartition: 35us [35us] (0.00%; 0.15%)
				tir.VectorizeLoop: 37us [37us] (0.00%; 0.16%)
				tir.InjectVirtualThread: 35us [35us] (0.00%; 0.15%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.04%)
				tir.StorageRewrite: 115us [115us] (0.00%; 0.50%)
				tir.LowerVtcmAlloc: 12us [12us] (0.00%; 0.05%)
				tir.UnrollLoop: 381us [381us] (0.00%; 1.66%)
				tir.RenormalizeSplitPattern: 254us [254us] (0.00%; 1.11%)
				tir.Simplify: 1254us [1254us] (0.00%; 5.47%)
				tir.RemoveNoOp: 104us [104us] (0.00%; 0.45%)
				tir.RewriteUnsafeSelect: 82us [82us] (0.00%; 0.36%)
				tir.HoistIfThenElse: 1102us [5us] (0.00%; 4.80%)
					tir.InsertHoistIfThenElse: 226us [226us] (0.00%; 20.46%)
					tir.Simplify: 818us [818us] (0.00%; 74.22%)
					tir.RemoveNoOp: 53us [53us] (0.00%; 4.82%)
				tir.CommonSubexprElimTIR: 17667us [17667us] (0.05%; 77.01%)
			tir.BindParams: 27us [27us] (0.00%; 0.00%)
			sequential: 20450us [21us] (0.06%; 1.73%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.12%)
				tir.TextureFlatten: 185us [185us] (0.00%; 0.90%)
				tir.StorageFlatten: 1669us [23us] (0.00%; 8.16%)
					tir.StorageFlatten_impl: 1647us [8us] (0.00%; 98.64%)
						tir.BufferShapeLegalize: 194us [194us] (0.00%; 11.80%)
						tir.BufferStrideLegalize: 165us [165us] (0.00%; 10.02%)
						tir.ThreadScopePropagate: 42us [42us] (0.00%; 2.53%)
						tir.BufferBindUnwrapper: 159us [159us] (0.00%; 9.64%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.24%)
						tir.StorageFlattener: 941us [941us] (0.00%; 57.15%)
						tir.AssertSimplifier: 134us [134us] (0.00%; 8.12%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.05%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 48us [48us] (0.00%; 0.23%)
				tir.InjectSoftwarePipeline: 60us [60us] (0.00%; 0.29%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 73us [4us] (0.00%; 0.36%)
					tir.BF16Promote: 25us [25us] (0.00%; 34.19%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 25.31%)
					tir.BF16TypeLowering: 26us [26us] (0.00%; 34.97%)
				tir.NarrowDataType: 249us [249us] (0.00%; 1.22%)
				tir.Simplify: 842us [842us] (0.00%; 4.12%)
				tir.LoopPartition: 48us [48us] (0.00%; 0.23%)
				tir.VectorizeLoop: 50us [50us] (0.00%; 0.24%)
				tir.InjectVirtualThread: 132us [132us] (0.00%; 0.65%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.05%)
				tir.StorageRewrite: 145us [145us] (0.00%; 0.71%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.08%)
				tir.UnrollLoop: 243us [243us] (0.00%; 1.19%)
				tir.RenormalizeSplitPattern: 402us [402us] (0.00%; 1.97%)
				tir.Simplify: 1578us [1578us] (0.00%; 7.72%)
				tir.RemoveNoOp: 48us [48us] (0.00%; 0.24%)
				tir.RewriteUnsafeSelect: 59us [59us] (0.00%; 0.29%)
				tir.HoistIfThenElse: 1366us [36us] (0.00%; 6.68%)
					tir.InsertHoistIfThenElse: 263us [263us] (0.00%; 19.23%)
					tir.Simplify: 1029us [1029us] (0.00%; 75.38%)
					tir.RemoveNoOp: 38us [38us] (0.00%; 2.77%)
				tir.CommonSubexprElimTIR: 13138us [13138us] (0.04%; 64.25%)
			tir.BindParams: 21us [21us] (0.00%; 0.00%)
			sequential: 3004us [20us] (0.01%; 0.25%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.44%)
				tir.TextureFlatten: 131us [131us] (0.00%; 4.37%)
				tir.StorageFlatten: 784us [21us] (0.00%; 26.10%)
					tir.StorageFlatten_impl: 764us [8us] (0.00%; 97.38%)
						tir.BufferShapeLegalize: 111us [111us] (0.00%; 14.56%)
						tir.BufferStrideLegalize: 167us [167us] (0.00%; 21.82%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.67%)
						tir.BufferBindUnwrapper: 99us [99us] (0.00%; 12.92%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.56%)
						tir.StorageFlattener: 267us [267us] (0.00%; 34.94%)
						tir.AssertSimplifier: 96us [96us] (0.00%; 12.51%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.17%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.16%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.13%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.63%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.85%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.34%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.45%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.08%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.78%)
				tir.NarrowDataType: 104us [104us] (0.00%; 3.47%)
				tir.Simplify: 198us [198us] (0.00%; 6.60%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.66%)
				tir.VectorizeLoop: 19us [19us] (0.00%; 0.63%)
				tir.InjectVirtualThread: 18us [18us] (0.00%; 0.60%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.23%)
				tir.StorageRewrite: 37us [37us] (0.00%; 1.23%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.23%)
				tir.UnrollLoop: 10us [10us] (0.00%; 0.32%)
				tir.RenormalizeSplitPattern: 84us [84us] (0.00%; 2.79%)
				tir.Simplify: 167us [167us] (0.00%; 5.56%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.58%)
				tir.RewriteUnsafeSelect: 7us [7us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 187us [19us] (0.00%; 6.24%)
					tir.InsertHoistIfThenElse: 29us [29us] (0.00%; 15.73%)
					tir.Simplify: 125us [125us] (0.00%; 66.53%)
					tir.RemoveNoOp: 14us [14us] (0.00%; 7.72%)
				tir.CommonSubexprElimTIR: 1048us [1048us] (0.00%; 34.87%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 11474us [37us] (0.03%; 0.97%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.19%)
				tir.TextureFlatten: 66us [66us] (0.00%; 0.58%)
				tir.StorageFlatten: 1305us [23us] (0.00%; 11.38%)
					tir.StorageFlatten_impl: 1282us [11us] (0.00%; 98.23%)
						tir.BufferShapeLegalize: 89us [89us] (0.00%; 6.97%)
						tir.BufferStrideLegalize: 69us [69us] (0.00%; 5.35%)
						tir.ThreadScopePropagate: 89us [89us] (0.00%; 6.97%)
						tir.BufferBindUnwrapper: 93us [93us] (0.00%; 7.23%)
						tir.ApplyLayoutTransforms: 5us [5us] (0.00%; 0.39%)
						tir.StorageFlattener: 881us [881us] (0.00%; 68.71%)
						tir.AssertSimplifier: 45us [45us] (0.00%; 3.55%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.05%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.05%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.04%)
				tir.ConvertBlocksToOpaque: 5us [5us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 5us [5us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.08%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.04%)
				tir.LowerMatchBuffer: 48us [48us] (0.00%; 0.41%)
				tir.InjectSoftwarePipeline: 55us [55us] (0.00%; 0.48%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.04%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.04%)
				tir.BF16Legalize: 64us [4us] (0.00%; 0.56%)
					tir.BF16Promote: 18us [18us] (0.00%; 28.75%)
					tir.BF16CastElimination: 17us [17us] (0.00%; 26.30%)
					tir.BF16TypeLowering: 24us [24us] (0.00%; 38.03%)
				tir.NarrowDataType: 349us [349us] (0.00%; 3.04%)
				tir.Simplify: 613us [613us] (0.00%; 5.34%)
				tir.LoopPartition: 70us [70us] (0.00%; 0.61%)
				tir.VectorizeLoop: 57us [57us] (0.00%; 0.50%)
				tir.InjectVirtualThread: 77us [77us] (0.00%; 0.67%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.07%)
				tir.StorageRewrite: 131us [131us] (0.00%; 1.14%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.14%)
				tir.UnrollLoop: 129us [129us] (0.00%; 1.13%)
				tir.RenormalizeSplitPattern: 374us [374us] (0.00%; 3.26%)
				tir.Simplify: 555us [555us] (0.00%; 4.83%)
				tir.RemoveNoOp: 44us [44us] (0.00%; 0.38%)
				tir.RewriteUnsafeSelect: 20us [20us] (0.00%; 0.17%)
				tir.HoistIfThenElse: 595us [6us] (0.00%; 5.18%)
					tir.InsertHoistIfThenElse: 138us [138us] (0.00%; 23.23%)
					tir.Simplify: 421us [421us] (0.00%; 70.80%)
					tir.RemoveNoOp: 30us [30us] (0.00%; 4.97%)
				tir.CommonSubexprElimTIR: 6792us [6792us] (0.02%; 59.20%)
			tir.BindParams: 15us [15us] (0.00%; 0.00%)
			sequential: 10030us [20us] (0.03%; 0.85%)
				tir.InjectPrefetch: 22us [22us] (0.00%; 0.22%)
				tir.TextureFlatten: 68us [68us] (0.00%; 0.67%)
				tir.StorageFlatten: 1048us [20us] (0.00%; 10.45%)
					tir.StorageFlatten_impl: 1028us [7us] (0.00%; 98.07%)
						tir.BufferShapeLegalize: 94us [94us] (0.00%; 9.12%)
						tir.BufferStrideLegalize: 71us [71us] (0.00%; 6.88%)
						tir.ThreadScopePropagate: 49us [49us] (0.00%; 4.81%)
						tir.BufferBindUnwrapper: 67us [67us] (0.00%; 6.54%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.37%)
						tir.StorageFlattener: 697us [697us] (0.00%; 67.83%)
						tir.AssertSimplifier: 38us [38us] (0.00%; 3.72%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.05%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.05%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.04%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.09%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.04%)
				tir.LowerMatchBuffer: 48us [48us] (0.00%; 0.48%)
				tir.InjectSoftwarePipeline: 57us [57us] (0.00%; 0.56%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.04%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.04%)
				tir.BF16Legalize: 70us [4us] (0.00%; 0.69%)
					tir.BF16Promote: 20us [20us] (0.00%; 28.70%)
					tir.BF16CastElimination: 18us [18us] (0.00%; 26.30%)
					tir.BF16TypeLowering: 27us [27us] (0.00%; 39.19%)
				tir.NarrowDataType: 255us [255us] (0.00%; 2.55%)
				tir.Simplify: 622us [622us] (0.00%; 6.20%)
				tir.LoopPartition: 50us [50us] (0.00%; 0.49%)
				tir.VectorizeLoop: 46us [46us] (0.00%; 0.46%)
				tir.InjectVirtualThread: 58us [58us] (0.00%; 0.57%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.09%)
				tir.StorageRewrite: 139us [139us] (0.00%; 1.38%)
				tir.LowerVtcmAlloc: 18us [18us] (0.00%; 0.17%)
				tir.UnrollLoop: 130us [130us] (0.00%; 1.29%)
				tir.RenormalizeSplitPattern: 268us [268us] (0.00%; 2.68%)
				tir.Simplify: 551us [551us] (0.00%; 5.49%)
				tir.RemoveNoOp: 42us [42us] (0.00%; 0.42%)
				tir.RewriteUnsafeSelect: 20us [20us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 414us [4us] (0.00%; 4.13%)
					tir.InsertHoistIfThenElse: 72us [72us] (0.00%; 17.27%)
					tir.Simplify: 312us [312us] (0.00%; 75.22%)
					tir.RemoveNoOp: 27us [27us] (0.00%; 6.50%)
				tir.CommonSubexprElimTIR: 6035us [6035us] (0.02%; 60.17%)
			tir.BindParams: 11us [11us] (0.00%; 0.00%)
			sequential: 3233us [19us] (0.01%; 0.27%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.41%)
				tir.TextureFlatten: 147us [147us] (0.00%; 4.54%)
				tir.StorageFlatten: 924us [21us] (0.00%; 28.58%)
					tir.StorageFlatten_impl: 903us [8us] (0.00%; 97.77%)
						tir.BufferShapeLegalize: 126us [126us] (0.00%; 14.00%)
						tir.BufferStrideLegalize: 118us [118us] (0.00%; 13.12%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.55%)
						tir.BufferBindUnwrapper: 115us [115us] (0.00%; 12.72%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.45%)
						tir.StorageFlattener: 406us [406us] (0.00%; 44.98%)
						tir.AssertSimplifier: 111us [111us] (0.00%; 12.31%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.15%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.16%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.12%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.13%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.12%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.19%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.59%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.82%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.13%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.25%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.40%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 24.21%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.17%)
				tir.NarrowDataType: 109us [109us] (0.00%; 3.38%)
				tir.Simplify: 224us [224us] (0.00%; 6.92%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.63%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.49%)
				tir.InjectVirtualThread: 18us [18us] (0.00%; 0.56%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.20%)
				tir.StorageRewrite: 36us [36us] (0.00%; 1.11%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.21%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 85us [85us] (0.00%; 2.62%)
				tir.Simplify: 110us [110us] (0.00%; 3.39%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.54%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 229us [4us] (0.00%; 7.08%)
					tir.InsertHoistIfThenElse: 28us [28us] (0.00%; 12.35%)
					tir.Simplify: 181us [181us] (0.00%; 78.97%)
					tir.RemoveNoOp: 16us [16us] (0.00%; 6.81%)
				tir.CommonSubexprElimTIR: 1110us [1110us] (0.00%; 34.34%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 10896us [22us] (0.03%; 0.92%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.19%)
				tir.TextureFlatten: 69us [69us] (0.00%; 0.63%)
				tir.StorageFlatten: 1092us [20us] (0.00%; 10.03%)
					tir.StorageFlatten_impl: 1073us [7us] (0.00%; 98.18%)
						tir.BufferShapeLegalize: 91us [91us] (0.00%; 8.53%)
						tir.BufferStrideLegalize: 70us [70us] (0.00%; 6.57%)
						tir.ThreadScopePropagate: 38us [38us] (0.00%; 3.52%)
						tir.BufferBindUnwrapper: 67us [67us] (0.00%; 6.25%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.36%)
						tir.StorageFlattener: 756us [756us] (0.00%; 70.48%)
						tir.AssertSimplifier: 39us [39us] (0.00%; 3.59%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.04%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.05%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.04%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.08%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.04%)
				tir.LowerMatchBuffer: 70us [70us] (0.00%; 0.64%)
				tir.InjectSoftwarePipeline: 56us [56us] (0.00%; 0.51%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.04%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.04%)
				tir.BF16Legalize: 65us [4us] (0.00%; 0.60%)
					tir.BF16Promote: 19us [19us] (0.00%; 29.53%)
					tir.BF16CastElimination: 18us [18us] (0.00%; 26.90%)
					tir.BF16TypeLowering: 24us [24us] (0.00%; 37.43%)
				tir.NarrowDataType: 254us [254us] (0.00%; 2.33%)
				tir.Simplify: 587us [587us] (0.00%; 5.39%)
				tir.LoopPartition: 48us [48us] (0.00%; 0.44%)
				tir.VectorizeLoop: 42us [42us] (0.00%; 0.39%)
				tir.InjectVirtualThread: 59us [59us] (0.00%; 0.54%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.08%)
				tir.StorageRewrite: 130us [130us] (0.00%; 1.19%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.15%)
				tir.UnrollLoop: 132us [132us] (0.00%; 1.22%)
				tir.RenormalizeSplitPattern: 304us [304us] (0.00%; 2.79%)
				tir.Simplify: 651us [651us] (0.00%; 5.97%)
				tir.RemoveNoOp: 47us [47us] (0.00%; 0.43%)
				tir.RewriteUnsafeSelect: 22us [22us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 521us [5us] (0.00%; 4.78%)
					tir.InsertHoistIfThenElse: 79us [79us] (0.00%; 15.11%)
					tir.Simplify: 408us [408us] (0.00%; 78.36%)
					tir.RemoveNoOp: 29us [29us] (0.00%; 5.63%)
				tir.CommonSubexprElimTIR: 6634us [6634us] (0.02%; 60.88%)
			tir.BindParams: 14us [14us] (0.00%; 0.00%)
			sequential: 3346us [130us] (0.01%; 0.28%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.40%)
				tir.TextureFlatten: 150us [150us] (0.00%; 4.48%)
				tir.StorageFlatten: 903us [22us] (0.00%; 26.98%)
					tir.StorageFlatten_impl: 881us [8us] (0.00%; 97.59%)
						tir.BufferShapeLegalize: 127us [127us] (0.00%; 14.46%)
						tir.BufferStrideLegalize: 118us [118us] (0.00%; 13.41%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.57%)
						tir.BufferBindUnwrapper: 116us [116us] (0.00%; 13.17%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.47%)
						tir.StorageFlattener: 385us [385us] (0.00%; 43.67%)
						tir.AssertSimplifier: 109us [109us] (0.00%; 12.34%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.16%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.16%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.12%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.12%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.12%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.19%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.13%)
				tir.LowerMatchBuffer: 20us [20us] (0.00%; 0.58%)
				tir.InjectSoftwarePipeline: 27us [27us] (0.00%; 0.81%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.13%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 43us [4us] (0.00%; 1.29%)
					tir.BF16Promote: 15us [15us] (0.00%; 33.57%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.68%)
					tir.BF16TypeLowering: 14us [14us] (0.00%; 32.38%)
				tir.NarrowDataType: 141us [141us] (0.00%; 4.21%)
				tir.Simplify: 224us [224us] (0.00%; 6.71%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.60%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.49%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.52%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.19%)
				tir.StorageRewrite: 37us [37us] (0.00%; 1.12%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.20%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.27%)
				tir.RenormalizeSplitPattern: 86us [86us] (0.00%; 2.57%)
				tir.Simplify: 110us [110us] (0.00%; 3.28%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.54%)
				tir.RewriteUnsafeSelect: 7us [7us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 158us [4us] (0.00%; 4.73%)
					tir.InsertHoistIfThenElse: 29us [29us] (0.00%; 18.23%)
					tir.Simplify: 109us [109us] (0.00%; 69.13%)
					tir.RemoveNoOp: 16us [16us] (0.00%; 9.91%)
				tir.CommonSubexprElimTIR: 1161us [1161us] (0.00%; 34.70%)
			tir.BindParams: 8us [8us] (0.00%; 0.00%)
			sequential: 41785us [26us] (0.12%; 3.53%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.06%)
				tir.TextureFlatten: 278us [278us] (0.00%; 0.67%)
				tir.StorageFlatten: 2009us [23us] (0.01%; 4.81%)
					tir.StorageFlatten_impl: 1987us [9us] (0.01%; 98.87%)
						tir.BufferShapeLegalize: 267us [267us] (0.00%; 13.45%)
						tir.BufferStrideLegalize: 243us [243us] (0.00%; 12.24%)
						tir.ThreadScopePropagate: 42us [42us] (0.00%; 2.12%)
						tir.BufferBindUnwrapper: 232us [232us] (0.00%; 11.70%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.21%)
						tir.StorageFlattener: 975us [975us] (0.00%; 49.07%)
						tir.AssertSimplifier: 214us [214us] (0.00%; 10.77%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.01%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.01%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.02%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 47us [47us] (0.00%; 0.11%)
				tir.InjectSoftwarePipeline: 58us [58us] (0.00%; 0.14%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.01%)
				tir.FlattenBuffer: 5us [5us] (0.00%; 0.01%)
				tir.BF16Legalize: 74us [4us] (0.00%; 0.18%)
					tir.BF16Promote: 26us [26us] (0.00%; 34.41%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 25.36%)
					tir.BF16TypeLowering: 26us [26us] (0.00%; 34.65%)
				tir.NarrowDataType: 256us [256us] (0.00%; 0.61%)
				tir.Simplify: 1164us [1164us] (0.00%; 2.79%)
				tir.LoopPartition: 48us [48us] (0.00%; 0.12%)
				tir.VectorizeLoop: 50us [50us] (0.00%; 0.12%)
				tir.InjectVirtualThread: 223us [223us] (0.00%; 0.53%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.02%)
				tir.StorageRewrite: 148us [148us] (0.00%; 0.35%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.04%)
				tir.UnrollLoop: 703us [703us] (0.00%; 1.68%)
				tir.RenormalizeSplitPattern: 687us [687us] (0.00%; 1.65%)
				tir.Simplify: 3285us [3285us] (0.01%; 7.86%)
				tir.RemoveNoOp: 54us [54us] (0.00%; 0.13%)
				tir.RewriteUnsafeSelect: 136us [136us] (0.00%; 0.33%)
				tir.HoistIfThenElse: 2709us [5us] (0.01%; 6.48%)
					tir.InsertHoistIfThenElse: 522us [522us] (0.00%; 19.28%)
					tir.Simplify: 2141us [2141us] (0.01%; 79.04%)
					tir.RemoveNoOp: 41us [41us] (0.00%; 1.50%)
				tir.CommonSubexprElimTIR: 29732us [29732us] (0.09%; 71.15%)
			tir.BindParams: 36us [36us] (0.00%; 0.00%)
			sequential: 2471us [19us] (0.01%; 0.21%)
				tir.InjectPrefetch: 34us [34us] (0.00%; 1.36%)
				tir.TextureFlatten: 128us [128us] (0.00%; 5.18%)
				tir.StorageFlatten: 728us [21us] (0.00%; 29.45%)
					tir.StorageFlatten_impl: 706us [8us] (0.00%; 97.06%)
						tir.BufferShapeLegalize: 106us [106us] (0.00%; 14.95%)
						tir.BufferStrideLegalize: 97us [97us] (0.00%; 13.67%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.80%)
						tir.BufferBindUnwrapper: 94us [94us] (0.00%; 13.34%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.55%)
						tir.StorageFlattener: 292us [292us] (0.00%; 41.32%)
						tir.AssertSimplifier: 93us [93us] (0.00%; 13.21%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.22%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.22%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.17%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.17%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.17%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.24%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.75%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 1.02%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.16%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 39us [4us] (0.00%; 1.58%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.71%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.61%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.29%)
				tir.NarrowDataType: 105us [105us] (0.00%; 4.25%)
				tir.Simplify: 226us [226us] (0.00%; 9.16%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.78%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.63%)
				tir.InjectVirtualThread: 16us [16us] (0.00%; 0.64%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.24%)
				tir.StorageRewrite: 33us [33us] (0.00%; 1.32%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.24%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.33%)
				tir.RenormalizeSplitPattern: 81us [81us] (0.00%; 3.27%)
				tir.Simplify: 112us [112us] (0.00%; 4.54%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.72%)
				tir.RewriteUnsafeSelect: 5us [5us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 143us [4us] (0.00%; 5.80%)
					tir.InsertHoistIfThenElse: 26us [26us] (0.00%; 18.38%)
					tir.Simplify: 97us [97us] (0.00%; 67.86%)
					tir.RemoveNoOp: 16us [16us] (0.00%; 10.92%)
				tir.CommonSubexprElimTIR: 644us [644us] (0.00%; 26.07%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 3090us [20us] (0.01%; 0.26%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.44%)
				tir.TextureFlatten: 168us [168us] (0.00%; 5.44%)
				tir.StorageFlatten: 1015us [22us] (0.00%; 32.85%)
					tir.StorageFlatten_impl: 994us [8us] (0.00%; 97.87%)
						tir.BufferShapeLegalize: 125us [125us] (0.00%; 12.61%)
						tir.BufferStrideLegalize: 147us [147us] (0.00%; 14.75%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.33%)
						tir.BufferBindUnwrapper: 114us [114us] (0.00%; 11.46%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.41%)
						tir.StorageFlattener: 454us [454us] (0.00%; 45.73%)
						tir.AssertSimplifier: 128us [128us] (0.00%; 12.92%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.18%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.13%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.20%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.59%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.85%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.33%)
					tir.BF16Promote: 13us [13us] (0.00%; 32.09%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 24.65%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.72%)
				tir.NarrowDataType: 128us [128us] (0.00%; 4.15%)
				tir.Simplify: 208us [208us] (0.00%; 6.72%)
				tir.LoopPartition: 18us [18us] (0.00%; 0.59%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.51%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.47%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.19%)
				tir.StorageRewrite: 33us [33us] (0.00%; 1.06%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.19%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 103us [103us] (0.00%; 3.33%)
				tir.Simplify: 101us [101us] (0.00%; 3.25%)
				tir.RemoveNoOp: 19us [19us] (0.00%; 0.62%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 128us [4us] (0.00%; 4.13%)
					tir.InsertHoistIfThenElse: 26us [26us] (0.00%; 20.08%)
					tir.Simplify: 86us [86us] (0.00%; 67.55%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 9.11%)
				tir.CommonSubexprElimTIR: 951us [951us] (0.00%; 30.77%)
			tir.BindParams: 15us [15us] (0.00%; 0.00%)
			sequential: 21284us [22us] (0.06%; 1.80%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.10%)
				tir.TextureFlatten: 61us [61us] (0.00%; 0.29%)
				tir.StorageFlatten: 949us [20us] (0.00%; 4.46%)
					tir.StorageFlatten_impl: 929us [8us] (0.00%; 97.85%)
						tir.BufferShapeLegalize: 84us [84us] (0.00%; 9.05%)
						tir.BufferStrideLegalize: 63us [63us] (0.00%; 6.82%)
						tir.ThreadScopePropagate: 36us [36us] (0.00%; 3.85%)
						tir.BufferBindUnwrapper: 60us [60us] (0.00%; 6.43%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.40%)
						tir.StorageFlattener: 641us [641us] (0.00%; 68.99%)
						tir.AssertSimplifier: 34us [34us] (0.00%; 3.63%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 42us [42us] (0.00%; 0.20%)
				tir.InjectSoftwarePipeline: 48us [48us] (0.00%; 0.23%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 59us [4us] (0.00%; 0.28%)
					tir.BF16Promote: 17us [17us] (0.00%; 29.22%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 26.09%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 37.98%)
				tir.NarrowDataType: 248us [248us] (0.00%; 1.16%)
				tir.Simplify: 500us [500us] (0.00%; 2.35%)
				tir.LoopPartition: 43us [43us] (0.00%; 0.20%)
				tir.VectorizeLoop: 46us [46us] (0.00%; 0.21%)
				tir.InjectVirtualThread: 49us [49us] (0.00%; 0.23%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.04%)
				tir.StorageRewrite: 138us [138us] (0.00%; 0.65%)
				tir.LowerVtcmAlloc: 15us [15us] (0.00%; 0.07%)
				tir.UnrollLoop: 552us [552us] (0.00%; 2.59%)
				tir.RenormalizeSplitPattern: 321us [321us] (0.00%; 1.51%)
				tir.Simplify: 1408us [1408us] (0.00%; 6.61%)
				tir.RemoveNoOp: 50us [50us] (0.00%; 0.24%)
				tir.RewriteUnsafeSelect: 81us [81us] (0.00%; 0.38%)
				tir.HoistIfThenElse: 1077us [4us] (0.00%; 5.06%)
					tir.InsertHoistIfThenElse: 217us [217us] (0.00%; 20.17%)
					tir.Simplify: 822us [822us] (0.00%; 76.34%)
					tir.RemoveNoOp: 33us [33us] (0.00%; 3.09%)
				tir.CommonSubexprElimTIR: 15505us [15505us] (0.04%; 72.85%)
			tir.BindParams: 30us [30us] (0.00%; 0.00%)
			sequential: 15054us [43us] (0.04%; 1.27%)
				tir.InjectPrefetch: 37us [37us] (0.00%; 0.24%)
				tir.TextureFlatten: 252us [252us] (0.00%; 1.68%)
				tir.StorageFlatten: 2069us [32us] (0.01%; 13.74%)
					tir.StorageFlatten_impl: 2037us [12us] (0.01%; 98.45%)
						tir.BufferShapeLegalize: 200us [200us] (0.00%; 9.84%)
						tir.BufferStrideLegalize: 174us [174us] (0.00%; 8.53%)
						tir.ThreadScopePropagate: 43us [43us] (0.00%; 2.11%)
						tir.BufferBindUnwrapper: 179us [179us] (0.00%; 8.79%)
						tir.ApplyLayoutTransforms: 5us [5us] (0.00%; 0.24%)
						tir.StorageFlattener: 1086us [1086us] (0.00%; 53.33%)
						tir.AssertSimplifier: 337us [337us] (0.00%; 16.57%)
				tir.LowerCrossThreadReduction: 14us [14us] (0.00%; 0.09%)
				tir.LowerInitBlock: 9us [9us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 6us [6us] (0.00%; 0.04%)
				tir.ConvertBlocksToOpaque: 6us [6us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 6us [6us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 13us [13us] (0.00%; 0.08%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 58us [58us] (0.00%; 0.39%)
				tir.InjectSoftwarePipeline: 66us [66us] (0.00%; 0.44%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 83us [5us] (0.00%; 0.55%)
					tir.BF16Promote: 29us [29us] (0.00%; 35.22%)
					tir.BF16CastElimination: 20us [20us] (0.00%; 23.73%)
					tir.BF16TypeLowering: 29us [29us] (0.00%; 35.18%)
				tir.NarrowDataType: 290us [290us] (0.00%; 1.93%)
				tir.Simplify: 1201us [1201us] (0.00%; 7.98%)
				tir.LoopPartition: 57us [57us] (0.00%; 0.38%)
				tir.VectorizeLoop: 52us [52us] (0.00%; 0.35%)
				tir.InjectVirtualThread: 148us [148us] (0.00%; 0.98%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.07%)
				tir.StorageRewrite: 151us [151us] (0.00%; 1.00%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.11%)
				tir.UnrollLoop: 144us [144us] (0.00%; 0.96%)
				tir.RenormalizeSplitPattern: 367us [367us] (0.00%; 2.44%)
				tir.Simplify: 975us [975us] (0.00%; 6.48%)
				tir.RemoveNoOp: 47us [47us] (0.00%; 0.31%)
				tir.RewriteUnsafeSelect: 35us [35us] (0.00%; 0.23%)
				tir.HoistIfThenElse: 1000us [5us] (0.00%; 6.64%)
					tir.InsertHoistIfThenElse: 198us [198us] (0.00%; 19.84%)
					tir.Simplify: 762us [762us] (0.00%; 76.21%)
					tir.RemoveNoOp: 35us [35us] (0.00%; 3.46%)
				tir.CommonSubexprElimTIR: 7886us [7886us] (0.02%; 52.38%)
			tir.BindParams: 21us [21us] (0.00%; 0.00%)
			sequential: 3108us [44us] (0.01%; 0.26%)
				tir.InjectPrefetch: 19us [19us] (0.00%; 0.60%)
				tir.TextureFlatten: 168us [168us] (0.00%; 5.42%)
				tir.StorageFlatten: 992us [23us] (0.00%; 31.91%)
					tir.StorageFlatten_impl: 969us [10us] (0.00%; 97.70%)
						tir.BufferShapeLegalize: 155us [155us] (0.00%; 16.02%)
						tir.BufferStrideLegalize: 126us [126us] (0.00%; 12.97%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.35%)
						tir.BufferBindUnwrapper: 113us [113us] (0.00%; 11.64%)
						tir.ApplyLayoutTransforms: 6us [6us] (0.00%; 0.64%)
						tir.StorageFlattener: 419us [419us] (0.00%; 43.28%)
						tir.AssertSimplifier: 126us [126us] (0.00%; 13.03%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.21%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.20%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.62%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.83%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 84us [5us] (0.00%; 2.71%)
					tir.BF16Promote: 17us [17us] (0.00%; 20.19%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 11.14%)
					tir.BF16TypeLowering: 53us [53us] (0.00%; 62.93%)
				tir.NarrowDataType: 162us [162us] (0.00%; 5.23%)
				tir.Simplify: 290us [290us] (0.00%; 9.32%)
				tir.LoopPartition: 24us [24us] (0.00%; 0.79%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.55%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.55%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.20%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.14%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.19%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 86us [86us] (0.00%; 2.78%)
				tir.Simplify: 102us [102us] (0.00%; 3.29%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.54%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 148us [4us] (0.00%; 4.78%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 18.02%)
					tir.Simplify: 103us [103us] (0.00%; 69.09%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 10.03%)
				tir.CommonSubexprElimTIR: 785us [785us] (0.00%; 25.25%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 6828us [21us] (0.02%; 0.58%)
				tir.InjectPrefetch: 19us [19us] (0.00%; 0.28%)
				tir.TextureFlatten: 45us [45us] (0.00%; 0.66%)
				tir.StorageFlatten: 717us [19us] (0.00%; 10.51%)
					tir.StorageFlatten_impl: 698us [7us] (0.00%; 97.33%)
						tir.BufferShapeLegalize: 70us [70us] (0.00%; 10.04%)
						tir.BufferStrideLegalize: 50us [50us] (0.00%; 7.18%)
						tir.ThreadScopePropagate: 29us [29us] (0.00%; 4.14%)
						tir.BufferBindUnwrapper: 45us [45us] (0.00%; 6.40%)
						tir.ApplyLayoutTransforms: 3us [3us] (0.00%; 0.47%)
						tir.StorageFlattener: 467us [467us] (0.00%; 66.84%)
						tir.AssertSimplifier: 27us [27us] (0.00%; 3.88%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.07%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.08%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.06%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.06%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.06%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.12%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.06%)
				tir.LowerMatchBuffer: 63us [63us] (0.00%; 0.92%)
				tir.InjectSoftwarePipeline: 35us [35us] (0.00%; 0.52%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.06%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 45us [4us] (0.00%; 0.65%)
					tir.BF16Promote: 13us [13us] (0.00%; 28.13%)
					tir.BF16CastElimination: 11us [11us] (0.00%; 25.13%)
					tir.BF16TypeLowering: 17us [17us] (0.00%; 38.50%)
				tir.NarrowDataType: 231us [231us] (0.00%; 3.39%)
				tir.Simplify: 403us [403us] (0.00%; 5.91%)
				tir.LoopPartition: 32us [32us] (0.00%; 0.46%)
				tir.VectorizeLoop: 35us [35us] (0.00%; 0.51%)
				tir.InjectVirtualThread: 31us [31us] (0.00%; 0.45%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.11%)
				tir.StorageRewrite: 147us [147us] (0.00%; 2.15%)
				tir.LowerVtcmAlloc: 12us [12us] (0.00%; 0.17%)
				tir.UnrollLoop: 111us [111us] (0.00%; 1.63%)
				tir.RenormalizeSplitPattern: 143us [143us] (0.00%; 2.09%)
				tir.Simplify: 474us [474us] (0.00%; 6.94%)
				tir.RemoveNoOp: 56us [56us] (0.00%; 0.82%)
				tir.RewriteUnsafeSelect: 46us [46us] (0.00%; 0.68%)
				tir.HoistIfThenElse: 335us [5us] (0.00%; 4.91%)
					tir.InsertHoistIfThenElse: 69us [69us] (0.00%; 20.54%)
					tir.Simplify: 243us [243us] (0.00%; 72.32%)
					tir.RemoveNoOp: 19us [19us] (0.00%; 5.69%)
				tir.CommonSubexprElimTIR: 3777us [3777us] (0.01%; 55.32%)
			tir.BindParams: 14us [14us] (0.00%; 0.00%)
			sequential: 8072us [22us] (0.02%; 0.68%)
				tir.InjectPrefetch: 48us [48us] (0.00%; 0.60%)
				tir.TextureFlatten: 56us [56us] (0.00%; 0.69%)
				tir.StorageFlatten: 933us [22us] (0.00%; 11.55%)
					tir.StorageFlatten_impl: 911us [8us] (0.00%; 97.64%)
						tir.BufferShapeLegalize: 81us [81us] (0.00%; 8.85%)
						tir.BufferStrideLegalize: 57us [57us] (0.00%; 6.31%)
						tir.ThreadScopePropagate: 35us [35us] (0.00%; 3.81%)
						tir.BufferBindUnwrapper: 53us [53us] (0.00%; 5.85%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.41%)
						tir.StorageFlattener: 644us [644us] (0.00%; 70.71%)
						tir.AssertSimplifier: 29us [29us] (0.00%; 3.20%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.06%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.10%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 34us [34us] (0.00%; 0.42%)
				tir.InjectSoftwarePipeline: 45us [45us] (0.00%; 0.56%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 77us [4us] (0.00%; 0.96%)
					tir.BF16Promote: 16us [16us] (0.00%; 20.33%)
					tir.BF16CastElimination: 14us [14us] (0.00%; 18.05%)
					tir.BF16TypeLowering: 43us [43us] (0.00%; 56.20%)
				tir.NarrowDataType: 205us [205us] (0.00%; 2.54%)
				tir.Simplify: 390us [390us] (0.00%; 4.83%)
				tir.LoopPartition: 36us [36us] (0.00%; 0.45%)
				tir.VectorizeLoop: 39us [39us] (0.00%; 0.48%)
				tir.InjectVirtualThread: 39us [39us] (0.00%; 0.48%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.10%)
				tir.StorageRewrite: 119us [119us] (0.00%; 1.48%)
				tir.LowerVtcmAlloc: 13us [13us] (0.00%; 0.16%)
				tir.UnrollLoop: 120us [120us] (0.00%; 1.49%)
				tir.RenormalizeSplitPattern: 165us [165us] (0.00%; 2.04%)
				tir.Simplify: 479us [479us] (0.00%; 5.94%)
				tir.RemoveNoOp: 32us [32us] (0.00%; 0.39%)
				tir.RewriteUnsafeSelect: 25us [25us] (0.00%; 0.31%)
				tir.HoistIfThenElse: 402us [4us] (0.00%; 4.99%)
					tir.InsertHoistIfThenElse: 77us [77us] (0.00%; 19.19%)
					tir.Simplify: 299us [299us] (0.00%; 74.25%)
					tir.RemoveNoOp: 22us [22us] (0.00%; 5.50%)
				tir.CommonSubexprElimTIR: 4741us [4741us] (0.01%; 58.73%)
			tir.BindParams: 14us [14us] (0.00%; 0.00%)
			sequential: 2861us [19us] (0.01%; 0.24%)
				tir.InjectPrefetch: 12us [12us] (0.00%; 0.41%)
				tir.TextureFlatten: 146us [146us] (0.00%; 5.09%)
				tir.StorageFlatten: 993us [20us] (0.00%; 34.71%)
					tir.StorageFlatten_impl: 973us [8us] (0.00%; 97.95%)
						tir.BufferShapeLegalize: 126us [126us] (0.00%; 12.99%)
						tir.BufferStrideLegalize: 136us [136us] (0.00%; 13.97%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.38%)
						tir.BufferBindUnwrapper: 130us [130us] (0.00%; 13.31%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.45%)
						tir.StorageFlattener: 445us [445us] (0.00%; 45.75%)
						tir.AssertSimplifier: 110us [110us] (0.00%; 11.32%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.15%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.64%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.90%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.45%)
					tir.BF16Promote: 14us [14us] (0.00%; 34.49%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.32%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.32%)
				tir.NarrowDataType: 110us [110us] (0.00%; 3.83%)
				tir.Simplify: 208us [208us] (0.00%; 7.25%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.65%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.58%)
				tir.InjectVirtualThread: 15us [15us] (0.00%; 0.51%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.19%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.30%)
				tir.RenormalizeSplitPattern: 64us [64us] (0.00%; 2.23%)
				tir.Simplify: 81us [81us] (0.00%; 2.84%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.48%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 119us [4us] (0.00%; 4.15%)
					tir.InsertHoistIfThenElse: 23us [23us] (0.00%; 19.40%)
					tir.Simplify: 80us [80us] (0.00%; 67.29%)
					tir.RemoveNoOp: 11us [11us] (0.00%; 9.65%)
				tir.CommonSubexprElimTIR: 859us [859us] (0.00%; 30.02%)
			tir.BindParams: 10us [10us] (0.00%; 0.00%)
			sequential: 7677us [20us] (0.02%; 0.65%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.28%)
				tir.TextureFlatten: 52us [52us] (0.00%; 0.68%)
				tir.StorageFlatten: 818us [21us] (0.00%; 10.66%)
					tir.StorageFlatten_impl: 798us [7us] (0.00%; 97.49%)
						tir.BufferShapeLegalize: 80us [80us] (0.00%; 9.98%)
						tir.BufferStrideLegalize: 55us [55us] (0.00%; 6.83%)
						tir.ThreadScopePropagate: 32us [32us] (0.00%; 3.97%)
						tir.BufferBindUnwrapper: 50us [50us] (0.00%; 6.29%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.45%)
						tir.StorageFlattener: 522us [522us] (0.00%; 65.45%)
						tir.AssertSimplifier: 49us [49us] (0.00%; 6.09%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.06%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.07%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.10%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 33us [33us] (0.00%; 0.42%)
				tir.InjectSoftwarePipeline: 40us [40us] (0.00%; 0.51%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 51us [4us] (0.00%; 0.66%)
					tir.BF16Promote: 15us [15us] (0.00%; 28.57%)
					tir.BF16CastElimination: 13us [13us] (0.00%; 25.44%)
					tir.BF16TypeLowering: 20us [20us] (0.00%; 38.37%)
				tir.NarrowDataType: 164us [164us] (0.00%; 2.14%)
				tir.Simplify: 397us [397us] (0.00%; 5.17%)
				tir.LoopPartition: 34us [34us] (0.00%; 0.45%)
				tir.VectorizeLoop: 37us [37us] (0.00%; 0.48%)
				tir.InjectVirtualThread: 36us [36us] (0.00%; 0.47%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.10%)
				tir.StorageRewrite: 110us [110us] (0.00%; 1.43%)
				tir.LowerVtcmAlloc: 12us [12us] (0.00%; 0.15%)
				tir.UnrollLoop: 119us [119us] (0.00%; 1.55%)
				tir.RenormalizeSplitPattern: 163us [163us] (0.00%; 2.12%)
				tir.Simplify: 516us [516us] (0.00%; 6.72%)
				tir.RemoveNoOp: 34us [34us] (0.00%; 0.44%)
				tir.RewriteUnsafeSelect: 24us [24us] (0.00%; 0.32%)
				tir.HoistIfThenElse: 389us [4us] (0.00%; 5.07%)
					tir.InsertHoistIfThenElse: 77us [77us] (0.00%; 19.78%)
					tir.Simplify: 287us [287us] (0.00%; 73.63%)
					tir.RemoveNoOp: 22us [22us] (0.00%; 5.52%)
				tir.CommonSubexprElimTIR: 4558us [4558us] (0.01%; 59.37%)
			tir.BindParams: 16us [16us] (0.00%; 0.00%)
			sequential: 2695us [19us] (0.01%; 0.23%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.53%)
				tir.TextureFlatten: 146us [146us] (0.00%; 5.41%)
				tir.StorageFlatten: 835us [25us] (0.00%; 31.01%)
					tir.StorageFlatten_impl: 811us [8us] (0.00%; 97.06%)
						tir.BufferShapeLegalize: 112us [112us] (0.00%; 13.80%)
						tir.BufferStrideLegalize: 108us [108us] (0.00%; 13.34%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.57%)
						tir.BufferBindUnwrapper: 103us [103us] (0.00%; 12.67%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.48%)
						tir.StorageFlattener: 365us [365us] (0.00%; 44.98%)
						tir.AssertSimplifier: 99us [99us] (0.00%; 12.23%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.15%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.23%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.69%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 0.92%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.47%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.70%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.69%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 31.89%)
				tir.NarrowDataType: 106us [106us] (0.00%; 3.94%)
				tir.Simplify: 217us [217us] (0.00%; 8.06%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.72%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.59%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.61%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.23%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.26%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.24%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.32%)
				tir.RenormalizeSplitPattern: 85us [85us] (0.00%; 3.17%)
				tir.Simplify: 103us [103us] (0.00%; 3.81%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.66%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 147us [4us] (0.00%; 5.45%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 18.34%)
					tir.Simplify: 101us [101us] (0.00%; 68.55%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 10.12%)
				tir.CommonSubexprElimTIR: 769us [769us] (0.00%; 28.53%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 22597us [23us] (0.06%; 1.91%)
				tir.InjectPrefetch: 23us [23us] (0.00%; 0.10%)
				tir.TextureFlatten: 251us [251us] (0.00%; 1.11%)
				tir.StorageFlatten: 1854us [23us] (0.01%; 8.21%)
					tir.StorageFlatten_impl: 1831us [8us] (0.01%; 98.77%)
						tir.BufferShapeLegalize: 258us [258us] (0.00%; 14.07%)
						tir.BufferStrideLegalize: 231us [231us] (0.00%; 12.59%)
						tir.ThreadScopePropagate: 66us [66us] (0.00%; 3.59%)
						tir.BufferBindUnwrapper: 228us [228us] (0.00%; 12.47%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.22%)
						tir.StorageFlattener: 834us [834us] (0.00%; 45.56%)
						tir.AssertSimplifier: 202us [202us] (0.00%; 11.05%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 43us [43us] (0.00%; 0.19%)
				tir.InjectSoftwarePipeline: 57us [57us] (0.00%; 0.25%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 71us [4us] (0.00%; 0.31%)
					tir.BF16Promote: 24us [24us] (0.00%; 34.06%)
					tir.BF16CastElimination: 18us [18us] (0.00%; 24.87%)
					tir.BF16TypeLowering: 25us [25us] (0.00%; 35.20%)
				tir.NarrowDataType: 238us [238us] (0.00%; 1.05%)
				tir.Simplify: 1134us [1134us] (0.00%; 5.02%)
				tir.LoopPartition: 46us [46us] (0.00%; 0.20%)
				tir.VectorizeLoop: 50us [50us] (0.00%; 0.22%)
				tir.InjectVirtualThread: 199us [199us] (0.00%; 0.88%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.04%)
				tir.StorageRewrite: 142us [142us] (0.00%; 0.63%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.07%)
				tir.UnrollLoop: 343us [343us] (0.00%; 1.52%)
				tir.RenormalizeSplitPattern: 589us [589us] (0.00%; 2.61%)
				tir.Simplify: 1727us [1727us] (0.00%; 7.64%)
				tir.RemoveNoOp: 41us [41us] (0.00%; 0.18%)
				tir.RewriteUnsafeSelect: 62us [62us] (0.00%; 0.28%)
				tir.HoistIfThenElse: 1850us [5us] (0.01%; 8.18%)
					tir.InsertHoistIfThenElse: 326us [326us] (0.00%; 17.64%)
					tir.Simplify: 1486us [1486us] (0.00%; 80.33%)
					tir.RemoveNoOp: 33us [33us] (0.00%; 1.78%)
				tir.CommonSubexprElimTIR: 13786us [13786us] (0.04%; 61.01%)
			tir.BindParams: 29us [29us] (0.00%; 0.00%)
			sequential: 3160us [21us] (0.01%; 0.27%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.45%)
				tir.TextureFlatten: 149us [149us] (0.00%; 4.73%)
				tir.StorageFlatten: 1101us [22us] (0.00%; 34.85%)
					tir.StorageFlatten_impl: 1079us [9us] (0.00%; 98.02%)
						tir.BufferShapeLegalize: 187us [187us] (0.00%; 17.34%)
						tir.BufferStrideLegalize: 132us [132us] (0.00%; 12.27%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.32%)
						tir.BufferBindUnwrapper: 150us [150us] (0.00%; 13.91%)
						tir.ApplyLayoutTransforms: 5us [5us] (0.00%; 0.42%)
						tir.StorageFlattener: 465us [465us] (0.00%; 43.07%)
						tir.AssertSimplifier: 117us [117us] (0.00%; 10.84%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.19%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.13%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.58%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.83%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 71us [33us] (0.00%; 2.24%)
					tir.BF16Promote: 14us [14us] (0.00%; 20.01%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 14.13%)
					tir.BF16TypeLowering: 14us [14us] (0.00%; 19.64%)
				tir.NarrowDataType: 115us [115us] (0.00%; 3.65%)
				tir.Simplify: 318us [318us] (0.00%; 10.05%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.64%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.54%)
				tir.InjectVirtualThread: 32us [32us] (0.00%; 1.02%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.21%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.11%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.21%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 72us [72us] (0.00%; 2.27%)
				tir.Simplify: 91us [91us] (0.00%; 2.87%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.53%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 176us [32us] (0.00%; 5.56%)
					tir.InsertHoistIfThenElse: 24us [24us] (0.00%; 13.85%)
					tir.Simplify: 108us [108us] (0.00%; 61.26%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 6.71%)
				tir.CommonSubexprElimTIR: 794us [794us] (0.00%; 25.12%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 4850us [21us] (0.01%; 0.41%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.28%)
				tir.TextureFlatten: 39us [39us] (0.00%; 0.80%)
				tir.StorageFlatten: 410us [21us] (0.00%; 8.46%)
					tir.StorageFlatten_impl: 390us [8us] (0.00%; 94.92%)
						tir.BufferShapeLegalize: 50us [50us] (0.00%; 12.86%)
						tir.BufferStrideLegalize: 33us [33us] (0.00%; 8.36%)
						tir.ThreadScopePropagate: 43us [43us] (0.00%; 10.94%)
						tir.BufferBindUnwrapper: 31us [31us] (0.00%; 7.87%)
						tir.ApplyLayoutTransforms: 25us [25us] (0.00%; 6.30%)
						tir.StorageFlattener: 183us [183us] (0.00%; 46.96%)
						tir.AssertSimplifier: 19us [19us] (0.00%; 4.76%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.10%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.10%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.09%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.08%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.08%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.15%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.09%)
				tir.LowerMatchBuffer: 23us [23us] (0.00%; 0.47%)
				tir.InjectSoftwarePipeline: 29us [29us] (0.00%; 0.59%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.09%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.08%)
				tir.BF16Legalize: 42us [4us] (0.00%; 0.86%)
					tir.BF16Promote: 12us [12us] (0.00%; 28.24%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 24.98%)
					tir.BF16TypeLowering: 15us [15us] (0.00%; 37.12%)
				tir.NarrowDataType: 116us [116us] (0.00%; 2.39%)
				tir.Simplify: 293us [293us] (0.00%; 6.03%)
				tir.LoopPartition: 25us [25us] (0.00%; 0.51%)
				tir.VectorizeLoop: 5us [5us] (0.00%; 0.10%)
				tir.InjectVirtualThread: 26us [26us] (0.00%; 0.54%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.14%)
				tir.StorageRewrite: 64us [64us] (0.00%; 1.32%)
				tir.LowerVtcmAlloc: 9us [9us] (0.00%; 0.19%)
				tir.UnrollLoop: 12us [12us] (0.00%; 0.24%)
				tir.RenormalizeSplitPattern: 152us [152us] (0.00%; 3.14%)
				tir.Simplify: 182us [182us] (0.00%; 3.75%)
				tir.RemoveNoOp: 29us [29us] (0.00%; 0.60%)
				tir.RewriteUnsafeSelect: 8us [8us] (0.00%; 0.16%)
				tir.HoistIfThenElse: 262us [4us] (0.00%; 5.41%)
					tir.InsertHoistIfThenElse: 47us [47us] (0.00%; 18.00%)
					tir.Simplify: 184us [184us] (0.00%; 69.99%)
					tir.RemoveNoOp: 27us [27us] (0.00%; 10.35%)
				tir.CommonSubexprElimTIR: 3042us [3042us] (0.01%; 62.72%)
			tir.BindParams: 15us [15us] (0.00%; 0.00%)
			sequential: 1786us [20us] (0.01%; 0.15%)
				tir.InjectPrefetch: 15us [15us] (0.00%; 0.81%)
				tir.TextureFlatten: 129us [129us] (0.00%; 7.22%)
				tir.StorageFlatten: 879us [22us] (0.00%; 49.21%)
					tir.StorageFlatten_impl: 857us [8us] (0.00%; 97.52%)
						tir.BufferShapeLegalize: 93us [93us] (0.00%; 10.84%)
						tir.BufferStrideLegalize: 119us [119us] (0.00%; 13.85%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.49%)
						tir.BufferBindUnwrapper: 84us [84us] (0.00%; 9.79%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.52%)
						tir.StorageFlattener: 456us [456us] (0.00%; 53.16%)
						tir.AssertSimplifier: 81us [81us] (0.00%; 9.41%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.31%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.31%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.24%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.23%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.23%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.36%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.23%)
				tir.LowerMatchBuffer: 14us [14us] (0.00%; 0.79%)
				tir.InjectSoftwarePipeline: 21us [21us] (0.00%; 1.18%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.25%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.23%)
				tir.BF16Legalize: 36us [4us] (0.00%; 1.99%)
					tir.BF16Promote: 12us [12us] (0.00%; 33.60%)
					tir.BF16CastElimination: 8us [8us] (0.00%; 22.01%)
					tir.BF16TypeLowering: 11us [11us] (0.00%; 32.10%)
				tir.NarrowDataType: 84us [84us] (0.00%; 4.72%)
				tir.Simplify: 147us [147us] (0.00%; 8.25%)
				tir.LoopPartition: 15us [15us] (0.00%; 0.85%)
				tir.VectorizeLoop: 15us [15us] (0.00%; 0.84%)
				tir.InjectVirtualThread: 10us [10us] (0.00%; 0.55%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.33%)
				tir.StorageRewrite: 28us [28us] (0.00%; 1.59%)
				tir.LowerVtcmAlloc: 5us [5us] (0.00%; 0.26%)
				tir.UnrollLoop: 7us [7us] (0.00%; 0.39%)
				tir.RenormalizeSplitPattern: 33us [33us] (0.00%; 1.87%)
				tir.Simplify: 34us [34us] (0.00%; 1.89%)
				tir.RemoveNoOp: 11us [11us] (0.00%; 0.62%)
				tir.RewriteUnsafeSelect: 4us [4us] (0.00%; 0.25%)
				tir.HoistIfThenElse: 63us [4us] (0.00%; 3.52%)
					tir.InsertHoistIfThenElse: 16us [16us] (0.00%; 25.86%)
					tir.Simplify: 34us [34us] (0.00%; 54.18%)
					tir.RemoveNoOp: 8us [8us] (0.00%; 13.39%)
				tir.CommonSubexprElimTIR: 167us [167us] (0.00%; 9.35%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 2125us [21us] (0.01%; 0.18%)
				tir.InjectPrefetch: 20us [20us] (0.00%; 0.92%)
				tir.TextureFlatten: 35us [35us] (0.00%; 1.65%)
				tir.StorageFlatten: 542us [23us] (0.00%; 25.49%)
					tir.StorageFlatten_impl: 519us [9us] (0.00%; 95.82%)
						tir.BufferShapeLegalize: 47us [47us] (0.00%; 9.02%)
						tir.BufferStrideLegalize: 64us [64us] (0.00%; 12.30%)
						tir.ThreadScopePropagate: 53us [53us] (0.00%; 10.23%)
						tir.BufferBindUnwrapper: 48us [48us] (0.00%; 9.30%)
						tir.ApplyLayoutTransforms: 5us [5us] (0.00%; 0.87%)
						tir.StorageFlattener: 262us [262us] (0.00%; 50.55%)
						tir.AssertSimplifier: 31us [31us] (0.00%; 6.04%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.26%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.25%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.21%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.20%)
				tir.UnifyThreadBinding: 26us [26us] (0.00%; 1.24%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.36%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.19%)
				tir.LowerMatchBuffer: 21us [21us] (0.00%; 1.00%)
				tir.InjectSoftwarePipeline: 28us [28us] (0.00%; 1.32%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.20%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.19%)
				tir.BF16Legalize: 39us [4us] (0.00%; 1.81%)
					tir.BF16Promote: 10us [10us] (0.00%; 26.89%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.09%)
					tir.BF16TypeLowering: 15us [15us] (0.00%; 38.67%)
				tir.NarrowDataType: 89us [89us] (0.00%; 4.20%)
				tir.Simplify: 231us [231us] (0.00%; 10.85%)
				tir.LoopPartition: 26us [26us] (0.00%; 1.22%)
				tir.VectorizeLoop: 28us [28us] (0.00%; 1.34%)
				tir.InjectVirtualThread: 21us [21us] (0.00%; 0.97%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.33%)
				tir.StorageRewrite: 114us [114us] (0.00%; 5.37%)
				tir.LowerVtcmAlloc: 8us [8us] (0.00%; 0.38%)
				tir.UnrollLoop: 12us [12us] (0.00%; 0.57%)
				tir.RenormalizeSplitPattern: 119us [119us] (0.00%; 5.60%)
				tir.Simplify: 73us [73us] (0.00%; 3.41%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.82%)
				tir.RewriteUnsafeSelect: 7us [7us] (0.00%; 0.31%)
				tir.HoistIfThenElse: 111us [4us] (0.00%; 5.24%)
					tir.InsertHoistIfThenElse: 25us [25us] (0.00%; 22.90%)
					tir.Simplify: 70us [70us] (0.00%; 62.68%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 10.71%)
				tir.CommonSubexprElimTIR: 491us [491us] (0.00%; 23.12%)
			tir.BindParams: 8us [8us] (0.00%; 0.00%)
			InferType: 8000us [8000us] (0.02%; 0.68%)
	InferType: 9018us [9018us] (0.03%; 0.73%)
	tir.ExtractPrimFuncConstants: 581us [581us] (0.00%; 0.05%)
sequential: 36923us [15us] (0.11%; 0.11%)
	tir.BindTarget: 103us [103us] (0.00%; 0.28%)
	tir.VerifyMemory: 92us [92us] (0.00%; 0.25%)
	tir.ThreadSync: 1677us [1677us] (0.00%; 4.54%)
	tir.ThreadSync: 757us [757us] (0.00%; 2.05%)
	tir.MergeDynamicSharedMemoryAllocations: 300us [300us] (0.00%; 0.81%)
	tir.ThreadSync: 500us [500us] (0.00%; 1.35%)
	tir.InferFragment: 707us [707us] (0.00%; 1.92%)
	tir.LowerThreadAllreduce: 2674us [2674us] (0.01%; 7.24%)
	tir.MakePackedAPI: 29178us [29178us] (0.08%; 79.02%)
	tir.SplitHostDevice: 920us [920us] (0.00%; 2.49%)
sequential: 72974us [21us] (0.21%; 0.21%)
	tir.Filter: 62us [62us] (0.00%; 0.09%)
	tir.BindTarget: 48us [48us] (0.00%; 0.07%)
	tir.LowerTVMBuiltin: 8593us [8593us] (0.02%; 11.78%)
	tir.LowerCustomDatatypes: 4525us [4525us] (0.01%; 6.20%)
	tir.LowerIntrin: 52269us [52269us] (0.15%; 71.63%)
	tir.LowerDeviceStorageAccessInfo: 3967us [3967us] (0.01%; 5.44%)
	tir.CombineContextCall: 3488us [3488us] (0.01%; 4.78%)
sequential: 102us [12us] (0.00%; 0.00%)
	tir.Filter: 74us [74us] (0.00%; 72.80%)
	tir.BindTarget: 3us [3us] (0.00%; 3.15%)
	tir.LowerWarpMemory: 3us [3us] (0.00%; 2.66%)
	tir.Simplify: 2us [2us] (0.00%; 2.41%)
	tir.LowerCustomDatatypes: 3us [3us] (0.00%; 2.51%)
	tir.LowerDeviceStorageAccessInfo: 2us [2us] (0.00%; 2.36%)
	tir.LowerIntrin: 2us [2us] (0.00%; 2.33%)
