

================================================================
== Vitis HLS Report for 'fpadd503_60_6167_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Tue May 20 14:30:12 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       17|       17|         3|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:20]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_1_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_1_offset"   --->   Operation 7 'read' 'c_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_0_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_0_offset"   --->   Operation 8 'read' 'c_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_offset"   --->   Operation 9 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i" [src/generic/fp_generic.c:20]   --->   Operation 10 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_215 = load i4 %i" [src/generic/fp_generic.c:23]   --->   Operation 12 'load' 'i_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i_215, i4 8" [src/generic/fp_generic.c:23]   --->   Operation 13 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.inc29.preheader.exitStub" [src/generic/fp_generic.c:23]   --->   Operation 14 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = trunc i4 %i_215" [src/generic/fp_generic.c:23]   --->   Operation 15 'trunc' 'trunc_ln23_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_215, i32 1, i32 2" [src/generic/fp_generic.c:20]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %a_offset_read, i3 %trunc_ln23_3" [src/generic/fp_generic.c:24]   --->   Operation 17 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i4 %tmp" [src/generic/fp_generic.c:24]   --->   Operation 18 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln24" [src/generic/fp_generic.c:24]   --->   Operation 19 'getelementptr' 'a_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:24]   --->   Operation 20 'load' 'a_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %c_0_offset_read, i2 %lshr_ln" [src/generic/fp_generic.c:24]   --->   Operation 21 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln24_13 = zext i3 %tmp_s" [src/generic/fp_generic.c:24]   --->   Operation 22 'zext' 'zext_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i64 %c_0, i32 0, i32 %zext_ln24_13" [src/generic/fp_generic.c:24]   --->   Operation 23 'getelementptr' 'c_0_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_517 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %c_1_offset_read, i2 %lshr_ln" [src/generic/fp_generic.c:24]   --->   Operation 24 'bitconcatenate' 'tmp_517' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln24_14 = zext i3 %tmp_517" [src/generic/fp_generic.c:24]   --->   Operation 25 'zext' 'zext_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i64 %c_1, i32 0, i32 %zext_ln24_14" [src/generic/fp_generic.c:24]   --->   Operation 26 'getelementptr' 'c_1_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%c_0_load = load i3 %c_0_addr" [src/generic/fp_generic.c:24]   --->   Operation 27 'load' 'c_0_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%c_1_load = load i3 %c_1_addr" [src/generic/fp_generic.c:24]   --->   Operation 28 'load' 'c_1_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%carry = phi i1 0, void %newFuncRoot, i1 %tmp_205, void %arrayidx57.exit" [src/generic/fp_generic.c:23]   --->   Operation 29 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %i_215, i4 1" [src/generic/fp_generic.c:23]   --->   Operation 30 'add' 'add_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i4 %i_215" [src/generic/fp_generic.c:23]   --->   Operation 31 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 32 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:24]   --->   Operation 32 'load' 'a_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln24_12 = zext i1 %carry" [src/generic/fp_generic.c:24]   --->   Operation 33 'zext' 'zext_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.52ns)   --->   "%tempReg = add i64 %a_load, i64 %zext_ln24_12" [src/generic/fp_generic.c:24]   --->   Operation 34 'add' 'tempReg' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load = load i3 %c_0_addr" [src/generic/fp_generic.c:24]   --->   Operation 35 'load' 'c_0_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 36 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load = load i3 %c_1_addr" [src/generic/fp_generic.c:24]   --->   Operation 36 'load' 'c_1_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 37 [1/1] (1.48ns)   --->   "%select_ln24 = select i1 %trunc_ln23, i64 %c_1_load, i64 %c_0_load" [src/generic/fp_generic.c:24]   --->   Operation 37 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %trunc_ln23, void %arrayidx57.case.0, void %arrayidx57.case.1" [src/generic/fp_generic.c:24]   --->   Operation 38 'br' 'br_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln23, i4 %i" [src/generic/fp_generic.c:20]   --->   Operation 39 'store' 'store_ln20' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:20]   --->   Operation 40 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:20]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/generic/fp_generic.c:23]   --->   Operation 42 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.52ns)   --->   "%add_ln24 = add i64 %select_ln24, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 43 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln24 = store i64 %add_ln24, i3 %c_0_addr" [src/generic/fp_generic.c:24]   --->   Operation 44 'store' 'store_ln24' <Predicate = (!trunc_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx57.exit" [src/generic/fp_generic.c:24]   --->   Operation 45 'br' 'br_ln24' <Predicate = (!trunc_ln23)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln24 = store i64 %add_ln24, i3 %c_1_addr" [src/generic/fp_generic.c:24]   --->   Operation 46 'store' 'store_ln24' <Predicate = (trunc_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx57.exit" [src/generic/fp_generic.c:24]   --->   Operation 47 'br' 'br_ln24' <Predicate = (trunc_ln23)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_18)   --->   "%xor_ln24 = xor i64 %add_ln24, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 48 'xor' 'xor_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_18)   --->   "%xor_ln24_16 = xor i64 %select_ln24, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 49 'xor' 'xor_ln24_16' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_18)   --->   "%or_ln24 = or i64 %xor_ln24, i64 %xor_ln24_16" [src/generic/fp_generic.c:24]   --->   Operation 50 'or' 'or_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_6)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:24]   --->   Operation 51 'bitselect' 'bit_sel' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_6)   --->   "%xor_ln24_17 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:24]   --->   Operation 52 'xor' 'xor_ln24_17' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_6)   --->   "%trunc_ln24 = trunc i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 53 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_6)   --->   "%xor_ln24_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln24_17, i63 %trunc_ln24" [src/generic/fp_generic.c:24]   --->   Operation 54 'bitconcatenate' 'xor_ln24_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_6)   --->   "%and_ln24 = and i64 %a_load, i64 %xor_ln24_s" [src/generic/fp_generic.c:24]   --->   Operation 55 'and' 'and_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln24_18 = xor i64 %or_ln24, i64 %add_ln24" [src/generic/fp_generic.c:24]   --->   Operation 56 'xor' 'xor_ln24_18' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln24_6 = or i64 %xor_ln24_18, i64 %and_ln24" [src/generic/fp_generic.c:24]   --->   Operation 57 'or' 'or_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln24_6, i32 63" [src/generic/fp_generic.c:23]   --->   Operation 58 'bitselect' 'tmp_205' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [src/generic/fp_generic.c:23]   --->   Operation 59 'br' 'br_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ c_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0110]
c_1_offset_read        (read             ) [ 0000]
c_0_offset_read        (read             ) [ 0000]
a_offset_read          (read             ) [ 0000]
store_ln20             (store            ) [ 0000]
br_ln0                 (br               ) [ 0111]
i_215                  (load             ) [ 0010]
icmp_ln23              (icmp             ) [ 0111]
br_ln23                (br               ) [ 0000]
trunc_ln23_3           (trunc            ) [ 0000]
lshr_ln                (partselect       ) [ 0000]
tmp                    (bitconcatenate   ) [ 0000]
zext_ln24              (zext             ) [ 0000]
a_addr                 (getelementptr    ) [ 0010]
tmp_s                  (bitconcatenate   ) [ 0000]
zext_ln24_13           (zext             ) [ 0000]
c_0_addr               (getelementptr    ) [ 0111]
tmp_517                (bitconcatenate   ) [ 0000]
zext_ln24_14           (zext             ) [ 0000]
c_1_addr               (getelementptr    ) [ 0111]
carry                  (phi              ) [ 0010]
add_ln23               (add              ) [ 0000]
trunc_ln23             (trunc            ) [ 0101]
a_load                 (load             ) [ 0101]
zext_ln24_12           (zext             ) [ 0000]
tempReg                (add              ) [ 0101]
c_0_load               (load             ) [ 0000]
c_1_load               (load             ) [ 0000]
select_ln24            (select           ) [ 0101]
br_ln24                (br               ) [ 0000]
store_ln20             (store            ) [ 0000]
specpipeline_ln20      (specpipeline     ) [ 0000]
speclooptripcount_ln20 (speclooptripcount) [ 0000]
specloopname_ln23      (specloopname     ) [ 0000]
add_ln24               (add              ) [ 0000]
store_ln24             (store            ) [ 0000]
br_ln24                (br               ) [ 0000]
store_ln24             (store            ) [ 0000]
br_ln24                (br               ) [ 0000]
xor_ln24               (xor              ) [ 0000]
xor_ln24_16            (xor              ) [ 0000]
or_ln24                (or               ) [ 0000]
bit_sel                (bitselect        ) [ 0000]
xor_ln24_17            (xor              ) [ 0000]
trunc_ln24             (trunc            ) [ 0000]
xor_ln24_s             (bitconcatenate   ) [ 0000]
and_ln24               (and              ) [ 0000]
xor_ln24_18            (xor              ) [ 0000]
or_ln24_6              (or               ) [ 0000]
tmp_205                (bitselect        ) [ 0111]
br_ln23                (br               ) [ 0111]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_0_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c_1_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="c_1_offset_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_1_offset_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="c_0_offset_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_0_offset_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="a_offset_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="a_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="c_0_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="3" slack="0"/>
<pin id="99" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="c_1_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="2"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="117" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_0_load/1 store_ln24/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="2"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="127" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_1_load/1 store_ln24/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="carry_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="carry_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln20_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="4" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_215_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_215/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln23_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln23_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="lshr_ln_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="3" slack="0"/>
<pin id="163" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln24_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_s_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="2" slack="0"/>
<pin id="185" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln24_13_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_13/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_517_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="2" slack="0"/>
<pin id="198" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_517/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln24_14_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_14/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln23_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="1"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln23_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln24_12_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_12/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tempReg_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln24_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="0" index="2" bw="64" slack="0"/>
<pin id="229" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln20_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="1"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln24_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="0" index="1" bw="64" slack="1"/>
<pin id="241" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="xor_ln24_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="1"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="xor_ln24_16_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="1"/>
<pin id="251" dir="0" index="1" bw="64" slack="1"/>
<pin id="252" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_16/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="or_ln24_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="bit_sel_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="1"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="xor_ln24_17_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_17/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln24_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xor_ln24_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="63" slack="0"/>
<pin id="279" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln24_s/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="and_ln24_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="0" index="1" bw="64" slack="0"/>
<pin id="286" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="xor_ln24_18_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_18/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="or_ln24_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_6/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_205_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="0" index="2" bw="7" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_205/3 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="315" class="1005" name="i_215_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="1"/>
<pin id="317" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_215 "/>
</bind>
</comp>

<comp id="321" class="1005" name="icmp_ln23_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="325" class="1005" name="a_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="c_0_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="1"/>
<pin id="332" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="c_1_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="1"/>
<pin id="338" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="trunc_ln23_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="346" class="1005" name="a_load_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="1"/>
<pin id="348" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="351" class="1005" name="tempReg_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="360" class="1005" name="select_ln24_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_205_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_205 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="95" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="128"><net_src comp="102" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="145" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="145" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="76" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="154" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="70" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="158" pin="4"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="64" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="158" pin="4"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="133" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="89" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="212" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="119" pin="7"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="109" pin="7"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="207" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="238" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="243"><net_src comp="238" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="257"><net_src comp="244" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="266" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="275" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="253" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="238" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="283" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="294" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="60" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="318"><net_src comp="145" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="324"><net_src comp="148" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="82" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="333"><net_src comp="95" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="339"><net_src comp="102" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="345"><net_src comp="212" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="89" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="354"><net_src comp="219" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="363"><net_src comp="225" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="369"><net_src comp="300" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="133" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_0 | {3 }
	Port: c_1 | {3 }
 - Input state : 
	Port: fpadd503.60.6167_Pipeline_VITIS_LOOP_23_1 : a_offset | {1 }
	Port: fpadd503.60.6167_Pipeline_VITIS_LOOP_23_1 : a | {1 2 }
	Port: fpadd503.60.6167_Pipeline_VITIS_LOOP_23_1 : c_0_offset | {1 }
	Port: fpadd503.60.6167_Pipeline_VITIS_LOOP_23_1 : c_0 | {1 2 }
	Port: fpadd503.60.6167_Pipeline_VITIS_LOOP_23_1 : c_1_offset | {1 }
	Port: fpadd503.60.6167_Pipeline_VITIS_LOOP_23_1 : c_1 | {1 2 }
  - Chain level:
	State 1
		store_ln20 : 1
		i_215 : 1
		icmp_ln23 : 2
		br_ln23 : 3
		trunc_ln23_3 : 2
		lshr_ln : 2
		tmp : 3
		zext_ln24 : 4
		a_addr : 5
		a_load : 6
		tmp_s : 3
		zext_ln24_13 : 4
		c_0_addr : 5
		tmp_517 : 3
		zext_ln24_14 : 4
		c_1_addr : 5
		c_0_load : 6
		c_1_load : 6
	State 2
		zext_ln24_12 : 1
		tempReg : 2
		select_ln24 : 1
		br_ln24 : 1
		store_ln20 : 1
	State 3
		store_ln24 : 1
		store_ln24 : 1
		xor_ln24 : 1
		or_ln24 : 1
		xor_ln24_17 : 1
		xor_ln24_s : 1
		and_ln24 : 2
		xor_ln24_18 : 1
		or_ln24_6 : 2
		tmp_205 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       xor_ln24_fu_244      |    0    |    64   |
|    xor   |     xor_ln24_16_fu_249     |    0    |    64   |
|          |     xor_ln24_17_fu_266     |    0    |    2    |
|          |     xor_ln24_18_fu_288     |    0    |    64   |
|----------|----------------------------|---------|---------|
|          |       add_ln23_fu_207      |    0    |    13   |
|    add   |       tempReg_fu_219       |    0    |    71   |
|          |       add_ln24_fu_238      |    0    |    71   |
|----------|----------------------------|---------|---------|
|    or    |       or_ln24_fu_253       |    0    |    64   |
|          |      or_ln24_6_fu_294      |    0    |    64   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln24_fu_225     |    0    |    64   |
|----------|----------------------------|---------|---------|
|    and   |       and_ln24_fu_283      |    0    |    64   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln23_fu_148      |    0    |    13   |
|----------|----------------------------|---------|---------|
|          | c_1_offset_read_read_fu_64 |    0    |    0    |
|   read   | c_0_offset_read_read_fu_70 |    0    |    0    |
|          |  a_offset_read_read_fu_76  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln23_3_fu_154    |    0    |    0    |
|   trunc  |      trunc_ln23_fu_212     |    0    |    0    |
|          |      trunc_ln24_fu_272     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln_fu_158       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_168         |    0    |    0    |
|bitconcatenate|        tmp_s_fu_181        |    0    |    0    |
|          |       tmp_517_fu_194       |    0    |    0    |
|          |      xor_ln24_s_fu_275     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln24_fu_176      |    0    |    0    |
|   zext   |     zext_ln24_13_fu_189    |    0    |    0    |
|          |     zext_ln24_14_fu_202    |    0    |    0    |
|          |     zext_ln24_12_fu_215    |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|       bit_sel_fu_259       |    0    |    0    |
|          |       tmp_205_fu_300       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   618   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   a_addr_reg_325  |    4   |
|   a_load_reg_346  |   64   |
|  c_0_addr_reg_330 |    3   |
|  c_1_addr_reg_336 |    3   |
|   carry_reg_129   |    1   |
|   i_215_reg_315   |    4   |
|     i_reg_308     |    4   |
| icmp_ln23_reg_321 |    1   |
|select_ln24_reg_360|   64   |
|  tempReg_reg_351  |   64   |
|  tmp_205_reg_366  |    1   |
| trunc_ln23_reg_342|    1   |
+-------------------+--------+
|       Total       |   214  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_109 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_119 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |    8   ||  4.764  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   618  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   27   |
|  Register |    -   |   214  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   214  |   645  |
+-----------+--------+--------+--------+
