{"schemaVersion":{"patch":0,"major":0,"minor":3},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"precedence","kind":"identifier"},{"text":"(","kind":"text"},{"text":"condition","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"},{"text":")","kind":"text"}],"languages":["swift"]}]}],"abstract":[{"text":"A ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" precedence operation containing an ","type":"text"},{"type":"codeVoice","code":"after"},{"type":"text","text":" statement."}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"]]},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/precedence(condition:)","interfaceLanguage":"swift"},"metadata":{"externalID":"s:12VHDLMachines19TransitionConditionO10precedenceyA2C_tcACmF","modules":[{"name":"VHDLMachines"}],"role":"symbol","title":"TransitionCondition.precedence(condition:)","symbolKind":"case","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"precedence","kind":"identifier"},{"text":"(","kind":"text"},{"text":"condition","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","text":"TransitionCondition","kind":"typeIdentifier"},{"text":")","kind":"text"}],"roleHeading":"Case"},"kind":"symbol","sections":[],"variants":[{"paths":["\/documentation\/vhdlmachines\/transitioncondition\/precedence(condition:)"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition":{"title":"TransitionCondition","url":"\/documentation\/vhdlmachines\/transitioncondition","abstract":[{"type":"text","text":"A condition that labels a transition between states in an LLFSM."}],"role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TransitionCondition"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"TransitionCondition"}]},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/precedence(condition:)":{"url":"\/documentation\/vhdlmachines\/transitioncondition\/precedence(condition:)","kind":"symbol","role":"symbol","type":"topic","abstract":[{"type":"text","text":"A "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" precedence operation containing an "},{"type":"codeVoice","code":"after"},{"type":"text","text":" statement."}],"fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"precedence","kind":"identifier"},{"text":"(","kind":"text"},{"text":"condition","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":")","kind":"text"}],"title":"TransitionCondition.precedence(condition:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/precedence(condition:)"}}}