// Seed: 4075237448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_21;
  supply1 \id_22 = -1'h0;
  wire id_23;
  wire id_24;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    output supply1 id_2,
    output wor id_3,
    input tri id_4,
    input tri id_5,
    input tri0 id_6,
    input tri id_7,
    input wor id_8,
    input tri id_9,
    input wand id_10,
    input wand id_11,
    output uwire id_12
);
  wire id_14;
  nor primCall (id_3, id_1, id_4, id_8, id_6, id_5, id_9, id_7, id_11, id_14, id_10);
  always @(posedge -1'b0 - -1) begin : LABEL_0
    $signed(0);
    ;
    id_0 <= 1;
  end
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
