{
    "nl": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/53-openroad-fillinsertion/dynamic_noise_reduction.nl.v",
    "pnl": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/53-openroad-fillinsertion/dynamic_noise_reduction.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/54-odb-cellfrequencytables/dynamic_noise_reduction.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/54-odb-cellfrequencytables/dynamic_noise_reduction.odb",
    "sdc": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/53-openroad-fillinsertion/dynamic_noise_reduction.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/nom_tt_025C_1v80/dynamic_noise_reduction__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/nom_ss_100C_1v60/dynamic_noise_reduction__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/nom_ff_n40C_1v95/dynamic_noise_reduction__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/min_tt_025C_1v80/dynamic_noise_reduction__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/min_ss_100C_1v60/dynamic_noise_reduction__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/min_ff_n40C_1v95/dynamic_noise_reduction__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/max_tt_025C_1v80/dynamic_noise_reduction__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/max_ss_100C_1v60/dynamic_noise_reduction__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/max_ff_n40C_1v95/dynamic_noise_reduction__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/55-openroad-rcx/nom/dynamic_noise_reduction.nom.spef",
        "min_*": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/55-openroad-rcx/min/dynamic_noise_reduction.min.spef",
        "max_*": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/55-openroad-rcx/max/dynamic_noise_reduction.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/nom_tt_025C_1v80/dynamic_noise_reduction__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/nom_ss_100C_1v60/dynamic_noise_reduction__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/nom_ff_n40C_1v95/dynamic_noise_reduction__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/min_tt_025C_1v80/dynamic_noise_reduction__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/min_ss_100C_1v60/dynamic_noise_reduction__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/min_ff_n40C_1v95/dynamic_noise_reduction__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/max_tt_025C_1v80/dynamic_noise_reduction__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/max_ss_100C_1v60/dynamic_noise_reduction__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/56-openroad-stapostpnr/max_ff_n40C_1v95/dynamic_noise_reduction__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/05-yosys-jsonheader/dynamic_noise_reduction.h.json",
    "vh": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-03-09/28-odb-writeverilogheader/dynamic_noise_reduction.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 6,
        "design__inferred_latch__count": 0,
        "design__instance__count": 4155,
        "design__instance__area": 26506.7,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.017225056886672974,
        "power__switching__total": 0.02067684382200241,
        "power__leakage__total": 2.8011450936560323e-08,
        "power__total": 0.03790193051099777,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2517230661829499,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2517230661829499,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 1.2840840976201369,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 4.776196462407459,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1.284084,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2531241676796527,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2531241676796527,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 1.252942451920958,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -0.8296776833730442,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -5.622412028423042,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -0.8296776833730442,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 2.77439,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 11,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2513088974719,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2513088974719,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.6896246546789963,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 6.978634756487561,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.689625,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 3,
        "design__max_fanout_violation__count": 1,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25130237491144586,
        "clock__skew__worst_setup": 0.25130237491144586,
        "timing__hold__ws": 0.6757429251868422,
        "timing__setup__ws": -1.0123271396579558,
        "timing__hold__tns": 0,
        "timing__setup__tns": -7.537569004526269,
        "timing__hold__wns": 0,
        "timing__setup__wns": -1.0123271396579558,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.675743,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 33,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 256.935 267.655",
        "design__core__bbox": "5.52 10.88 251.16 255.68",
        "design__io": 52,
        "design__die__area": 68769.9,
        "design__core__area": 60132.7,
        "design__instance__count__stdcell": 4155,
        "design__instance__area__stdcell": 26506.7,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.440803,
        "design__instance__utilization__stdcell": 0.440803,
        "design__instance__count__class:inverter": 68,
        "design__instance__count__class:sequential_cell": 16,
        "design__instance__count__class:multi_input_combinational_cell": 2911,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 4330,
        "design__instance__count__class:tap_cell": 828,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 50,
        "design__io__hpwl": 12946419,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 278.42,
        "design__instance__displacement__mean": 0.064,
        "design__instance__displacement__max": 8.74,
        "route__wirelength__estimated": 73803.5,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 320,
        "design__instance__count__class:clock_buffer": 4,
        "design__instance__count__setup_buffer": 1,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 2,
        "antenna__violating__pins": 2,
        "route__antenna_violation__count": 2,
        "antenna_diodes_count": 8,
        "design__instance__count__class:antenna_cell": 8,
        "route__net": 3352,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 1447,
        "route__wirelength__iter:1": 80008,
        "route__drc_errors__iter:2": 837,
        "route__wirelength__iter:2": 79389,
        "route__drc_errors__iter:3": 740,
        "route__wirelength__iter:3": 79267,
        "route__drc_errors__iter:4": 115,
        "route__wirelength__iter:4": 79174,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 79142,
        "route__drc_errors": 0,
        "route__wirelength": 79142,
        "route__vias": 23416,
        "route__vias__singlecut": 23416,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 470.24,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2515011325940506,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2515011325940506,
        "timing__hold__ws__corner:min_tt_025C_1v80": 1.2642579563302643,
        "timing__setup__ws__corner:min_tt_025C_1v80": 4.85340581461562,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 1.264258,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2527515768220509,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2527515768220509,
        "timing__hold__ws__corner:min_ss_100C_1v60": 1.242521010138668,
        "timing__setup__ws__corner:min_ss_100C_1v60": -0.6937188797538503,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -4.2224243074900425,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -0.6937188797538503,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 2.74107,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 9,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25130237491144586,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25130237491144586,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.6757429251868422,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 7.0249794636490215,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.675743,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25197594723953587,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25197594723953587,
        "timing__hold__ws__corner:max_tt_025C_1v80": 1.3034618198176815,
        "timing__setup__ws__corner:max_tt_025C_1v80": 4.694541777082976,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 1.303462,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 3,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2534938719573088,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2534938719573088,
        "timing__hold__ws__corner:max_ss_100C_1v60": 1.2699878175224062,
        "timing__setup__ws__corner:max_ss_100C_1v60": -1.0123271396579558,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -7.537569004526269,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -1.0123271396579558,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 2.812765,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 13,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25152577954589433,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25152577954589433,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.7035324744129667,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 6.9167140639393,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.703532,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 1,
        "timing__unannotated_net_filtered__count": 0
    }
}