#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue Apr 14 10:48:06 2020
# Process ID: 16416
# Current directory: C:/Programs/Lab2_part2GuevaraNishioka
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14772 C:\Programs\Lab2_part2GuevaraNishioka\Lab2_part2GuevaraNishioka.xpr
# Log file: C:/Programs/Lab2_part2GuevaraNishioka/vivado.log
# Journal file: C:/Programs/Lab2_part2GuevaraNishioka\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Raymond Guevara/Desktop/FinallyThere/FA.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Raymond Guevara/Desktop/FinallyThere/adder_subtractor_tb.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 798.785 ; gain = 168.664
update_compile_order -fileset sources_1
open_bd_design {C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/adder_subtractor.bd}
Adding component instance block -- xilinx.com:module_ref:FA:1.0 - FA_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/FA_0'.
Given inputs for module-source, Top-module name : FA, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:FA:1.0 - FA_1
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/FA_1'.
Given inputs for module-source, Top-module name : FA, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:FA:1.0 - FA_2
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/FA_2'.
Given inputs for module-source, Top-module name : FA, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:FA:1.0 - FA_3
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/FA_3'.
Given inputs for module-source, Top-module name : FA, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:xorGate:1.0 - xorGate_0
Successfully read diagram <adder_subtractor> from BD file <C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/adder_subtractor.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 834.410 ; gain = 7.359
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 14:09:02 2020...
