
---------- Begin Simulation Statistics ----------
final_tick                               391495129000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 106483                       # Simulator instruction rate (inst/s)
host_mem_usage                                 737512                       # Number of bytes of host memory used
host_op_rate                                   106484                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4254.07                       # Real time elapsed on the host
host_tick_rate                               92028428                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   452986852                       # Number of instructions simulated
sim_ops                                     452989163                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391495                       # Number of seconds simulated
sim_ticks                                391495129000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.418966                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               57896887                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            66229206                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4711932                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         90859499                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           7873900                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        7877634                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3734                       # Number of indirect misses.
system.cpu0.branchPred.lookups              115914653                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       840696                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           356                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2896351                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 112361563                       # Number of branches committed
system.cpu0.commit.bw_lim_events             12072773                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4699                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12268820                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           450194689                       # Number of instructions committed
system.cpu0.commit.committedOps             450196252                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    721946851                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.623586                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.357659                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    498642590     69.07%     69.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    133496142     18.49%     87.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     33826809      4.69%     92.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     31930594      4.42%     96.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      7465085      1.03%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2079825      0.29%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       618170      0.09%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1814863      0.25%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     12072773      1.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    721946851                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             9243823                       # Number of function calls committed.
system.cpu0.commit.int_insts                435579086                       # Number of committed integer instructions.
system.cpu0.commit.loads                    142266935                       # Number of loads committed
system.cpu0.commit.membars                       1908                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1908      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       247539313     54.98%     54.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4370163      0.97%     55.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          838827      0.19%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      142267291     31.60%     87.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      55178734     12.26%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        450196252                       # Class of committed instruction
system.cpu0.commit.refs                     197446041                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  450194689                       # Number of Instructions Simulated
system.cpu0.committedOps                    450196252                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.739228                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.739228                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             11886715                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1816041                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            57871068                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             468965065                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               373974049                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                336405195                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2901161                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4335622                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               306130                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  115914653                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 87256579                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    354810801                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1897590                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     475334700                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          419                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                9433614                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148041                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         365945125                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          65770787                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.607076                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         725473250                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.655209                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.900000                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               385177188     53.09%     53.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               258412996     35.62%     88.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41466407      5.72%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                33562028      4.63%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4331917      0.60%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  841076      0.12%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1469      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1678677      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1492      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           725473250                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       16                       # number of floating regfile reads
system.cpu0.idleCycles                       57517758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2896931                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               113918348                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.587171                       # Inst execution rate
system.cpu0.iew.exec_refs                   204253667                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  55839178                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1269961                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            149132245                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2882                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1615291                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            56011574                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          462464965                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            148414489                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2028831                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            459749371                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                  4243                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1449389                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2901161                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              1459565                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         1759                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7544969                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          254                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4259                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      1826744                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6865308                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       832468                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4259                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        16315                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2880616                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                185956595                       # num instructions consuming a value
system.cpu0.iew.wb_count                    456736571                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.904518                       # average fanout of values written-back
system.cpu0.iew.wb_producers                168201138                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.583323                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     456741318                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               560015565                       # number of integer regfile reads
system.cpu0.int_regfile_writes              291204939                       # number of integer regfile writes
system.cpu0.ipc                              0.574968                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.574968                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2784      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            250726587     54.30%     54.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4371065      0.95%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               839054      0.18%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           149872971     32.46%     87.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           55965726     12.12%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             461778203                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     18                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 34                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     153665                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000333                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  13433      8.74%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 98491     64.09%     72.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                41739     27.16%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             461929066                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1649183519                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    456736555                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        474737914                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 462460123                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                461778203                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4842                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12268708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              233                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           143                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6147513                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    725473250                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.636520                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.793219                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          381171734     52.54%     52.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          248396390     34.24%     86.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           78123174     10.77%     97.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14930215      2.06%     99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2293171      0.32%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             311152      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             137369      0.02%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              88198      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              21847      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      725473250                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.589762                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2515663                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          238904                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           149132245                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           56011574                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    805                       # number of misc regfile reads
system.cpu0.numCycles                       782991008                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                         439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                2752520                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            286858618                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                 26286                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               377671426                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4190910                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                   16                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            567108194                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             466544158                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          299832934                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                333000125                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4845106                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2901161                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9077768                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                12974312                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       567108178                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         70250                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2538                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                   558293                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2517                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1172328685                       # The number of ROB reads
system.cpu0.rob.rob_writes                  928456902                       # The number of ROB writes
system.cpu0.timesIdled                       12337332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  805                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.574137                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 133081                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              135006                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              572                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           133839                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               630                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            883                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             253                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 136102                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          149                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           171                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              426                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    134326                       # Number of branches committed
system.cpu1.commit.bw_lim_events                68137                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            815                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           1819                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts              930809                       # Number of instructions committed
system.cpu1.commit.committedOps                931063                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples      6438531                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.144608                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.973366                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      6251942     97.10%     97.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        41353      0.64%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        15614      0.24%     97.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        16488      0.26%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        10300      0.16%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         9445      0.15%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1267      0.02%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        23985      0.37%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        68137      1.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      6438531                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                1088                       # Number of function calls committed.
system.cpu1.commit.int_insts                   930387                       # Number of committed integer instructions.
system.cpu1.commit.loads                       264548                       # Number of loads committed
system.cpu1.commit.membars                        355                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass          355      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          402032     43.18%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             19      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              38      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         264719     28.43%     71.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        263888     28.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           931063                       # Class of committed instruction
system.cpu1.commit.refs                        528619                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                     930809                       # Number of Instructions Simulated
system.cpu1.committedOps                       931063                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.984175                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.984175                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles              5940220                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  155                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              132777                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                934867                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  200612                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                   258885                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   539                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  228                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                38910                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                     136102                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   265677                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                      6148751                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  286                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                        937827                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                   1370                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.020936                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            289729                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            133711                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.144260                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples           6439166                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.145726                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.599247                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 5887047     91.43%     91.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  414648      6.44%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    8033      0.12%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   10706      0.17%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  118376      1.84%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     254      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      25      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      20      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      57      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             6439166                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          61767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 432                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                  134516                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.143393                       # Inst execution rate
system.cpu1.iew.exec_refs                      529007                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    264162                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 781140                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts               265067                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               539                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              305                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              264314                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts             932883                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts               264845                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              229                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts               932187                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  3315                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               892744                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   539                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               900465                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              62                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads          519                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          243                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          285                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect           147                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                   652528                       # num instructions consuming a value
system.cpu1.iew.wb_count                       931926                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.593889                       # average fanout of values written-back
system.cpu1.iew.wb_producers                   387529                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.143353                       # insts written-back per cycle
system.cpu1.iew.wb_sent                        932038                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 1327520                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 534122                       # number of integer regfile writes
system.cpu1.ipc                              0.143181                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.143181                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass              464      0.05%      0.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               402782     43.20%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  22      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   38      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              265086     28.43%     71.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             264012     28.31%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                932416                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      48680                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.052208                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     40      0.08%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  9854     20.24%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                38784     79.67%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                980618                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads           8352658                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses       931914                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes           934695                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                    931988                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                   932416                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                895                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           1819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            80                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          794                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples      6439166                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.144804                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.688227                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            6023591     93.55%     93.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             210341      3.27%     96.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              81335      1.26%     98.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              20313      0.32%     98.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              41241      0.64%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              44787      0.70%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              13340      0.21%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               4217      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        6439166                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.143428                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              414                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             105                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads              265067                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             264314                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    109                       # number of misc regfile reads
system.cpu1.numCycles                         6500933                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   484354807                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1696964                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps               533217                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 12954                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  209625                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                    86                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups              1327586                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                933487                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands             534889                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                   278954                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4210305                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   539                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              4240744                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    1672                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         1327574                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         12340                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               378                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   151044                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           378                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                     7302730                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1866400                       # The number of ROB writes
system.cpu1.timesIdled                            743                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.272476                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 133114                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              135454                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              580                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           133836                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               631                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            842                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             211                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 135995                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           149                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              400                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    134277                       # Number of branches committed
system.cpu2.commit.bw_lim_events                66238                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            784                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           1606                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts              930558                       # Number of instructions committed
system.cpu2.commit.committedOps                930803                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples      6747824                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.137941                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.948191                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      6559105     97.20%     97.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        42488      0.63%     97.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        16637      0.25%     98.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        16667      0.25%     98.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        10224      0.15%     98.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         9846      0.15%     98.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         1323      0.02%     98.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        25296      0.37%     99.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        66238      0.98%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      6747824                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                1067                       # Number of function calls committed.
system.cpu2.commit.int_insts                   930167                       # Number of committed integer instructions.
system.cpu2.commit.loads                       264529                       # Number of loads committed
system.cpu2.commit.membars                        342                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass          342      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          401807     43.17%     43.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             19      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              38      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         264678     28.44%     71.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        263907     28.35%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           930803                       # Class of committed instruction
system.cpu2.commit.refs                        528597                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                     930558                       # Number of Instructions Simulated
system.cpu2.committedOps                       930803                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.316116                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.316116                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles              6245510                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  194                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              132727                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                934325                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  202119                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                   261727                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   501                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  323                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                38537                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                     135995                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   265465                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                      6459313                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  322                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                        937774                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                   1362                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.019976                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            288399                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            133745                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.137744                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples           6748394                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.139038                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.586427                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 6196786     91.83%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  414142      6.14%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    7865      0.12%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   10566      0.16%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  118673      1.76%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     269      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      22      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      21      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             6748394                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          59676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 424                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  134464                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.136888                       # Inst execution rate
system.cpu2.iew.exec_refs                      528995                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    264129                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                 664680                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts               264966                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               513                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              334                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              264239                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts             932410                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts               264866                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              219                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts               931946                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                  3583                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1051756                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   501                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1059581                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              47                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads          437                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          171                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          230                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect           194                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                   644074                       # num instructions consuming a value
system.cpu2.iew.wb_count                       931681                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.597818                       # average fanout of values written-back
system.cpu2.iew.wb_producers                   385039                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.136850                       # insts written-back per cycle
system.cpu2.iew.wb_sent                        931780                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 1327261                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 533940                       # number of integer regfile writes
system.cpu2.ipc                              0.136685                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.136685                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass              440      0.05%      0.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               402573     43.19%     43.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  19      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   38      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     43.24% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              265091     28.44%     71.68% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             263992     28.32%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                932165                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      46822                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.050229                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     38      0.08%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  9126     19.49%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                37656     80.42%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                978533                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads           8659526                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses       931669                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes           934007                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                    931549                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                   932165                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                861                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           1606                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            77                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          533                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples      6748394                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.138131                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.671210                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            6330049     93.80%     93.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             212414      3.15%     96.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              83831      1.24%     98.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              20397      0.30%     98.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              40257      0.60%     99.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              43030      0.64%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              14193      0.21%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               4222      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        6748394                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.136921                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              194                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              16                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads              264966                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             264239                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu2.numCycles                         6808070                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   484048462                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                1738973                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps               533002                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                 12978                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  211103                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                    61                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups              1327210                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                933062                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands             534611                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                   281472                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4471461                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                   501                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              4501926                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    1609                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         1327198                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         14419                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               369                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   149966                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           369                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                     7613423                       # The number of ROB reads
system.cpu2.rob.rob_writes                    1865389                       # The number of ROB writes
system.cpu2.timesIdled                            698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.307990                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 133052                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              135342                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              578                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           133867                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               663                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            867                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             204                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 136077                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          123                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           162                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              406                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    134346                       # Number of branches committed
system.cpu3.commit.bw_lim_events                66882                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            805                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           1688                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts              930796                       # Number of instructions committed
system.cpu3.commit.committedOps                931045                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples      6735878                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.138222                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.950765                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      6548577     97.22%     97.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        41638      0.62%     97.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        15973      0.24%     98.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        16392      0.24%     98.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        10382      0.15%     98.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         9656      0.14%     98.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         1225      0.02%     98.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        25153      0.37%     99.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        66882      0.99%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      6735878                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                1081                       # Number of function calls committed.
system.cpu3.commit.int_insts                   930382                       # Number of committed integer instructions.
system.cpu3.commit.loads                       264554                       # Number of loads committed
system.cpu3.commit.membars                        347                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass          347      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          402019     43.18%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             19      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              38      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     43.22% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         264716     28.43%     71.65% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        263894     28.34%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           931045                       # Class of committed instruction
system.cpu3.commit.refs                        528622                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                     930796                       # Number of Instructions Simulated
system.cpu3.committedOps                       931045                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.296078                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.296078                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles              6235953                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  184                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              132750                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                934515                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  200745                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                   260277                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   513                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  310                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                38995                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                     136077                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   265618                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                      6447726                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  311                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                        937507                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                   1370                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.020037                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            288071                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            133715                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.138048                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples           6736483                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.139242                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.586693                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 6184758     91.81%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  414437      6.15%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    7739      0.11%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   10698      0.16%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  118494      1.76%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     256      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      24      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      27      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             6736483                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          54677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 415                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  134528                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.137252                       # Inst execution rate
system.cpu3.iew.exec_refs                      528972                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    264151                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                 745448                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts               265054                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               528                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              267                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              264286                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts             932734                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               264821                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              205                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts               932102                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                  3656                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1025249                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   513                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1033221                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              20                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          500                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          218                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          261                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect           154                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                   645936                       # num instructions consuming a value
system.cpu3.iew.wb_count                       931868                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.597443                       # average fanout of values written-back
system.cpu3.iew.wb_producers                   385910                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.137218                       # insts written-back per cycle
system.cpu3.iew.wb_sent                        931986                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 1327473                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 534075                       # number of integer regfile writes
system.cpu3.ipc                              0.137060                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.137060                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass              453      0.05%      0.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               402730     43.20%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  19      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   38      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     43.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              265046     28.43%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             264009     28.32%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                932307                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      47418                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.050861                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     37      0.08%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  9143     19.28%     19.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                38236     80.64%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                979258                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads           8648495                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses       931856                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes           934411                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                    931858                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                   932307                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                876                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           1688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved            71                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          710                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples      6736483                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.138397                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.671686                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            6318653     93.80%     93.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             211978      3.15%     96.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              83106      1.23%     98.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              20202      0.30%     98.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              40888      0.61%     99.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              43964      0.65%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              13707      0.20%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               3983      0.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  2      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        6736483                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.137282                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              412                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              86                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads              265054                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             264286                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu3.numCycles                         6791160                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   484064874                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                1793764                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps               533188                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                 13143                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  209807                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                   318                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups              1327367                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                933225                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands             534720                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                   280228                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4406280                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                   513                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4437409                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    1532                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         1327355                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         14762                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               371                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   151955                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           374                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                     7601157                       # The number of ROB reads
system.cpu3.rob.rob_writes                    1866071                       # The number of ROB writes
system.cpu3.timesIdled                            656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       355674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        706448                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        13477                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5594                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25359122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       425855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50728572                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         431449                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             221339                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       141237                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict           209382                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              508                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            266                       # Transaction distribution
system.membus.trans_dist::ReadExReq            133704                       # Transaction distribution
system.membus.trans_dist::ReadExResp           133697                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        221339                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            11                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1061484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1061484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31761536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31761536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              644                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            355828                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  355828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              355828                       # Request fanout histogram
system.membus.respLayer1.occupancy         1890818500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1390433004                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                107                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           54                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7180367555.555555                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   26833514625.889069                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           51     94.44%     94.44% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      1.85%     96.30% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            2      3.70%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        38500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 146066863000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             54                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     3755281000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 387739848000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       264557                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          264557                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       264557                       # number of overall hits
system.cpu2.icache.overall_hits::total         264557                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          908                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           908                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          908                       # number of overall misses
system.cpu2.icache.overall_misses::total          908                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     57024000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     57024000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     57024000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     57024000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       265465                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       265465                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       265465                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       265465                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003420                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003420                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003420                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003420                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62801.762115                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62801.762115                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62801.762115                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62801.762115                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    34.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          821                       # number of writebacks
system.cpu2.icache.writebacks::total              821                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           56                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           56                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          852                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          852                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          852                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          852                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     52828500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     52828500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     52828500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     52828500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003209                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003209                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003209                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003209                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62005.281690                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62005.281690                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62005.281690                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62005.281690                       # average overall mshr miss latency
system.cpu2.icache.replacements                   821                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       264557                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         264557                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          908                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          908                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     57024000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     57024000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       265465                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       265465                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003420                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003420                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62801.762115                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62801.762115                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           56                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          852                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          852                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     52828500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     52828500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003209                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003209                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62005.281690                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62005.281690                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.970566                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             265409                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              852                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           311.512911                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        351346500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.970566                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.967830                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.967830                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           531782                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          531782                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data        61271                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           61271                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data        61271                       # number of overall hits
system.cpu2.dcache.overall_hits::total          61271                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       466961                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        466961                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       466961                       # number of overall misses
system.cpu2.dcache.overall_misses::total       466961                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 109115782491                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 109115782491                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 109115782491                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 109115782491                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data       528232                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       528232                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data       528232                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       528232                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.884007                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.884007                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.884007                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.884007                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 233672.153544                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 233672.153544                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 233672.153544                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 233672.153544                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2952                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   155.368421                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        32923                       # number of writebacks
system.cpu2.dcache.writebacks::total            32923                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       433645                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       433645                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       433645                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       433645                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        33316                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33316                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        33316                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33316                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   9368723500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9368723500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   9368723500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9368723500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063071                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063071                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 281207.933125                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 281207.933125                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 281207.933125                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 281207.933125                       # average overall mshr miss latency
system.cpu2.dcache.replacements                 32923                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data        55685                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          55685                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       208823                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       208823                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  39234096000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39234096000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       264508                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       264508                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.789477                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.789477                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 187882.062800                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 187882.062800                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       192015                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       192015                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        16808                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        16808                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   4744609500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4744609500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.063544                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.063544                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 282282.811756                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 282282.811756                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data         5586                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          5586                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       258138                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       258138                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  69881686491                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  69881686491                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       263724                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       263724                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.978819                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.978819                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 270714.449213                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 270714.449213                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       241630                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       241630                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        16508                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16508                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   4624114000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4624114000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.062596                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.062596                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 280113.520717                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 280113.520717                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          148                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          148                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          113                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2608000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2608000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.432950                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.432950                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23079.646018                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23079.646018                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           65                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           65                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           48                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       996000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       996000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.183908                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.183908                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data        20750                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        20750                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           92                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           83                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       759500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       759500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          175                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          175                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.474286                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.474286                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  9150.602410                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9150.602410                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           78                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           78                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       690500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       690500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.445714                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.445714                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8852.564103                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8852.564103                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        85000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        85000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        76000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        76000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           42                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             42                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          107                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          107                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       709000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       709000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          149                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          149                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.718121                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.718121                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  6626.168224                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  6626.168224                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          107                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          107                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       602000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       602000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.718121                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.718121                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  5626.168224                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  5626.168224                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.076415                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              95165                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            33356                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.853010                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        351358000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.076415                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.939888                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.939888                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1090990                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1090990                       # Number of data accesses
system.cpu3.numPwrStateTransitions                123                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           62                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6253906258.064516                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   25129633362.928493                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           59     95.16%     95.16% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      1.61%     96.77% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            2      3.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       133500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 146067112000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             62                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     3752941000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 387742188000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       264721                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          264721                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       264721                       # number of overall hits
system.cpu3.icache.overall_hits::total         264721                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          897                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           897                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          897                       # number of overall misses
system.cpu3.icache.overall_misses::total          897                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     52868000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     52868000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     52868000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     52868000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       265618                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       265618                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       265618                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       265618                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003377                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003377                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003377                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003377                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 58938.684504                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58938.684504                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 58938.684504                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58938.684504                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          806                       # number of writebacks
system.cpu3.icache.writebacks::total              806                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           59                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           59                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          838                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          838                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          838                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          838                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     48976000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     48976000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     48976000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     48976000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003155                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003155                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003155                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003155                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58443.914081                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58443.914081                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58443.914081                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58443.914081                       # average overall mshr miss latency
system.cpu3.icache.replacements                   806                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       264721                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         264721                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          897                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          897                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     52868000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     52868000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       265618                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       265618                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003377                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003377                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 58938.684504                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58938.684504                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           59                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          838                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          838                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     48976000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     48976000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003155                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003155                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58443.914081                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58443.914081                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.970645                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             265559                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              838                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           316.896181                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        357465500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.970645                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999083                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999083                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           532074                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          532074                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data        58014                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           58014                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data        58014                       # number of overall hits
system.cpu3.dcache.overall_hits::total          58014                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       470228                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        470228                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       470228                       # number of overall misses
system.cpu3.dcache.overall_misses::total       470228                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 108851311494                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 108851311494                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 108851311494                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 108851311494                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data       528242                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       528242                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data       528242                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       528242                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.890175                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.890175                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.890175                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.890175                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 231486.239641                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 231486.239641                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 231486.239641                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 231486.239641                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1589                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   105.933333                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        32913                       # number of writebacks
system.cpu3.dcache.writebacks::total            32913                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       436909                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       436909                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       436909                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       436909                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        33319                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33319                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        33319                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33319                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   9308875500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9308875500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   9308875500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9308875500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.063075                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.063075                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.063075                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.063075                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 279386.401152                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 279386.401152                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 279386.401152                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 279386.401152                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 32913                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data        53001                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          53001                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       211525                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       211525                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  40108931000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  40108931000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       264526                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       264526                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.799638                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.799638                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 189617.922231                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 189617.922231                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       194724                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       194724                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        16801                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        16801                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   4776794500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4776794500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.063514                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.063514                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 284316.082376                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 284316.082376                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data         5013                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          5013                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       258703                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       258703                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  68742380494                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  68742380494                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       263716                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       263716                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.980991                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.980991                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 265719.301647                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 265719.301647                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       242185                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       242185                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        16518                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        16518                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   4532081000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4532081000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062636                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062636                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 274372.260564                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 274372.260564                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          159                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          159                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          101                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2020000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2020000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.388462                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.388462                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data        20000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        20000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           57                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           57                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           44                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       956500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       956500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.169231                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.169231                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 21738.636364                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21738.636364                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           97                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           97                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           75                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       663000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       663000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.436047                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.436047                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         8840                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         8840                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           73                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           73                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       607000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       607000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.424419                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.424419                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8315.068493                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8315.068493                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       216000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       216000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       199000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       199000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           46                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             46                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          116                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          116                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       816000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       816000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          162                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          162                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.716049                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.716049                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  7034.482759                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  7034.482759                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          116                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          116                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       700000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       700000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.716049                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.716049                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  6034.482759                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  6034.482759                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.424645                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              91937                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            33373                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.754832                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        357477000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.424645                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.825770                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.825770                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1091045                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1091045                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean          220000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       220000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       220000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   391494909000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED       220000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72602028                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72602028                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72602028                       # number of overall hits
system.cpu0.icache.overall_hits::total       72602028                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14654551                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14654551                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14654551                       # number of overall misses
system.cpu0.icache.overall_misses::total     14654551                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 191096760499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 191096760499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 191096760499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 191096760499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     87256579                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     87256579                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     87256579                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     87256579                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167948                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167948                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167948                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167948                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13040.096588                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13040.096588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13040.096588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13040.096588                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1704                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     13826029                       # number of writebacks
system.cpu0.icache.writebacks::total         13826029                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       828490                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       828490                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       828490                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       828490                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     13826061                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     13826061                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     13826061                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     13826061                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 169563342500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 169563342500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 169563342500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 169563342500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.158453                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.158453                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.158453                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.158453                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12264.038362                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12264.038362                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12264.038362                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12264.038362                       # average overall mshr miss latency
system.cpu0.icache.replacements              13826029                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72602028                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72602028                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14654551                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14654551                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 191096760499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 191096760499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     87256579                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     87256579                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167948                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167948                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13040.096588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13040.096588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       828490                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       828490                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     13826061                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     13826061                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 169563342500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 169563342500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.158453                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.158453                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12264.038362                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12264.038362                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999853                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           86428089                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         13826061                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.251100                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999853                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        188339219                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       188339219                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    178593855                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       178593855                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    178593855                       # number of overall hits
system.cpu0.dcache.overall_hits::total      178593855                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15620120                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15620120                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15620120                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15620120                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 332402930074                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 332402930074                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 332402930074                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 332402930074                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    194213975                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    194213975                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    194213975                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    194213975                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.080427                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.080427                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.080427                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.080427                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21280.433830                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21280.433830                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21280.433830                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21280.433830                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        37378                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          459                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1916                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.508351                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.800000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11435710                       # number of writebacks
system.cpu0.dcache.writebacks::total         11435710                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4184098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4184098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4184098                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4184098                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11436022                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11436022                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11436022                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11436022                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 166640789885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 166640789885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 166640789885                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 166640789885                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058884                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058884                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058884                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058884                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 14571.569544                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14571.569544                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 14571.569544                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14571.569544                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11435710                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    125846567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      125846567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     13190288                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     13190288                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 223435023500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 223435023500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    139036855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    139036855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.094869                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.094869                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 16939.358981                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 16939.358981                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2783281                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2783281                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     10407007                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10407007                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 144831864500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 144831864500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074851                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074851                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13916.764397                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13916.764397                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     52747288                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      52747288                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2429832                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2429832                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 108967906574                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 108967906574                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     55177120                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     55177120                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.044037                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044037                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44845.860362                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44845.860362                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1400817                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1400817                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1029015                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1029015                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  21808925385                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  21808925385                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018649                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018649                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 21193.981997                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21193.981997                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          989                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          989                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          700                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          700                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      4494500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4494500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.414446                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.414446                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6420.714286                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6420.714286                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          666                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          666                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       924500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       924500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020130                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020130                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 27191.176471                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27191.176471                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1530                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1530                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           99                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           99                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       971500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       971500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1629                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1629                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.060773                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.060773                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9813.131313                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9813.131313                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           97                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           97                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       875500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       875500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.059546                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.059546                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9025.773196                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9025.773196                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          301                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            301                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           55                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           55                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       434000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       434000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          356                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          356                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.154494                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.154494                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  7890.909091                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  7890.909091                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           55                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           55                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       379000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       379000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.154494                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.154494                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  6890.909091                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  6890.909091                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999544                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          190032937                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11435973                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.617120                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999544                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        399871271                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       399871271                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13797731                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            11209007                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 331                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  30                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 304                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  46                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 330                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  38                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25007817                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13797731                       # number of overall hits
system.l2.overall_hits::.cpu0.data           11209007                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                331                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 30                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                304                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 46                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                330                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 38                       # number of overall hits
system.l2.overall_hits::total                25007817                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             28330                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            226579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               583                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             32940                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               548                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             32968                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             32931                       # number of demand (read+write) misses
system.l2.demand_misses::total                 355387                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            28330                       # number of overall misses
system.l2.overall_misses::.cpu0.data           226579                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              583                       # number of overall misses
system.l2.overall_misses::.cpu1.data            32940                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              548                       # number of overall misses
system.l2.overall_misses::.cpu2.data            32968                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              508                       # number of overall misses
system.l2.overall_misses::.cpu3.data            32931                       # number of overall misses
system.l2.overall_misses::total                355387                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2404374000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  24900611000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     50322000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   8798624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     47896500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   9317181500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     43716500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   9257374500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54820100500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2404374000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  24900611000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     50322000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   8798624500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     47896500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   9317181500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     43716500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   9257374500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54820100500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        13826061                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11435586                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data           32970                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             852                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data           33014                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             838                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data           32969                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25363204                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       13826061                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11435586                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data          32970                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            852                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data          33014                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            838                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data          32969                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25363204                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002049                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.019814                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.637856                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.999090                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.643192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.998607                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.606205                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.998847                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014012                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002049                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.019814                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.637856                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.999090                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.643192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.998607                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.606205                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.998847                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014012                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84870.243558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109898.141487                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86315.608919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 267110.640559                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87402.372263                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 282612.882189                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 86056.102362                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 281114.284413                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 154254.659006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84870.243558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109898.141487                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86315.608919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 267110.640559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87402.372263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 282612.882189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 86056.102362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 281114.284413                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 154254.659006                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              141237                       # number of writebacks
system.l2.writebacks::total                    141237                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            105                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             99                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 349                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           105                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            99                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                349                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        28316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       226579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        32911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        32953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        32912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            355038                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        28316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       226579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        32911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        32953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        32912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           355038                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2120566502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  22634821000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     38904500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   8467556000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     38738000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   8986449500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     33873500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8927065500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  51247974502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2120566502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  22634821000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     38904500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   8467556000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     38738000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   8986449500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     33873500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8927065500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  51247974502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.019814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.522976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.998210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.563380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.998152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.488067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.998271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.019814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.522976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.998210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.563380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.998152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.488067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.998271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.013998                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74889.338254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99898.141487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81390.167364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 257286.499954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 80704.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 272705.049616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82820.293399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 271240.444215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144345.040537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74889.338254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99898.141487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81390.167364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 257286.499954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 80704.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 272705.049616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82820.293399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 271240.444215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144345.040537                       # average overall mshr miss latency
system.l2.replacements                         780775                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1756059                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1756059                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1756059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1756059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     23601364                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         23601364                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     23601365                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     23601365                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   27                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 79                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        49000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       108000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              106                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.647059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.736842                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.678571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.960000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.745283                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2681.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1367.088608                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       438000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       303000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       383500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       485000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1609500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.647059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.684211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.678571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.960000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.735849                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19909.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23307.692308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20184.210526                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20208.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20634.615385                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        99500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        99500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.823529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.838235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  8291.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1745.614035                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           56                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       408000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       220500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       221000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       285000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1134500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.611111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.823529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20045.454545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20090.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20258.928571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           945648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                945650                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          84408                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          16432                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          16428                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              133698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  10040581000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4233247000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   4598673000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   4506606000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23379107000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1030056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        16431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        16433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        16428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1079348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.081945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.999939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.999939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.123869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 118952.954696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 257653.499696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 279860.820351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 274324.689554                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 174865.046598                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        84408                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16430                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        16432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        16428                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         133698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9196501000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4068947000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4434353000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4342326000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22042127000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.081945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.999939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.999939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.123869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108952.954696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 247653.499696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 269860.820351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 264324.689554                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 164865.046598                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13797731                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           331                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13798696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        28330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            29969                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2404374000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     50322000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     47896500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     43716500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2546309000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     13826061                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13828665                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.637856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.643192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.606205                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84870.243558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86315.608919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87402.372263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 86056.102362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84964.763589                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          105                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           99                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           286                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        28316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          478                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          409                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        29683                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2120566502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     38904500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     38738000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     33873500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2232082502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002048                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.522976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.563380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.488067                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002146                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74889.338254                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81390.167364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 80704.166667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82820.293399                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75197.335242                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     10263359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           29                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data           38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10263471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       142171                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        16510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        16536                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        16503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          191720                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  14860030000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   4565377500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   4718508500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   4750768500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28894684500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     10405530                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        16581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        16541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10455191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.013663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.998247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.997286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.997703                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104522.230272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 276521.956390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 285347.635462                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 287873.023087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 150712.938139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           29                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           63                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       142171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        16481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        16521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        16484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       191657                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  13438320000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   4398609000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   4552096500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   4584739500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  26973765000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.013663                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.996493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.996381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.996554                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.018331                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94522.230272                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 266889.691160                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 275533.956782                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 278132.704441                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 140739.785137                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              11                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.636364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.733333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        42500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       215000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.636364                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.733333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        21250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19545.454545                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999762                       # Cycle average of tags in use
system.l2.tags.total_refs                    50720322                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    780843                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     64.955852                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.302873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.631656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.723628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.093179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.010283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.135219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.007961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.089281                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.629732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.072370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.292557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.002113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 406547379                       # Number of tag accesses
system.l2.tags.data_accesses                406547379                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1812224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      14500928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         30592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2106304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         30720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       2108992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         26176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       2106368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22722304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1812224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        30592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        26176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1899712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9039168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9039168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          28316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         226577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          32911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          32953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          32912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              355036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       141237                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             141237                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4628982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         37039868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            78141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          5380154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            78468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          5387020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            66862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          5380317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              58039813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4628982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        78141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        78468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        66862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4852454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23088839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23088839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23088839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4628982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        37039868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           78141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         5380154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           78468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         5387020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           66862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         5380317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             81128652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    124809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     28316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    207355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     32849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     32900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     32877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004801533750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7437                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7437                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              717127                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             117744                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      355036                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     141238                       # Number of write requests accepted
system.mem_ctrls.readBursts                    355036                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   141238                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  19372                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16429                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             86346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             46366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7488                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  30464152000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1678320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             36757852000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     90757.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               109507.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   132263                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  112507                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                355036                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               141238                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  190705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   20087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   28955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   23504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       215670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    136.635415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.670633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.881697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       118998     55.18%     55.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        79643     36.93%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4152      1.93%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2811      1.30%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1391      0.64%     95.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1168      0.54%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1002      0.46%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1231      0.57%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5274      2.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       215670                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.127202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.256742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.660858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            113      1.52%      1.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1765     23.73%     25.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2972     39.96%     65.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1466     19.71%     84.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           668      8.98%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           252      3.39%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           88      1.18%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           45      0.61%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           23      0.31%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           13      0.17%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           12      0.16%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            5      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7437                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.777867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.749680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.981337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4554     61.23%     61.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      0.22%     61.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2833     38.09%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      0.44%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7437                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21482496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1239808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7985728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22722304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9039232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        54.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     58.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391494197000                       # Total gap between requests
system.mem_ctrls.avgGap                     788867.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1812224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     13270720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        30592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2102336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        30720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      2105600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        26176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      2104128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7985728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4628982.242075353861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 33897535.414802059531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 78141.457540331234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 5370018.281887742691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 78468.409245520903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 5378355.550370078534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 66861.623711287612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 5374595.605760397390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 20398026.459225755185                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        28316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       226577                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          478                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        32911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        32953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        32912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       141238                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    948531500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13478232250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     18838500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   7100144250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     18522000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   7617280000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     16670000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   7559633500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9360015270250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33498.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59486.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39411.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data    215737.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     38587.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data    231155.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40757.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data    229692.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66271224.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            532429800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            282993150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           752863020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          334528920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30904099200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      56034011310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     103147594080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       191988519480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.398233                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 267435013250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13072800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 110987315750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1007461140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            535474500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1643777940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          316807020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30904099200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     136043872770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35770868640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206222361210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.755880                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  91554070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13072800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 286868259000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                133                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           67                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5789553238.805970                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   24215114160.898087                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           64     95.52%     95.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.49%     97.01% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            2      2.99%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        35000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 146067259000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             67                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     3595062000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 387900067000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       264727                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          264727                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       264727                       # number of overall hits
system.cpu1.icache.overall_hits::total         264727                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          950                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           950                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          950                       # number of overall misses
system.cpu1.icache.overall_misses::total          950                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     58352000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     58352000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     58352000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     58352000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       265677                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       265677                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       265677                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       265677                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003576                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003576                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003576                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003576                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61423.157895                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61423.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61423.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61423.157895                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          124                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          882                       # number of writebacks
system.cpu1.icache.writebacks::total              882                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           36                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           36                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          914                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          914                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     55675000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     55675000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     55675000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     55675000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003440                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003440                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003440                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003440                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60913.566740                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60913.566740                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60913.566740                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60913.566740                       # average overall mshr miss latency
system.cpu1.icache.replacements                   882                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       264727                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         264727                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          950                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          950                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     58352000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     58352000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       265677                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       265677                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003576                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003576                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61423.157895                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61423.157895                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           36                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          914                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          914                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     55675000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     55675000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003440                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003440                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60913.566740                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60913.566740                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.971429                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             265641                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              914                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           290.635667                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        344730500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.971429                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999107                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999107                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           532268                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          532268                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data        55809                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           55809                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data        55809                       # number of overall hits
system.cpu1.dcache.overall_hits::total          55809                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       472428                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        472428                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       472428                       # number of overall misses
system.cpu1.dcache.overall_misses::total       472428                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 103843499495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 103843499495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 103843499495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 103843499495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       528237                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       528237                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       528237                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       528237                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.894349                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.894349                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.894349                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.894349                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 219808.096673                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 219808.096673                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 219808.096673                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 219808.096673                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          952                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.466667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        32921                       # number of writebacks
system.cpu1.dcache.writebacks::total            32921                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       439105                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       439105                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       439105                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       439105                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        33323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        33323                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33323                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   8850384500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8850384500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   8850384500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8850384500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063083                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063083                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063083                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063083                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 265593.869099                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 265593.869099                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 265593.869099                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 265593.869099                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 32921                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data        51275                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          51275                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       213242                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       213242                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  38968943000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38968943000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       264517                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       264517                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.806156                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.806156                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 182745.158083                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 182745.158083                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       196424                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       196424                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16818                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16818                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4591733500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4591733500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.063580                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.063580                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 273024.943513                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 273024.943513                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         4534                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4534                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       259186                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       259186                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  64874556495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  64874556495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       263720                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       263720                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.982808                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.982808                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 250301.160151                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 250301.160151                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       242681                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       242681                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        16505                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        16505                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4258651000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4258651000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.062585                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.062585                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 258021.872160                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 258021.872160                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          145                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          145                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           99                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           99                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1536000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1536000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.405738                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.405738                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 15515.151515                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15515.151515                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           57                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           57                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           42                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       745000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       745000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.172131                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.172131                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17738.095238                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17738.095238                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           93                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           93                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           76                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           76                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       567500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       567500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          169                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          169                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.449704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.449704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7467.105263                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7467.105263                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           74                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           74                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       510500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       510500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.437870                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.437870                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6898.648649                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6898.648649                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       248000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       248000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       231000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       231000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           43                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             43                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          128                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          128                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       771500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       771500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          171                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          171                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.748538                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.748538                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  6027.343750                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  6027.343750                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          128                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          128                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       643500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       643500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.748538                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.748538                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  5027.343750                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  5027.343750                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.244196                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              89729                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33389                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.687382                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        344742000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.244196                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.882631                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.882631                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1091031                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1091031                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 391495129000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24285035                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1897296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23606946                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          639538                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             533                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            811                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           44                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           44                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1079662                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1079662                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13828665                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10456370                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     41478151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34307569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        99499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        99545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        99484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              76091965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1769733760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1463762944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       114944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      4217024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       107072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4219968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       105216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      4216448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3246477376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          782949                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9137536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         26146342                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017693                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.141678                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25705358     98.31%     98.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 429857      1.64%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3684      0.01%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4381      0.02%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3062      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26146342                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50727295990                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          50148472                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1312912                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          50159978                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1307887                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17157084452                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20740126425                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          50194457                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1424878                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
