$date
	Mon Oct 14 15:42:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # decrement $end
$var reg 1 $ increment $end
$var reg 1 % reset $end
$scope module counter_inst1 $end
$var wire 1 " clk $end
$var wire 1 # decrement $end
$var wire 1 $ increment $end
$var wire 1 % reset $end
$var reg 4 & count [3:0] $end
$var reg 1 ' enable $end
$var reg 4 ( mux_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
0'
bx &
0%
0$
0#
0"
bx !
$end
#5
1"
#6
1%
#10
0"
#15
1"
#16
b1111 (
0%
b0 !
b0 &
#20
0"
#25
1"
#26
b1 (
1'
1$
#30
0"
#35
1"
#36
b10 (
b1 !
b1 &
#40
0"
#45
1"
#46
b10 !
b10 &
b1 (
1#
0$
#50
0"
#55
1"
#56
b0 (
b1 !
b1 &
0'
0#
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
