

Implementation tool: Xilinx Vivado v.2015.4
Device target:       xc7z020clg484-1
Report date:         Wed Jun 01 09:04:54 +0200 2016

#=== Resource usage ===
SLICE:          128
LUT:            343
FF:             400
DSP:              0
BRAM:            12
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved:    7.148
Timing met
