# Day 2

| Lec | Topic | Completed | Link |
|-----|-------|-----------|------|
| 1 |SPICE Simulation for Lower Nodes and Velocity Saturation Effect| ✅ | [Lec 1](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_4/day_2/SPICE_Simulation_for_Lower_Nodes_and_Velocity_Saturation_Effect) |
| 2 | CMOS Voltage Transfer Characteristics VTC | ✅ | [Lec 2](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_4/day_2/CMOS_Voltage_Transfer_Characteristics_VTC) |


