{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 21:46:31 2013 " "Info: Processing started: Tue Dec 03 21:46:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "P1_1 " "Info: Assuming node \"P1_1\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 136 1544 1712 152 "P1_1" "" } { -256 1528 1592 -240 "P1_1" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P1_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "60 " "Warning: Found 60 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Info: Detected ripple clock \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Detected ripple clock \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst36 " "Info: Detected gated clock \"inst36\" as buffer" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 256 528 592 304 "inst36" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pccounter:inst23\|inst4~0 " "Info: Detected gated clock \"pccounter:inst23\|inst4~0\" as buffer" {  } { { "pccounter.bdf" "" { Schematic "C:/altera/90/quartus/cpu/pccounter.bdf" { { 408 216 280 456 "inst4" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pccounter:inst23\|inst4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pccounter:inst23\|inst5~0 " "Info: Detected gated clock \"pccounter:inst23\|inst5~0\" as buffer" {  } { { "pccounter.bdf" "" { Schematic "C:/altera/90/quartus/cpu/pccounter.bdf" { { 296 216 280 344 "inst5" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pccounter:inst23\|inst5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pccounter:inst23\|inst5~1 " "Info: Detected gated clock \"pccounter:inst23\|inst5~1\" as buffer" {  } { { "pccounter.bdf" "" { Schematic "C:/altera/90/quartus/cpu/pccounter.bdf" { { 296 216 280 344 "inst5" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pccounter:inst23\|inst5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst35 " "Info: Detected gated clock \"inst35\" as buffer" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 144 496 560 192 "inst35" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pccounter:inst23\|inst6~0 " "Info: Detected gated clock \"pccounter:inst23\|inst6~0\" as buffer" {  } { { "pccounter.bdf" "" { Schematic "C:/altera/90/quartus/cpu/pccounter.bdf" { { 192 208 272 240 "inst6" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pccounter:inst23\|inst6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst34 " "Info: Detected gated clock \"inst34\" as buffer" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 16 504 568 64 "inst34" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|Q\[5\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|Q\[5\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|SCHKT:inst1\|CLKA~59 " "Info: Detected gated clock \"STEP4:inst10\|SCHKT:inst1\|CLKA~59\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 71 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|CLKA~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|SCHKT:inst1\|CLKA~60 " "Info: Detected gated clock \"STEP4:inst10\|SCHKT:inst1\|CLKA~60\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 86 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|CLKA~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|SCHKT:inst1\|CLKA~61 " "Info: Detected gated clock \"STEP4:inst10\|SCHKT:inst1\|CLKA~61\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 92 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|CLKA~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|Q\[3\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|Q\[3\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|Q\[4\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|Q\[4\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|SCHKT:inst1\|A1~24 " "Info: Detected gated clock \"STEP4:inst10\|SCHKT:inst1\|A1~24\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 137 26 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|A1~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|Q\[2\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|Q\[2\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|Q\[1\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|Q\[1\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|Q\[0\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|Q\[0\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_2ai.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_2ai.tdf" 67 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_2ai.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_2ai.tdf" 67 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_2ai.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_2ai.tdf" 67 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dsplay:inst11\|dsp:48\|135 " "Info: Detected gated clock \"dsplay:inst11\|dsp:48\|135\" as buffer" {  } { { "dsp.bdf" "" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { { 288 456 520 328 "135" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dsplay:inst11\|dsp:48\|135" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|inst10 " "Info: Detected gated clock \"STEP4:inst10\|inst10\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 150 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst28 " "Info: Detected gated clock \"inst28\" as buffer" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -200 560 624 -152 "inst28" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|STEP:inst12\|16 " "Info: Detected ripple clock \"STEP4:inst10\|STEP:inst12\|16\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 54 23 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|STEP:inst12\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|STEP:inst12\|5 " "Info: Detected ripple clock \"STEP4:inst10\|STEP:inst12\|5\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 143 22 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|STEP:inst12\|5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|inst8 " "Info: Detected gated clock \"STEP4:inst10\|inst8\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 148 12 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|STEP:inst12\|18 " "Info: Detected gated clock \"STEP4:inst10\|STEP:inst12\|18\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 147 23 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|STEP:inst12\|18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|STEP:inst12\|1 " "Info: Detected ripple clock \"STEP4:inst10\|STEP:inst12\|1\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 141 22 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|STEP:inst12\|1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|STEP:inst12\|4 " "Info: Detected ripple clock \"STEP4:inst10\|STEP:inst12\|4\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 142 22 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|STEP:inst12\|4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|SCHKT:inst1\|A1~22 " "Info: Detected gated clock \"STEP4:inst10\|SCHKT:inst1\|A1~22\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 138 26 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|A1~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|inst9 " "Info: Detected gated clock \"STEP4:inst10\|inst9\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 149 12 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5 " "Info: Detected ripple clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg4 " "Info: Detected ripple clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg3 " "Info: Detected ripple clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg2 " "Info: Detected ripple clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg1 " "Info: Detected ripple clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg0 " "Info: Detected ripple clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|ENA " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|ENA\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 139 24 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|ENA" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|STEP:inst12\|3 " "Info: Detected ripple clock \"STEP4:inst10\|STEP:inst12\|3\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 144 22 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|STEP:inst12\|3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|inst11 " "Info: Detected gated clock \"STEP4:inst10\|inst11\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[16\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[16\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[14\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[14\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[13\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[8\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[8\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[7\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[7\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[6\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] memory lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_n7a2:altsyncram1\|ram_block3a6~porta_datain_reg5 18.29 MHz 54.682 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 18.29 MHz between source register \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]\" and destination memory \"lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_n7a2:altsyncram1\|ram_block3a6~porta_datain_reg5\" (period= 54.682 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.941 ns + Longest register memory " "Info: + Longest register to memory delay is 12.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LC_X22_Y10_N0 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y10_N0; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 0.296 ns ALU181:inst17\|F9~225 2 COMB LC_X22_Y10_N1 13 " "Info: 2: + IC(0.182 ns) + CELL(0.114 ns) = 0.296 ns; Loc. = LC_X22_Y10_N1; Fanout = 13; COMB Node = 'ALU181:inst17\|F9~225'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.442 ns) 1.995 ns ALU181:inst17\|Add10~38 3 COMB LC_X23_Y12_N0 1 " "Info: 3: + IC(1.257 ns) + CELL(0.442 ns) = 1.995 ns; Loc. = LC_X23_Y12_N0; Fanout = 1; COMB Node = 'ALU181:inst17\|Add10~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { ALU181:inst17|F9~225 ALU181:inst17|Add10~38 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.114 ns) 3.353 ns ALU181:inst17\|Mux8~9 4 COMB LC_X23_Y14_N9 1 " "Info: 4: + IC(1.244 ns) + CELL(0.114 ns) = 3.353 ns; Loc. = LC_X23_Y14_N9; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.114 ns) 5.045 ns ALU181:inst17\|Mux8~10 5 COMB LC_X19_Y10_N9 1 " "Info: 5: + IC(1.578 ns) + CELL(0.114 ns) = 5.045 ns; Loc. = LC_X19_Y10_N9; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.114 ns) 6.358 ns ALU181:inst17\|Mux8~11 6 COMB LC_X20_Y13_N0 1 " "Info: 6: + IC(1.199 ns) + CELL(0.114 ns) = 6.358 ns; Loc. = LC_X20_Y13_N0; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.114 ns) 7.698 ns ALU181:inst17\|Mux8~12 7 COMB LC_X19_Y10_N5 1 " "Info: 7: + IC(1.226 ns) + CELL(0.114 ns) = 7.698 ns; Loc. = LC_X19_Y10_N5; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.994 ns ALU181:inst17\|Mux8~13 8 COMB LC_X19_Y10_N6 1 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 7.994 ns; Loc. = LC_X19_Y10_N6; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.114 ns) 9.238 ns ALU181:inst17\|Mux8~19 9 COMB LC_X22_Y10_N3 3 " "Info: 9: + IC(1.130 ns) + CELL(0.114 ns) = 9.238 ns; Loc. = LC_X22_Y10_N3; Fanout = 3; COMB Node = 'ALU181:inst17\|Mux8~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.114 ns) 9.795 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38 10 COMB LC_X22_Y10_N5 1 " "Info: 10: + IC(0.443 ns) + CELL(0.114 ns) = 9.795 ns; Loc. = LC_X22_Y10_N5; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.091 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~41 11 COMB LC_X22_Y10_N6 2 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 10.091 ns; Loc. = LC_X22_Y10_N6; Fanout = 2; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.387 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~63 12 COMB LC_X22_Y10_N7 11 " "Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 10.387 ns; Loc. = LC_X22_Y10_N7; Fanout = 11; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.356 ns) 12.941 ns lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_n7a2:altsyncram1\|ram_block3a6~porta_datain_reg5 13 MEM M4K_X17_Y12 1 " "Info: 13: + IC(2.198 ns) + CELL(0.356 ns) = 12.941 ns; Loc. = M4K_X17_Y12; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_n7a2:altsyncram1\|ram_block3a6~porta_datain_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.554 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_n7a2.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_n7a2.tdf" 239 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 14.98 % ) " "Info: Total cell delay = 1.938 ns ( 14.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.003 ns ( 85.02 % ) " "Info: Total interconnect delay = 11.003 ns ( 85.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.941 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.941 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} ALU181:inst17|F9~225 {} ALU181:inst17|Add10~38 {} ALU181:inst17|Mux8~9 {} ALU181:inst17|Mux8~10 {} ALU181:inst17|Mux8~11 {} ALU181:inst17|Mux8~12 {} ALU181:inst17|Mux8~13 {} ALU181:inst17|Mux8~19 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 {} lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 {} } { 0.000ns 0.182ns 1.257ns 1.244ns 1.578ns 1.199ns 1.226ns 0.182ns 1.130ns 0.443ns 0.182ns 0.182ns 2.198ns } { 0.000ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.307 ns - Smallest " "Info: - Smallest clock skew is -14.307 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 11.109 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 11.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.590 ns) 3.359 ns STEP4:inst10\|STEP:inst12\|18 2 COMB LC_X19_Y9_N7 5 " "Info: 2: + IC(1.300 ns) + CELL(0.590 ns) = 3.359 ns; Loc. = LC_X19_Y9_N7; Fanout = 5; COMB Node = 'STEP4:inst10\|STEP:inst12\|18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { CLK STEP4:inst10|STEP:inst12|18 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.935 ns) 4.753 ns STEP4:inst10\|STEP:inst12\|3 3 REG LC_X19_Y9_N5 3 " "Info: 3: + IC(0.459 ns) + CELL(0.935 ns) = 4.753 ns; Loc. = LC_X19_Y9_N5; Fanout = 3; REG Node = 'STEP4:inst10\|STEP:inst12\|3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|3 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 144 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.442 ns) 5.701 ns STEP4:inst10\|inst11 4 COMB LC_X19_Y9_N4 88 " "Info: 4: + IC(0.506 ns) + CELL(0.442 ns) = 5.701 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { STEP4:inst10|STEP:inst12|3 STEP4:inst10|inst11 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.722 ns) 11.109 ns lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_n7a2:altsyncram1\|ram_block3a6~porta_datain_reg5 5 MEM M4K_X17_Y12 1 " "Info: 5: + IC(4.686 ns) + CELL(0.722 ns) = 11.109 ns; Loc. = M4K_X17_Y12; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_n7a2:altsyncram1\|ram_block3a6~porta_datain_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { STEP4:inst10|inst11 lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_n7a2.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_n7a2.tdf" 239 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.158 ns ( 37.43 % ) " "Info: Total cell delay = 4.158 ns ( 37.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.951 ns ( 62.57 % ) " "Info: Total interconnect delay = 6.951 ns ( 62.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.109 ns" { CLK STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|3 STEP4:inst10|inst11 lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.109 ns" { CLK {} CLK~out0 {} STEP4:inst10|STEP:inst12|18 {} STEP4:inst10|STEP:inst12|3 {} STEP4:inst10|inst11 {} lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 {} } { 0.000ns 0.000ns 1.300ns 0.459ns 0.506ns 4.686ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.442ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 25.416 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 25.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.935 ns) 3.133 ns STEP4:inst10\|SCHKT:inst1\|Q\[4\] 2 REG LC_X23_Y6_N4 16 " "Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X23_Y6_N4; Fanout = 16; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.442 ns) 5.182 ns STEP4:inst10\|SCHKT:inst1\|A1~24 3 COMB LC_X19_Y9_N1 1 " "Info: 3: + IC(1.607 ns) + CELL(0.442 ns) = 5.182 ns; Loc. = LC_X19_Y9_N1; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 137 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.478 ns STEP4:inst10\|SCHKT:inst1\|A1~22 4 COMB LC_X19_Y9_N2 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.478 ns; Loc. = LC_X19_Y9_N2; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 138 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.935 ns) 6.873 ns STEP4:inst10\|SCHKT:inst1\|ENA 5 REG LC_X19_Y9_N6 9 " "Info: 5: + IC(0.460 ns) + CELL(0.935 ns) = 6.873 ns; Loc. = LC_X19_Y9_N6; Fanout = 9; REG Node = 'STEP4:inst10\|SCHKT:inst1\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 139 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.114 ns) 7.537 ns STEP4:inst10\|inst11 6 COMB LC_X19_Y9_N4 88 " "Info: 6: + IC(0.550 ns) + CELL(0.114 ns) = 7.537 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(1.372 ns) 13.593 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5 7 MEM M4K_X17_Y10 18 " "Info: 7: + IC(4.684 ns) + CELL(1.372 ns) = 13.593 ns; Loc. = M4K_X17_Y10; Fanout = 18; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.056 ns" { STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 17.901 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[13\] 8 MEM M4K_X17_Y10 8 " "Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 17.901 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.442 ns) 19.523 ns inst27 9 COMB LC_X15_Y10_N1 8 " "Info: 9: + IC(1.180 ns) + CELL(0.442 ns) = 19.523 ns; Loc. = LC_X15_Y10_N1; Fanout = 8; COMB Node = 'inst27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] inst27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -248 560 624 -200 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.601 ns) + CELL(0.292 ns) 25.416 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 10 REG LC_X22_Y10_N0 36 " "Info: 10: + IC(5.601 ns) + CELL(0.292 ns) = 25.416 ns; Loc. = LC_X22_Y10_N0; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.893 ns" { inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.423 ns ( 41.01 % ) " "Info: Total cell delay = 10.423 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.993 ns ( 58.99 % ) " "Info: Total interconnect delay = 14.993 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.416 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.416 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] {} inst27 {} lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.180ns 5.601ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.109 ns" { CLK STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|3 STEP4:inst10|inst11 lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.109 ns" { CLK {} CLK~out0 {} STEP4:inst10|STEP:inst12|18 {} STEP4:inst10|STEP:inst12|3 {} STEP4:inst10|inst11 {} lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 {} } { 0.000ns 0.000ns 1.300ns 0.459ns 0.506ns 4.686ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.442ns 0.722ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.416 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.416 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] {} inst27 {} lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.180ns 5.601ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.442ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_n7a2.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_n7a2.tdf" 239 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "db/altsyncram_n7a2.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_n7a2.tdf" 239 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.941 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.941 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} ALU181:inst17|F9~225 {} ALU181:inst17|Add10~38 {} ALU181:inst17|Mux8~9 {} ALU181:inst17|Mux8~10 {} ALU181:inst17|Mux8~11 {} ALU181:inst17|Mux8~12 {} ALU181:inst17|Mux8~13 {} ALU181:inst17|Mux8~19 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 {} lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 {} } { 0.000ns 0.182ns 1.257ns 1.244ns 1.578ns 1.199ns 1.226ns 0.182ns 1.130ns 0.443ns 0.182ns 0.182ns 2.198ns } { 0.000ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.356ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.109 ns" { CLK STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|3 STEP4:inst10|inst11 lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.109 ns" { CLK {} CLK~out0 {} STEP4:inst10|STEP:inst12|18 {} STEP4:inst10|STEP:inst12|3 {} STEP4:inst10|inst11 {} lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 {} } { 0.000ns 0.000ns 1.300ns 0.459ns 0.506ns 4.686ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.442ns 0.722ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.416 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.416 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] {} inst27 {} lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.180ns 5.601ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.442ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|virtual_ir_scan_reg register sld_hub:sld_hub_inst\|tdo 117.45 MHz 8.514 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 117.45 MHz between source register \"sld_hub:sld_hub_inst\|virtual_ir_scan_reg\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 8.514 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.987 ns + Longest register register " "Info: + Longest register to register delay is 3.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|virtual_ir_scan_reg 1 REG LC_X21_Y16_N8 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y16_N8; Fanout = 27; REG Node = 'sld_hub:sld_hub_inst\|virtual_ir_scan_reg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.292 ns) 2.000 ns sld_hub:sld_hub_inst\|tdo~8 2 COMB LC_X15_Y16_N8 1 " "Info: 2: + IC(1.708 ns) + CELL(0.292 ns) = 2.000 ns; Loc. = LC_X15_Y16_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_hub:sld_hub_inst|tdo~8 } "NODE_NAME" } } { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.738 ns) 3.987 ns sld_hub:sld_hub_inst\|tdo 3 REG LC_X15_Y13_N8 2 " "Info: 3: + IC(1.249 ns) + CELL(0.738 ns) = 3.987 ns; Loc. = LC_X15_Y13_N8; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.987 ns" { sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.030 ns ( 25.83 % ) " "Info: Total cell delay = 1.030 ns ( 25.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.957 ns ( 74.17 % ) " "Info: Total interconnect delay = 2.957 ns ( 74.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.987 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.987 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg {} sld_hub:sld_hub_inst|tdo~8 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.708ns 1.249ns } { 0.000ns 0.292ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 6.248 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 6.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 248 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 248; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.537 ns) + CELL(0.711 ns) 6.248 ns sld_hub:sld_hub_inst\|tdo 2 REG LC_X15_Y13_N8 2 " "Info: 2: + IC(5.537 ns) + CELL(0.711 ns) = 6.248 ns; Loc. = LC_X15_Y13_N8; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.248 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 11.38 % ) " "Info: Total cell delay = 0.711 ns ( 11.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.537 ns ( 88.62 % ) " "Info: Total interconnect delay = 5.537 ns ( 88.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.248 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.248 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 5.537ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 6.257 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 6.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 248 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 248; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.546 ns) + CELL(0.711 ns) 6.257 ns sld_hub:sld_hub_inst\|virtual_ir_scan_reg 2 REG LC_X21_Y16_N8 27 " "Info: 2: + IC(5.546 ns) + CELL(0.711 ns) = 6.257 ns; Loc. = LC_X21_Y16_N8; Fanout = 27; REG Node = 'sld_hub:sld_hub_inst\|virtual_ir_scan_reg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 11.36 % ) " "Info: Total cell delay = 0.711 ns ( 11.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.546 ns ( 88.64 % ) " "Info: Total interconnect delay = 5.546 ns ( 88.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 5.546ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.248 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.248 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 5.537ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 5.546ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } } { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.987 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.987 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg {} sld_hub:sld_hub_inst|tdo~8 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.708ns 1.249ns } { 0.000ns 0.292ns 0.738ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.248 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.248 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 5.537ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 5.546ns } { 0.000ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "P1_1 register register dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[1\] dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[4\] 275.03 MHz Internal " "Info: Clock \"P1_1\" Internal fmax is restricted to 275.03 MHz between source register \"dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[1\]\" and destination register \"dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.054 ns + Longest register register " "Info: + Longest register to register delay is 2.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[1\] 1 REG LC_X26_Y16_N6 56 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y16_N6; Fanout = 56; REG Node = 'dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.575 ns) 1.107 ns dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|counter_cella1~COUTCOUT1_3 2 COMB LC_X26_Y16_N6 2 " "Info: 2: + IC(0.532 ns) + CELL(0.575 ns) = 1.107 ns; Loc. = LC_X26_Y16_N6; Fanout = 2; COMB Node = 'dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|counter_cella1~COUTCOUT1_3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella1~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.187 ns dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|counter_cella2~COUTCOUT1_3 3 COMB LC_X26_Y16_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.187 ns; Loc. = LC_X26_Y16_N7; Fanout = 2; COMB Node = 'dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|counter_cella2~COUTCOUT1_3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella1~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella2~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.267 ns dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|counter_cella3~COUTCOUT1_3 4 COMB LC_X26_Y16_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.267 ns; Loc. = LC_X26_Y16_N8; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|counter_cella3~COUTCOUT1_3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella2~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella3~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 2.054 ns dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[4\] 5 REG LC_X26_Y16_N9 7 " "Info: 5: + IC(0.000 ns) + CELL(0.787 ns) = 2.054 ns; Loc. = LC_X26_Y16_N9; Fanout = 7; REG Node = 'dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella3~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 74.10 % ) " "Info: Total cell delay = 1.522 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.532 ns ( 25.90 % ) " "Info: Total interconnect delay = 0.532 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella1~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella2~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella3~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.054 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella1~COUTCOUT1_3 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella2~COUTCOUT1_3 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella3~COUTCOUT1_3 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.313 ns - Smallest " "Info: - Smallest clock skew is -0.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P1_1 destination 6.219 ns + Shortest register " "Info: + Shortest clock path from clock \"P1_1\" to destination register is 6.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns P1_1 1 CLK PIN_180 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_180; Fanout = 3; CLK Node = 'P1_1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1_1 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 136 1544 1712 152 "P1_1" "" } { -256 1528 1592 -240 "P1_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(0.935 ns) 4.396 ns dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[1\] 2 REG LC_X26_Y16_N1 10 " "Info: 2: + IC(1.992 ns) + CELL(0.935 ns) = 4.396 ns; Loc. = LC_X26_Y16_N1; Fanout = 10; REG Node = 'dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_2ai.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_2ai.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.114 ns) 5.045 ns dsplay:inst11\|dsp:48\|135 3 COMB LC_X26_Y16_N4 5 " "Info: 3: + IC(0.535 ns) + CELL(0.114 ns) = 5.045 ns; Loc. = LC_X26_Y16_N4; Fanout = 5; COMB Node = 'dsplay:inst11\|dsp:48\|135'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] dsplay:inst11|dsp:48|135 } "NODE_NAME" } } { "dsp.bdf" "" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { { 288 456 520 328 "135" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.711 ns) 6.219 ns dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[4\] 4 REG LC_X26_Y16_N9 7 " "Info: 4: + IC(0.463 ns) + CELL(0.711 ns) = 6.219 ns; Loc. = LC_X26_Y16_N9; Fanout = 7; REG Node = 'dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.229 ns ( 51.92 % ) " "Info: Total cell delay = 3.229 ns ( 51.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.990 ns ( 48.08 % ) " "Info: Total interconnect delay = 2.990 ns ( 48.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { P1_1 {} P1_1~out0 {} dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] {} dsplay:inst11|dsp:48|135 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.992ns 0.535ns 0.463ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P1_1 source 6.532 ns - Longest register " "Info: - Longest clock path from clock \"P1_1\" to source register is 6.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns P1_1 1 CLK PIN_180 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_180; Fanout = 3; CLK Node = 'P1_1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1_1 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 136 1544 1712 152 "P1_1" "" } { -256 1528 1592 -240 "P1_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(0.935 ns) 4.396 ns dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[0\] 2 REG LC_X26_Y16_N0 5 " "Info: 2: + IC(1.992 ns) + CELL(0.935 ns) = 4.396 ns; Loc. = LC_X26_Y16_N0; Fanout = 5; REG Node = 'dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_2ai.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_2ai.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.442 ns) 5.358 ns dsplay:inst11\|dsp:48\|135 3 COMB LC_X26_Y16_N4 5 " "Info: 3: + IC(0.520 ns) + CELL(0.442 ns) = 5.358 ns; Loc. = LC_X26_Y16_N4; Fanout = 5; COMB Node = 'dsplay:inst11\|dsp:48\|135'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] dsplay:inst11|dsp:48|135 } "NODE_NAME" } } { "dsp.bdf" "" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { { 288 456 520 328 "135" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.711 ns) 6.532 ns dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[1\] 4 REG LC_X26_Y16_N6 56 " "Info: 4: + IC(0.463 ns) + CELL(0.711 ns) = 6.532 ns; Loc. = LC_X26_Y16_N6; Fanout = 56; REG Node = 'dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.557 ns ( 54.45 % ) " "Info: Total cell delay = 3.557 ns ( 54.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.975 ns ( 45.55 % ) " "Info: Total interconnect delay = 2.975 ns ( 45.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { P1_1 {} P1_1~out0 {} dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] {} dsplay:inst11|dsp:48|135 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.992ns 0.520ns 0.463ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { P1_1 {} P1_1~out0 {} dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] {} dsplay:inst11|dsp:48|135 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.992ns 0.535ns 0.463ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { P1_1 {} P1_1~out0 {} dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] {} dsplay:inst11|dsp:48|135 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.992ns 0.520ns 0.463ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 74 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 74 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella1~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella2~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella3~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.054 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella1~COUTCOUT1_3 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella2~COUTCOUT1_3 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella3~COUTCOUT1_3 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { P1_1 {} P1_1~out0 {} dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] {} dsplay:inst11|dsp:48|135 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.992ns 0.535ns 0.463ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { P1_1 {} P1_1~out0 {} dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] {} dsplay:inst11|dsp:48|135 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.992ns 0.520ns 0.463ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] {} } {  } {  } "" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 74 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter0:inst20\|lpm_counter:lpm_counter_component\|cntr_pqi:auto_generated\|safe_q\[7\] pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] CLK 12.995 ns " "Info: Found hold time violation between source  pin or register \"lpm_counter0:inst20\|lpm_counter:lpm_counter_component\|cntr_pqi:auto_generated\|safe_q\[7\]\" and destination pin or register \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\]\" for clock \"CLK\" (Hold time is 12.995 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "16.808 ns + Largest " "Info: + Largest clock skew is 16.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 27.622 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 27.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.935 ns) 3.133 ns STEP4:inst10\|SCHKT:inst1\|Q\[4\] 2 REG LC_X23_Y6_N4 16 " "Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X23_Y6_N4; Fanout = 16; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.442 ns) 5.182 ns STEP4:inst10\|SCHKT:inst1\|A1~24 3 COMB LC_X19_Y9_N1 1 " "Info: 3: + IC(1.607 ns) + CELL(0.442 ns) = 5.182 ns; Loc. = LC_X19_Y9_N1; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 137 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.478 ns STEP4:inst10\|SCHKT:inst1\|A1~22 4 COMB LC_X19_Y9_N2 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.478 ns; Loc. = LC_X19_Y9_N2; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 138 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.935 ns) 6.873 ns STEP4:inst10\|SCHKT:inst1\|ENA 5 REG LC_X19_Y9_N6 9 " "Info: 5: + IC(0.460 ns) + CELL(0.935 ns) = 6.873 ns; Loc. = LC_X19_Y9_N6; Fanout = 9; REG Node = 'STEP4:inst10\|SCHKT:inst1\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 139 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.114 ns) 7.537 ns STEP4:inst10\|inst11 6 COMB LC_X19_Y9_N4 88 " "Info: 6: + IC(0.550 ns) + CELL(0.114 ns) = 7.537 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(1.372 ns) 13.593 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5 7 MEM M4K_X17_Y10 18 " "Info: 7: + IC(4.684 ns) + CELL(1.372 ns) = 13.593 ns; Loc. = M4K_X17_Y10; Fanout = 18; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.056 ns" { STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 17.901 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\] 8 MEM M4K_X17_Y10 8 " "Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 17.901 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.590 ns) 19.699 ns inst35 9 COMB LC_X15_Y10_N4 8 " "Info: 9: + IC(1.208 ns) + CELL(0.590 ns) = 19.699 ns; Loc. = LC_X15_Y10_N4; Fanout = 8; COMB Node = 'inst35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst35 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 144 496 560 192 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.811 ns) + CELL(0.442 ns) 24.952 ns lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] 10 REG LC_X19_Y12_N5 6 " "Info: 10: + IC(4.811 ns) + CELL(0.442 ns) = 24.952 ns; Loc. = LC_X19_Y12_N5; Fanout = 6; REG Node = 'lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.253 ns" { inst35 lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.442 ns) 25.864 ns pccounter:inst23\|inst5~1 11 COMB LC_X19_Y12_N1 8 " "Info: 11: + IC(0.470 ns) + CELL(0.442 ns) = 25.864 ns; Loc. = LC_X19_Y12_N1; Fanout = 8; COMB Node = 'pccounter:inst23\|inst5~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] pccounter:inst23|inst5~1 } "NODE_NAME" } } { "pccounter.bdf" "" { Schematic "C:/altera/90/quartus/cpu/pccounter.bdf" { { 296 216 280 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.590 ns) 27.622 ns pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] 12 REG LC_X20_Y12_N6 3 " "Info: 12: + IC(1.168 ns) + CELL(0.590 ns) = 27.622 ns; Loc. = LC_X20_Y12_N6; Fanout = 3; REG Node = 'pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { pccounter:inst23|inst5~1 pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.753 ns ( 42.55 % ) " "Info: Total cell delay = 11.753 ns ( 42.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.869 ns ( 57.45 % ) " "Info: Total interconnect delay = 15.869 ns ( 57.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.622 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst35 lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] pccounter:inst23|inst5~1 pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.622 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] {} inst35 {} lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] {} pccounter:inst23|inst5~1 {} pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.208ns 4.811ns 0.470ns 1.168ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.590ns 0.442ns 0.442ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.814 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 10.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.590 ns) 3.359 ns STEP4:inst10\|STEP:inst12\|18 2 COMB LC_X19_Y9_N7 5 " "Info: 2: + IC(1.300 ns) + CELL(0.590 ns) = 3.359 ns; Loc. = LC_X19_Y9_N7; Fanout = 5; COMB Node = 'STEP4:inst10\|STEP:inst12\|18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { CLK STEP4:inst10|STEP:inst12|18 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.935 ns) 4.753 ns STEP4:inst10\|STEP:inst12\|5 3 REG LC_X19_Y9_N8 3 " "Info: 3: + IC(0.459 ns) + CELL(0.935 ns) = 4.753 ns; Loc. = LC_X19_Y9_N8; Fanout = 3; REG Node = 'STEP4:inst10\|STEP:inst12\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|5 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 143 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 5.131 ns STEP4:inst10\|inst10 4 COMB LC_X19_Y9_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.378 ns) = 5.131 ns; Loc. = LC_X19_Y9_N8; Fanout = 2; COMB Node = 'STEP4:inst10\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { STEP4:inst10|STEP:inst12|5 STEP4:inst10|inst10 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 150 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.427 ns inst33 5 COMB LC_X19_Y9_N9 8 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 5.427 ns; Loc. = LC_X19_Y9_N9; Fanout = 8; COMB Node = 'inst33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { STEP4:inst10|inst10 inst33 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 24 96 160 72 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.676 ns) + CELL(0.711 ns) 10.814 ns lpm_counter0:inst20\|lpm_counter:lpm_counter_component\|cntr_pqi:auto_generated\|safe_q\[7\] 6 REG LC_X20_Y10_N7 3 " "Info: 6: + IC(4.676 ns) + CELL(0.711 ns) = 10.814 ns; Loc. = LC_X20_Y10_N7; Fanout = 3; REG Node = 'lpm_counter0:inst20\|lpm_counter:lpm_counter_component\|cntr_pqi:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { inst33 lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_pqi.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_pqi.tdf" 99 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.197 ns ( 38.81 % ) " "Info: Total cell delay = 4.197 ns ( 38.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.617 ns ( 61.19 % ) " "Info: Total interconnect delay = 6.617 ns ( 61.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.814 ns" { CLK STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|5 STEP4:inst10|inst10 inst33 lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.814 ns" { CLK {} CLK~out0 {} STEP4:inst10|STEP:inst12|18 {} STEP4:inst10|STEP:inst12|5 {} STEP4:inst10|inst10 {} inst33 {} lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.300ns 0.459ns 0.000ns 0.182ns 4.676ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.378ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.622 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst35 lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] pccounter:inst23|inst5~1 pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.622 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] {} inst35 {} lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] {} pccounter:inst23|inst5~1 {} pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.208ns 4.811ns 0.470ns 1.168ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.590ns 0.442ns 0.442ns 0.590ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.814 ns" { CLK STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|5 STEP4:inst10|inst10 inst33 lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.814 ns" { CLK {} CLK~out0 {} STEP4:inst10|STEP:inst12|18 {} STEP4:inst10|STEP:inst12|5 {} STEP4:inst10|inst10 {} inst33 {} lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.300ns 0.459ns 0.000ns 0.182ns 4.676ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.378ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_pqi.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_pqi.tdf" 99 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.589 ns - Shortest register register " "Info: - Shortest register to register delay is 3.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst20\|lpm_counter:lpm_counter_component\|cntr_pqi:auto_generated\|safe_q\[7\] 1 REG LC_X20_Y10_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y10_N7; Fanout = 3; REG Node = 'lpm_counter0:inst20\|lpm_counter:lpm_counter_component\|cntr_pqi:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_pqi.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_pqi.tdf" 99 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.114 ns) 1.452 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[7\]~44 2 COMB LC_X21_Y12_N0 1 " "Info: 2: + IC(1.338 ns) + CELL(0.114 ns) = 1.452 ns; Loc. = LC_X21_Y12_N0; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[7\]~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~44 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.292 ns) 2.491 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[7\]~45 3 COMB LC_X20_Y12_N8 2 " "Info: 3: + IC(0.747 ns) + CELL(0.292 ns) = 2.491 ns; Loc. = LC_X20_Y12_N8; Fanout = 2; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[7\]~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~44 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~45 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.787 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[7\]~64 4 COMB LC_X20_Y12_N9 11 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 2.787 ns; Loc. = LC_X20_Y12_N9; Fanout = 11; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[7\]~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~45 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~64 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.292 ns) 3.589 ns pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] 5 REG LC_X20_Y12_N6 3 " "Info: 5: + IC(0.510 ns) + CELL(0.292 ns) = 3.589 ns; Loc. = LC_X20_Y12_N6; Fanout = 3; REG Node = 'pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~64 pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.812 ns ( 22.62 % ) " "Info: Total cell delay = 0.812 ns ( 22.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.777 ns ( 77.38 % ) " "Info: Total interconnect delay = 2.777 ns ( 77.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.589 ns" { lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~44 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~45 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~64 pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.589 ns" { lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~44 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~45 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~64 {} pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 1.338ns 0.747ns 0.182ns 0.510ns } { 0.000ns 0.114ns 0.292ns 0.114ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_pqi.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_pqi.tdf" 99 8 0 } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.622 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst35 lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] pccounter:inst23|inst5~1 pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.622 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] {} inst35 {} lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] {} pccounter:inst23|inst5~1 {} pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.208ns 4.811ns 0.470ns 1.168ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.590ns 0.442ns 0.442ns 0.590ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.814 ns" { CLK STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|5 STEP4:inst10|inst10 inst33 lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.814 ns" { CLK {} CLK~out0 {} STEP4:inst10|STEP:inst12|18 {} STEP4:inst10|STEP:inst12|5 {} STEP4:inst10|inst10 {} inst33 {} lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.300ns 0.459ns 0.000ns 0.182ns 4.676ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.378ns 0.114ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.589 ns" { lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~44 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~45 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~64 pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.589 ns" { lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~44 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~45 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~64 {} pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 1.338ns 0.747ns 0.182ns 0.510ns } { 0.000ns 0.114ns 0.292ns 0.114ns 0.292ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "STEP4:inst10\|SCHKT:inst1\|Q\[0\] NESW CLK 10.396 ns register " "Info: tsu for register \"STEP4:inst10\|SCHKT:inst1\|Q\[0\]\" (data pin = \"NESW\", clock pin = \"CLK\") is 10.396 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.268 ns + Longest pin register " "Info: + Longest pin to register delay is 13.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns NESW 1 PIN PIN_5 15 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 15; PIN Node = 'NESW'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NESW } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 224 -216 -48 240 "NESW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.003 ns) + CELL(0.442 ns) 10.914 ns STEP4:inst10\|SCHKT:inst1\|Mux~114 2 COMB LC_X22_Y6_N9 1 " "Info: 2: + IC(9.003 ns) + CELL(0.442 ns) = 10.914 ns; Loc. = LC_X22_Y6_N9; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|Mux~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.445 ns" { NESW STEP4:inst10|SCHKT:inst1|Mux~114 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 112 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.442 ns) 12.041 ns STEP4:inst10\|SCHKT:inst1\|Mux~161 3 COMB LC_X21_Y6_N9 1 " "Info: 3: + IC(0.685 ns) + CELL(0.442 ns) = 12.041 ns; Loc. = LC_X21_Y6_N9; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|Mux~161'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { STEP4:inst10|SCHKT:inst1|Mux~114 STEP4:inst10|SCHKT:inst1|Mux~161 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 118 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.292 ns) 12.777 ns STEP4:inst10\|SCHKT:inst1\|Mux~162 4 COMB LC_X21_Y6_N0 1 " "Info: 4: + IC(0.444 ns) + CELL(0.292 ns) = 12.777 ns; Loc. = LC_X21_Y6_N0; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|Mux~162'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { STEP4:inst10|SCHKT:inst1|Mux~161 STEP4:inst10|SCHKT:inst1|Mux~162 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 119 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 13.268 ns STEP4:inst10\|SCHKT:inst1\|Q\[0\] 5 REG LC_X21_Y6_N1 14 " "Info: 5: + IC(0.182 ns) + CELL(0.309 ns) = 13.268 ns; Loc. = LC_X21_Y6_N1; Fanout = 14; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { STEP4:inst10|SCHKT:inst1|Mux~162 STEP4:inst10|SCHKT:inst1|Q[0] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.954 ns ( 22.26 % ) " "Info: Total cell delay = 2.954 ns ( 22.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.314 ns ( 77.74 % ) " "Info: Total interconnect delay = 10.314 ns ( 77.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.268 ns" { NESW STEP4:inst10|SCHKT:inst1|Mux~114 STEP4:inst10|SCHKT:inst1|Mux~161 STEP4:inst10|SCHKT:inst1|Mux~162 STEP4:inst10|SCHKT:inst1|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.268 ns" { NESW {} NESW~out0 {} STEP4:inst10|SCHKT:inst1|Mux~114 {} STEP4:inst10|SCHKT:inst1|Mux~161 {} STEP4:inst10|SCHKT:inst1|Mux~162 {} STEP4:inst10|SCHKT:inst1|Q[0] {} } { 0.000ns 0.000ns 9.003ns 0.685ns 0.444ns 0.182ns } { 0.000ns 1.469ns 0.442ns 0.442ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.909 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns STEP4:inst10\|SCHKT:inst1\|Q\[0\] 2 REG LC_X21_Y6_N1 14 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X21_Y6_N1; Fanout = 14; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[0] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[0] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.268 ns" { NESW STEP4:inst10|SCHKT:inst1|Mux~114 STEP4:inst10|SCHKT:inst1|Mux~161 STEP4:inst10|SCHKT:inst1|Mux~162 STEP4:inst10|SCHKT:inst1|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.268 ns" { NESW {} NESW~out0 {} STEP4:inst10|SCHKT:inst1|Mux~114 {} STEP4:inst10|SCHKT:inst1|Mux~161 {} STEP4:inst10|SCHKT:inst1|Mux~162 {} STEP4:inst10|SCHKT:inst1|Q[0] {} } { 0.000ns 0.000ns 9.003ns 0.685ns 0.444ns 0.182ns } { 0.000ns 1.469ns 0.442ns 0.442ns 0.292ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[0] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK P1_0 lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 52.469 ns register " "Info: tco from clock \"CLK\" to destination pin \"P1_0\" through register \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]\" is 52.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 25.416 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 25.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.935 ns) 3.133 ns STEP4:inst10\|SCHKT:inst1\|Q\[4\] 2 REG LC_X23_Y6_N4 16 " "Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X23_Y6_N4; Fanout = 16; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.442 ns) 5.182 ns STEP4:inst10\|SCHKT:inst1\|A1~24 3 COMB LC_X19_Y9_N1 1 " "Info: 3: + IC(1.607 ns) + CELL(0.442 ns) = 5.182 ns; Loc. = LC_X19_Y9_N1; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 137 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.478 ns STEP4:inst10\|SCHKT:inst1\|A1~22 4 COMB LC_X19_Y9_N2 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.478 ns; Loc. = LC_X19_Y9_N2; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 138 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.935 ns) 6.873 ns STEP4:inst10\|SCHKT:inst1\|ENA 5 REG LC_X19_Y9_N6 9 " "Info: 5: + IC(0.460 ns) + CELL(0.935 ns) = 6.873 ns; Loc. = LC_X19_Y9_N6; Fanout = 9; REG Node = 'STEP4:inst10\|SCHKT:inst1\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 139 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.114 ns) 7.537 ns STEP4:inst10\|inst11 6 COMB LC_X19_Y9_N4 88 " "Info: 6: + IC(0.550 ns) + CELL(0.114 ns) = 7.537 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(1.372 ns) 13.593 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5 7 MEM M4K_X17_Y10 18 " "Info: 7: + IC(4.684 ns) + CELL(1.372 ns) = 13.593 ns; Loc. = M4K_X17_Y10; Fanout = 18; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.056 ns" { STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 17.901 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[13\] 8 MEM M4K_X17_Y10 8 " "Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 17.901 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.442 ns) 19.523 ns inst27 9 COMB LC_X15_Y10_N1 8 " "Info: 9: + IC(1.180 ns) + CELL(0.442 ns) = 19.523 ns; Loc. = LC_X15_Y10_N1; Fanout = 8; COMB Node = 'inst27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] inst27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -248 560 624 -200 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.601 ns) + CELL(0.292 ns) 25.416 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 10 REG LC_X22_Y10_N0 36 " "Info: 10: + IC(5.601 ns) + CELL(0.292 ns) = 25.416 ns; Loc. = LC_X22_Y10_N0; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.893 ns" { inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.423 ns ( 41.01 % ) " "Info: Total cell delay = 10.423 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.993 ns ( 58.99 % ) " "Info: Total interconnect delay = 14.993 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.416 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.416 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] {} inst27 {} lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.180ns 5.601ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.053 ns + Longest register pin " "Info: + Longest register to pin delay is 27.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LC_X22_Y10_N0 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y10_N0; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.442 ns) 0.890 ns ALU181:inst17\|F9~222 2 COMB LC_X22_Y10_N8 11 " "Info: 2: + IC(0.448 ns) + CELL(0.442 ns) = 0.890 ns; Loc. = LC_X22_Y10_N8; Fanout = 11; COMB Node = 'ALU181:inst17\|F9~222'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~222 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.432 ns) 2.881 ns ALU181:inst17\|Add11~42COUT1_59 3 COMB LC_X22_Y11_N1 2 " "Info: 3: + IC(1.559 ns) + CELL(0.432 ns) = 2.881 ns; Loc. = LC_X22_Y11_N1; Fanout = 2; COMB Node = 'ALU181:inst17\|Add11~42COUT1_59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { ALU181:inst17|F9~222 ALU181:inst17|Add11~42COUT1_59 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 3.489 ns ALU181:inst17\|Add11~39 4 COMB LC_X22_Y11_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.608 ns) = 3.489 ns; Loc. = LC_X22_Y11_N2; Fanout = 1; COMB Node = 'ALU181:inst17\|Add11~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { ALU181:inst17|Add11~42COUT1_59 ALU181:inst17|Add11~39 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.442 ns) 5.146 ns ALU181:inst17\|Mux7~3 5 COMB LC_X23_Y7_N3 1 " "Info: 5: + IC(1.215 ns) + CELL(0.442 ns) = 5.146 ns; Loc. = LC_X23_Y7_N3; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux7~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { ALU181:inst17|Add11~39 ALU181:inst17|Mux7~3 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.114 ns) 5.674 ns ALU181:inst17\|Mux7~4 6 COMB LC_X23_Y7_N0 1 " "Info: 6: + IC(0.414 ns) + CELL(0.114 ns) = 5.674 ns; Loc. = LC_X23_Y7_N0; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux7~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { ALU181:inst17|Mux7~3 ALU181:inst17|Mux7~4 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.970 ns ALU181:inst17\|Mux7~5 7 COMB LC_X23_Y7_N1 1 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 5.970 ns; Loc. = LC_X23_Y7_N1; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux7~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU181:inst17|Mux7~4 ALU181:inst17|Mux7~5 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.114 ns) 6.502 ns ALU181:inst17\|Mux7~8 8 COMB LC_X23_Y7_N5 1 " "Info: 8: + IC(0.418 ns) + CELL(0.114 ns) = 6.502 ns; Loc. = LC_X23_Y7_N5; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux7~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { ALU181:inst17|Mux7~5 ALU181:inst17|Mux7~8 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.442 ns) 8.168 ns ALU181:inst17\|Mux7~13 9 COMB LC_X24_Y11_N2 1 " "Info: 9: + IC(1.224 ns) + CELL(0.442 ns) = 8.168 ns; Loc. = LC_X24_Y11_N2; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux7~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { ALU181:inst17|Mux7~8 ALU181:inst17|Mux7~13 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 8.896 ns ALU181:inst17\|Mux7~19 10 COMB LC_X24_Y11_N1 3 " "Info: 10: + IC(0.436 ns) + CELL(0.292 ns) = 8.896 ns; Loc. = LC_X24_Y11_N1; Fanout = 3; COMB Node = 'ALU181:inst17\|Mux7~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { ALU181:inst17|Mux7~13 ALU181:inst17|Mux7~19 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.114 ns) 9.426 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~33 11 COMB LC_X24_Y11_N3 2 " "Info: 11: + IC(0.416 ns) + CELL(0.114 ns) = 9.426 ns; Loc. = LC_X24_Y11_N3; Fanout = 2; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { ALU181:inst17|Mux7~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.722 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~61 12 COMB LC_X24_Y11_N4 11 " "Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 9.722 ns; Loc. = LC_X24_Y11_N4; Fanout = 11; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.672 ns) + CELL(0.590 ns) 12.984 ns dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs223w\[2\]~3 13 COMB LC_X19_Y11_N8 1 " "Info: 13: + IC(2.672 ns) + CELL(0.590 ns) = 12.984 ns; Loc. = LC_X19_Y11_N8; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs223w\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.262 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 } "NODE_NAME" } } { "db/mux_4hc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_4hc.tdf" 149 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.114 ns) 14.203 ns dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~7 14 COMB LC_X19_Y11_N0 1 " "Info: 14: + IC(1.105 ns) + CELL(0.114 ns) = 14.203 ns; Loc. = LC_X19_Y11_N0; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 } "NODE_NAME" } } { "db/mux_4hc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_4hc.tdf" 148 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.114 ns) 14.752 ns dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~10 15 COMB LC_X19_Y11_N7 1 " "Info: 15: + IC(0.435 ns) + CELL(0.114 ns) = 14.752 ns; Loc. = LC_X19_Y11_N7; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 } "NODE_NAME" } } { "db/mux_4hc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_4hc.tdf" 148 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.158 ns) + CELL(0.442 ns) 17.352 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~4 16 COMB LC_X19_Y15_N4 1 " "Info: 16: + IC(2.158 ns) + CELL(0.442 ns) = 17.352 ns; Loc. = LC_X19_Y15_N4; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.442 ns) 18.206 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~5 17 COMB LC_X19_Y15_N1 1 " "Info: 17: + IC(0.412 ns) + CELL(0.442 ns) = 18.206 ns; Loc. = LC_X19_Y15_N1; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.442 ns) 20.475 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~8 18 COMB LC_X26_Y16_N3 1 " "Info: 18: + IC(1.827 ns) + CELL(0.442 ns) = 20.475 ns; Loc. = LC_X26_Y16_N3; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.292 ns) 22.356 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~11 19 COMB LC_X21_Y15_N6 1 " "Info: 19: + IC(1.589 ns) + CELL(0.292 ns) = 22.356 ns; Loc. = LC_X21_Y15_N6; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(2.108 ns) 27.053 ns P1_0 20 PIN PIN_218 0 " "Info: 20: + IC(2.589 ns) + CELL(2.108 ns) = 27.053 ns; Loc. = PIN_218; Fanout = 0; PIN Node = 'P1_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 P1_0 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 1760 1936 -504 "P1_0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.772 ns ( 28.73 % ) " "Info: Total cell delay = 7.772 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.281 ns ( 71.27 % ) " "Info: Total interconnect delay = 19.281 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.053 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~222 ALU181:inst17|Add11~42COUT1_59 ALU181:inst17|Add11~39 ALU181:inst17|Mux7~3 ALU181:inst17|Mux7~4 ALU181:inst17|Mux7~5 ALU181:inst17|Mux7~8 ALU181:inst17|Mux7~13 ALU181:inst17|Mux7~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 P1_0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.053 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} ALU181:inst17|F9~222 {} ALU181:inst17|Add11~42COUT1_59 {} ALU181:inst17|Add11~39 {} ALU181:inst17|Mux7~3 {} ALU181:inst17|Mux7~4 {} ALU181:inst17|Mux7~5 {} ALU181:inst17|Mux7~8 {} ALU181:inst17|Mux7~13 {} ALU181:inst17|Mux7~19 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 {} P1_0 {} } { 0.000ns 0.448ns 1.559ns 0.000ns 1.215ns 0.414ns 0.182ns 0.418ns 1.224ns 0.436ns 0.416ns 0.182ns 2.672ns 1.105ns 0.435ns 2.158ns 0.412ns 1.827ns 1.589ns 2.589ns } { 0.000ns 0.442ns 0.432ns 0.608ns 0.442ns 0.114ns 0.114ns 0.114ns 0.442ns 0.292ns 0.114ns 0.114ns 0.590ns 0.114ns 0.114ns 0.442ns 0.442ns 0.442ns 0.292ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.416 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.416 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] {} inst27 {} lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.180ns 5.601ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.442ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.053 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~222 ALU181:inst17|Add11~42COUT1_59 ALU181:inst17|Add11~39 ALU181:inst17|Mux7~3 ALU181:inst17|Mux7~4 ALU181:inst17|Mux7~5 ALU181:inst17|Mux7~8 ALU181:inst17|Mux7~13 ALU181:inst17|Mux7~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 P1_0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.053 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} ALU181:inst17|F9~222 {} ALU181:inst17|Add11~42COUT1_59 {} ALU181:inst17|Add11~39 {} ALU181:inst17|Mux7~3 {} ALU181:inst17|Mux7~4 {} ALU181:inst17|Mux7~5 {} ALU181:inst17|Mux7~8 {} ALU181:inst17|Mux7~13 {} ALU181:inst17|Mux7~19 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 {} P1_0 {} } { 0.000ns 0.448ns 1.559ns 0.000ns 1.215ns 0.414ns 0.182ns 0.418ns 1.224ns 0.436ns 0.416ns 0.182ns 2.672ns 1.105ns 0.435ns 2.158ns 0.412ns 1.827ns 1.589ns 2.589ns } { 0.000ns 0.442ns 0.432ns 0.608ns 0.442ns 0.114ns 0.114ns 0.114ns 0.442ns 0.292ns 0.114ns 0.114ns 0.590ns 0.114ns 0.114ns 0.442ns 0.442ns 0.442ns 0.292ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN\[1\] P1_0 30.035 ns Longest " "Info: Longest tpd from source pin \"IN\[1\]\" to destination pin \"P1_0\" is 30.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[1\] 1 PIN PIN_2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 2; PIN Node = 'IN\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -144 104 272 -128 "IN\[7..0\]" "" } { -528 1520 1592 -512 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.861 ns) + CELL(0.292 ns) 9.622 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~31 2 COMB LC_X19_Y11_N9 1 " "Info: 2: + IC(7.861 ns) + CELL(0.292 ns) = 9.622 ns; Loc. = LC_X19_Y11_N9; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.153 ns" { IN[1] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~31 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.590 ns) 10.634 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~32 3 COMB LC_X19_Y11_N6 1 " "Info: 3: + IC(0.422 ns) + CELL(0.590 ns) = 10.634 ns; Loc. = LC_X19_Y11_N6; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~31 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~32 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.292 ns) 12.408 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~33 4 COMB LC_X24_Y11_N3 2 " "Info: 4: + IC(1.482 ns) + CELL(0.292 ns) = 12.408 ns; Loc. = LC_X24_Y11_N3; Fanout = 2; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~32 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.704 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~61 5 COMB LC_X24_Y11_N4 11 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 12.704 ns; Loc. = LC_X24_Y11_N4; Fanout = 11; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.672 ns) + CELL(0.590 ns) 15.966 ns dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs223w\[2\]~3 6 COMB LC_X19_Y11_N8 1 " "Info: 6: + IC(2.672 ns) + CELL(0.590 ns) = 15.966 ns; Loc. = LC_X19_Y11_N8; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs223w\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.262 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 } "NODE_NAME" } } { "db/mux_4hc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_4hc.tdf" 149 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.114 ns) 17.185 ns dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~7 7 COMB LC_X19_Y11_N0 1 " "Info: 7: + IC(1.105 ns) + CELL(0.114 ns) = 17.185 ns; Loc. = LC_X19_Y11_N0; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 } "NODE_NAME" } } { "db/mux_4hc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_4hc.tdf" 148 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.114 ns) 17.734 ns dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~10 8 COMB LC_X19_Y11_N7 1 " "Info: 8: + IC(0.435 ns) + CELL(0.114 ns) = 17.734 ns; Loc. = LC_X19_Y11_N7; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 } "NODE_NAME" } } { "db/mux_4hc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_4hc.tdf" 148 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.158 ns) + CELL(0.442 ns) 20.334 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~4 9 COMB LC_X19_Y15_N4 1 " "Info: 9: + IC(2.158 ns) + CELL(0.442 ns) = 20.334 ns; Loc. = LC_X19_Y15_N4; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.442 ns) 21.188 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~5 10 COMB LC_X19_Y15_N1 1 " "Info: 10: + IC(0.412 ns) + CELL(0.442 ns) = 21.188 ns; Loc. = LC_X19_Y15_N1; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.442 ns) 23.457 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~8 11 COMB LC_X26_Y16_N3 1 " "Info: 11: + IC(1.827 ns) + CELL(0.442 ns) = 23.457 ns; Loc. = LC_X26_Y16_N3; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.292 ns) 25.338 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~11 12 COMB LC_X21_Y15_N6 1 " "Info: 12: + IC(1.589 ns) + CELL(0.292 ns) = 25.338 ns; Loc. = LC_X21_Y15_N6; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(2.108 ns) 30.035 ns P1_0 13 PIN PIN_218 0 " "Info: 13: + IC(2.589 ns) + CELL(2.108 ns) = 30.035 ns; Loc. = PIN_218; Fanout = 0; PIN Node = 'P1_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 P1_0 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 1760 1936 -504 "P1_0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.301 ns ( 24.31 % ) " "Info: Total cell delay = 7.301 ns ( 24.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.734 ns ( 75.69 % ) " "Info: Total interconnect delay = 22.734 ns ( 75.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "30.035 ns" { IN[1] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~31 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~32 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 P1_0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "30.035 ns" { IN[1] {} IN[1]~out0 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~31 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~32 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 {} P1_0 {} } { 0.000ns 0.000ns 7.861ns 0.422ns 1.482ns 0.182ns 2.672ns 1.105ns 0.435ns 2.158ns 0.412ns 1.827ns 1.589ns 2.589ns } { 0.000ns 1.469ns 0.292ns 0.590ns 0.292ns 0.114ns 0.590ns 0.114ns 0.114ns 0.442ns 0.442ns 0.442ns 0.292ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\] IN\[5\] CLK 15.387 ns register " "Info: th for register \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" (data pin = \"IN\[5\]\", clock pin = \"CLK\") is 15.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 27.637 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 27.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.935 ns) 3.133 ns STEP4:inst10\|SCHKT:inst1\|Q\[4\] 2 REG LC_X23_Y6_N4 16 " "Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X23_Y6_N4; Fanout = 16; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.442 ns) 5.182 ns STEP4:inst10\|SCHKT:inst1\|A1~24 3 COMB LC_X19_Y9_N1 1 " "Info: 3: + IC(1.607 ns) + CELL(0.442 ns) = 5.182 ns; Loc. = LC_X19_Y9_N1; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 137 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.478 ns STEP4:inst10\|SCHKT:inst1\|A1~22 4 COMB LC_X19_Y9_N2 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.478 ns; Loc. = LC_X19_Y9_N2; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 138 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.935 ns) 6.873 ns STEP4:inst10\|SCHKT:inst1\|ENA 5 REG LC_X19_Y9_N6 9 " "Info: 5: + IC(0.460 ns) + CELL(0.935 ns) = 6.873 ns; Loc. = LC_X19_Y9_N6; Fanout = 9; REG Node = 'STEP4:inst10\|SCHKT:inst1\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 139 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.114 ns) 7.537 ns STEP4:inst10\|inst11 6 COMB LC_X19_Y9_N4 88 " "Info: 6: + IC(0.550 ns) + CELL(0.114 ns) = 7.537 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(1.372 ns) 13.593 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5 7 MEM M4K_X17_Y10 18 " "Info: 7: + IC(4.684 ns) + CELL(1.372 ns) = 13.593 ns; Loc. = M4K_X17_Y10; Fanout = 18; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.056 ns" { STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 17.901 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\] 8 MEM M4K_X17_Y10 8 " "Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 17.901 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.590 ns) 19.699 ns inst35 9 COMB LC_X15_Y10_N4 8 " "Info: 9: + IC(1.208 ns) + CELL(0.590 ns) = 19.699 ns; Loc. = LC_X15_Y10_N4; Fanout = 8; COMB Node = 'inst35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst35 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 144 496 560 192 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.849 ns) + CELL(0.292 ns) 24.840 ns lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\] 10 REG LC_X19_Y12_N8 6 " "Info: 10: + IC(4.849 ns) + CELL(0.292 ns) = 24.840 ns; Loc. = LC_X19_Y12_N8; Fanout = 6; REG Node = 'lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { inst35 lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.292 ns) 25.605 ns pccounter:inst23\|inst6~0 11 COMB LC_X19_Y12_N6 8 " "Info: 11: + IC(0.473 ns) + CELL(0.292 ns) = 25.605 ns; Loc. = LC_X19_Y12_N6; Fanout = 8; COMB Node = 'pccounter:inst23\|inst6~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] pccounter:inst23|inst6~0 } "NODE_NAME" } } { "pccounter.bdf" "" { Schematic "C:/altera/90/quartus/cpu/pccounter.bdf" { { 192 208 272 240 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.442 ns) 27.637 ns pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 12 REG LC_X20_Y9_N8 3 " "Info: 12: + IC(1.590 ns) + CELL(0.442 ns) = 27.637 ns; Loc. = LC_X20_Y9_N8; Fanout = 3; REG Node = 'pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { pccounter:inst23|inst6~0 pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.305 ns ( 40.91 % ) " "Info: Total cell delay = 11.305 ns ( 40.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.332 ns ( 59.09 % ) " "Info: Total interconnect delay = 16.332 ns ( 59.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.637 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst35 lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] pccounter:inst23|inst6~0 pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.637 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] {} inst35 {} lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] {} pccounter:inst23|inst6~0 {} pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.208ns 4.849ns 0.473ns 1.590ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.590ns 0.292ns 0.292ns 0.442ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.250 ns - Shortest pin register " "Info: - Shortest pin to register delay is 12.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[5\] 1 PIN PIN_7 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_7; Fanout = 2; PIN Node = 'IN\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -144 104 272 -128 "IN\[7..0\]" "" } { -528 1520 1592 -512 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.322 ns) + CELL(0.590 ns) 9.381 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~47 2 COMB LC_X19_Y14_N0 1 " "Info: 2: + IC(7.322 ns) + CELL(0.590 ns) = 9.381 ns; Loc. = LC_X19_Y14_N0; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.912 ns" { IN[5] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~47 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.677 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~48 3 COMB LC_X19_Y14_N1 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 9.677 ns; Loc. = LC_X19_Y14_N1; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~47 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~48 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.292 ns) 11.658 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~49 4 COMB LC_X20_Y9_N6 2 " "Info: 4: + IC(1.689 ns) + CELL(0.292 ns) = 11.658 ns; Loc. = LC_X20_Y9_N6; Fanout = 2; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~48 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~49 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.954 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~65 5 COMB LC_X20_Y9_N7 11 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 11.954 ns; Loc. = LC_X20_Y9_N7; Fanout = 11; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~65'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~49 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~65 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.250 ns pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 6 REG LC_X20_Y9_N8 3 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 12.250 ns; Loc. = LC_X20_Y9_N8; Fanout = 3; REG Node = 'pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~65 pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.693 ns ( 21.98 % ) " "Info: Total cell delay = 2.693 ns ( 21.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.557 ns ( 78.02 % ) " "Info: Total interconnect delay = 9.557 ns ( 78.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.250 ns" { IN[5] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~47 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~48 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~49 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~65 pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.250 ns" { IN[5] {} IN[5]~out0 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~47 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~48 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~49 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~65 {} pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 7.322ns 0.182ns 1.689ns 0.182ns 0.182ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.292ns 0.114ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.637 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst35 lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] pccounter:inst23|inst6~0 pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.637 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] {} inst35 {} lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] {} pccounter:inst23|inst6~0 {} pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.208ns 4.849ns 0.473ns 1.590ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.590ns 0.292ns 0.292ns 0.442ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.250 ns" { IN[5] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~47 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~48 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~49 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~65 pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.250 ns" { IN[5] {} IN[5]~out0 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~47 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~48 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~49 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~65 {} pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 7.322ns 0.182ns 1.689ns 0.182ns 0.182ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.292ns 0.114ns 0.114ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 68 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 21:46:33 2013 " "Info: Processing ended: Tue Dec 03 21:46:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
