# Generated by Yosys 0.12+54 (git sha1 59a715034, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 3052
attribute \keep 1
attribute \top 1
attribute \src "rvfi_testbench.sv:15.1-68.10"
module \rvfi_testbench
  wire width 8 $add$rvfi_testbench.sv:36$9_Y
  wire $auto$opt_reduce.cc:134:opt_mux$2863
  wire $auto$opt_reduce.cc:134:opt_mux$2869
  wire $auto$rtlil.cc:3097:Anyseq$2878
  wire $auto$rtlil.cc:3097:Anyseq$2880
  wire $auto$rtlil.cc:3097:Anyseq$2882
  wire $auto$rtlil.cc:3097:Anyseq$2884
  wire $auto$rtlil.cc:3097:Anyseq$2886
  wire $auto$rtlil.cc:3097:Anyseq$2888
  wire $auto$rtlil.cc:3097:Anyseq$2890
  wire $auto$rtlil.cc:3097:Anyseq$2892
  wire $auto$rtlil.cc:3097:Anyseq$2894
  wire $auto$rtlil.cc:3097:Anyseq$2896
  wire $auto$rtlil.cc:3097:Anyseq$2898
  wire $auto$rtlil.cc:3097:Anyseq$2900
  wire $auto$rtlil.cc:3097:Anyseq$2902
  wire $auto$rtlil.cc:3097:Anyseq$2904
  wire $auto$rtlil.cc:3097:Anyseq$2906
  wire $auto$rtlil.cc:3097:Anyseq$2908
  wire $auto$rtlil.cc:3097:Anyseq$2910
  wire $auto$rtlil.cc:3097:Anyseq$2912
  wire $auto$rtlil.cc:3097:Anyseq$2914
  wire $auto$rtlil.cc:3097:Anyseq$2916
  wire $auto$rtlil.cc:3097:Anyseq$2918
  wire $auto$rtlil.cc:3097:Anyseq$2920
  wire $auto$rtlil.cc:3097:Anyseq$2922
  wire $auto$rtlil.cc:3097:Anyseq$2924
  wire $auto$rtlil.cc:3097:Anyseq$2926
  wire $auto$rtlil.cc:3097:Anyseq$2928
  wire $auto$rtlil.cc:3097:Anyseq$2930
  wire $auto$rtlil.cc:3097:Anyseq$2932
  wire $auto$rtlil.cc:3097:Anyseq$2934
  wire $auto$rtlil.cc:3097:Anyseq$2936
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2938
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2940
  wire width 2 $auto$rtlil.cc:3097:Anyseq$2942
  wire $auto$rtlil.cc:3097:Anyseq$2944
  wire $auto$rtlil.cc:3097:Anyseq$2946
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2948
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2950
  wire $auto$rtlil.cc:3097:Anyseq$2952
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2954
  wire width 2 $auto$rtlil.cc:3097:Anyseq$2956
  wire $auto$rtlil.cc:3097:Anyseq$2958
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2960
  wire width 2 $auto$rtlil.cc:3097:Anyseq$2962
  wire $auto$rtlil.cc:3097:Anyseq$2964
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2966
  wire width 2 $auto$rtlil.cc:3097:Anyseq$2968
  wire $auto$rtlil.cc:3097:Anyseq$2970
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2972
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2974
  wire $auto$rtlil.cc:3097:Anyseq$2976
  wire $auto$rtlil.cc:3097:Anyseq$2978
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2980
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2982
  wire width 2 $auto$rtlil.cc:3097:Anyseq$2984
  wire $auto$rtlil.cc:3097:Anyseq$2986
  wire $auto$rtlil.cc:3097:Anyseq$2988
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2990
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2992
  wire width 2 $auto$rtlil.cc:3097:Anyseq$2994
  wire $auto$rtlil.cc:3097:Anyseq$2996
  wire $auto$rtlil.cc:3097:Anyseq$2998
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3000
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3002
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3004
  wire width 2 $auto$rtlil.cc:3097:Anyseq$3006
  wire $auto$rtlil.cc:3097:Anyseq$3008
  wire $auto$rtlil.cc:3097:Anyseq$3010
  wire width 4 $auto$rtlil.cc:3097:Anyseq$3012
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3014
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3016
  wire width 2 $auto$rtlil.cc:3097:Anyseq$3018
  wire $auto$rtlil.cc:3097:Anyseq$3020
  wire $auto$rtlil.cc:3097:Anyseq$3022
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3024
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3026
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3028
  wire $auto$rtlil.cc:3097:Anyseq$3030
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3032
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3034
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3036
  wire width 5 $auto$rtlil.cc:3097:Anyseq$3038
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3040
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3042
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3044
  wire width 32 $auto$rtlil.cc:3097:Anyseq$3046
  wire width 3 $auto$rtlil.cc:3097:Anyseq$3048
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $auto$wreduce.cc:454:run$2871
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:248.37-248.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $auto$wreduce.cc:454:run$2872
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255.37-255.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $auto$wreduce.cc:454:run$2873
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.42-588.128|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $auto$wreduce.cc:454:run$2874
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:606.38-606.101|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $auto$wreduce.cc:454:run$2875
  attribute \src "rvfi_testbench.sv:36.41-36.57"
  wire width 32 $auto$wreduce.cc:454:run$2876
  attribute \src "rvfi_testbench.sv:29.19-29.38"
  wire $eq$rvfi_testbench.sv:29$3_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_CHECK[0:0]$101
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_CHECK[0:0]$111
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_EN[0:0]$112
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_CHECK[0:0]$113
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_EN[0:0]$114
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_CHECK[0:0]$115
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_EN[0:0]$116
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:153$40_CHECK[0:0]$117
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:153$40_EN[0:0]$118
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_CHECK[0:0]$119
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:156$42_CHECK[0:0]$121
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:157$43_CHECK[0:0]$123
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_CHECK[0:0]$131
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_CHECK[0:0]$141
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_CHECK[0:0]$151
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_CHECK[0:0]$161
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$48_CHECK[0:0]$133
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$53_CHECK[0:0]$143
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$58_CHECK[0:0]$153
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$63_CHECK[0:0]$163
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:123.3-181.6"
  wire $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_CHECK[0:0]$167
  wire $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.10-143.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:144.14-144.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.10-146.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:147.14-147.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:157.14-157.39"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:157$194_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:158.47-158.72"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:178.13-178.30"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.14"
  wire $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.11-150.29"
  wire $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:153.11-153.29"
  wire $flatten\checker_inst.$ne$rvfi_insn_check.sv:153$191_Y
  wire $flatten\checker_inst.$procmux$1002_Y
  wire $flatten\checker_inst.$procmux$1016_Y
  wire $flatten\checker_inst.$procmux$1100_Y
  wire $flatten\checker_inst.$procmux$1114_Y
  wire $flatten\checker_inst.$procmux$1142_Y
  wire $flatten\checker_inst.$procmux$521_Y
  wire $flatten\checker_inst.$procmux$529_Y
  wire $flatten\checker_inst.$procmux$537_Y
  wire $flatten\checker_inst.$procmux$545_Y
  wire $flatten\checker_inst.$procmux$554_Y
  wire $flatten\checker_inst.$procmux$565_Y
  wire $flatten\checker_inst.$procmux$576_Y
  wire $flatten\checker_inst.$procmux$587_Y
  wire $flatten\checker_inst.$procmux$722_Y
  wire $flatten\checker_inst.$procmux$736_Y
  wire $flatten\checker_inst.$procmux$764_Y
  wire $flatten\checker_inst.$procmux$848_Y
  wire $flatten\checker_inst.$procmux$862_Y
  wire $flatten\checker_inst.$procmux$890_Y
  wire $flatten\checker_inst.$procmux$988_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:46.54-46.80|rvfi_insn_check.sv:66.17-90.4"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_slt.v:46$253_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:46.84-46.106|rvfi_insn_check.sv:66.17-90.4"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_slt.v:46$255_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:46.110-46.136|rvfi_insn_check.sv:66.17-90.4"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_slt.v:46$257_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:46.23-46.80|rvfi_insn_check.sv:66.17-90.4"
  wire $flatten\checker_inst.\insn_spec.$logic_and$insn_slt.v:46$254_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:46.23-46.106|rvfi_insn_check.sv:66.17-90.4"
  wire $flatten\checker_inst.\insn_spec.$logic_and$insn_slt.v:46$256_Y
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:50.26-50.51|rvfi_insn_check.sv:66.17-90.4"
  wire $flatten\checker_inst.\insn_spec.$reduce_bool$insn_slt.v:50$259_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183.5-188.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_ADDR[4:0]$289
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183.5-188.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_DATA[31:0]$290
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183.5-188.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183.5-188.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_ADDR[4:0]$292
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183.5-188.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_DATA[31:0]$293
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183.5-188.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$10\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$10\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$10\pc_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$10\rd_data_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$2\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$2\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$2\ld_ctrl[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$2\rd_data_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$3\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$3\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$3\rd_data_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$4\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$4\rd_data_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$5\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$5\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$5\wr_en[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$6\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$6\rd_data_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$7\rd_data_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$7\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$7\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$8\rd_data_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$9\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$9\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$9\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129.51-129.70|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129$280_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.45-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 33 signed $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224$313_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290.36-290.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$326_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.51-470.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$349_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472.46-472.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$351_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472.46-472.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$352_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472.46-472.92|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$353_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168.37-168.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$286_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:236.39-236.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:236$318_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$331_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.53-402.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$332_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.73-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$334_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$340_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$343_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$365_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.99-537.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$380_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$342_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.59-448.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$346_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$356_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$358_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$369_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.38-537.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$387_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110.29-110.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$274_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$333_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$335_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$377_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.95|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$379_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$381_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.135|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$383_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.155|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$385_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.33-568.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$390_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.43-588.88|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$393_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594.52-594.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$399_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635.45-635.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$416_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635.45-635.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$418_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187.33-187.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$304_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192.57-192.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192$307_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193.57-193.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193$310_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419.45-419.62|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$336_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.53-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$341_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.77-448.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$345_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$354_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.53-478.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$355_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.73-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$357_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.43-588.63|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$391_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594.52-594.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$397_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.51-470.61|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$348_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:593.45-593.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:593$396_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283.36-283.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$325_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.94-493.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$360_Y
  wire $flatten\wrapper.\uut.$procmux$1195_CMP
  wire $flatten\wrapper.\uut.$procmux$1300_CMP
  wire $flatten\wrapper.\uut.$procmux$1431_CMP
  wire $flatten\wrapper.\uut.$procmux$1925_CMP
  wire $flatten\wrapper.\uut.$procmux$2071_CMP
  wire $flatten\wrapper.\uut.$procmux$2411_CMP
  wire $flatten\wrapper.\uut.$procmux$2564_CMP
  wire $flatten\wrapper.\uut.$procmux$2565_CMP
  wire $flatten\wrapper.\uut.$procmux$2567_CMP
  wire $flatten\wrapper.\uut.$procmux$2687_CMP
  wire $flatten\wrapper.\uut.$procmux$2688_CMP
  wire $flatten\wrapper.\uut.$procmux$2689_CMP
  wire $flatten\wrapper.\uut.$procmux$2690_CMP
  wire $flatten\wrapper.\uut.$procmux$2693_CMP
  wire $flatten\wrapper.\uut.$procmux$2700_CMP
  wire $flatten\wrapper.\uut.$procmux$2701_CMP
  wire $flatten\wrapper.\uut.$procmux$2702_CMP
  wire $flatten\wrapper.\uut.$procmux$2703_CMP
  wire $flatten\wrapper.\uut.$procmux$2704_CMP
  wire $flatten\wrapper.\uut.$procmux$2705_CMP
  wire $flatten\wrapper.\uut.$procmux$2717_CMP
  wire $flatten\wrapper.\uut.$procmux$2720_CMP
  wire $flatten\wrapper.\uut.$procmux$2721_CMP
  wire $flatten\wrapper.\uut.$procmux$2722_CMP
  wire $flatten\wrapper.\uut.$procmux$2723_CMP
  wire $flatten\wrapper.\uut.$procmux$2724_CMP
  wire $flatten\wrapper.\uut.$procmux$2725_CMP
  wire $flatten\wrapper.\uut.$procmux$2726_CMP
  wire $flatten\wrapper.\uut.$procmux$2727_CMP
  wire $flatten\wrapper.\uut.$procmux$2728_CMP
  wire $flatten\wrapper.\uut.$procmux$2771_CMP
  wire $flatten\wrapper.\uut.$procmux$2772_CMP
  wire $flatten\wrapper.\uut.$procmux$2773_CMP
  wire $flatten\wrapper.\uut.$procmux$2774_CMP
  wire $flatten\wrapper.\uut.$procmux$2777_CMP
  wire $flatten\wrapper.\uut.$procmux$2780_CMP
  wire $flatten\wrapper.\uut.$procmux$2782_CMP
  wire $flatten\wrapper.\uut.$procmux$2783_CMP
  wire $flatten\wrapper.\uut.$procmux$2784_CMP
  wire $flatten\wrapper.\uut.$procmux$2785_CMP
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241.36-241.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241$319_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268.36-268.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$323_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:275.36-275.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:275$324_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234.36-234.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$317_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168.36-168.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$287_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185.33-185.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$303_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228.38-228.104|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$316_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419.44-419.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$337_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:428.51-428.84|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:428$339_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.41-493.123|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$362_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594.51-594.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$400_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:613.47-613.108|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:613$412_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635.44-635.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$419_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:640.42-640.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:640$425_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:647.51-647.120|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:647$431_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110.30-110.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$272_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110.87-110.106|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$275_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228.40-228.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$314_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228.80-228.103|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$315_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:262.36-262.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:262$322_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.108-588.126|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$394_Y
  attribute \src "rvfi_testbench.sv:0.0-0.0"
  wire $initstate$2_wire
  attribute \hdlname "checker_inst check"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:16.22-16.27"
  wire \checker_inst.check
  attribute \hdlname "checker_inst clock"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:16.8-16.13"
  wire \checker_inst.clock
  attribute \hdlname "checker_inst halt"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:28.50-28.54"
  wire \checker_inst.halt
  attribute \hdlname "checker_inst insn"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:26.34-26.38"
  wire width 32 \checker_inst.insn
  attribute \hdlname "checker_inst insn_pma_x"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:92.8-92.18"
  wire \checker_inst.insn_pma_x
  attribute \hdlname "checker_inst insn_spec insn_funct3"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:33.14-33.25|rvfi_insn_check.sv:66.17-90.4"
  wire width 3 \checker_inst.insn_spec.insn_funct3
  attribute \hdlname "checker_inst insn_spec insn_funct7"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:30.14-30.25|rvfi_insn_check.sv:66.17-90.4"
  wire width 7 \checker_inst.insn_spec.insn_funct7
  attribute \hdlname "checker_inst insn_spec insn_opcode"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:35.14-35.25|rvfi_insn_check.sv:66.17-90.4"
  wire width 7 \checker_inst.insn_spec.insn_opcode
  attribute \hdlname "checker_inst insn_spec insn_padding"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:29.17-29.29|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.insn_padding
  attribute \hdlname "checker_inst insn_spec insn_rd"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:34.14-34.21|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.insn_rd
  attribute \hdlname "checker_inst insn_spec insn_rs1"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:32.14-32.22|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.insn_rs1
  attribute \hdlname "checker_inst insn_spec insn_rs2"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:31.14-31.22|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.insn_rs2
  attribute \hdlname "checker_inst insn_spec misa_ok"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:41.8-41.15|rvfi_insn_check.sv:66.17-90.4"
  wire \checker_inst.insn_spec.misa_ok
  attribute \hdlname "checker_inst insn_spec result"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:45.17-45.23|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.result
  attribute \hdlname "checker_inst insn_spec rvfi_insn"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:5.25-5.34|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_insn
  attribute \hdlname "checker_inst insn_spec rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:9.25-9.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_mem_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:6.25-6.38|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_pc_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:7.25-7.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_rs1_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:8.25-8.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.rvfi_rs2_rdata
  attribute \hdlname "checker_inst insn_spec rvfi_valid"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:4.41-4.51|rvfi_insn_check.sv:66.17-90.4"
  wire \checker_inst.insn_spec.rvfi_valid
  attribute \hdlname "checker_inst insn_spec spec_mem_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:22.25-22.38|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.spec_mem_addr
  attribute \hdlname "checker_inst insn_spec spec_mem_rmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:23.25-23.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 4 \checker_inst.insn_spec.spec_mem_rmask
  attribute \hdlname "checker_inst insn_spec spec_mem_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:25.25-25.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.spec_mem_wdata
  attribute \hdlname "checker_inst insn_spec spec_mem_wmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:24.25-24.39|rvfi_insn_check.sv:66.17-90.4"
  wire width 4 \checker_inst.insn_spec.spec_mem_wmask
  attribute \hdlname "checker_inst insn_spec spec_pc_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:21.25-21.38|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.spec_pc_wdata
  attribute \hdlname "checker_inst insn_spec spec_rd_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:19.41-19.53|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.spec_rd_addr
  attribute \hdlname "checker_inst insn_spec spec_rd_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:20.25-20.38|rvfi_insn_check.sv:66.17-90.4"
  wire width 32 \checker_inst.insn_spec.spec_rd_wdata
  attribute \hdlname "checker_inst insn_spec spec_rs1_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:17.41-17.54|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.spec_rs1_addr
  attribute \hdlname "checker_inst insn_spec spec_rs2_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:18.41-18.54|rvfi_insn_check.sv:66.17-90.4"
  wire width 5 \checker_inst.insn_spec.spec_rs2_addr
  attribute \hdlname "checker_inst insn_spec spec_trap"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:16.41-16.50|rvfi_insn_check.sv:66.17-90.4"
  wire \checker_inst.insn_spec.spec_trap
  attribute \hdlname "checker_inst insn_spec spec_valid"
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:15.41-15.51|rvfi_insn_check.sv:66.17-90.4"
  wire \checker_inst.insn_spec.spec_valid
  attribute \hdlname "checker_inst intr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:29.50-29.54"
  wire \checker_inst.intr
  attribute \hdlname "checker_inst mem_access_fault"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:118.8-118.24"
  wire \checker_inst.mem_access_fault
  attribute \hdlname "checker_inst mem_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:39.34-39.42"
  wire width 32 \checker_inst.mem_addr
  attribute \hdlname "checker_inst mem_log2len"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:94.14-94.25"
  wire width 2 \checker_inst.mem_log2len
  attribute \hdlname "checker_inst mem_pma_r"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:92.20-92.29"
  wire \checker_inst.mem_pma_r
  attribute \hdlname "checker_inst mem_pma_w"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:92.31-92.40"
  wire \checker_inst.mem_pma_w
  attribute \hdlname "checker_inst mem_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:42.34-42.43"
  wire width 32 \checker_inst.mem_rdata
  attribute \hdlname "checker_inst mem_rmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:40.34-40.43"
  wire width 4 \checker_inst.mem_rmask
  attribute \hdlname "checker_inst mem_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:43.34-43.43"
  wire width 32 \checker_inst.mem_wdata
  attribute \hdlname "checker_inst mem_wmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:41.34-41.43"
  wire width 4 \checker_inst.mem_wmask
  attribute \hdlname "checker_inst pc_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:36.34-36.42"
  wire width 32 \checker_inst.pc_rdata
  attribute \hdlname "checker_inst pc_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:37.34-37.42"
  wire width 32 \checker_inst.pc_wdata
  attribute \hdlname "checker_inst rd_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:34.50-34.57"
  wire width 5 \checker_inst.rd_addr
  attribute \hdlname "checker_inst rd_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:35.34-35.42"
  wire width 32 \checker_inst.rd_wdata
  attribute \hdlname "checker_inst reset"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:16.15-16.20"
  wire \checker_inst.reset
  attribute \hdlname "checker_inst rs1_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:30.50-30.58"
  wire width 5 \checker_inst.rs1_addr
  attribute \hdlname "checker_inst rs1_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:32.34-32.43"
  wire width 32 \checker_inst.rs1_rdata
  attribute \hdlname "checker_inst rs1_rdata_or_zero"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:63.34-63.51"
  wire width 32 \checker_inst.rs1_rdata_or_zero
  attribute \hdlname "checker_inst rs2_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:31.50-31.58"
  wire width 5 \checker_inst.rs2_addr
  attribute \hdlname "checker_inst rs2_rdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:33.34-33.43"
  wire width 32 \checker_inst.rs2_rdata
  attribute \hdlname "checker_inst rs2_rdata_or_zero"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:64.34-64.51"
  wire width 32 \checker_inst.rs2_rdata_or_zero
  attribute \hdlname "checker_inst rvfi_halt"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.264-17.273"
  wire \checker_inst.rvfi_halt
  attribute \hdlname "checker_inst rvfi_insn"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.146-17.155"
  wire width 32 \checker_inst.rvfi_insn
  attribute \hdlname "checker_inst rvfi_intr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.323-17.332"
  wire \checker_inst.rvfi_intr
  attribute \hdlname "checker_inst rvfi_ixl"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.441-17.449"
  wire width 2 \checker_inst.rvfi_ixl
  attribute \hdlname "checker_inst rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.876-17.889"
  wire width 32 \checker_inst.rvfi_mem_addr
  attribute \hdlname "checker_inst rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.1005-17.1019"
  wire width 32 \checker_inst.rvfi_mem_rdata
  attribute \hdlname "checker_inst rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.919-17.933"
  wire width 4 \checker_inst.rvfi_mem_rmask
  attribute \hdlname "checker_inst rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.1048-17.1062"
  wire width 32 \checker_inst.rvfi_mem_wdata
  attribute \hdlname "checker_inst rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.962-17.976"
  wire width 4 \checker_inst.rvfi_mem_wmask
  attribute \hdlname "checker_inst rvfi_mode"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.382-17.391"
  wire width 2 \checker_inst.rvfi_mode
  attribute \hdlname "checker_inst rvfi_order"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.103-17.113"
  wire width 64 \checker_inst.rvfi_order
  attribute \hdlname "checker_inst rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.790-17.803"
  wire width 32 \checker_inst.rvfi_pc_rdata
  attribute \hdlname "checker_inst rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.833-17.846"
  wire width 32 \checker_inst.rvfi_pc_wdata
  attribute \hdlname "checker_inst rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.704-17.716"
  wire width 5 \checker_inst.rvfi_rd_addr
  attribute \hdlname "checker_inst rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.747-17.760"
  wire width 32 \checker_inst.rvfi_rd_wdata
  attribute \hdlname "checker_inst rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.500-17.513"
  wire width 5 \checker_inst.rvfi_rs1_addr
  attribute \hdlname "checker_inst rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.602-17.616"
  wire width 32 \checker_inst.rvfi_rs1_rdata
  attribute \hdlname "checker_inst rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.559-17.572"
  wire width 5 \checker_inst.rvfi_rs2_addr
  attribute \hdlname "checker_inst rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.645-17.659"
  wire width 32 \checker_inst.rvfi_rs2_rdata
  attribute \hdlname "checker_inst rvfi_trap"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.205-17.214"
  wire \checker_inst.rvfi_trap
  attribute \hdlname "checker_inst rvfi_valid"
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:17.44-17.54"
  wire \checker_inst.rvfi_valid
  attribute \hdlname "checker_inst spec_mem_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:58.34-58.47"
  wire width 32 \checker_inst.spec_mem_addr
  attribute \hdlname "checker_inst spec_mem_rmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:59.34-59.48"
  wire width 4 \checker_inst.spec_mem_rmask
  attribute \hdlname "checker_inst spec_mem_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:61.34-61.48"
  wire width 32 \checker_inst.spec_mem_wdata
  attribute \hdlname "checker_inst spec_mem_wmask"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:60.34-60.48"
  wire width 4 \checker_inst.spec_mem_wmask
  attribute \hdlname "checker_inst spec_pc_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:57.34-57.47"
  wire width 32 \checker_inst.spec_pc_wdata
  attribute \hdlname "checker_inst spec_rd_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:55.50-55.62"
  wire width 5 \checker_inst.spec_rd_addr
  attribute \hdlname "checker_inst spec_rd_wdata"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:56.34-56.47"
  wire width 32 \checker_inst.spec_rd_wdata
  attribute \hdlname "checker_inst spec_rs1_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:53.50-53.63"
  wire width 5 \checker_inst.spec_rs1_addr
  attribute \hdlname "checker_inst spec_rs2_addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:54.50-54.63"
  wire width 5 \checker_inst.spec_rs2_addr
  attribute \hdlname "checker_inst spec_trap"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:52.50-52.59"
  wire \checker_inst.spec_trap
  attribute \hdlname "checker_inst spec_valid"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:51.50-51.60"
  wire \checker_inst.spec_valid
  attribute \hdlname "checker_inst trap"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:27.50-27.54"
  wire \checker_inst.trap
  attribute \hdlname "checker_inst valid"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:25.19-25.24"
  wire \checker_inst.valid
  attribute \src "rvfi_testbench.sv:24.8-24.13"
  wire input 1 \clock
  attribute \src "rvfi_testbench.sv:33.13-33.18"
  wire width 8 \cycle
  attribute \init 8'00000000
  attribute \src "rvfi_testbench.sv:32.12-32.21"
  wire width 8 \cycle_reg
  attribute \src "rvfi_testbench.sv:24.15-24.20"
  wire input 2 \reset
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.314-26.323"
  wire \rvfi_halt
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.176-26.185"
  wire width 32 \rvfi_insn
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.383-26.392"
  wire \rvfi_intr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.521-26.529"
  wire width 2 \rvfi_ixl
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1046-26.1059"
  wire width 32 \rvfi_mem_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1205-26.1219"
  wire width 32 \rvfi_mem_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1099-26.1113"
  wire width 4 \rvfi_mem_rmask
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1258-26.1272"
  wire width 32 \rvfi_mem_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1152-26.1166"
  wire width 4 \rvfi_mem_wmask
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.452-26.461"
  wire width 2 \rvfi_mode
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.123-26.133"
  wire width 64 \rvfi_order
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.940-26.953"
  wire width 32 \rvfi_pc_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.993-26.1006"
  wire width 32 \rvfi_pc_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.834-26.846"
  wire width 5 \rvfi_rd_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.887-26.900"
  wire width 32 \rvfi_rd_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.590-26.603"
  wire width 5 \rvfi_rs1_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.712-26.726"
  wire width 32 \rvfi_rs1_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.659-26.672"
  wire width 5 \rvfi_rs2_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.765-26.779"
  wire width 32 \rvfi_rs2_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.245-26.254"
  wire \rvfi_trap
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.54-26.64"
  wire \rvfi_valid
  attribute \hdlname "wrapper addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:11.25-11.29"
  wire width 32 \wrapper.addr
  attribute \hdlname "wrapper clock"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:2.16-2.21"
  wire \wrapper.clock
  attribute \hdlname "wrapper instr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:8.29-8.34"
  wire width 32 \wrapper.instr
  attribute \hdlname "wrapper pc"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.25-7.27"
  wire width 32 \wrapper.pc
  attribute \hdlname "wrapper rd_data"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:13.31-13.38"
  wire width 32 \wrapper.rd_data
  attribute \hdlname "wrapper reset"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:3.16-3.21"
  wire \wrapper.reset
  attribute \hdlname "wrapper rvfi_halt"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.269-4.278"
  wire \wrapper.rvfi_halt
  attribute \hdlname "wrapper rvfi_insn"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.149-4.158"
  wire width 32 \wrapper.rvfi_insn
  attribute \hdlname "wrapper rvfi_intr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.329-4.338"
  wire \wrapper.rvfi_intr
  attribute \hdlname "wrapper rvfi_ixl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.449-4.457"
  wire width 2 \wrapper.rvfi_ixl
  attribute \hdlname "wrapper rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.893-4.906"
  wire width 32 \wrapper.rvfi_mem_addr
  attribute \hdlname "wrapper rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.1025-4.1039"
  wire width 32 \wrapper.rvfi_mem_rdata
  attribute \hdlname "wrapper rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.937-4.951"
  wire width 4 \wrapper.rvfi_mem_rmask
  attribute \hdlname "wrapper rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.1069-4.1083"
  wire width 32 \wrapper.rvfi_mem_wdata
  attribute \hdlname "wrapper rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.981-4.995"
  wire width 4 \wrapper.rvfi_mem_wmask
  attribute \hdlname "wrapper rvfi_mode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.389-4.398"
  wire width 2 \wrapper.rvfi_mode
  attribute \hdlname "wrapper rvfi_order"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.105-4.115"
  wire width 64 \wrapper.rvfi_order
  attribute \hdlname "wrapper rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.805-4.818"
  wire width 32 \wrapper.rvfi_pc_rdata
  attribute \hdlname "wrapper rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.849-4.862"
  wire width 32 \wrapper.rvfi_pc_wdata
  attribute \hdlname "wrapper rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.717-4.729"
  wire width 5 \wrapper.rvfi_rd_addr
  attribute \hdlname "wrapper rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.761-4.774"
  wire width 32 \wrapper.rvfi_rd_wdata
  attribute \hdlname "wrapper rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.509-4.522"
  wire width 5 \wrapper.rvfi_rs1_addr
  attribute \hdlname "wrapper rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.613-4.627"
  wire width 32 \wrapper.rvfi_rs1_rdata
  attribute \hdlname "wrapper rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.569-4.582"
  wire width 5 \wrapper.rvfi_rs2_addr
  attribute \hdlname "wrapper rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.657-4.671"
  wire width 32 \wrapper.rvfi_rs2_rdata
  attribute \hdlname "wrapper rvfi_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.209-4.218"
  wire \wrapper.rvfi_trap
  attribute \hdlname "wrapper rvfi_valid"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.45-4.55"
  wire \wrapper.rvfi_valid
  attribute \hdlname "wrapper uut addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:9.25-9.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.addr
  attribute \hdlname "wrapper uut alu_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:45.17-45.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.alu_ctrl
  attribute \hdlname "wrapper uut alu_in_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:98.18-98.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.alu_in_1
  attribute \hdlname "wrapper uut alu_in_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:98.28-98.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.alu_in_2
  attribute \hdlname "wrapper uut b_flag"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:36.11-36.17|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.b_flag
  attribute \hdlname "wrapper uut carry"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:215.11-215.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.carry
  attribute \hdlname "wrapper uut clk"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:3.25-3.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.clk
  attribute \hdlname "wrapper uut ctrl_instr_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:389.24-389.39|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.ctrl_instr_trap
  attribute \hdlname "wrapper uut dst_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:94.18-94.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.dst_data
  attribute \hdlname "wrapper uut funct3"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:387.17-387.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.funct3
  attribute \hdlname "wrapper uut funct7"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:388.17-388.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 7 \wrapper.uut.funct7
  attribute \hdlname "wrapper uut imm_ext"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:95.18-95.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.imm_ext
  attribute \hdlname "wrapper uut imm_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:43.17-43.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.imm_sel
  attribute \hdlname "wrapper uut instr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:5.25-5.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.instr
  attribute \hdlname "wrapper uut instr_index"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:92.18-92.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 \wrapper.uut.instr_index
  attribute \hdlname "wrapper uut ld_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:44.17-44.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.ld_ctrl
  attribute \hdlname "wrapper uut o_flag"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:35.11-35.17|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.o_flag
  attribute \hdlname "wrapper uut opcode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:47.17-47.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 7 \wrapper.uut.opcode
  attribute \hdlname "wrapper uut pc"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:8.25-8.27|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc
  attribute \hdlname "wrapper uut pc_next"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:96.18-96.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc_next
  attribute \hdlname "wrapper uut pc_plus_4"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:96.27-96.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc_plus_4
  attribute \hdlname "wrapper uut pc_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:40.17-40.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.pc_sel
  attribute \hdlname "wrapper uut rd_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:6.25-6.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rd_data
  attribute \hdlname "wrapper uut rd_data_ext"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:95.27-95.38|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rd_data_ext
  attribute \hdlname "wrapper uut rd_data_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:41.17-41.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.rd_data_sel
  attribute \hdlname "wrapper uut reset"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:4.25-4.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.reset
  attribute \hdlname "wrapper uut rf_dst_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:93.17-93.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_dst_addr
  attribute \hdlname "wrapper uut rf_dst_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:94.28-94.39|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rf_dst_data
  attribute \hdlname "wrapper uut rf_src_addr_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:93.30-93.43|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_src_addr_1
  attribute \hdlname "wrapper uut rf_src_addr_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:93.45-93.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_src_addr_2
  attribute \hdlname "wrapper uut rf_wr_en"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:37.11-37.19|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rf_wr_en
  attribute \hdlname "wrapper uut rvfi_halt"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.272-11.281|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_halt
  attribute \hdlname "wrapper uut rvfi_insn"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.152-11.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_insn
  attribute \hdlname "wrapper uut rvfi_intr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.332-11.341|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_intr
  attribute \hdlname "wrapper uut rvfi_ixl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.452-11.460|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.rvfi_ixl
  attribute \hdlname "wrapper uut rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.896-11.909|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_addr
  attribute \hdlname "wrapper uut rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.1028-11.1042|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_rdata
  attribute \hdlname "wrapper uut rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.940-11.954|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.rvfi_mem_rmask
  attribute \hdlname "wrapper uut rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.1072-11.1086|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_wdata
  attribute \hdlname "wrapper uut rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.984-11.998|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.rvfi_mem_wmask
  attribute \hdlname "wrapper uut rvfi_mode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.392-11.401|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.rvfi_mode
  attribute \hdlname "wrapper uut rvfi_order"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.108-11.118|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 \wrapper.uut.rvfi_order
  attribute \hdlname "wrapper uut rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.808-11.821|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_pc_rdata
  attribute \hdlname "wrapper uut rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.852-11.865|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_pc_wdata
  attribute \hdlname "wrapper uut rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.720-11.732|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rd_addr
  attribute \hdlname "wrapper uut rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.764-11.777|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rd_wdata
  attribute \hdlname "wrapper uut rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.512-11.525|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rs1_addr
  attribute \hdlname "wrapper uut rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.616-11.630|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rs1_rdata
  attribute \hdlname "wrapper uut rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.572-11.585|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rs2_addr
  attribute \hdlname "wrapper uut rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.660-11.674|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rs2_rdata
  attribute \hdlname "wrapper uut rvfi_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.212-11.221|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_trap
  attribute \hdlname "wrapper uut rvfi_valid"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.48-11.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_valid
  attribute \hdlname "wrapper uut src_1_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:38.11-38.20|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.src_1_sel
  attribute \hdlname "wrapper uut src_2_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:39.11-39.20|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.src_2_sel
  attribute \hdlname "wrapper uut src_data_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:97.18-97.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.src_data_1
  attribute \hdlname "wrapper uut src_data_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:97.30-97.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.src_data_2
  attribute \hdlname "wrapper uut target"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:96.38-96.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.target
  attribute \hdlname "wrapper uut target_carry"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:107.11-107.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.target_carry
  attribute \hdlname "wrapper uut target_o_flag"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:91.11-91.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.target_o_flag
  attribute \hdlname "wrapper uut wr_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:10.25-10.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.wr_data
  attribute \hdlname "wrapper uut wr_en"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:7.25-7.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.wr_en
  attribute \hdlname "wrapper wr_data"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:12.25-12.32"
  wire width 32 \wrapper.wr_data
  attribute \hdlname "wrapper wr_en"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:10.24-10.29"
  wire width 4 \wrapper.wr_en
  attribute \src "rvfi_testbench.sv:36.28-36.58"
  cell $add $add$rvfi_testbench.sv:36$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \cycle_reg
    connect \B $auto$wreduce.cc:454:run$2876 [0]
    connect \Y $add$rvfi_testbench.sv:36$9_Y
  end
  attribute \src "rvfi_testbench.sv:26.1273-29.39"
  cell $assume $assume$rvfi_testbench.sv:26$4
    connect \A $eq$rvfi_testbench.sv:29$3_Y
    connect \EN 1'1
  end
  attribute \src "rvfi_testbench.sv:35.2-37.5"
  cell $sdff $auto$ff.cc:262:slice$3049
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 8'00000001
    parameter \WIDTH 8
    connect \CLK \clock
    connect \D $add$rvfi_testbench.sv:36$9_Y
    connect \Q \cycle_reg
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119.5-133.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sdff $auto$ff.cc:262:slice$3050
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clock
    connect \D $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129$280_Y
    connect \Q \wrapper.uut.instr_index
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119.5-133.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sdff $auto$ff.cc:262:slice$3051
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clock
    connect \D \checker_inst.pc_wdata
    connect \Q \wrapper.uut.pc
    connect \SRST \reset
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$2866
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2565_CMP $flatten\wrapper.\uut.$procmux$2564_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$2863
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$2868
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$2690_CMP $flatten\wrapper.\uut.$procmux$2687_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$2869
  end
  cell $anyseq $auto$setundef.cc:501:execute$2877
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2878
  end
  cell $anyseq $auto$setundef.cc:501:execute$2879
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2880
  end
  cell $anyseq $auto$setundef.cc:501:execute$2881
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2882
  end
  cell $anyseq $auto$setundef.cc:501:execute$2883
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2884
  end
  cell $anyseq $auto$setundef.cc:501:execute$2885
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2886
  end
  cell $anyseq $auto$setundef.cc:501:execute$2887
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2888
  end
  cell $anyseq $auto$setundef.cc:501:execute$2889
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2890
  end
  cell $anyseq $auto$setundef.cc:501:execute$2891
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2892
  end
  cell $anyseq $auto$setundef.cc:501:execute$2893
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2894
  end
  cell $anyseq $auto$setundef.cc:501:execute$2895
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2896
  end
  cell $anyseq $auto$setundef.cc:501:execute$2897
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2898
  end
  cell $anyseq $auto$setundef.cc:501:execute$2899
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2900
  end
  cell $anyseq $auto$setundef.cc:501:execute$2901
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2902
  end
  cell $anyseq $auto$setundef.cc:501:execute$2903
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2904
  end
  cell $anyseq $auto$setundef.cc:501:execute$2905
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2906
  end
  cell $anyseq $auto$setundef.cc:501:execute$2907
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2908
  end
  cell $anyseq $auto$setundef.cc:501:execute$2909
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2910
  end
  cell $anyseq $auto$setundef.cc:501:execute$2911
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2912
  end
  cell $anyseq $auto$setundef.cc:501:execute$2913
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2914
  end
  cell $anyseq $auto$setundef.cc:501:execute$2915
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2916
  end
  cell $anyseq $auto$setundef.cc:501:execute$2917
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2918
  end
  cell $anyseq $auto$setundef.cc:501:execute$2919
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2920
  end
  cell $anyseq $auto$setundef.cc:501:execute$2921
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2922
  end
  cell $anyseq $auto$setundef.cc:501:execute$2923
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2924
  end
  cell $anyseq $auto$setundef.cc:501:execute$2925
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2926
  end
  cell $anyseq $auto$setundef.cc:501:execute$2927
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2928
  end
  cell $anyseq $auto$setundef.cc:501:execute$2929
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2930
  end
  cell $anyseq $auto$setundef.cc:501:execute$2931
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2932
  end
  cell $anyseq $auto$setundef.cc:501:execute$2933
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2934
  end
  cell $anyseq $auto$setundef.cc:501:execute$2935
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2936
  end
  cell $anyseq $auto$setundef.cc:501:execute$2937
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2938
  end
  cell $anyseq $auto$setundef.cc:501:execute$2939
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2940
  end
  cell $anyseq $auto$setundef.cc:501:execute$2941
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$2942
  end
  cell $anyseq $auto$setundef.cc:501:execute$2943
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2944
  end
  cell $anyseq $auto$setundef.cc:501:execute$2945
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2946
  end
  cell $anyseq $auto$setundef.cc:501:execute$2947
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2948
  end
  cell $anyseq $auto$setundef.cc:501:execute$2949
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2950
  end
  cell $anyseq $auto$setundef.cc:501:execute$2951
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2952
  end
  cell $anyseq $auto$setundef.cc:501:execute$2953
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2954
  end
  cell $anyseq $auto$setundef.cc:501:execute$2955
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$2956
  end
  cell $anyseq $auto$setundef.cc:501:execute$2957
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2958
  end
  cell $anyseq $auto$setundef.cc:501:execute$2959
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2960
  end
  cell $anyseq $auto$setundef.cc:501:execute$2961
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$2962
  end
  cell $anyseq $auto$setundef.cc:501:execute$2963
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2964
  end
  cell $anyseq $auto$setundef.cc:501:execute$2965
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2966
  end
  cell $anyseq $auto$setundef.cc:501:execute$2967
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$2968
  end
  cell $anyseq $auto$setundef.cc:501:execute$2969
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2970
  end
  cell $anyseq $auto$setundef.cc:501:execute$2971
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2972
  end
  cell $anyseq $auto$setundef.cc:501:execute$2973
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2974
  end
  cell $anyseq $auto$setundef.cc:501:execute$2975
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2976
  end
  cell $anyseq $auto$setundef.cc:501:execute$2977
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2978
  end
  cell $anyseq $auto$setundef.cc:501:execute$2979
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2980
  end
  cell $anyseq $auto$setundef.cc:501:execute$2981
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2982
  end
  cell $anyseq $auto$setundef.cc:501:execute$2983
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$2984
  end
  cell $anyseq $auto$setundef.cc:501:execute$2985
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2986
  end
  cell $anyseq $auto$setundef.cc:501:execute$2987
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2988
  end
  cell $anyseq $auto$setundef.cc:501:execute$2989
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2990
  end
  cell $anyseq $auto$setundef.cc:501:execute$2991
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2992
  end
  cell $anyseq $auto$setundef.cc:501:execute$2993
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$2994
  end
  cell $anyseq $auto$setundef.cc:501:execute$2995
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2996
  end
  cell $anyseq $auto$setundef.cc:501:execute$2997
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2998
  end
  cell $anyseq $auto$setundef.cc:501:execute$2999
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3000
  end
  cell $anyseq $auto$setundef.cc:501:execute$3001
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3002
  end
  cell $anyseq $auto$setundef.cc:501:execute$3003
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3004
  end
  cell $anyseq $auto$setundef.cc:501:execute$3005
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$3006
  end
  cell $anyseq $auto$setundef.cc:501:execute$3007
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3008
  end
  cell $anyseq $auto$setundef.cc:501:execute$3009
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3010
  end
  cell $anyseq $auto$setundef.cc:501:execute$3011
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$3012
  end
  cell $anyseq $auto$setundef.cc:501:execute$3013
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3014
  end
  cell $anyseq $auto$setundef.cc:501:execute$3015
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3016
  end
  cell $anyseq $auto$setundef.cc:501:execute$3017
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$3018
  end
  cell $anyseq $auto$setundef.cc:501:execute$3019
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3020
  end
  cell $anyseq $auto$setundef.cc:501:execute$3021
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3022
  end
  cell $anyseq $auto$setundef.cc:501:execute$3023
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3024
  end
  cell $anyseq $auto$setundef.cc:501:execute$3025
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3026
  end
  cell $anyseq $auto$setundef.cc:501:execute$3027
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3028
  end
  cell $anyseq $auto$setundef.cc:501:execute$3029
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$3030
  end
  cell $anyseq $auto$setundef.cc:501:execute$3031
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3032
  end
  cell $anyseq $auto$setundef.cc:501:execute$3033
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3034
  end
  cell $anyseq $auto$setundef.cc:501:execute$3035
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3036
  end
  cell $anyseq $auto$setundef.cc:501:execute$3037
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$3038
  end
  cell $anyseq $auto$setundef.cc:501:execute$3039
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3040
  end
  cell $anyseq $auto$setundef.cc:501:execute$3041
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3042
  end
  cell $anyseq $auto$setundef.cc:501:execute$3043
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3044
  end
  cell $anyseq $auto$setundef.cc:501:execute$3045
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$3046
  end
  cell $anyseq $auto$setundef.cc:501:execute$3047
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$3048
  end
  attribute \src "rvfi_testbench.sv:29.19-29.38"
  cell $eq $eq$rvfi_testbench.sv:29$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B $initstate$2_wire
    connect \Y $eq$rvfi_testbench.sv:29$3_Y
  end
  attribute \src "rvfi_testbench.sv:53.12-53.23"
  cell $eq $eq$rvfi_testbench.sv:53$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \cycle
    connect \B 5'10100
    connect \Y \checker_inst.check
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:133.57-134.18"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:133$216
    connect \A $auto$rtlil.cc:3097:Anyseq$2878
    connect \EN 1'0
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.24-144.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:143$220
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_CHECK[0:0]$111
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_EN[0:0]$112
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.24-147.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:146$221
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_CHECK[0:0]$113
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_EN[0:0]$114
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.30-151.41"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:150$222
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_CHECK[0:0]$115
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_EN[0:0]$116
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:153.30-154.41"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:153$223
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:153$40_CHECK[0:0]$117
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:153$40_EN[0:0]$118
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:154.42-156.38"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:154$224
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_CHECK[0:0]$119
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:156.39-157.40"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:156$225
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:156$42_CHECK[0:0]$121
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:157.41-158.76"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:157$226
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:157$43_CHECK[0:0]$123
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$230
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_CHECK[0:0]$131
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$235
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_CHECK[0:0]$141
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$240
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_CHECK[0:0]$151
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.40-169.29"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:168$245
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_CHECK[0:0]$161
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$231
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$48_CHECK[0:0]$133
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$236
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$53_CHECK[0:0]$143
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$241
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$58_CHECK[0:0]$153
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:169.30-170.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:169$246
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$63_CHECK[0:0]$163
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:176.9-178.31"
  cell $assert $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$248
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_CHECK[0:0]$167
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.30-131.23"
  cell $assume $flatten\checker_inst.$assume$rvfi_insn_check.sv:130$215
    connect \A $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_CHECK[0:0]$101
    connect \EN $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.10-143.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [19:15]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:144.14-144.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.rs1_rdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.10-146.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [24:20]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:147.14-147.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_wdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:157.14-157.39"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:157$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_rd_wdata [0]
    connect \B \checker_inst.rd_wdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:157$194_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:158.47-158.72"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.spec_pc_wdata
    connect \B \checker_inst.pc_wdata
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [7:0]
    connect \B \checker_inst.mem_wdata [7:0]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [15:8]
    connect \B \checker_inst.mem_wdata [15:8]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [23:16]
    connect \B \checker_inst.mem_wdata [23:16]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:170.16-170.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \checker_inst.mem_rdata [31:24]
    connect \B \checker_inst.mem_wdata [31:24]
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:178.13-178.30"
  cell $not $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.trap
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.23"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:130$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
    connect \B \checker_inst.check
    connect \Y $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:25.27-25.60"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:25$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
    connect \B \checker_inst.rvfi_valid
    connect \Y \checker_inst.valid
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.8-130.14"
  cell $logic_not $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.reset
    connect \Y $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:130$176_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.11-150.29"
  cell $reduce_bool $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [19:15]
    connect \Y $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:153.11-153.29"
  cell $reduce_bool $flatten\checker_inst.$ne$rvfi_insn_check.sv:153$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [24:20]
    connect \Y $flatten\checker_inst.$ne$rvfi_insn_check.sv:153$191_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1002
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$1002_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1012
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$1002_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_EN[0:0]$152
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1016
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2880
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$207_Y
    connect \S \checker_inst.mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$1016_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1026
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2882
    connect \B $flatten\checker_inst.$procmux$1016_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$58_CHECK[0:0]$153
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1100
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1100_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1110
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$1100_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_EN[0:0]$162
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1114
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2884
    connect \B \checker_inst.rvfi_mem_rmask [3]
    connect \S \checker_inst.mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1114_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1124
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2886
    connect \B $flatten\checker_inst.$procmux$1114_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$62_CHECK[0:0]$161
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$1142
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2888
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$209_Y
    connect \S \checker_inst.mem_wmask [3]
    connect \Y $flatten\checker_inst.$procmux$1142_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1152
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2890
    connect \B $flatten\checker_inst.$procmux$1142_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$63_CHECK[0:0]$163
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1180
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_EN[0:0]$102
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$1186
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2892
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$210_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:176$65_CHECK[0:0]$167
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$470
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2894
    connect \B \checker_inst.spec_valid
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:130$32_CHECK[0:0]$101
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.6-144.30|rvfi_insn_check.sv:143.10-143.23"
  cell $mux $flatten\checker_inst.$procmux$521
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
    connect \Y $flatten\checker_inst.$procmux$521_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$526
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$521_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_EN[0:0]$112
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:143.6-144.30|rvfi_insn_check.sv:143.10-143.23"
  cell $mux $flatten\checker_inst.$procmux$529
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2896
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:144$185_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
    connect \Y $flatten\checker_inst.$procmux$529_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$534
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2898
    connect \B $flatten\checker_inst.$procmux$529_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:143$37_CHECK[0:0]$111
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.6-147.30|rvfi_insn_check.sv:146.10-146.23"
  cell $mux $flatten\checker_inst.$procmux$537
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
    connect \Y $flatten\checker_inst.$procmux$537_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$542
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$537_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_EN[0:0]$114
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:146.6-147.30|rvfi_insn_check.sv:146.10-146.23"
  cell $mux $flatten\checker_inst.$procmux$545
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2900
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:147$187_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
    connect \Y $flatten\checker_inst.$procmux$545_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$550
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2902
    connect \B $flatten\checker_inst.$procmux$545_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:146$38_CHECK[0:0]$113
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.7-151.42|rvfi_insn_check.sv:150.11-150.29"
  cell $mux $flatten\checker_inst.$procmux$554
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
    connect \Y $flatten\checker_inst.$procmux$554_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$561
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$554_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_EN[0:0]$116
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:150.7-151.42|rvfi_insn_check.sv:150.11-150.29"
  cell $mux $flatten\checker_inst.$procmux$565
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2904
    connect \B 1'1
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
    connect \Y $flatten\checker_inst.$procmux$565_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$572
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2906
    connect \B $flatten\checker_inst.$procmux$565_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:150$39_CHECK[0:0]$115
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:153.7-154.42|rvfi_insn_check.sv:153.11-153.29"
  cell $mux $flatten\checker_inst.$procmux$576
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:153$191_Y
    connect \Y $flatten\checker_inst.$procmux$576_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$583
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$576_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:153$40_EN[0:0]$118
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:153.7-154.42|rvfi_insn_check.sv:153.11-153.29"
  cell $mux $flatten\checker_inst.$procmux$587
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2908
    connect \B 1'1
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:153$191_Y
    connect \Y $flatten\checker_inst.$procmux$587_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$594
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2910
    connect \B $flatten\checker_inst.$procmux$587_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:153$40_CHECK[0:0]$117
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$612
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2912
    connect \B 1'1
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:154$41_CHECK[0:0]$119
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$630
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2914
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:157$194_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:156$42_CHECK[0:0]$121
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$648
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2916
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:158$195_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:157$43_CHECK[0:0]$123
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$722
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$722_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$732
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$722_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_EN[0:0]$132
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$736
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2918
    connect \B \checker_inst.rvfi_mem_rmask [0]
    connect \S \checker_inst.mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$736_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$746
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2920
    connect \B $flatten\checker_inst.$procmux$736_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$47_CHECK[0:0]$131
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$764
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2922
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$203_Y
    connect \S \checker_inst.mem_wmask [0]
    connect \Y $flatten\checker_inst.$procmux$764_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$774
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2924
    connect \B $flatten\checker_inst.$procmux$764_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$48_CHECK[0:0]$133
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$848
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$848_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$858
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$848_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_EN[0:0]$142
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$862
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2926
    connect \B \checker_inst.rvfi_mem_rmask [1]
    connect \S \checker_inst.mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$862_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$872
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2928
    connect \B $flatten\checker_inst.$procmux$862_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$52_CHECK[0:0]$141
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$890
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2930
    connect \B $flatten\checker_inst.$eq$rvfi_insn_check.sv:170$205_Y
    connect \S \checker_inst.mem_wmask [1]
    connect \Y $flatten\checker_inst.$procmux$890_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$900
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2932
    connect \B $flatten\checker_inst.$procmux$890_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:169$53_CHECK[0:0]$143
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:168.17-171.11|rvfi_insn_check.sv:168.21-168.33"
  cell $mux $flatten\checker_inst.$procmux$988
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2934
    connect \B \checker_inst.rvfi_mem_rmask [2]
    connect \S \checker_inst.mem_wmask [2]
    connect \Y $flatten\checker_inst.$procmux$988_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:130.4-180.7|rvfi_insn_check.sv:130.8-130.23"
  cell $mux $flatten\checker_inst.$procmux$998
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2936
    connect \B $flatten\checker_inst.$procmux$988_Y
    connect \S $flatten\checker_inst.$auto$rtlil.cc:2346:Not$2849
    connect \Y $flatten\checker_inst.$0$formal$rvfi_insn_check.sv:168$57_CHECK[0:0]$151
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:63.54-63.88"
  cell $mux $flatten\checker_inst.$ternary$rvfi_insn_check.sv:63$69
    parameter \WIDTH 32
    connect \A 0
    connect \B \checker_inst.rs1_rdata
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:150$189_Y
    connect \Y \checker_inst.insn_spec.rvfi_rs1_rdata
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|rvfi_insn_check.sv:64.54-64.88"
  cell $mux $flatten\checker_inst.$ternary$rvfi_insn_check.sv:64$71
    parameter \WIDTH 32
    connect \A 0
    connect \B \checker_inst.mem_wdata
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:153$191_Y
    connect \Y \checker_inst.insn_spec.rvfi_rs2_rdata
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:51.26-51.43|rvfi_insn_check.sv:66.17-90.4"
  cell $add $flatten\checker_inst.\insn_spec.$add$insn_slt.v:51$261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc
    connect \B 3'100
    connect \Y \checker_inst.spec_pc_wdata
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:46.54-46.80|rvfi_insn_check.sv:66.17-90.4"
  cell $logic_not $flatten\checker_inst.\insn_spec.$eq$insn_slt.v:46$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [31:25]
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_slt.v:46$253_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:46.84-46.106|rvfi_insn_check.sv:66.17-90.4"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_slt.v:46$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'10
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_slt.v:46$255_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:46.110-46.136|rvfi_insn_check.sv:66.17-90.4"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_slt.v:46$257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [6:0]
    connect \B 6'110011
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_slt.v:46$257_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:46.23-46.80|rvfi_insn_check.sv:66.17-90.4"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_slt.v:46$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.valid
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_slt.v:46$253_Y
    connect \Y $flatten\checker_inst.\insn_spec.$logic_and$insn_slt.v:46$254_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:46.23-46.106|rvfi_insn_check.sv:66.17-90.4"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_slt.v:46$256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.\insn_spec.$logic_and$insn_slt.v:46$254_Y
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_slt.v:46$255_Y
    connect \Y $flatten\checker_inst.\insn_spec.$logic_and$insn_slt.v:46$256_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:46.23-46.136|rvfi_insn_check.sv:66.17-90.4"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_slt.v:46$258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.\insn_spec.$logic_and$insn_slt.v:46$256_Y
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_slt.v:46$257_Y
    connect \Y \checker_inst.spec_valid
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:45.26-45.75|rvfi_insn_check.sv:66.17-90.4"
  cell $lt $flatten\checker_inst.\insn_spec.$lt$insn_slt.v:45$250
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.insn_spec.rvfi_rs1_rdata
    connect \B \checker_inst.insn_spec.rvfi_rs2_rdata
    connect \Y \checker_inst.insn_spec.result [0]
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:50.26-50.51|rvfi_insn_check.sv:66.17-90.4"
  cell $reduce_bool $flatten\checker_inst.\insn_spec.$reduce_bool$insn_slt.v:50$259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [11:7]
    connect \Y $flatten\checker_inst.\insn_spec.$reduce_bool$insn_slt.v:50$259_Y
  end
  attribute \src "rvfi_testbench.sv:39.18-57.3|insn_slt.v:50.26-50.51|rvfi_insn_check.sv:66.17-90.4"
  cell $mux $flatten\checker_inst.\insn_spec.$ternary$insn_slt.v:50$260
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \checker_inst.insn_spec.result [0]
    connect \S $flatten\checker_inst.\insn_spec.$reduce_bool$insn_slt.v:50$259_Y
    connect \Y \checker_inst.spec_rd_wdata [0]
  end
  attribute \reg "instr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:0.0-0.0"
  cell $anyseq $flatten\wrapper.$anyseq$263
    parameter \WIDTH 32
    connect \Y \wrapper.uut.instr
  end
  attribute \reg "rd_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:0.0-0.0"
  cell $anyseq $flatten\wrapper.$anyseq$264
    parameter \WIDTH 32
    connect \Y \checker_inst.mem_rdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:104.24-104.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:104$270
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc
    connect \B 4'0100
    connect \Y \wrapper.uut.pc_plus_4
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:109.37-109.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:109$271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \wrapper.uut.pc
    connect \B \wrapper.uut.imm_ext
    connect \Y { \wrapper.uut.target_carry \wrapper.uut.target }
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129.51-129.70|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129$280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \wrapper.uut.instr_index
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129$280_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.45-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224$313
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224$313_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290.36-290.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$326_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.51-470.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$348_Y
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$349_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472.46-472.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14]
    connect \B $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$348_Y
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$351_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472.46-472.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$351_Y
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$352_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472.46-472.92|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$352_Y
    connect \B \wrapper.uut.instr [30]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$353_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168.37-168.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [11:7]
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$286_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:236.39-236.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:236$318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$317_Y
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:236$318_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$331_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.53-402.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$332_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.73-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'111
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$334_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$340_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$343_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$365_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.99-537.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$380_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$340_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$341_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$342_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.59-448.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$341_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$345_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$346_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$343_Y
    connect \B $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$346_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$354_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$355_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$356_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$356_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$357_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$358_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$365_Y
    connect \B $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$346_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$369_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.38-537.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$385_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$341_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$387_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110.29-110.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$272_Y
    connect \B \wrapper.uut.target_carry
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$274_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$331_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$332_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$333_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$333_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$334_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$335_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$340_Y
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_slt.v:46$255_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$377_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.95|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$377_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$331_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$379_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$379_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$380_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$381_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.135|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$381_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$332_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$383_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.155|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$383_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$334_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$385_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.33-568.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.\insn_spec.$eq$insn_slt.v:46$255_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$331_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$390_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.43-588.88|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$391_Y
    connect \B \wrapper.uut.target_o_flag
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$393_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594.52-594.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$397_Y
    connect \B \wrapper.uut.target_o_flag
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$399_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635.45-635.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$336_Y
    connect \B \wrapper.uut.o_flag
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$416_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635.45-635.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$416_Y
    connect \B \wrapper.uut.carry
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$418_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:248.37-248.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $lt $flatten\wrapper.\uut.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:248$320
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $auto$wreduce.cc:454:run$2872 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255.37-255.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $lt $flatten\wrapper.\uut.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255$321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $auto$wreduce.cc:454:run$2873 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419.45-419.62|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.addr [1:0]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$336_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.53-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [31:25]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$341_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.77-448.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [31:25]
    connect \B 6'100000
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$345_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$354_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.53-478.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$355_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.73-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$357_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.43-588.63|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.target [1:0]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$391_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594.52-594.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \checker_inst.pc_wdata [1:0]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$397_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.51-470.61|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [13]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$348_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:56.25-56.31|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:56$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y \checker_inst.rvfi_valid
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:593.45-593.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:593$396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:593$396_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283.36-283.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$325_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.94-493.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [13]
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$360_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1192
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:647$431_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$354_Y
    connect \Y $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1195_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1100111
    connect \Y $flatten\wrapper.\uut.$procmux$1195_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1208
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$2938
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$354_Y
    connect \Y $flatten\wrapper.\uut.$10\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1228
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$2940
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$354_Y
    connect \Y $flatten\wrapper.\uut.$10\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1248
    parameter \WIDTH 2
    connect \A 2'10
    connect \B $auto$rtlil.cc:3097:Anyseq$2942
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$354_Y
    connect \Y $flatten\wrapper.\uut.$10\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1256
    parameter \WIDTH 2
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:640$425_Y
    connect \B 2'00
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$354_Y
    connect \Y $flatten\wrapper.\uut.$10\pc_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1264
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$2944
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$354_Y
    connect \Y $flatten\wrapper.\uut.$10\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1272
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$2946
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$354_Y
    connect \Y $flatten\wrapper.\uut.$10\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1280
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$419_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$354_Y
    connect \Y $flatten\wrapper.\uut.$10\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.33-568.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.29-595.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1297
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$400_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$390_Y
    connect \Y $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1300_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1100011
    connect \Y $flatten\wrapper.\uut.$procmux$1300_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.33-568.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.29-595.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1317
    parameter \WIDTH 4
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:593$396_Y 1'0 \wrapper.uut.instr [14:13] }
    connect \B $auto$rtlil.cc:3097:Anyseq$2948
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$390_Y
    connect \Y $flatten\wrapper.\uut.$9\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.33-568.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.29-595.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1339
    parameter \WIDTH 3
    connect \A 3'011
    connect \B $auto$rtlil.cc:3097:Anyseq$2950
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$390_Y
    connect \Y $flatten\wrapper.\uut.$9\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.33-568.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.29-595.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1373
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$2874 [0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$390_Y
    connect \Y $auto$wreduce.cc:454:run$2871 [0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.33-568.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.29-595.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1383
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$2952
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$390_Y
    connect \Y $flatten\wrapper.\uut.$9\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.38-537.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1422
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$387_Y
    connect \Y $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1431_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'110011
    connect \Y $flatten\wrapper.\uut.$procmux$1431_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.38-537.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1456
    parameter \WIDTH 4
    connect \A { \wrapper.uut.instr [30] \wrapper.uut.instr [14:12] }
    connect \B $auto$rtlil.cc:3097:Anyseq$2954
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$387_Y
    connect \Y $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.38-537.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1521
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$rtlil.cc:3097:Anyseq$2956
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$387_Y
    connect \Y $flatten\wrapper.\uut.$8\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.38-537.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1554
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$2958
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$387_Y
    connect \Y $flatten\wrapper.\uut.$8\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.38-537.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1588
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$387_Y
    connect \Y $flatten\wrapper.\uut.$8\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.38-523.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1621
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347_Y
    connect \Y $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.38-523.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1649
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2960
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347_Y
    connect \Y $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.38-523.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1705
    parameter \WIDTH 2
    connect \A $flatten\wrapper.\uut.$8\rd_data_sel[1:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2962
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347_Y
    connect \Y $flatten\wrapper.\uut.$7\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.38-523.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1733
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$8\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2964
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347_Y
    connect \Y $flatten\wrapper.\uut.$7\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.38-523.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1761
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$8\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347_Y
    connect \Y $flatten\wrapper.\uut.$7\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.29-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1789
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$369_Y
    connect \Y $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.29-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1811
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2966
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$369_Y
    connect \Y $flatten\wrapper.\uut.$6\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.29-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1855
    parameter \WIDTH 2
    connect \A $flatten\wrapper.\uut.$7\rd_data_sel[1:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2968
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$369_Y
    connect \Y $flatten\wrapper.\uut.$6\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.29-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1877
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$7\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2970
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$369_Y
    connect \Y $flatten\wrapper.\uut.$6\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.29-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1899
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$7\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$369_Y
    connect \Y $flatten\wrapper.\uut.$6\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.29-504.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1922
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:428$339_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$358_Y
    connect \Y $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1925_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'100011
    connect \Y $flatten\wrapper.\uut.$procmux$1925_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.29-504.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1946
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$2972
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$358_Y
    connect \Y $flatten\wrapper.\uut.$5\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.29-504.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1970
    parameter \WIDTH 3
    connect \A 3'010
    connect \B $auto$rtlil.cc:3097:Anyseq$2974
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$358_Y
    connect \Y $flatten\wrapper.\uut.$5\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.29-504.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2017
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$2976
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$358_Y
    connect \Y $flatten\wrapper.\uut.$5\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.29-504.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2029
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$2978
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$358_Y
    connect \Y $flatten\wrapper.\uut.$5\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.29-504.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2052
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$362_Y
    connect \B 4'0000
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$358_Y
    connect \Y $flatten\wrapper.\uut.$5\wr_en[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.34-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2065
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347_Y
    connect \Y $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2071_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 5'10011
    connect \Y $flatten\wrapper.\uut.$procmux$2071_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.34-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2097
    parameter \WIDTH 4
    connect \A { $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$353_Y \wrapper.uut.instr [14:12] }
    connect \B $auto$rtlil.cc:3097:Anyseq$2980
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347_Y
    connect \Y $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.34-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2127
    parameter \WIDTH 3
    connect \A { 2'00 $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$349_Y }
    connect \B $auto$rtlil.cc:3097:Anyseq$2982
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347_Y
    connect \Y $flatten\wrapper.\uut.$4\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.34-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2157
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$rtlil.cc:3097:Anyseq$2984
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347_Y
    connect \Y $flatten\wrapper.\uut.$4\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.34-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2188
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$2986
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347_Y
    connect \Y $flatten\wrapper.\uut.$4\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.34-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2204
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$2988
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347_Y
    connect \Y $flatten\wrapper.\uut.$4\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.34-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2220
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$347_Y
    connect \Y $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.29-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2251
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$342_Y
    connect \Y $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.29-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2277
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2990
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$342_Y
    connect \Y $flatten\wrapper.\uut.$3\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.29-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2303
    parameter \WIDTH 3
    connect \A $flatten\wrapper.\uut.$4\imm_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2992
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$342_Y
    connect \Y $flatten\wrapper.\uut.$3\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.29-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2329
    parameter \WIDTH 2
    connect \A $flatten\wrapper.\uut.$4\rd_data_sel[1:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2994
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$342_Y
    connect \Y $flatten\wrapper.\uut.$3\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.29-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2355
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\src_2_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2996
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$342_Y
    connect \Y $flatten\wrapper.\uut.$3\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.29-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2368
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2998
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$342_Y
    connect \Y $flatten\wrapper.\uut.$3\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.29-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2381
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$342_Y
    connect \Y $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2408
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:428$339_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$335_Y
    connect \Y $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2411_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2411_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2436
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$3000
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$335_Y
    connect \Y $flatten\wrapper.\uut.$2\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2450
    parameter \WIDTH 3
    connect \A \wrapper.uut.instr [14:12]
    connect \B $auto$rtlil.cc:3097:Anyseq$3002
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$335_Y
    connect \Y $flatten\wrapper.\uut.$2\ld_ctrl[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2464
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$3004
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$335_Y
    connect \Y $flatten\wrapper.\uut.$2\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2490
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $auto$rtlil.cc:3097:Anyseq$3006
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$335_Y
    connect \Y $flatten\wrapper.\uut.$2\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2517
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$3008
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$335_Y
    connect \Y $flatten\wrapper.\uut.$2\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2531
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$3010
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$335_Y
    connect \Y $flatten\wrapper.\uut.$2\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2545
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$337_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$335_Y
    connect \Y $flatten\wrapper.\uut.$2\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2563
    parameter \S_WIDTH 8
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:613$412_Y $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0] 1'0 }
    connect \S { $flatten\wrapper.\uut.$procmux$2411_CMP $flatten\wrapper.\uut.$procmux$2071_CMP $flatten\wrapper.\uut.$procmux$1925_CMP $flatten\wrapper.\uut.$procmux$1431_CMP $flatten\wrapper.\uut.$procmux$1300_CMP $flatten\wrapper.\uut.$procmux$2567_CMP $flatten\wrapper.\uut.$procmux$1195_CMP $auto$opt_reduce.cc:134:opt_mux$2863 }
    connect \Y \checker_inst.trap
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2564_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 5'10111
    connect \Y $flatten\wrapper.\uut.$procmux$2564_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2565_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'110111
    connect \Y $flatten\wrapper.\uut.$procmux$2565_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2567_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1101111
    connect \Y $flatten\wrapper.\uut.$procmux$2567_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2585
    parameter \S_WIDTH 7
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3097:Anyseq$3012
    connect \B { $flatten\wrapper.\uut.$2\alu_ctrl[3:0] $flatten\wrapper.\uut.$3\alu_ctrl[3:0] $flatten\wrapper.\uut.$5\alu_ctrl[3:0] $flatten\wrapper.\uut.$6\alu_ctrl[3:0] $flatten\wrapper.\uut.$9\alu_ctrl[3:0] $flatten\wrapper.\uut.$10\alu_ctrl[3:0] 4'0000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2411_CMP $flatten\wrapper.\uut.$procmux$2071_CMP $flatten\wrapper.\uut.$procmux$1925_CMP $flatten\wrapper.\uut.$procmux$1431_CMP $flatten\wrapper.\uut.$procmux$1300_CMP $flatten\wrapper.\uut.$procmux$1195_CMP $flatten\wrapper.\uut.$procmux$2564_CMP }
    connect \Y \wrapper.uut.alu_ctrl
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2596
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$3014
    connect \B $flatten\wrapper.\uut.$2\ld_ctrl[2:0]
    connect \S $flatten\wrapper.\uut.$procmux$2411_CMP
    connect \Y \wrapper.uut.ld_ctrl
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2604
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$3016
    connect \B { $flatten\wrapper.\uut.$2\imm_sel[2:0] $flatten\wrapper.\uut.$3\imm_sel[2:0] $flatten\wrapper.\uut.$5\imm_sel[2:0] $flatten\wrapper.\uut.$9\imm_sel[2:0] 3'100 $flatten\wrapper.\uut.$10\imm_sel[2:0] 3'101 }
    connect \S { $flatten\wrapper.\uut.$procmux$2411_CMP $flatten\wrapper.\uut.$procmux$2071_CMP $flatten\wrapper.\uut.$procmux$1925_CMP $flatten\wrapper.\uut.$procmux$1300_CMP $flatten\wrapper.\uut.$procmux$2567_CMP $flatten\wrapper.\uut.$procmux$1195_CMP $auto$opt_reduce.cc:134:opt_mux$2863 }
    connect \Y \wrapper.uut.imm_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2625
    parameter \S_WIDTH 7
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:3097:Anyseq$3018
    connect \B { $flatten\wrapper.\uut.$2\rd_data_sel[1:0] $flatten\wrapper.\uut.$3\rd_data_sel[1:0] $flatten\wrapper.\uut.$6\rd_data_sel[1:0] 2'10 $flatten\wrapper.\uut.$10\rd_data_sel[1:0] 4'1100 }
    connect \S { $flatten\wrapper.\uut.$procmux$2411_CMP $flatten\wrapper.\uut.$procmux$2071_CMP $flatten\wrapper.\uut.$procmux$1431_CMP $flatten\wrapper.\uut.$procmux$2567_CMP $flatten\wrapper.\uut.$procmux$1195_CMP $flatten\wrapper.\uut.$procmux$2565_CMP $flatten\wrapper.\uut.$procmux$2564_CMP }
    connect \Y \wrapper.uut.rd_data_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2638
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { 1'0 $auto$wreduce.cc:454:run$2871 [0] 1'0 $auto$wreduce.cc:454:run$2875 [0] $flatten\wrapper.\uut.$10\pc_sel[1:0] }
    connect \S { $flatten\wrapper.\uut.$procmux$1300_CMP $flatten\wrapper.\uut.$procmux$2567_CMP $flatten\wrapper.\uut.$procmux$1195_CMP }
    connect \Y \wrapper.uut.pc_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2647
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3020
    connect \B { $flatten\wrapper.\uut.$2\src_2_sel[0:0] $flatten\wrapper.\uut.$3\src_2_sel[0:0] $flatten\wrapper.\uut.$5\src_2_sel[0:0] $flatten\wrapper.\uut.$6\src_1_sel[0:0] $flatten\wrapper.\uut.$9\src_1_sel[0:0] $flatten\wrapper.\uut.$10\src_2_sel[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$2411_CMP $flatten\wrapper.\uut.$procmux$2071_CMP $flatten\wrapper.\uut.$procmux$1925_CMP $flatten\wrapper.\uut.$procmux$1431_CMP $flatten\wrapper.\uut.$procmux$1300_CMP $flatten\wrapper.\uut.$procmux$1195_CMP $flatten\wrapper.\uut.$procmux$2564_CMP }
    connect \Y \wrapper.uut.src_2_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2656
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3022
    connect \B { $flatten\wrapper.\uut.$2\src_1_sel[0:0] $flatten\wrapper.\uut.$3\src_1_sel[0:0] $flatten\wrapper.\uut.$5\src_1_sel[0:0] $flatten\wrapper.\uut.$6\src_1_sel[0:0] $flatten\wrapper.\uut.$9\src_1_sel[0:0] $flatten\wrapper.\uut.$10\src_1_sel[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$2411_CMP $flatten\wrapper.\uut.$procmux$2071_CMP $flatten\wrapper.\uut.$procmux$1925_CMP $flatten\wrapper.\uut.$procmux$1431_CMP $flatten\wrapper.\uut.$procmux$1300_CMP $flatten\wrapper.\uut.$procmux$1195_CMP $flatten\wrapper.\uut.$procmux$2564_CMP }
    connect \Y \wrapper.uut.src_1_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2665
    parameter \S_WIDTH 6
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $flatten\wrapper.\uut.$2\rf_wr_en[0:0] $flatten\wrapper.\uut.$3\rf_wr_en[0:0] $flatten\wrapper.\uut.$6\rf_wr_en[0:0] $auto$wreduce.cc:454:run$2875 [0] $flatten\wrapper.\uut.$10\rf_wr_en[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$2411_CMP $flatten\wrapper.\uut.$procmux$2071_CMP $flatten\wrapper.\uut.$procmux$1431_CMP $flatten\wrapper.\uut.$procmux$2567_CMP $flatten\wrapper.\uut.$procmux$1195_CMP $auto$opt_reduce.cc:134:opt_mux$2863 }
    connect \Y \wrapper.uut.rf_wr_en
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2678
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $flatten\wrapper.\uut.$5\wr_en[3:0]
    connect \S $flatten\wrapper.\uut.$procmux$1925_CMP
    connect \Y \checker_inst.mem_wmask
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:357.9-364.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2686
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 12'001111110001
    connect \S { $flatten\wrapper.\uut.$procmux$2689_CMP $flatten\wrapper.\uut.$procmux$2688_CMP $auto$opt_reduce.cc:134:opt_mux$2869 }
    connect \Y \checker_inst.rvfi_mem_rmask
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:357.9-364.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2687_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$2687_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:357.9-364.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2688_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2688_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:357.9-364.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2689_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2689_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:357.9-364.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2690_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \Y $flatten\wrapper.\uut.$procmux$2690_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:346.9-353.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2692
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3024
    connect \B { \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7:0] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [7] \checker_inst.mem_rdata [15:0] \checker_inst.mem_rdata 24'000000000000000000000000 \checker_inst.mem_rdata [7:0] 16'0000000000000000 \checker_inst.mem_rdata [15:0] }
    connect \S { $flatten\wrapper.\uut.$procmux$2690_CMP $flatten\wrapper.\uut.$procmux$2689_CMP $flatten\wrapper.\uut.$procmux$2688_CMP $flatten\wrapper.\uut.$procmux$2687_CMP $flatten\wrapper.\uut.$procmux$2693_CMP }
    connect \Y \wrapper.uut.rd_data_ext
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:346.9-353.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2693_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$procmux$2693_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:319.9-327.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2699
    parameter \S_WIDTH 6
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3026
    connect \B { \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31:20] 27'000000000000000000000000000 \wrapper.uut.instr [24:20] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31:25] \wrapper.uut.instr [11:7] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [7] \wrapper.uut.instr [30:25] \wrapper.uut.instr [11:8] 1'0 \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [19:12] \wrapper.uut.instr [20] \wrapper.uut.instr [30:21] 1'0 \wrapper.uut.instr [31:12] 12'000000000000 }
    connect \S { $flatten\wrapper.\uut.$procmux$2705_CMP $flatten\wrapper.\uut.$procmux$2704_CMP $flatten\wrapper.\uut.$procmux$2703_CMP $flatten\wrapper.\uut.$procmux$2702_CMP $flatten\wrapper.\uut.$procmux$2701_CMP $flatten\wrapper.\uut.$procmux$2700_CMP }
    connect \Y \wrapper.uut.imm_ext
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:319.9-327.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2700_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$procmux$2700_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:319.9-327.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2701_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$2701_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:319.9-327.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2702_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2702_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:319.9-327.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2703_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2703_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:319.9-327.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2704_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2704_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:319.9-327.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2705_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2705_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2716
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224$313_Y [32]
    connect \S $flatten\wrapper.\uut.$procmux$2717_CMP
    connect \Y \wrapper.uut.carry
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2717_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \Y $flatten\wrapper.\uut.$procmux$2717_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2719
    parameter \S_WIDTH 10
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3028
    connect \B { $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224$313_Y [31:0] $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$317_Y $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241$319_Y 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$2872 [0] 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$2873 [0] $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:262$322_Y $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$323_Y $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:275$324_Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$325_Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$326_Y }
    connect \S { $flatten\wrapper.\uut.$procmux$2717_CMP $flatten\wrapper.\uut.$procmux$2728_CMP $flatten\wrapper.\uut.$procmux$2727_CMP $flatten\wrapper.\uut.$procmux$2726_CMP $flatten\wrapper.\uut.$procmux$2725_CMP $flatten\wrapper.\uut.$procmux$2724_CMP $flatten\wrapper.\uut.$procmux$2723_CMP $flatten\wrapper.\uut.$procmux$2722_CMP $flatten\wrapper.\uut.$procmux$2721_CMP $flatten\wrapper.\uut.$procmux$2720_CMP }
    connect \Y \wrapper.uut.addr
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2720_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'111
    connect \Y $flatten\wrapper.\uut.$procmux$2720_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2721_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.$procmux$2721_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2722_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 4'1101
    connect \Y $flatten\wrapper.\uut.$procmux$2722_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2723_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$procmux$2723_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2724_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$2724_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2725_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2725_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2726_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2726_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2727_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2727_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2728_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 4'1000
    connect \Y $flatten\wrapper.\uut.$procmux$2728_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2740
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$316_Y
    connect \S $flatten\wrapper.\uut.$procmux$2717_CMP
    connect \Y \wrapper.uut.o_flag
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2748
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$3030
    connect \B { $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:236$318_Y $auto$wreduce.cc:454:run$2872 [0] $auto$wreduce.cc:454:run$2873 [0] }
    connect \S { $flatten\wrapper.\uut.$procmux$2728_CMP $flatten\wrapper.\uut.$procmux$2726_CMP $flatten\wrapper.\uut.$procmux$2725_CMP }
    connect \Y \wrapper.uut.b_flag
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.13-184.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.9-187.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2753
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.13-184.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.9-187.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2756
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3032
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$303_Y
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_DATA[31:0]$290
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.13-184.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.9-187.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2759
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3097:Anyseq$3034
    connect \B \wrapper.uut.instr [11:7]
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_ADDR[4:0]$289
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.13-184.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.9-187.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2762
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.13-184.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.9-187.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2765
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$304_DATA
    connect \B $auto$rtlil.cc:3097:Anyseq$3036
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_DATA[31:0]$293
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.13-184.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.9-187.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$2768
    parameter \WIDTH 5
    connect \A \wrapper.uut.instr [11:7]
    connect \B $auto$rtlil.cc:3097:Anyseq$3038
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_ADDR[4:0]$292
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:165.9-173.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2770
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3040
    connect \B { $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$287_Y \wrapper.uut.rd_data_ext \wrapper.uut.pc_plus_4 \wrapper.uut.imm_ext }
    connect \S { $flatten\wrapper.\uut.$procmux$2774_CMP $flatten\wrapper.\uut.$procmux$2773_CMP $flatten\wrapper.\uut.$procmux$2772_CMP $flatten\wrapper.\uut.$procmux$2771_CMP }
    connect \Y \checker_inst.rd_wdata
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:165.9-173.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2771_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2771_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:165.9-173.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2772_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2772_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:165.9-173.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2773_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2773_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:165.9-173.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2774_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2774_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.9-160.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2775
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3042
    connect \B { \checker_inst.mem_wdata \wrapper.uut.imm_ext }
    connect \S { $flatten\wrapper.\uut.$procmux$2777_CMP \wrapper.uut.src_2_sel }
    connect \Y \wrapper.uut.alu_in_2
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.9-160.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$2777_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.src_2_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2777_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:148.9-152.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2778
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3044
    connect \B { \checker_inst.rs1_rdata \wrapper.uut.pc }
    connect \S { $flatten\wrapper.\uut.$procmux$2780_CMP \wrapper.uut.src_1_sel }
    connect \Y \wrapper.uut.alu_in_1
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:148.9-152.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$2780_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.src_1_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2780_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:137.9-143.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$2781
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$3046
    connect \B { \wrapper.uut.pc_plus_4 \wrapper.uut.target \wrapper.uut.addr \wrapper.uut.addr [31:1] 1'0 }
    connect \S { $flatten\wrapper.\uut.$procmux$2785_CMP $flatten\wrapper.\uut.$procmux$2784_CMP $flatten\wrapper.\uut.$procmux$2783_CMP $flatten\wrapper.\uut.$procmux$2782_CMP }
    connect \Y \checker_inst.pc_wdata
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:137.9-143.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2782_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$2782_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:137.9-143.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2783_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$2783_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:137.9-143.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$2784_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$2784_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:137.9-143.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$2785_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \Y $flatten\wrapper.\uut.$procmux$2785_CMP
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241.36-241.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $shl $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241$319
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241$319_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268.36-268.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $shr $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$323
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$323_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:275.36-275.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sshr $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:275$324
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:275$324_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234.36-234.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sub $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$317
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$317_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110.28-110.107|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$276
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$275_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$274_Y
    connect \Y \wrapper.uut.target_o_flag
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168.36-168.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$287
    parameter \WIDTH 32
    connect \A \wrapper.uut.addr
    connect \B 0
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$286_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$287_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185.33-185.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$303
    parameter \WIDTH 32
    connect \A \checker_inst.rd_wdata
    connect \B 0
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$286_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$303_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192.22-192.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192$308
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192$307_DATA
    connect \B 0
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:143$184_Y
    connect \Y \checker_inst.rs1_rdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193.22-193.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193$311
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193$310_DATA
    connect \B 0
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$186_Y
    connect \Y \checker_inst.mem_wdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228.38-228.104|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$316
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$315_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$314_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$316_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419.44-419.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$337
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$336_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$337_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:428.51-428.84|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:428$339
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$336_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:428$339_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:48.21-48.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:48$268
    parameter \WIDTH 7
    connect \A \wrapper.uut.instr [6:0]
    connect \B 7'0000000
    connect \S \reset
    connect \Y \wrapper.uut.opcode
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.41-493.123|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$362
    parameter \WIDTH 4
    connect \A { \wrapper.uut.instr [13] \wrapper.uut.instr [13] $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$360_Y 1'1 }
    connect \B 4'0000
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$336_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$362_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.42-588.128|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$395
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$394_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$393_Y
    connect \Y $auto$wreduce.cc:454:run$2874 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594.51-594.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$400
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$399_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$400_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.40-602.101|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602$404
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$393_Y
    connect \Y $auto$wreduce.cc:454:run$2875 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:613.47-613.108|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:613$412
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$393_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:613$412_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635.44-635.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$419
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$418_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$419_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:640.42-640.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:640$425
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 2'00
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$418_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:640$425_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:647.51-647.120|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:647$431
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$418_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:647$431_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110.30-110.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc [31]
    connect \B \wrapper.uut.imm_ext [31]
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$272_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110.87-110.106|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.target [31]
    connect \B \wrapper.uut.pc [31]
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$275_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228.40-228.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_1 [31]
    connect \B \wrapper.uut.alu_in_2 [31]
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$314_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228.80-228.103|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224$313_Y [31]
    connect \B \wrapper.uut.alu_in_1 [31]
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$315_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:262.36-262.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:262$322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:262$322_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.108-588.126|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [12]
    connect \B \wrapper.uut.b_flag
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$394_Y
  end
  attribute \module_not_derived 1
  attribute \src "rvfi_testbench.sv:0.0-0.0"
  cell $initstate $initstate$2
    connect \Y $initstate$2_wire
  end
  attribute \src "rvfi_testbench.sv:41.12-41.21"
  cell $lt $lt$rvfi_testbench.sv:41$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \cycle
    connect \B 1'1
    connect \Y \checker_inst.reset
  end
  attribute \src "rvfi_testbench.sv:36.41-36.57"
  cell $ne $ne$rvfi_testbench.sv:36$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \cycle_reg
    connect \B 8'11111111
    connect \Y $auto$wreduce.cc:454:run$2876 [0]
  end
  attribute \src "rvfi_testbench.sv:33.21-33.42"
  cell $mux $ternary$rvfi_testbench.sv:33$6
    parameter \WIDTH 8
    connect \A \cycle_reg
    connect \B 8'00000000
    connect \S \reset
    connect \Y \cycle
  end
  attribute \hdlname "wrapper uut mem"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:180.18-180.21|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mem_v2 \wrapper.uut.mem
    parameter \ABITS 5
    parameter \INIT 1024'x
    parameter \MEMID "\\wrapper.uut.mem"
    parameter \OFFSET 0
    parameter \RD_ARST_VALUE 96'x
    parameter \RD_CE_OVER_SRST 3'000
    parameter \RD_CLK_ENABLE 3'000
    parameter \RD_CLK_POLARITY 3'000
    parameter \RD_COLLISION_X_MASK 6'000000
    parameter \RD_INIT_VALUE 96'x
    parameter \RD_PORTS 3
    parameter \RD_SRST_VALUE 96'x
    parameter \RD_TRANSPARENCY_MASK 6'000000
    parameter \RD_WIDE_CONTINUATION 3'000
    parameter \SIZE 32
    parameter \WIDTH 32
    parameter \WR_CLK_ENABLE 2'11
    parameter \WR_CLK_POLARITY 2'11
    parameter \WR_PORTS 2
    parameter \WR_PRIORITY_MASK 4'0000
    parameter \WR_WIDE_CONTINUATION 2'00
    connect \RD_ADDR { \wrapper.uut.instr [11:7] \wrapper.uut.instr [19:15] \wrapper.uut.instr [24:20] }
    connect \RD_ARST 3'000
    connect \RD_CLK $auto$rtlil.cc:3097:Anyseq$3048
    connect \RD_DATA { $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$304_DATA $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192$307_DATA $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193$310_DATA }
    connect \RD_EN 3'111
    connect \RD_SRST 3'000
    connect \WR_ADDR { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_ADDR[4:0]$292 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_ADDR[4:0]$289 }
    connect \WR_CLK { \clock \clock }
    connect \WR_DATA { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_DATA[31:0]$293 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_DATA[31:0]$290 }
    connect \WR_EN { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] }
  end
  connect $auto$wreduce.cc:454:run$2871 [1] 1'0
  connect $auto$wreduce.cc:454:run$2872 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$2873 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$2874 [1] 1'0
  connect $auto$wreduce.cc:454:run$2875 [1] 1'0
  connect $auto$wreduce.cc:454:run$2876 [31:1] 31'0000000000000000000000000000000
  connect $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [30:0] { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$265_EN[31:0]$291 [31] }
  connect $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [30:0] { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$266_EN[31:0]$294 [31] }
  connect \checker_inst.clock \clock
  connect \checker_inst.halt 1'0
  connect \checker_inst.insn \wrapper.uut.instr
  connect \checker_inst.insn_pma_x 1'1
  connect \checker_inst.insn_spec.insn_funct3 \wrapper.uut.instr [14:12]
  connect \checker_inst.insn_spec.insn_funct7 \wrapper.uut.instr [31:25]
  connect \checker_inst.insn_spec.insn_opcode \wrapper.uut.instr [6:0]
  connect \checker_inst.insn_spec.insn_padding 0
  connect \checker_inst.insn_spec.insn_rd \wrapper.uut.instr [11:7]
  connect \checker_inst.insn_spec.insn_rs1 \wrapper.uut.instr [19:15]
  connect \checker_inst.insn_spec.insn_rs2 \wrapper.uut.instr [24:20]
  connect \checker_inst.insn_spec.misa_ok 1'1
  connect \checker_inst.insn_spec.result [31:1] 31'0000000000000000000000000000000
  connect \checker_inst.insn_spec.rvfi_insn \wrapper.uut.instr
  connect \checker_inst.insn_spec.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \checker_inst.insn_spec.rvfi_pc_rdata \wrapper.uut.pc
  connect \checker_inst.insn_spec.rvfi_valid \checker_inst.valid
  connect \checker_inst.insn_spec.spec_mem_addr 0
  connect \checker_inst.insn_spec.spec_mem_rmask 4'0000
  connect \checker_inst.insn_spec.spec_mem_wdata 0
  connect \checker_inst.insn_spec.spec_mem_wmask 4'0000
  connect \checker_inst.insn_spec.spec_pc_wdata \checker_inst.spec_pc_wdata
  connect \checker_inst.insn_spec.spec_rd_addr \wrapper.uut.instr [11:7]
  connect \checker_inst.insn_spec.spec_rd_wdata { 31'0000000000000000000000000000000 \checker_inst.spec_rd_wdata [0] }
  connect \checker_inst.insn_spec.spec_rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.insn_spec.spec_rs2_addr \wrapper.uut.instr [24:20]
  connect \checker_inst.insn_spec.spec_trap 1'0
  connect \checker_inst.insn_spec.spec_valid \checker_inst.spec_valid
  connect \checker_inst.intr 1'0
  connect \checker_inst.mem_access_fault 1'0
  connect \checker_inst.mem_addr \wrapper.uut.addr
  connect \checker_inst.mem_log2len 2'00
  connect \checker_inst.mem_pma_r 1'1
  connect \checker_inst.mem_pma_w 1'1
  connect \checker_inst.mem_rmask \checker_inst.rvfi_mem_rmask
  connect \checker_inst.pc_rdata \wrapper.uut.pc
  connect \checker_inst.rd_addr \wrapper.uut.instr [11:7]
  connect \checker_inst.rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.rs1_rdata_or_zero \checker_inst.insn_spec.rvfi_rs1_rdata
  connect \checker_inst.rs2_addr \wrapper.uut.instr [24:20]
  connect \checker_inst.rs2_rdata \checker_inst.mem_wdata
  connect \checker_inst.rs2_rdata_or_zero \checker_inst.insn_spec.rvfi_rs2_rdata
  connect \checker_inst.rvfi_halt 1'0
  connect \checker_inst.rvfi_insn \wrapper.uut.instr
  connect \checker_inst.rvfi_intr 1'0
  connect \checker_inst.rvfi_ixl 2'01
  connect \checker_inst.rvfi_mem_addr \wrapper.uut.addr
  connect \checker_inst.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \checker_inst.rvfi_mem_wdata \checker_inst.mem_wdata
  connect \checker_inst.rvfi_mem_wmask \checker_inst.mem_wmask
  connect \checker_inst.rvfi_mode 2'11
  connect \checker_inst.rvfi_order \wrapper.uut.instr_index
  connect \checker_inst.rvfi_pc_rdata \wrapper.uut.pc
  connect \checker_inst.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \checker_inst.rvfi_rd_addr \wrapper.uut.instr [11:7]
  connect \checker_inst.rvfi_rd_wdata \checker_inst.rd_wdata
  connect \checker_inst.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \checker_inst.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \checker_inst.rvfi_rs2_rdata \checker_inst.mem_wdata
  connect \checker_inst.rvfi_trap \checker_inst.trap
  connect \checker_inst.spec_mem_addr 0
  connect \checker_inst.spec_mem_rmask 4'0000
  connect \checker_inst.spec_mem_wdata 0
  connect \checker_inst.spec_mem_wmask 4'0000
  connect \checker_inst.spec_rd_addr \wrapper.uut.instr [11:7]
  connect \checker_inst.spec_rd_wdata [31:1] 31'0000000000000000000000000000000
  connect \checker_inst.spec_rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.spec_rs2_addr \wrapper.uut.instr [24:20]
  connect \checker_inst.spec_trap 1'0
  connect \rvfi_halt 1'0
  connect \rvfi_insn \wrapper.uut.instr
  connect \rvfi_intr 1'0
  connect \rvfi_ixl 2'01
  connect \rvfi_mem_addr \wrapper.uut.addr
  connect \rvfi_mem_rdata \checker_inst.mem_rdata
  connect \rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \rvfi_mem_wdata \checker_inst.mem_wdata
  connect \rvfi_mem_wmask \checker_inst.mem_wmask
  connect \rvfi_mode 2'11
  connect \rvfi_order \wrapper.uut.instr_index
  connect \rvfi_pc_rdata \wrapper.uut.pc
  connect \rvfi_pc_wdata \checker_inst.pc_wdata
  connect \rvfi_rd_addr \wrapper.uut.instr [11:7]
  connect \rvfi_rd_wdata \checker_inst.rd_wdata
  connect \rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \rvfi_rs2_rdata \checker_inst.mem_wdata
  connect \rvfi_trap \checker_inst.trap
  connect \rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.addr \wrapper.uut.addr
  connect \wrapper.clock \clock
  connect \wrapper.instr \wrapper.uut.instr
  connect \wrapper.pc \wrapper.uut.pc
  connect \wrapper.rd_data \checker_inst.mem_rdata
  connect \wrapper.reset \reset
  connect \wrapper.rvfi_halt 1'0
  connect \wrapper.rvfi_insn \wrapper.uut.instr
  connect \wrapper.rvfi_intr 1'0
  connect \wrapper.rvfi_ixl 2'01
  connect \wrapper.rvfi_mem_addr \wrapper.uut.addr
  connect \wrapper.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \wrapper.rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.rvfi_mem_wdata \checker_inst.mem_wdata
  connect \wrapper.rvfi_mem_wmask \checker_inst.mem_wmask
  connect \wrapper.rvfi_mode 2'11
  connect \wrapper.rvfi_order \wrapper.uut.instr_index
  connect \wrapper.rvfi_pc_rdata \wrapper.uut.pc
  connect \wrapper.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.rvfi_rd_addr \wrapper.uut.instr [11:7]
  connect \wrapper.rvfi_rd_wdata \checker_inst.rd_wdata
  connect \wrapper.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \wrapper.rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \wrapper.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \wrapper.rvfi_rs2_rdata \checker_inst.mem_wdata
  connect \wrapper.rvfi_trap \checker_inst.trap
  connect \wrapper.rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.uut.clk \clock
  connect \wrapper.uut.ctrl_instr_trap \checker_inst.trap
  connect \wrapper.uut.dst_data \checker_inst.rd_wdata
  connect \wrapper.uut.funct3 \wrapper.uut.instr [14:12]
  connect \wrapper.uut.funct7 \wrapper.uut.instr [31:25]
  connect \wrapper.uut.pc_next \checker_inst.pc_wdata
  connect \wrapper.uut.rd_data \checker_inst.mem_rdata
  connect \wrapper.uut.reset \reset
  connect \wrapper.uut.rf_dst_addr \wrapper.uut.instr [11:7]
  connect \wrapper.uut.rf_dst_data \checker_inst.rd_wdata
  connect \wrapper.uut.rf_src_addr_1 \wrapper.uut.instr [19:15]
  connect \wrapper.uut.rf_src_addr_2 \wrapper.uut.instr [24:20]
  connect \wrapper.uut.rvfi_halt 1'0
  connect \wrapper.uut.rvfi_insn \wrapper.uut.instr
  connect \wrapper.uut.rvfi_intr 1'0
  connect \wrapper.uut.rvfi_ixl 2'01
  connect \wrapper.uut.rvfi_mem_addr \wrapper.uut.addr
  connect \wrapper.uut.rvfi_mem_rdata \checker_inst.mem_rdata
  connect \wrapper.uut.rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.uut.rvfi_mem_wdata \checker_inst.mem_wdata
  connect \wrapper.uut.rvfi_mem_wmask \checker_inst.mem_wmask
  connect \wrapper.uut.rvfi_mode 2'11
  connect \wrapper.uut.rvfi_order \wrapper.uut.instr_index
  connect \wrapper.uut.rvfi_pc_rdata \wrapper.uut.pc
  connect \wrapper.uut.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.uut.rvfi_rd_addr \wrapper.uut.instr [11:7]
  connect \wrapper.uut.rvfi_rd_wdata \checker_inst.rd_wdata
  connect \wrapper.uut.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \wrapper.uut.rvfi_rs1_rdata \checker_inst.rs1_rdata
  connect \wrapper.uut.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \wrapper.uut.rvfi_rs2_rdata \checker_inst.mem_wdata
  connect \wrapper.uut.rvfi_trap \checker_inst.trap
  connect \wrapper.uut.rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.uut.src_data_1 \checker_inst.rs1_rdata
  connect \wrapper.uut.src_data_2 \checker_inst.mem_wdata
  connect \wrapper.uut.wr_data \checker_inst.mem_wdata
  connect \wrapper.uut.wr_en \checker_inst.mem_wmask
  connect \wrapper.wr_data \checker_inst.mem_wdata
  connect \wrapper.wr_en \checker_inst.mem_wmask
end
