Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 01:30:10 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.715        0.000                      0                 1547        0.061        0.000                      0                 1547       54.305        0.000                       0                   570  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.715        0.000                      0                 1543        0.061        0.000                      0                 1543       54.305        0.000                       0                   570  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.283        0.000                      0                    4        0.772        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.715ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.539ns  (logic 60.310ns (58.816%)  route 42.229ns (41.184%))
  Logic Levels:           323  (CARRY4=288 LUT2=1 LUT3=25 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.554     5.138    sm/clk
    SLICE_X32Y18         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.593     8.188    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.124     8.312 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.652     8.964    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.302     9.390    sm/ram_reg_i_148_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.514 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.123    10.637    L_reg/M_sm_ra1[0]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.761 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.009    11.770    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    11.922 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.071    12.993    sm/M_alum_a[31]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326    13.319 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.319    alum/S[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.851 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.851    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.965 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.965    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.079 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.079    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.193 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.193    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.307 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.307    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.421    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.535    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.649    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.920 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.983    15.903    alum/temp_out0[31]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.276 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.276    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.656 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.358    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.475 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.475    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.632 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.692    alum/temp_out0[30]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.024 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.024    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.574 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.916 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.916    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.030 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.030    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.144 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.144    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.258 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.258    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.372 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.372    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.529 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.472    alum/temp_out0[29]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.257 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.371 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.371    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.485 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.485    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.599 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.599    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.713    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.827    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.941    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.212 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.924    24.136    alum/temp_out0[28]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.465 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.465    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.015 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.015    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.129 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.129    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.243 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.243    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.979 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.948    alum/temp_out0[27]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.733 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.733    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.847 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.847    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.961    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.075    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.189    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.303    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.417 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.417    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.531 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.540    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.697 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.937    29.634    alum/temp_out0[26]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.963 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.963    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.513 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.513    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.627 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.627    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.741 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.741    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.855 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.855    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.969 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.969    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.083 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.083    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.311 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.320    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.477 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.988    32.465    alum/temp_out0[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.794 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.794    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.344 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.344    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.458 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.572    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.686 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.686    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.800 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.800    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.914 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.914    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.028    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.151    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.308 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.914    35.222    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.551 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.101 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.671    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.908    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.065 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.057    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.386 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.386    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.919 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.919    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.036    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.153 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.153    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.270 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.270    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.387 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.747    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.904 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.091    40.995    alum/temp_out0[22]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.327 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.327    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.860 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.094 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.211 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.211    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.328 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.445 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.445    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.562 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.571    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.688 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.688    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.845 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    43.810    alum/temp_out0[21]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.142 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.675 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.675    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.792 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.792    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.909 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.026 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.026    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.143 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.143    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.260 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.260    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.377 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.377    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.494 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.503    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.660 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.051    46.711    alum/temp_out0[20]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.499 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.297 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.306    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.463 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.079    49.542    alum/temp_out0[19]
    SLICE_X59Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.327 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.327    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.441 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.441    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.669 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.020    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.134 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.134    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.291 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.929    52.220    alum/temp_out0[18]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.329    52.549 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.549    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.082 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.082    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.199 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.199    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.316 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.316    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.433 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.433    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.550 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.667 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    53.676    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.793 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.910 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.910    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.067 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.113    55.180    alum/temp_out0[17]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.512 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.512    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.062 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.176 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.176    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.290 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.290    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.404 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.404    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.518 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.518    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.632 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.746 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.860 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.869    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.026 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.072    alum/temp_out0[16]
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.401 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.401    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.951 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.951    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.065 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.065    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.179 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.179    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.293 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.293    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.407 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.407    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.521 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.521    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.635 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.635    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.749 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.749    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.906 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.952    alum/temp_out0[15]
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.281 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.281    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.831 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.831    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.945 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.786 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.007    63.793    alum/temp_out0[14]
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.122 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.122    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.655 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.772 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.772    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.889 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.889    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.123 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.123    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.240 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.357 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.474 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.474    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.631 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.285    66.917    alum/temp_out0[13]
    SLICE_X58Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.705 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.705    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.819 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.933 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.933    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.047 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.660 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.863    69.523    alum/temp_out0[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.852 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.852    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.385 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.385    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.502 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.502    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.619 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.619    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.736 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.736    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.853 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.853    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.970 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.087 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.087    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.204 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.204    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.361 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.943    72.304    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.079    alum/temp_out0[10]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.989    77.903    alum/temp_out0[9]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.232 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.232    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.765 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.765    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.882 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.882    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.999 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.999    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.116 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.233 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.233    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.350 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.467 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.584 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.584    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.741 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.091    80.831    alum/temp_out0[8]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.634 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.634    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.751 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.751    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.868 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.868    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.985 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.985    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.102 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.219 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.219    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.336 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.336    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.453 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.453    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.610 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.962    83.572    alum/temp_out0[7]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.904    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.568    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.682    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.796    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.024    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.138    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.252    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    86.342    alum/temp_out0[6]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.671 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.204 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.204    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.321 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.321    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.438 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.438    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.555 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.555    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.672 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.672    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.789 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.789    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.906 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.906    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.023 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.023    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.180 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.107    89.287    alum/temp_out0[5]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.075 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.030 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    91.925    alum/temp_out0[4]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.254 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.254    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.804 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.804    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.918 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.918    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.032 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.032    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.146 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.146    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.260 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.374 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.374    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.488 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.488    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.602 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.602    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.759 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.656    alum/temp_out0[3]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.985 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.985    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.535 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.991 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.991    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.105 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.105    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.219 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.219    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.333 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.333    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.490 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.016    97.506    alum/temp_out0[2]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.835 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.835    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.385 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.499 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.499    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.613 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.613    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.727 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.727    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.841 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.841    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.955 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.955    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.183 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.183    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.340 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   100.173    alum/temp_out0[1]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.502 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.502    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.035 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.035    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.152 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.269 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.269    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.386 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.386    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.503 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.503    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.620 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.620    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.737 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.737    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.854 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.854    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.011 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.524   102.535    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   102.867 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.563   103.430    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y17         LUT4 (Prop_lut4_I1_O)        0.124   103.554 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   103.966    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   104.090 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.276   105.366    sm/M_alum_out[0]
    SLICE_X45Y12         LUT5 (Prop_lut5_I4_O)        0.152   105.518 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           1.227   106.745    sm/brams/override_address[0]
    SLICE_X48Y7          LUT4 (Prop_lut4_I2_O)        0.354   107.099 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.579   107.678    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   115.393    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.393    
                         arrival time                        -107.678    
  -------------------------------------------------------------------
                         slack                                  7.715    

Slack (MET) :             7.947ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.509ns  (logic 60.282ns (58.807%)  route 42.227ns (41.193%))
  Logic Levels:           323  (CARRY4=288 LUT2=1 LUT3=25 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.554     5.138    sm/clk
    SLICE_X32Y18         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.593     8.188    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.124     8.312 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.652     8.964    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.302     9.390    sm/ram_reg_i_148_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.514 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.123    10.637    L_reg/M_sm_ra1[0]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.761 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.009    11.770    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    11.922 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.071    12.993    sm/M_alum_a[31]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326    13.319 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.319    alum/S[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.851 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.851    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.965 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.965    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.079 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.079    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.193 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.193    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.307 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.307    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.421    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.535    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.649    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.920 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.983    15.903    alum/temp_out0[31]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.276 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.276    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.656 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.358    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.475 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.475    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.632 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.692    alum/temp_out0[30]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.024 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.024    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.574 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.916 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.916    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.030 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.030    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.144 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.144    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.258 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.258    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.372 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.372    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.529 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.472    alum/temp_out0[29]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.257 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.371 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.371    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.485 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.485    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.599 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.599    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.713    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.827    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.941    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.212 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.924    24.136    alum/temp_out0[28]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.465 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.465    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.015 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.015    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.129 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.129    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.243 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.243    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.979 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.948    alum/temp_out0[27]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.733 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.733    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.847 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.847    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.961    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.075    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.189    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.303    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.417 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.417    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.531 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.540    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.697 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.937    29.634    alum/temp_out0[26]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.963 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.963    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.513 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.513    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.627 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.627    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.741 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.741    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.855 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.855    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.969 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.969    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.083 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.083    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.311 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.320    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.477 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.988    32.465    alum/temp_out0[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.794 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.794    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.344 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.344    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.458 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.572    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.686 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.686    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.800 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.800    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.914 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.914    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.028    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.151    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.308 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.914    35.222    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.551 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.101 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.671    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.908    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.065 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.057    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.386 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.386    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.919 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.919    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.036    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.153 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.153    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.270 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.270    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.387 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.747    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.904 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.091    40.995    alum/temp_out0[22]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.327 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.327    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.860 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.094 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.211 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.211    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.328 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.445 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.445    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.562 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.571    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.688 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.688    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.845 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    43.810    alum/temp_out0[21]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.142 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.675 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.675    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.792 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.792    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.909 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.026 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.026    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.143 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.143    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.260 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.260    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.377 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.377    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.494 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.503    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.660 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.051    46.711    alum/temp_out0[20]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.499 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.297 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.306    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.463 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.079    49.542    alum/temp_out0[19]
    SLICE_X59Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.327 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.327    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.441 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.441    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.669 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.020    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.134 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.134    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.291 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.929    52.220    alum/temp_out0[18]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.329    52.549 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.549    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.082 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.082    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.199 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.199    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.316 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.316    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.433 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.433    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.550 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.667 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    53.676    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.793 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.910 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.910    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.067 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.113    55.180    alum/temp_out0[17]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.512 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.512    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.062 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.176 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.176    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.290 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.290    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.404 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.404    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.518 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.518    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.632 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.746 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.860 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.869    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.026 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.072    alum/temp_out0[16]
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.401 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.401    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.951 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.951    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.065 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.065    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.179 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.179    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.293 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.293    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.407 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.407    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.521 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.521    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.635 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.635    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.749 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.749    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.906 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.952    alum/temp_out0[15]
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.281 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.281    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.831 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.831    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.945 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.786 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.007    63.793    alum/temp_out0[14]
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.122 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.122    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.655 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.772 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.772    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.889 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.889    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.123 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.123    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.240 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.357 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.474 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.474    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.631 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.285    66.917    alum/temp_out0[13]
    SLICE_X58Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.705 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.705    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.819 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.933 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.933    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.047 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.660 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.863    69.523    alum/temp_out0[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.852 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.852    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.385 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.385    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.502 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.502    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.619 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.619    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.736 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.736    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.853 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.853    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.970 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.087 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.087    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.204 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.204    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.361 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.943    72.304    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.079    alum/temp_out0[10]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.989    77.903    alum/temp_out0[9]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.232 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.232    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.765 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.765    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.882 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.882    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.999 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.999    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.116 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.233 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.233    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.350 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.467 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.584 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.584    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.741 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.091    80.831    alum/temp_out0[8]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.634 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.634    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.751 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.751    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.868 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.868    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.985 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.985    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.102 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.219 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.219    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.336 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.336    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.453 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.453    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.610 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.962    83.572    alum/temp_out0[7]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.904    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.568    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.682    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.796    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.024    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.138    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.252    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    86.342    alum/temp_out0[6]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.671 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.204 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.204    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.321 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.321    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.438 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.438    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.555 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.555    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.672 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.672    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.789 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.789    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.906 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.906    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.023 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.023    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.180 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.107    89.287    alum/temp_out0[5]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.075 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.030 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    91.925    alum/temp_out0[4]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.254 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.254    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.804 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.804    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.918 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.918    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.032 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.032    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.146 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.146    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.260 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.374 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.374    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.488 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.488    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.602 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.602    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.759 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.656    alum/temp_out0[3]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.985 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.985    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.535 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.991 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.991    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.105 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.105    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.219 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.219    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.333 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.333    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.490 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.016    97.506    alum/temp_out0[2]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.835 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.835    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.385 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.499 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.499    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.613 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.613    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.727 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.727    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.841 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.841    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.955 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.955    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.183 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.183    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.340 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   100.173    alum/temp_out0[1]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.502 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.502    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.035 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.035    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.152 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.269 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.269    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.386 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.386    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.503 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.503    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.620 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.620    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.737 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.737    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.854 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.854    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.011 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.524   102.535    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   102.867 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.563   103.430    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y17         LUT4 (Prop_lut4_I1_O)        0.124   103.554 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   103.966    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   104.090 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.276   105.366    sm/M_alum_out[0]
    SLICE_X45Y12         LUT5 (Prop_lut5_I4_O)        0.152   105.518 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           1.227   106.745    sm/brams/override_address[0]
    SLICE_X48Y7          LUT4 (Prop_lut4_I0_O)        0.326   107.071 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.576   107.647    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -107.647    
  -------------------------------------------------------------------
                         slack                                  7.947    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.760ns  (logic 60.404ns (58.782%)  route 42.356ns (41.218%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.554     5.138    sm/clk
    SLICE_X32Y18         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.593     8.188    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.124     8.312 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.652     8.964    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.302     9.390    sm/ram_reg_i_148_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.514 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.123    10.637    L_reg/M_sm_ra1[0]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.761 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.009    11.770    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    11.922 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.071    12.993    sm/M_alum_a[31]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326    13.319 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.319    alum/S[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.851 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.851    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.965 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.965    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.079 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.079    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.193 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.193    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.307 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.307    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.421    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.535    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.649    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.920 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.983    15.903    alum/temp_out0[31]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.276 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.276    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.656 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.358    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.475 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.475    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.632 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.692    alum/temp_out0[30]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.024 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.024    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.574 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.916 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.916    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.030 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.030    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.144 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.144    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.258 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.258    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.372 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.372    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.529 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.472    alum/temp_out0[29]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.257 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.371 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.371    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.485 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.485    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.599 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.599    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.713    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.827    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.941    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.212 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.924    24.136    alum/temp_out0[28]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.465 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.465    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.015 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.015    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.129 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.129    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.243 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.243    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.979 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.948    alum/temp_out0[27]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.733 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.733    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.847 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.847    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.961    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.075    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.189    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.303    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.417 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.417    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.531 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.540    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.697 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.937    29.634    alum/temp_out0[26]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.963 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.963    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.513 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.513    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.627 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.627    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.741 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.741    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.855 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.855    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.969 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.969    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.083 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.083    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.311 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.320    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.477 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.988    32.465    alum/temp_out0[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.794 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.794    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.344 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.344    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.458 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.572    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.686 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.686    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.800 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.800    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.914 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.914    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.028    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.151    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.308 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.914    35.222    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.551 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.101 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.671    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.908    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.065 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.057    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.386 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.386    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.919 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.919    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.036    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.153 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.153    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.270 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.270    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.387 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.747    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.904 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.091    40.995    alum/temp_out0[22]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.327 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.327    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.860 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.094 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.211 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.211    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.328 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.445 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.445    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.562 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.571    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.688 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.688    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.845 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    43.810    alum/temp_out0[21]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.142 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.675 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.675    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.792 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.792    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.909 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.026 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.026    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.143 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.143    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.260 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.260    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.377 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.377    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.494 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.503    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.660 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.051    46.711    alum/temp_out0[20]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.499 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.297 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.306    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.463 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.079    49.542    alum/temp_out0[19]
    SLICE_X59Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.327 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.327    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.441 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.441    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.669 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.020    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.134 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.134    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.291 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.929    52.220    alum/temp_out0[18]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.329    52.549 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.549    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.082 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.082    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.199 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.199    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.316 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.316    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.433 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.433    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.550 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.667 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    53.676    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.793 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.910 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.910    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.067 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.113    55.180    alum/temp_out0[17]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.512 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.512    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.062 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.176 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.176    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.290 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.290    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.404 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.404    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.518 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.518    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.632 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.746 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.860 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.869    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.026 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.072    alum/temp_out0[16]
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.401 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.401    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.951 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.951    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.065 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.065    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.179 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.179    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.293 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.293    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.407 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.407    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.521 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.521    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.635 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.635    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.749 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.749    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.906 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.952    alum/temp_out0[15]
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.281 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.281    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.831 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.831    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.945 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.786 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.007    63.793    alum/temp_out0[14]
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.122 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.122    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.655 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.772 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.772    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.889 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.889    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.123 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.123    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.240 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.357 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.474 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.474    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.631 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.285    66.917    alum/temp_out0[13]
    SLICE_X58Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.705 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.705    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.819 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.933 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.933    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.047 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.660 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.863    69.523    alum/temp_out0[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.852 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.852    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.385 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.385    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.502 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.502    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.619 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.619    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.736 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.736    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.853 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.853    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.970 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.087 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.087    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.204 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.204    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.361 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.943    72.304    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.079    alum/temp_out0[10]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.989    77.903    alum/temp_out0[9]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.232 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.232    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.765 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.765    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.882 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.882    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.999 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.999    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.116 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.233 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.233    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.350 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.467 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.584 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.584    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.741 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.091    80.831    alum/temp_out0[8]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.634 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.634    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.751 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.751    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.868 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.868    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.985 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.985    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.102 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.219 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.219    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.336 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.336    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.453 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.453    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.610 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.962    83.572    alum/temp_out0[7]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.904    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.568    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.682    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.796    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.024    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.138    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.252    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    86.342    alum/temp_out0[6]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.671 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.204 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.204    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.321 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.321    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.438 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.438    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.555 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.555    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.672 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.672    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.789 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.789    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.906 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.906    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.023 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.023    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.180 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.107    89.287    alum/temp_out0[5]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.075 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.030 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    91.925    alum/temp_out0[4]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.254 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.254    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.804 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.804    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.918 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.918    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.032 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.032    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.146 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.146    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.260 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.374 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.374    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.488 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.488    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.602 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.602    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.759 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.656    alum/temp_out0[3]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.985 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.985    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.535 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.991 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.991    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.105 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.105    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.219 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.219    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.333 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.333    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.490 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.016    97.506    alum/temp_out0[2]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.835 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.835    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.385 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.499 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.499    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.613 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.613    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.727 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.727    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.841 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.841    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.955 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.955    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.183 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.183    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.340 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   100.173    alum/temp_out0[1]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.502 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.502    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.035 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.035    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.152 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.269 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.269    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.386 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.386    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.503 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.503    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.620 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.620    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.737 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.737    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.854 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.854    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.011 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.524   102.535    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   102.867 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.563   103.430    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y17         LUT4 (Prop_lut4_I1_O)        0.124   103.554 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   103.966    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   104.090 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.369   105.459    sm/M_alum_out[0]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.150   105.609 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.754   106.363    sm/D_states_q[4]_i_8_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.326   106.689 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.615   107.303    sm/D_states_q[1]_i_5_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I3_O)        0.124   107.427 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471   107.898    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X33Y17         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.437   115.953    sm/clk
    SLICE_X33Y17         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.274   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)       -0.047   116.145    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.145    
                         arrival time                        -107.899    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.303ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.670ns  (logic 60.404ns (58.833%)  route 42.266ns (41.167%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.554     5.138    sm/clk
    SLICE_X32Y18         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.593     8.188    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.124     8.312 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.652     8.964    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.302     9.390    sm/ram_reg_i_148_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.514 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.123    10.637    L_reg/M_sm_ra1[0]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.761 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.009    11.770    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    11.922 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.071    12.993    sm/M_alum_a[31]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326    13.319 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.319    alum/S[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.851 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.851    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.965 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.965    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.079 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.079    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.193 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.193    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.307 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.307    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.421    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.535    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.649    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.920 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.983    15.903    alum/temp_out0[31]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.276 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.276    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.656 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.358    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.475 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.475    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.632 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.692    alum/temp_out0[30]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.024 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.024    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.574 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.916 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.916    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.030 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.030    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.144 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.144    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.258 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.258    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.372 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.372    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.529 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.472    alum/temp_out0[29]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.257 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.371 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.371    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.485 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.485    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.599 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.599    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.713    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.827    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.941    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.212 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.924    24.136    alum/temp_out0[28]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.465 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.465    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.015 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.015    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.129 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.129    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.243 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.243    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.979 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.948    alum/temp_out0[27]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.733 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.733    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.847 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.847    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.961    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.075    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.189    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.303    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.417 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.417    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.531 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.540    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.697 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.937    29.634    alum/temp_out0[26]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.963 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.963    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.513 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.513    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.627 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.627    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.741 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.741    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.855 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.855    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.969 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.969    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.083 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.083    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.311 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.320    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.477 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.988    32.465    alum/temp_out0[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.794 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.794    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.344 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.344    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.458 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.572    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.686 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.686    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.800 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.800    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.914 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.914    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.028    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.151    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.308 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.914    35.222    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.551 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.101 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.671    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.908    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.065 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.057    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.386 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.386    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.919 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.919    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.036    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.153 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.153    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.270 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.270    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.387 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.747    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.904 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.091    40.995    alum/temp_out0[22]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.327 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.327    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.860 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.094 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.211 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.211    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.328 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.445 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.445    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.562 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.571    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.688 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.688    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.845 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    43.810    alum/temp_out0[21]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.142 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.675 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.675    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.792 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.792    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.909 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.026 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.026    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.143 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.143    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.260 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.260    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.377 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.377    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.494 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.503    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.660 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.051    46.711    alum/temp_out0[20]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.499 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.297 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.306    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.463 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.079    49.542    alum/temp_out0[19]
    SLICE_X59Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.327 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.327    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.441 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.441    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.669 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.020    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.134 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.134    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.291 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.929    52.220    alum/temp_out0[18]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.329    52.549 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.549    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.082 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.082    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.199 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.199    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.316 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.316    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.433 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.433    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.550 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.667 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    53.676    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.793 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.910 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.910    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.067 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.113    55.180    alum/temp_out0[17]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.512 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.512    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.062 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.176 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.176    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.290 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.290    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.404 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.404    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.518 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.518    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.632 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.746 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.860 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.869    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.026 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.072    alum/temp_out0[16]
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.401 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.401    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.951 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.951    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.065 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.065    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.179 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.179    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.293 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.293    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.407 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.407    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.521 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.521    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.635 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.635    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.749 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.749    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.906 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.952    alum/temp_out0[15]
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.281 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.281    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.831 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.831    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.945 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.786 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.007    63.793    alum/temp_out0[14]
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.122 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.122    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.655 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.772 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.772    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.889 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.889    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.123 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.123    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.240 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.357 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.474 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.474    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.631 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.285    66.917    alum/temp_out0[13]
    SLICE_X58Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.705 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.705    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.819 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.933 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.933    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.047 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.660 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.863    69.523    alum/temp_out0[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.852 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.852    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.385 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.385    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.502 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.502    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.619 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.619    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.736 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.736    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.853 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.853    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.970 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.087 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.087    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.204 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.204    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.361 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.943    72.304    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.079    alum/temp_out0[10]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.989    77.903    alum/temp_out0[9]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.232 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.232    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.765 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.765    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.882 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.882    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.999 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.999    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.116 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.233 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.233    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.350 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.467 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.584 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.584    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.741 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.091    80.831    alum/temp_out0[8]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.634 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.634    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.751 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.751    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.868 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.868    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.985 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.985    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.102 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.219 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.219    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.336 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.336    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.453 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.453    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.610 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.962    83.572    alum/temp_out0[7]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.904    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.568    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.682    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.796    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.024    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.138    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.252    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    86.342    alum/temp_out0[6]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.671 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.204 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.204    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.321 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.321    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.438 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.438    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.555 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.555    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.672 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.672    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.789 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.789    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.906 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.906    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.023 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.023    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.180 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.107    89.287    alum/temp_out0[5]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.075 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.030 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    91.925    alum/temp_out0[4]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.254 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.254    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.804 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.804    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.918 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.918    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.032 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.032    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.146 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.146    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.260 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.374 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.374    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.488 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.488    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.602 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.602    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.759 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.656    alum/temp_out0[3]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.985 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.985    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.535 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.991 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.991    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.105 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.105    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.219 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.219    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.333 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.333    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.490 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.016    97.506    alum/temp_out0[2]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.835 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.835    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.385 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.499 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.499    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.613 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.613    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.727 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.727    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.841 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.841    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.955 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.955    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.183 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.183    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.340 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   100.173    alum/temp_out0[1]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.502 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.502    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.035 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.035    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.152 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.269 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.269    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.386 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.386    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.503 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.503    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.620 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.620    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.737 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.737    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.854 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.854    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.011 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.524   102.535    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   102.867 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.563   103.430    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y17         LUT4 (Prop_lut4_I1_O)        0.124   103.554 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   103.966    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   104.090 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.369   105.459    sm/M_alum_out[0]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.150   105.609 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.754   106.363    sm/D_states_q[4]_i_8_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.326   106.689 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.616   107.304    sm/D_states_q[1]_i_5_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I3_O)        0.124   107.428 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   107.808    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X33Y17         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.437   115.953    sm/clk
    SLICE_X33Y17         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.274   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)       -0.081   116.111    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.111    
                         arrival time                        -107.808    
  -------------------------------------------------------------------
                         slack                                  8.303    

Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.191ns  (logic 60.404ns (59.109%)  route 41.787ns (40.891%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.554     5.138    sm/clk
    SLICE_X32Y18         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.593     8.188    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.124     8.312 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.652     8.964    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.302     9.390    sm/ram_reg_i_148_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.514 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.123    10.637    L_reg/M_sm_ra1[0]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.761 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.009    11.770    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    11.922 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.071    12.993    sm/M_alum_a[31]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326    13.319 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.319    alum/S[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.851 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.851    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.965 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.965    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.079 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.079    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.193 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.193    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.307 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.307    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.421    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.535    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.649    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.920 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.983    15.903    alum/temp_out0[31]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.276 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.276    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.656 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.358    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.475 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.475    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.632 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.692    alum/temp_out0[30]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.024 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.024    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.574 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.916 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.916    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.030 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.030    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.144 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.144    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.258 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.258    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.372 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.372    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.529 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.472    alum/temp_out0[29]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.257 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.371 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.371    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.485 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.485    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.599 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.599    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.713    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.827    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.941    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.212 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.924    24.136    alum/temp_out0[28]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.465 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.465    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.015 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.015    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.129 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.129    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.243 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.243    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.979 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.948    alum/temp_out0[27]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.733 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.733    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.847 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.847    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.961    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.075    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.189    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.303    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.417 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.417    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.531 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.540    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.697 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.937    29.634    alum/temp_out0[26]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.963 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.963    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.513 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.513    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.627 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.627    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.741 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.741    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.855 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.855    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.969 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.969    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.083 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.083    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.311 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.320    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.477 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.988    32.465    alum/temp_out0[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.794 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.794    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.344 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.344    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.458 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.572    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.686 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.686    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.800 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.800    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.914 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.914    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.028    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.151    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.308 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.914    35.222    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.551 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.101 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.671    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.908    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.065 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.057    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.386 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.386    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.919 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.919    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.036    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.153 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.153    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.270 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.270    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.387 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.747    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.904 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.091    40.995    alum/temp_out0[22]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.327 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.327    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.860 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.094 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.211 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.211    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.328 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.445 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.445    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.562 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.571    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.688 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.688    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.845 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    43.810    alum/temp_out0[21]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.142 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.675 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.675    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.792 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.792    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.909 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.026 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.026    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.143 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.143    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.260 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.260    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.377 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.377    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.494 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.503    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.660 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.051    46.711    alum/temp_out0[20]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.499 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.297 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.306    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.463 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.079    49.542    alum/temp_out0[19]
    SLICE_X59Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.327 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.327    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.441 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.441    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.669 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.020    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.134 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.134    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.291 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.929    52.220    alum/temp_out0[18]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.329    52.549 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.549    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.082 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.082    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.199 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.199    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.316 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.316    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.433 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.433    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.550 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.667 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    53.676    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.793 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.910 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.910    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.067 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.113    55.180    alum/temp_out0[17]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.512 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.512    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.062 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.176 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.176    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.290 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.290    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.404 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.404    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.518 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.518    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.632 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.746 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.860 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.869    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.026 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.072    alum/temp_out0[16]
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.401 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.401    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.951 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.951    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.065 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.065    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.179 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.179    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.293 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.293    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.407 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.407    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.521 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.521    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.635 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.635    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.749 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.749    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.906 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.952    alum/temp_out0[15]
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.281 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.281    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.831 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.831    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.945 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.786 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.007    63.793    alum/temp_out0[14]
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.122 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.122    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.655 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.772 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.772    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.889 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.889    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.123 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.123    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.240 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.357 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.474 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.474    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.631 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.285    66.917    alum/temp_out0[13]
    SLICE_X58Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.705 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.705    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.819 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.933 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.933    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.047 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.660 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.863    69.523    alum/temp_out0[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.852 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.852    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.385 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.385    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.502 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.502    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.619 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.619    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.736 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.736    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.853 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.853    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.970 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.087 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.087    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.204 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.204    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.361 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.943    72.304    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.079    alum/temp_out0[10]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.989    77.903    alum/temp_out0[9]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.232 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.232    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.765 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.765    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.882 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.882    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.999 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.999    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.116 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.233 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.233    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.350 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.467 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.584 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.584    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.741 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.091    80.831    alum/temp_out0[8]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.634 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.634    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.751 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.751    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.868 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.868    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.985 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.985    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.102 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.219 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.219    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.336 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.336    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.453 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.453    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.610 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.962    83.572    alum/temp_out0[7]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.904    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.568    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.682    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.796    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.024    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.138    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.252    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    86.342    alum/temp_out0[6]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.671 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.204 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.204    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.321 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.321    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.438 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.438    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.555 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.555    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.672 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.672    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.789 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.789    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.906 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.906    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.023 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.023    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.180 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.107    89.287    alum/temp_out0[5]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.075 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.030 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    91.925    alum/temp_out0[4]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.254 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.254    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.804 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.804    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.918 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.918    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.032 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.032    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.146 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.146    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.260 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.374 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.374    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.488 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.488    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.602 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.602    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.759 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.656    alum/temp_out0[3]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.985 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.985    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.535 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.991 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.991    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.105 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.105    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.219 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.219    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.333 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.333    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.490 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.016    97.506    alum/temp_out0[2]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.835 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.835    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.385 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.499 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.499    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.613 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.613    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.727 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.727    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.841 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.841    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.955 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.955    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.183 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.183    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.340 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   100.173    alum/temp_out0[1]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.502 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.502    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.035 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.035    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.152 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.269 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.269    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.386 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.386    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.503 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.503    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.620 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.620    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.737 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.737    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.854 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.854    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.011 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.524   102.535    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   102.867 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.563   103.430    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y17         LUT4 (Prop_lut4_I1_O)        0.124   103.554 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   103.966    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   104.090 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.369   105.459    sm/M_alum_out[0]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.150   105.609 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.178   105.787    sm/D_states_q[4]_i_8_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.326   106.113 f  sm/D_states_q[4]_i_2/O
                         net (fo=1, routed)           0.713   106.826    sm/D_states_q[4]_i_2_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.950 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   107.329    sm/D_states_d__0[4]
    SLICE_X31Y17         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.437   115.953    sm/clk
    SLICE_X31Y17         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.274   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X31Y17         FDSE (Setup_fdse_C_D)       -0.067   116.125    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.125    
                         arrival time                        -107.329    
  -------------------------------------------------------------------
                         slack                                  8.796    

Slack (MET) :             8.822ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.958ns  (logic 60.080ns (58.926%)  route 41.879ns (41.074%))
  Logic Levels:           323  (CARRY4=288 LUT2=1 LUT3=25 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.554     5.138    sm/clk
    SLICE_X32Y18         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.593     8.188    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.124     8.312 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.652     8.964    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.302     9.390    sm/ram_reg_i_148_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.514 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.123    10.637    L_reg/M_sm_ra1[0]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.761 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.009    11.770    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    11.922 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.071    12.993    sm/M_alum_a[31]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326    13.319 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.319    alum/S[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.851 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.851    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.965 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.965    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.079 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.079    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.193 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.193    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.307 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.307    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.421    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.535    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.649    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.920 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.983    15.903    alum/temp_out0[31]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.276 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.276    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.656 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.358    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.475 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.475    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.632 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.692    alum/temp_out0[30]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.024 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.024    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.574 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.916 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.916    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.030 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.030    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.144 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.144    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.258 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.258    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.372 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.372    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.529 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.472    alum/temp_out0[29]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.257 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.371 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.371    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.485 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.485    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.599 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.599    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.713    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.827    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.941    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.212 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.924    24.136    alum/temp_out0[28]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.465 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.465    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.015 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.015    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.129 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.129    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.243 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.243    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.979 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.948    alum/temp_out0[27]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.733 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.733    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.847 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.847    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.961    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.075    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.189    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.303    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.417 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.417    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.531 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.540    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.697 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.937    29.634    alum/temp_out0[26]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.963 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.963    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.513 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.513    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.627 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.627    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.741 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.741    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.855 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.855    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.969 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.969    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.083 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.083    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.311 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.320    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.477 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.988    32.465    alum/temp_out0[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.794 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.794    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.344 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.344    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.458 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.572    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.686 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.686    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.800 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.800    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.914 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.914    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.028    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.151    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.308 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.914    35.222    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.551 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.101 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.671    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.908    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.065 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.057    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.386 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.386    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.919 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.919    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.036    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.153 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.153    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.270 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.270    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.387 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.747    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.904 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.091    40.995    alum/temp_out0[22]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.327 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.327    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.860 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.094 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.211 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.211    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.328 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.445 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.445    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.562 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.571    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.688 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.688    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.845 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    43.810    alum/temp_out0[21]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.142 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.675 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.675    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.792 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.792    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.909 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.026 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.026    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.143 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.143    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.260 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.260    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.377 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.377    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.494 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.503    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.660 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.051    46.711    alum/temp_out0[20]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.499 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.297 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.306    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.463 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.079    49.542    alum/temp_out0[19]
    SLICE_X59Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.327 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.327    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.441 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.441    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.669 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.020    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.134 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.134    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.291 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.929    52.220    alum/temp_out0[18]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.329    52.549 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.549    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.082 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.082    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.199 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.199    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.316 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.316    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.433 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.433    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.550 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.667 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    53.676    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.793 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.910 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.910    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.067 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.113    55.180    alum/temp_out0[17]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.512 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.512    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.062 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.176 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.176    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.290 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.290    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.404 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.404    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.518 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.518    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.632 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.746 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.860 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.869    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.026 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.072    alum/temp_out0[16]
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.401 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.401    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.951 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.951    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.065 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.065    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.179 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.179    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.293 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.293    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.407 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.407    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.521 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.521    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.635 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.635    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.749 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.749    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.906 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.952    alum/temp_out0[15]
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.281 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.281    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.831 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.831    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.945 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.786 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.007    63.793    alum/temp_out0[14]
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.122 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.122    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.655 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.772 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.772    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.889 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.889    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.123 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.123    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.240 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.357 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.474 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.474    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.631 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.285    66.917    alum/temp_out0[13]
    SLICE_X58Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.705 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.705    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.819 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.933 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.933    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.047 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.660 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.863    69.523    alum/temp_out0[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.852 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.852    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.385 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.385    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.502 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.502    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.619 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.619    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.736 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.736    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.853 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.853    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.970 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.087 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.087    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.204 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.204    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.361 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.943    72.304    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.079    alum/temp_out0[10]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.989    77.903    alum/temp_out0[9]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.232 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.232    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.765 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.765    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.882 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.882    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.999 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.999    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.116 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.233 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.233    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.350 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.467 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.584 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.584    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.741 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.091    80.831    alum/temp_out0[8]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.634 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.634    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.751 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.751    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.868 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.868    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.985 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.985    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.102 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.219 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.219    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.336 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.336    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.453 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.453    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.610 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.962    83.572    alum/temp_out0[7]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.904    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.568    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.682    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.796    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.024    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.138    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.252    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    86.342    alum/temp_out0[6]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.671 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.204 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.204    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.321 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.321    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.438 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.438    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.555 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.555    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.672 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.672    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.789 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.789    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.906 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.906    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.023 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.023    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.180 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.107    89.287    alum/temp_out0[5]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.075 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.030 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    91.925    alum/temp_out0[4]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.254 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.254    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.804 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.804    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.918 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.918    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.032 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.032    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.146 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.146    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.260 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.374 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.374    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.488 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.488    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.602 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.602    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.759 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.656    alum/temp_out0[3]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.985 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.985    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.535 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.991 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.991    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.105 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.105    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.219 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.219    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.333 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.333    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.490 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.016    97.506    alum/temp_out0[2]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.835 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.835    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.385 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.499 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.499    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.613 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.613    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.727 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.727    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.841 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.841    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.955 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.955    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.183 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.183    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.340 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   100.173    alum/temp_out0[1]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.502 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.502    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.035 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.035    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.152 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.269 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.269    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.386 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.386    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.503 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.503    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.620 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.620    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.737 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.737    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.854 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.854    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.011 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.524   102.535    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   102.867 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.563   103.430    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y17         LUT4 (Prop_lut4_I1_O)        0.124   103.554 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   103.966    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   104.090 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.096   105.186    sm/M_alum_out[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I4_O)        0.124   105.310 f  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           1.159   106.470    sm/D_states_q[7]_i_11_n_0
    SLICE_X33Y15         LUT4 (Prop_lut4_I1_O)        0.152   106.622 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.475   107.097    sm/D_states_d__0[6]
    SLICE_X33Y15         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.439   115.955    sm/clk
    SLICE_X33Y15         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.274   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X33Y15         FDRE (Setup_fdre_C_D)       -0.275   115.919    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.919    
                         arrival time                        -107.097    
  -------------------------------------------------------------------
                         slack                                  8.822    

Slack (MET) :             8.855ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.227ns  (logic 60.404ns (59.088%)  route 41.823ns (40.912%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.554     5.138    sm/clk
    SLICE_X32Y18         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.593     8.188    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.124     8.312 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.652     8.964    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.302     9.390    sm/ram_reg_i_148_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.514 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.123    10.637    L_reg/M_sm_ra1[0]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.761 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.009    11.770    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    11.922 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.071    12.993    sm/M_alum_a[31]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326    13.319 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.319    alum/S[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.851 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.851    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.965 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.965    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.079 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.079    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.193 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.193    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.307 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.307    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.421    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.535    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.649    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.920 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.983    15.903    alum/temp_out0[31]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.276 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.276    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.656 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.358    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.475 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.475    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.632 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.692    alum/temp_out0[30]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.024 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.024    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.574 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.916 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.916    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.030 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.030    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.144 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.144    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.258 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.258    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.372 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.372    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.529 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.472    alum/temp_out0[29]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.257 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.371 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.371    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.485 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.485    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.599 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.599    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.713    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.827    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.941    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.212 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.924    24.136    alum/temp_out0[28]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.465 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.465    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.015 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.015    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.129 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.129    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.243 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.243    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.979 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.948    alum/temp_out0[27]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.733 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.733    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.847 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.847    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.961    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.075    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.189    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.303    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.417 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.417    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.531 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.540    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.697 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.937    29.634    alum/temp_out0[26]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.963 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.963    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.513 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.513    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.627 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.627    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.741 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.741    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.855 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.855    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.969 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.969    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.083 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.083    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.311 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.320    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.477 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.988    32.465    alum/temp_out0[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.794 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.794    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.344 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.344    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.458 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.572    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.686 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.686    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.800 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.800    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.914 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.914    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.028    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.151    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.308 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.914    35.222    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.551 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.101 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.671    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.908    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.065 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.057    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.386 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.386    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.919 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.919    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.036    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.153 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.153    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.270 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.270    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.387 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.747    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.904 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.091    40.995    alum/temp_out0[22]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.327 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.327    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.860 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.094 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.211 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.211    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.328 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.445 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.445    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.562 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.571    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.688 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.688    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.845 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    43.810    alum/temp_out0[21]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.142 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.675 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.675    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.792 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.792    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.909 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.026 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.026    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.143 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.143    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.260 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.260    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.377 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.377    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.494 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.503    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.660 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.051    46.711    alum/temp_out0[20]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.499 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.297 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.306    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.463 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.079    49.542    alum/temp_out0[19]
    SLICE_X59Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.327 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.327    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.441 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.441    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.669 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.020    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.134 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.134    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.291 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.929    52.220    alum/temp_out0[18]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.329    52.549 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.549    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.082 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.082    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.199 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.199    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.316 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.316    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.433 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.433    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.550 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.667 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    53.676    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.793 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.910 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.910    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.067 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.113    55.180    alum/temp_out0[17]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.512 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.512    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.062 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.176 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.176    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.290 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.290    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.404 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.404    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.518 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.518    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.632 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.746 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.860 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.869    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.026 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.072    alum/temp_out0[16]
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.401 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.401    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.951 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.951    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.065 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.065    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.179 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.179    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.293 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.293    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.407 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.407    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.521 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.521    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.635 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.635    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.749 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.749    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.906 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.952    alum/temp_out0[15]
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.281 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.281    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.831 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.831    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.945 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.786 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.007    63.793    alum/temp_out0[14]
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.122 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.122    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.655 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.772 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.772    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.889 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.889    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.123 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.123    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.240 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.357 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.474 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.474    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.631 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.285    66.917    alum/temp_out0[13]
    SLICE_X58Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.705 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.705    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.819 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.933 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.933    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.047 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.660 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.863    69.523    alum/temp_out0[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.852 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.852    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.385 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.385    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.502 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.502    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.619 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.619    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.736 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.736    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.853 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.853    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.970 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.087 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.087    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.204 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.204    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.361 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.943    72.304    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.079    alum/temp_out0[10]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.989    77.903    alum/temp_out0[9]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.232 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.232    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.765 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.765    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.882 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.882    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.999 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.999    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.116 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.233 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.233    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.350 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.467 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.584 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.584    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.741 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.091    80.831    alum/temp_out0[8]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.634 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.634    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.751 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.751    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.868 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.868    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.985 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.985    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.102 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.219 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.219    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.336 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.336    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.453 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.453    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.610 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.962    83.572    alum/temp_out0[7]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.904    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.568    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.682    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.796    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.024    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.138    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.252    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    86.342    alum/temp_out0[6]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.671 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.204 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.204    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.321 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.321    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.438 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.438    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.555 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.555    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.672 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.672    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.789 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.789    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.906 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.906    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.023 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.023    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.180 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.107    89.287    alum/temp_out0[5]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.075 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.030 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    91.925    alum/temp_out0[4]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.254 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.254    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.804 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.804    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.918 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.918    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.032 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.032    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.146 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.146    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.260 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.374 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.374    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.488 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.488    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.602 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.602    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.759 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.656    alum/temp_out0[3]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.985 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.985    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.535 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.991 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.991    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.105 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.105    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.219 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.219    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.333 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.333    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.490 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.016    97.506    alum/temp_out0[2]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.835 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.835    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.385 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.499 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.499    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.613 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.613    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.727 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.727    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.841 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.841    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.955 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.955    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.183 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.183    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.340 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   100.173    alum/temp_out0[1]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.502 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.502    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.035 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.035    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.152 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.269 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.269    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.386 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.386    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.503 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.503    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.620 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.620    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.737 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.737    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.854 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.854    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.011 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.524   102.535    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   102.867 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.563   103.430    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y17         LUT4 (Prop_lut4_I1_O)        0.124   103.554 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   103.966    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   104.090 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.369   105.459    sm/M_alum_out[0]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.150   105.609 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.754   106.363    sm/D_states_q[4]_i_8_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.326   106.689 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.553   107.241    sm/D_states_q[1]_i_5_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I3_O)        0.124   107.365 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.365    sm/D_states_d__0[1]
    SLICE_X33Y17         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.437   115.953    sm/clk
    SLICE_X33Y17         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)        0.029   116.221    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.221    
                         arrival time                        -107.366    
  -------------------------------------------------------------------
                         slack                                  8.855    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.927ns  (logic 60.404ns (59.262%)  route 41.523ns (40.738%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.554     5.138    sm/clk
    SLICE_X32Y18         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.593     8.188    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.124     8.312 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.652     8.964    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.302     9.390    sm/ram_reg_i_148_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.514 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.123    10.637    L_reg/M_sm_ra1[0]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.761 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.009    11.770    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    11.922 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.071    12.993    sm/M_alum_a[31]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326    13.319 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.319    alum/S[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.851 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.851    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.965 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.965    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.079 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.079    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.193 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.193    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.307 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.307    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.421    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.535    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.649    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.920 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.983    15.903    alum/temp_out0[31]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.276 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.276    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.656 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.358    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.475 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.475    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.632 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.692    alum/temp_out0[30]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.024 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.024    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.574 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.916 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.916    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.030 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.030    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.144 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.144    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.258 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.258    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.372 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.372    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.529 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.472    alum/temp_out0[29]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.257 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.371 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.371    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.485 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.485    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.599 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.599    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.713    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.827    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.941    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.212 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.924    24.136    alum/temp_out0[28]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.465 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.465    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.015 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.015    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.129 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.129    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.243 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.243    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.979 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.948    alum/temp_out0[27]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.733 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.733    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.847 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.847    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.961    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.075    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.189    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.303    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.417 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.417    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.531 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.540    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.697 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.937    29.634    alum/temp_out0[26]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.963 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.963    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.513 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.513    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.627 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.627    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.741 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.741    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.855 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.855    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.969 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.969    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.083 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.083    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.311 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.320    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.477 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.988    32.465    alum/temp_out0[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.794 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.794    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.344 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.344    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.458 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.572    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.686 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.686    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.800 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.800    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.914 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.914    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.028    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.151    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.308 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.914    35.222    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.551 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.101 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.671    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.908    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.065 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.057    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.386 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.386    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.919 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.919    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.036    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.153 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.153    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.270 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.270    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.387 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.747    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.904 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.091    40.995    alum/temp_out0[22]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.327 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.327    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.860 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.094 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.211 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.211    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.328 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.445 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.445    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.562 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.571    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.688 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.688    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.845 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    43.810    alum/temp_out0[21]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.142 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.675 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.675    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.792 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.792    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.909 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.026 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.026    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.143 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.143    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.260 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.260    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.377 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.377    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.494 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.503    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.660 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.051    46.711    alum/temp_out0[20]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.499 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.297 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.306    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.463 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.079    49.542    alum/temp_out0[19]
    SLICE_X59Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.327 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.327    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.441 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.441    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.669 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.020    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.134 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.134    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.291 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.929    52.220    alum/temp_out0[18]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.329    52.549 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.549    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.082 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.082    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.199 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.199    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.316 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.316    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.433 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.433    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.550 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.667 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    53.676    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.793 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.910 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.910    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.067 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.113    55.180    alum/temp_out0[17]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.512 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.512    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.062 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.176 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.176    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.290 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.290    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.404 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.404    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.518 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.518    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.632 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.746 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.860 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.869    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.026 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.072    alum/temp_out0[16]
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.401 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.401    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.951 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.951    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.065 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.065    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.179 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.179    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.293 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.293    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.407 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.407    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.521 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.521    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.635 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.635    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.749 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.749    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.906 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.952    alum/temp_out0[15]
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.281 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.281    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.831 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.831    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.945 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.786 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.007    63.793    alum/temp_out0[14]
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.122 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.122    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.655 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.772 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.772    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.889 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.889    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.123 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.123    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.240 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.357 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.474 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.474    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.631 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.285    66.917    alum/temp_out0[13]
    SLICE_X58Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.705 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.705    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.819 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.933 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.933    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.047 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.660 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.863    69.523    alum/temp_out0[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.852 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.852    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.385 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.385    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.502 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.502    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.619 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.619    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.736 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.736    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.853 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.853    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.970 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.087 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.087    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.204 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.204    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.361 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.943    72.304    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.079    alum/temp_out0[10]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.989    77.903    alum/temp_out0[9]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.232 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.232    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.765 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.765    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.882 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.882    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.999 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.999    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.116 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.233 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.233    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.350 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.467 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.584 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.584    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.741 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.091    80.831    alum/temp_out0[8]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.634 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.634    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.751 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.751    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.868 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.868    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.985 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.985    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.102 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.219 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.219    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.336 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.336    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.453 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.453    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.610 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.962    83.572    alum/temp_out0[7]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.904    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.568    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.682    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.796    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.024    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.138    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.252    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    86.342    alum/temp_out0[6]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.671 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.204 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.204    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.321 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.321    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.438 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.438    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.555 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.555    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.672 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.672    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.789 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.789    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.906 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.906    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.023 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.023    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.180 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.107    89.287    alum/temp_out0[5]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.075 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.030 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    91.925    alum/temp_out0[4]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.254 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.254    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.804 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.804    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.918 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.918    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.032 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.032    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.146 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.146    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.260 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.374 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.374    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.488 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.488    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.602 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.602    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.759 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.656    alum/temp_out0[3]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.985 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.985    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.535 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.991 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.991    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.105 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.105    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.219 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.219    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.333 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.333    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.490 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.016    97.506    alum/temp_out0[2]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.835 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.835    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.385 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.499 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.499    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.613 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.613    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.727 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.727    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.841 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.841    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.955 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.955    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.183 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.183    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.340 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   100.173    alum/temp_out0[1]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.502 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.502    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.035 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.035    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.152 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.269 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.269    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.386 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.386    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.503 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.503    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.620 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.620    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.737 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.737    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.854 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.854    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.011 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.524   102.535    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   102.867 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.563   103.430    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y17         LUT4 (Prop_lut4_I1_O)        0.124   103.554 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   103.966    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   104.090 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.369   105.459    sm/M_alum_out[0]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.150   105.609 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.333   105.942    sm/D_states_q[4]_i_8_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I2_O)        0.326   106.268 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.673   106.941    sm/D_states_q[2]_i_4_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I3_O)        0.124   107.065 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   107.065    sm/D_states_d__0[2]
    SLICE_X31Y19         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.434   115.950    sm/clk
    SLICE_X31Y19         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)        0.029   116.218    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.218    
                         arrival time                        -107.065    
  -------------------------------------------------------------------
                         slack                                  9.153    

Slack (MET) :             9.245ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.837ns  (logic 60.404ns (59.314%)  route 41.433ns (40.686%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.554     5.138    sm/clk
    SLICE_X32Y18         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.593     8.188    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.124     8.312 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.652     8.964    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.302     9.390    sm/ram_reg_i_148_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.514 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.123    10.637    L_reg/M_sm_ra1[0]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.761 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.009    11.770    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    11.922 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.071    12.993    sm/M_alum_a[31]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326    13.319 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.319    alum/S[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.851 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.851    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.965 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.965    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.079 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.079    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.193 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.193    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.307 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.307    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.421    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.535    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.649    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.920 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.983    15.903    alum/temp_out0[31]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.276 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.276    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.656 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.358    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.475 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.475    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.632 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.692    alum/temp_out0[30]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.024 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.024    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.574 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.916 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.916    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.030 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.030    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.144 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.144    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.258 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.258    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.372 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.372    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.529 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.472    alum/temp_out0[29]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.257 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.371 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.371    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.485 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.485    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.599 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.599    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.713    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.827    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.941    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.212 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.924    24.136    alum/temp_out0[28]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.465 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.465    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.015 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.015    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.129 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.129    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.243 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.243    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.979 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.948    alum/temp_out0[27]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.733 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.733    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.847 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.847    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.961    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.075    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.189    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.303    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.417 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.417    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.531 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.540    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.697 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.937    29.634    alum/temp_out0[26]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.963 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.963    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.513 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.513    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.627 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.627    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.741 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.741    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.855 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.855    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.969 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.969    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.083 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.083    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.311 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.320    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.477 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.988    32.465    alum/temp_out0[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.794 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.794    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.344 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.344    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.458 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.572    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.686 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.686    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.800 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.800    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.914 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.914    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.028    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.151    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.308 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.914    35.222    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.551 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.101 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.671    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.908    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.065 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.057    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.386 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.386    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.919 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.919    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.036    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.153 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.153    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.270 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.270    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.387 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.747    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.904 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.091    40.995    alum/temp_out0[22]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.327 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.327    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.860 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.094 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.211 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.211    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.328 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.445 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.445    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.562 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.571    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.688 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.688    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.845 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    43.810    alum/temp_out0[21]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.142 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.675 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.675    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.792 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.792    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.909 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.026 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.026    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.143 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.143    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.260 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.260    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.377 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.377    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.494 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.503    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.660 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.051    46.711    alum/temp_out0[20]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.499 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.297 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.306    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.463 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.079    49.542    alum/temp_out0[19]
    SLICE_X59Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.327 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.327    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.441 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.441    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.669 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.020    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.134 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.134    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.291 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.929    52.220    alum/temp_out0[18]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.329    52.549 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.549    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.082 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.082    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.199 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.199    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.316 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.316    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.433 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.433    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.550 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.667 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    53.676    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.793 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.910 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.910    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.067 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.113    55.180    alum/temp_out0[17]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.512 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.512    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.062 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.176 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.176    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.290 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.290    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.404 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.404    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.518 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.518    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.632 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.746 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.860 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.869    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.026 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.072    alum/temp_out0[16]
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.401 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.401    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.951 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.951    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.065 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.065    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.179 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.179    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.293 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.293    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.407 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.407    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.521 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.521    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.635 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.635    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.749 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.749    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.906 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.952    alum/temp_out0[15]
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.281 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.281    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.831 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.831    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.945 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.786 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.007    63.793    alum/temp_out0[14]
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.122 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.122    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.655 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.772 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.772    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.889 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.889    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.123 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.123    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.240 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.357 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.474 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.474    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.631 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.285    66.917    alum/temp_out0[13]
    SLICE_X58Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.705 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.705    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.819 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.933 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.933    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.047 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.660 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.863    69.523    alum/temp_out0[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.852 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.852    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.385 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.385    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.502 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.502    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.619 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.619    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.736 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.736    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.853 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.853    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.970 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.087 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.087    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.204 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.204    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.361 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.943    72.304    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.079    alum/temp_out0[10]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.989    77.903    alum/temp_out0[9]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.232 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.232    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.765 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.765    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.882 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.882    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.999 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.999    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.116 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.233 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.233    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.350 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.467 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.584 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.584    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.741 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.091    80.831    alum/temp_out0[8]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.634 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.634    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.751 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.751    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.868 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.868    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.985 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.985    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.102 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.219 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.219    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.336 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.336    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.453 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.453    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.610 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.962    83.572    alum/temp_out0[7]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.904    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.568    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.682    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.796    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.024    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.138    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.252    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    86.342    alum/temp_out0[6]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.671 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.204 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.204    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.321 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.321    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.438 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.438    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.555 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.555    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.672 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.672    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.789 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.789    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.906 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.906    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.023 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.023    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.180 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.107    89.287    alum/temp_out0[5]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.075 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.030 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    91.925    alum/temp_out0[4]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.254 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.254    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.804 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.804    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.918 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.918    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.032 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.032    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.146 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.146    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.260 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.374 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.374    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.488 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.488    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.602 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.602    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.759 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.656    alum/temp_out0[3]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.985 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.985    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.535 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.991 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.991    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.105 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.105    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.219 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.219    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.333 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.333    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.490 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.016    97.506    alum/temp_out0[2]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.835 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.835    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.385 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.499 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.499    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.613 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.613    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.727 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.727    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.841 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.841    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.955 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.955    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.183 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.183    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.340 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   100.173    alum/temp_out0[1]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.502 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.502    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.035 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.035    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.152 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.269 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.269    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.386 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.386    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.503 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.503    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.620 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.620    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.737 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.737    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.854 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.854    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.011 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.524   102.535    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   102.867 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.563   103.430    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y17         LUT4 (Prop_lut4_I1_O)        0.124   103.554 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   103.966    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   104.090 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.369   105.459    sm/M_alum_out[0]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.150   105.609 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.333   105.942    sm/D_states_q[4]_i_8_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I2_O)        0.326   106.268 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.583   106.851    sm/D_states_q[2]_i_4_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I3_O)        0.124   106.975 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   106.975    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X31Y19         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.434   115.950    sm/clk
    SLICE_X31Y19         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.274   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)        0.031   116.220    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.220    
                         arrival time                        -106.975    
  -------------------------------------------------------------------
                         slack                                  9.245    

Slack (MET) :             9.267ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.839ns  (logic 60.404ns (59.313%)  route 41.435ns (40.687%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.554     5.138    sm/clk
    SLICE_X32Y18         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.593     8.188    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.124     8.312 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.652     8.964    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.302     9.390    sm/ram_reg_i_148_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.514 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.123    10.637    L_reg/M_sm_ra1[0]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.761 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.009    11.770    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    11.922 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.071    12.993    sm/M_alum_a[31]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326    13.319 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.319    alum/S[0]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.851 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.851    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.965 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.965    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.079 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.079    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.193 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.193    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.307 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.307    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.421 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.421    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.535 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.535    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.649 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.649    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.920 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.983    15.903    alum/temp_out0[31]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.276 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.276    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.656 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.358    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.475 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.475    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.632 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.692    alum/temp_out0[30]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    19.024 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.024    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.574 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.916 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.916    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.030 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.030    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.144 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.144    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.258 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.258    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.372 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.372    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.529 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.472    alum/temp_out0[29]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.257 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.371 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.371    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.485 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.485    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.599 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.599    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.713    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.827    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.941    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.212 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.924    24.136    alum/temp_out0[28]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    24.465 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.465    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.015 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.015    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.129 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.129    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.243 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.243    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.822    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.979 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.948    alum/temp_out0[27]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.733 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.733    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.847 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.847    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.961    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.075    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.189 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.189    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.303 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.303    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.417 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.417    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.531 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.540    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.697 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.937    29.634    alum/temp_out0[26]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.963 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.963    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.513 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.513    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.627 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.627    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.741 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.741    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.855 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.855    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.969 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.969    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.083 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.083    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.197 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.197    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.311 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.320    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.477 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.988    32.465    alum/temp_out0[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    32.794 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.794    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.344 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.344    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.458 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.572    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.686 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.686    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.800 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.800    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.914 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.914    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.028    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    34.151    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.308 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.914    35.222    alum/temp_out0[24]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.551 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.101 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.101    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.215 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.215    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.329 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.329    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.443 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.443    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.557 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.557    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.671    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.785    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.908    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.065 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.057    alum/temp_out0[23]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.386 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.386    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.919 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.919    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.036    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.153 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.153    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.270 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.270    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.387 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.747    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.904 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.091    40.995    alum/temp_out0[22]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.327 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.327    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.860 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.094 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.211 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.211    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.328 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.328    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.445 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.445    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.562 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.571    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.688 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.688    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.845 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.965    43.810    alum/temp_out0[21]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.142 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.675 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.675    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.792 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.792    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.909 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.909    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.026 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.026    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.143 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.143    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.260 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.260    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.377 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.377    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.494 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.503    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.660 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.051    46.711    alum/temp_out0[20]
    SLICE_X57Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.499 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.297 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.306    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.463 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.079    49.542    alum/temp_out0[19]
    SLICE_X59Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.327 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.327    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.441 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.441    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.555 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.555    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.669 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.669    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.783 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.783    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.897 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.897    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.011 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.020    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.134 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.134    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.291 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.929    52.220    alum/temp_out0[18]
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.329    52.549 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.549    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.082 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.082    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.199 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.199    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.316 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.316    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.433 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.433    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.550 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.667 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    53.676    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.793 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.793    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.910 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.910    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.067 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.113    55.180    alum/temp_out0[17]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.512 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.512    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.062 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.062    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.176 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.176    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.290 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.290    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.404 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.404    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.518 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.518    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.632 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.746 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.860 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    56.869    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.026 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.072    alum/temp_out0[16]
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.329    58.401 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.401    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.951 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.951    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.065 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.065    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.179 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.179    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.293 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.293    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.407 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.407    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.521 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.521    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.635 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.635    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.749 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.749    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.906 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.952    alum/temp_out0[15]
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.281 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.281    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.831 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.831    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.945 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.786 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.007    63.793    alum/temp_out0[14]
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.122 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.122    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.655 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.772 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.772    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.889 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.889    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.123 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.123    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.240 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.357 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.357    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.474 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.474    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.631 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.285    66.917    alum/temp_out0[13]
    SLICE_X58Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.705 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.705    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.819 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.933 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.933    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.047 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.161 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.161    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.275 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.275    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.389 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.389    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.503 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.503    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.660 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.863    69.523    alum/temp_out0[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.852 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.852    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.385 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.385    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.502 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.502    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.619 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.619    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.736 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.736    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.853 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.853    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.970 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.087 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.087    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.204 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.204    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.361 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.943    72.304    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.079    alum/temp_out0[10]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.408 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.408    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.958 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.913 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.989    77.903    alum/temp_out0[9]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.232 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.232    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.765 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.765    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.882 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.882    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.999 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.999    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.116 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.116    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.233 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.233    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.350 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.467 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.467    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.584 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.584    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.741 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.091    80.831    alum/temp_out0[8]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.634 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.634    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.751 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.751    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.868 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.868    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.985 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.985    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.102 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.219 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.219    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.336 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.336    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.453 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.453    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.610 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.962    83.572    alum/temp_out0[7]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.904    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.568    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.682    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.796    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.910    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.024    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.138    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.252    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.933    86.342    alum/temp_out0[6]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.671 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.671    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.204 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.204    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.321 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.321    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.438 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.438    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.555 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.555    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.672 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.672    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.789 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.789    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.906 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.906    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.023 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.023    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.180 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.107    89.287    alum/temp_out0[5]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.075 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.075    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.189 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.189    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.303 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.030 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    91.925    alum/temp_out0[4]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.254 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.254    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.804 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.804    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.918 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.918    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.032 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.032    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.146 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.146    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.260 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.374 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.374    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.488 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.488    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.602 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.602    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.759 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.656    alum/temp_out0[3]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.985 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.985    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.535 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.991 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.991    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.105 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.105    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.219 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.219    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.333 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.333    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.490 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.016    97.506    alum/temp_out0[2]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.835 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.835    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.385 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.499 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.499    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.613 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.613    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.727 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.727    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.841 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.841    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.955 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.955    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.183 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.183    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.340 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   100.173    alum/temp_out0[1]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.502 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.502    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.035 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.035    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.152 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.269 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.269    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.386 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.386    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.503 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.503    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.620 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.620    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.737 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.737    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.854 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.854    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.011 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.524   102.535    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   102.867 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.563   103.430    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y17         LUT4 (Prop_lut4_I1_O)        0.124   103.554 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   103.966    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   104.090 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.369   105.459    sm/M_alum_out[0]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.150   105.609 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.333   105.942    sm/D_states_q[4]_i_8_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I2_O)        0.326   106.268 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.586   106.854    sm/D_states_q[2]_i_4_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124   106.978 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   106.978    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.435   115.951    sm/clk
    SLICE_X32Y18         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.298   116.249    
                         clock uncertainty           -0.035   116.214    
    SLICE_X32Y18         FDRE (Setup_fdre_C_D)        0.031   116.245    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.245    
                         arrival time                        -106.978    
  -------------------------------------------------------------------
                         slack                                  9.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.119%)  route 0.260ns (64.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.553     1.497    sr1/clk
    SLICE_X33Y21         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.260     1.898    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y22         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y22         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.528    
    SLICE_X34Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.837    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.119%)  route 0.260ns (64.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.553     1.497    sr1/clk
    SLICE_X33Y21         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.260     1.898    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y22         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y22         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.528    
    SLICE_X34Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.837    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.119%)  route 0.260ns (64.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.553     1.497    sr1/clk
    SLICE_X33Y21         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.260     1.898    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y22         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y22         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.528    
    SLICE_X34Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.837    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.119%)  route 0.260ns (64.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.553     1.497    sr1/clk
    SLICE_X33Y21         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.260     1.898    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y22         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y22         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.528    
    SLICE_X34Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.837    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.553     1.497    forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/clk
    SLICE_X43Y27         FDRE                                         r  forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.694    forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X43Y27         FDRE                                         r  forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.820     2.010    forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/clk
    SLICE_X43Y27         FDRE                                         r  forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.075     1.572    forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.554     1.498    forLoop_idx_0_440739191[1].cond_butt_dirs/sync/clk
    SLICE_X35Y30         FDRE                                         r  forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.695    forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X35Y30         FDRE                                         r  forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.821     2.011    forLoop_idx_0_440739191[1].cond_butt_dirs/sync/clk
    SLICE_X35Y30         FDRE                                         r  forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.075     1.573    forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_440739191[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_440739191[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.550     1.494    forLoop_idx_0_440739191[0].cond_butt_dirs/sync/clk
    SLICE_X33Y25         FDRE                                         r  forLoop_idx_0_440739191[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  forLoop_idx_0_440739191[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.691    forLoop_idx_0_440739191[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X33Y25         FDRE                                         r  forLoop_idx_0_440739191[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.816     2.006    forLoop_idx_0_440739191[0].cond_butt_dirs/sync/clk
    SLICE_X33Y25         FDRE                                         r  forLoop_idx_0_440739191[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.075     1.569    forLoop_idx_0_440739191[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.644%)  route 0.284ns (63.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.552     1.496    sr1/clk
    SLICE_X34Y21         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.943    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y22         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y22         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.509    
    SLICE_X34Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.644%)  route 0.284ns (63.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.552     1.496    sr1/clk
    SLICE_X34Y21         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.943    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y22         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y22         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.509    
    SLICE_X34Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.644%)  route 0.284ns (63.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.552     1.496    sr1/clk
    SLICE_X34Y21         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.943    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y22         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.818     2.008    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y22         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.509    
    SLICE_X34Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y25   D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y23   D_buff1_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y6    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y5    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y6    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y5    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y5    L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y22   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y22   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y22   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y22   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y22   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y22   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y22   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y22   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y20   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y20   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y22   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y22   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y22   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y22   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y22   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y22   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y22   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y22   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y20   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y20   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.283ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.930ns (21.120%)  route 3.473ns (78.880%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.556     5.140    sm/clk
    SLICE_X33Y17         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         2.115     7.712    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.146     7.858 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.622     8.479    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.328     8.807 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.736     9.544    fifo_reset_cond/AS[0]
    SLICE_X33Y22         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.431   115.947    fifo_reset_cond/clk
    SLICE_X33Y22         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X33Y22         FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                106.283    

Slack (MET) :             106.283ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.930ns (21.120%)  route 3.473ns (78.880%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.556     5.140    sm/clk
    SLICE_X33Y17         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         2.115     7.712    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.146     7.858 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.622     8.479    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.328     8.807 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.736     9.544    fifo_reset_cond/AS[0]
    SLICE_X33Y22         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.431   115.947    fifo_reset_cond/clk
    SLICE_X33Y22         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X33Y22         FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                106.283    

Slack (MET) :             106.283ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.930ns (21.120%)  route 3.473ns (78.880%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.556     5.140    sm/clk
    SLICE_X33Y17         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         2.115     7.712    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.146     7.858 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.622     8.479    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.328     8.807 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.736     9.544    fifo_reset_cond/AS[0]
    SLICE_X33Y22         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.431   115.947    fifo_reset_cond/clk
    SLICE_X33Y22         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X33Y22         FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                106.283    

Slack (MET) :             106.283ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.930ns (21.120%)  route 3.473ns (78.880%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.556     5.140    sm/clk
    SLICE_X33Y17         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         2.115     7.712    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.146     7.858 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.622     8.479    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.328     8.807 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.736     9.544    fifo_reset_cond/AS[0]
    SLICE_X33Y22         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.431   115.947    fifo_reset_cond/clk
    SLICE_X33Y22         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X33Y22         FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                106.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.161%)  route 0.499ns (72.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.558     1.502    sm/clk
    SLICE_X33Y16         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.230     1.873    sm/D_states_q[5]
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.918 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.268     2.187    fifo_reset_cond/AS[0]
    SLICE_X33Y22         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.819     2.009    fifo_reset_cond/clk
    SLICE_X33Y22         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X33Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.415    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.161%)  route 0.499ns (72.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.558     1.502    sm/clk
    SLICE_X33Y16         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.230     1.873    sm/D_states_q[5]
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.918 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.268     2.187    fifo_reset_cond/AS[0]
    SLICE_X33Y22         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.819     2.009    fifo_reset_cond/clk
    SLICE_X33Y22         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X33Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.415    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.161%)  route 0.499ns (72.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.558     1.502    sm/clk
    SLICE_X33Y16         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.230     1.873    sm/D_states_q[5]
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.918 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.268     2.187    fifo_reset_cond/AS[0]
    SLICE_X33Y22         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.819     2.009    fifo_reset_cond/clk
    SLICE_X33Y22         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X33Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.415    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.161%)  route 0.499ns (72.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.558     1.502    sm/clk
    SLICE_X33Y16         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.230     1.873    sm/D_states_q[5]
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.918 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.268     2.187    fifo_reset_cond/AS[0]
    SLICE_X33Y22         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.819     2.009    fifo_reset_cond/clk
    SLICE_X33Y22         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X33Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.415    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.772    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.245ns  (logic 11.792ns (31.660%)  route 25.453ns (68.340%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.009     7.686    L_reg/M_sm_timer[13]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.118     7.804 f  L_reg/L_14c77da3_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.992     8.796    L_reg/L_14c77da3_remainder0_carry_i_23__1_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.326     9.122 f  L_reg/L_14c77da3_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.041    10.163    L_reg/L_14c77da3_remainder0_carry_i_12__1_n_0
    SLICE_X35Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.315 f  L_reg/L_14c77da3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.984    L_reg/L_14c77da3_remainder0_carry_i_20__1_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.360    11.344 r  L_reg/L_14c77da3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.977    12.321    L_reg/L_14c77da3_remainder0_carry_i_10__1_n_0
    SLICE_X34Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.647 r  L_reg/L_14c77da3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.647    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.225 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.722    13.948    L_reg/L_14c77da3_remainder0_3[2]
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.295    14.243 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.781    16.024    L_reg/i__carry_i_13__4_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I2_O)        0.326    16.350 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    16.794    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.944 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.833    17.776    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y0          LUT5 (Prop_lut5_I4_O)        0.354    18.130 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.472    18.602    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.321    18.923 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.147    20.071    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y0          LUT2 (Prop_lut2_I1_O)        0.332    20.403 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.486    20.889    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X35Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.396 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.396    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.618 f  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.995    22.614    L_reg/L_14c77da3_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X36Y1          LUT3 (Prop_lut3_I2_O)        0.327    22.941 f  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.125    24.066    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.326    24.392 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    25.071    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.195 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.791    25.986    L_reg/i__carry_i_20__3_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.110 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.960    27.070    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.222 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.595    27.817    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X39Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.143 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.143    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.693 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.693    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.807    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.921    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.143 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.977    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.276 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.867    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.991 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    31.828    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.952 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.715    32.666    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.790 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.660    33.450    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y2          LUT4 (Prop_lut4_I1_O)        0.152    33.602 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.097    38.700    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.767    42.466 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.466    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.969ns  (logic 11.550ns (31.243%)  route 25.419ns (68.757%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.009     7.686    L_reg/M_sm_timer[13]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.118     7.804 f  L_reg/L_14c77da3_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.992     8.796    L_reg/L_14c77da3_remainder0_carry_i_23__1_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.326     9.122 f  L_reg/L_14c77da3_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.041    10.163    L_reg/L_14c77da3_remainder0_carry_i_12__1_n_0
    SLICE_X35Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.315 f  L_reg/L_14c77da3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.984    L_reg/L_14c77da3_remainder0_carry_i_20__1_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.360    11.344 r  L_reg/L_14c77da3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.977    12.321    L_reg/L_14c77da3_remainder0_carry_i_10__1_n_0
    SLICE_X34Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.647 r  L_reg/L_14c77da3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.647    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.225 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.722    13.948    L_reg/L_14c77da3_remainder0_3[2]
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.295    14.243 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.781    16.024    L_reg/i__carry_i_13__4_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I2_O)        0.326    16.350 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    16.794    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.944 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.833    17.776    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y0          LUT5 (Prop_lut5_I4_O)        0.354    18.130 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.472    18.602    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.321    18.923 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.147    20.071    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y0          LUT2 (Prop_lut2_I1_O)        0.332    20.403 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.486    20.889    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X35Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.396 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.396    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.618 f  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.995    22.614    L_reg/L_14c77da3_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X36Y1          LUT3 (Prop_lut3_I2_O)        0.327    22.941 f  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.125    24.066    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.326    24.392 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    25.071    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.195 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.791    25.986    L_reg/i__carry_i_20__3_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.110 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.960    27.070    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.222 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.595    27.817    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X39Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.143 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.143    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.693 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.693    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.807    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.921    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.143 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.977    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.276 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.867    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.991 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.838    31.829    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.953 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.512    32.465    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I4_O)        0.124    32.589 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.842    33.431    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.555 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.082    38.637    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.191 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.191    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.830ns  (logic 11.541ns (31.336%)  route 25.289ns (68.664%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=6 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.009     7.686    L_reg/M_sm_timer[13]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.118     7.804 f  L_reg/L_14c77da3_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.992     8.796    L_reg/L_14c77da3_remainder0_carry_i_23__1_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.326     9.122 f  L_reg/L_14c77da3_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.041    10.163    L_reg/L_14c77da3_remainder0_carry_i_12__1_n_0
    SLICE_X35Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.315 f  L_reg/L_14c77da3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.984    L_reg/L_14c77da3_remainder0_carry_i_20__1_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.360    11.344 r  L_reg/L_14c77da3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.977    12.321    L_reg/L_14c77da3_remainder0_carry_i_10__1_n_0
    SLICE_X34Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.647 r  L_reg/L_14c77da3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.647    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.225 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.722    13.948    L_reg/L_14c77da3_remainder0_3[2]
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.295    14.243 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.781    16.024    L_reg/i__carry_i_13__4_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I2_O)        0.326    16.350 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    16.794    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.944 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.833    17.776    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y0          LUT5 (Prop_lut5_I4_O)        0.354    18.130 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.472    18.602    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.321    18.923 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.147    20.071    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y0          LUT2 (Prop_lut2_I1_O)        0.332    20.403 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.486    20.889    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X35Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.396 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.396    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.618 f  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.995    22.614    L_reg/L_14c77da3_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X36Y1          LUT3 (Prop_lut3_I2_O)        0.327    22.941 f  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.125    24.066    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.326    24.392 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    25.071    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.195 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.791    25.986    L_reg/i__carry_i_20__3_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.110 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.960    27.070    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.222 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.595    27.817    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X39Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.143 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.143    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.693 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.693    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.807    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.921    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.143 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.977    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.276 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.867    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.991 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.838    31.829    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.953 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.512    32.465    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I4_O)        0.124    32.589 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.837    33.426    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y2          LUT4 (Prop_lut4_I2_O)        0.124    33.550 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.957    38.507    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.051 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.051    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.743ns  (logic 11.770ns (32.035%)  route 24.972ns (67.965%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=6 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.009     7.686    L_reg/M_sm_timer[13]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.118     7.804 f  L_reg/L_14c77da3_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.992     8.796    L_reg/L_14c77da3_remainder0_carry_i_23__1_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.326     9.122 f  L_reg/L_14c77da3_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.041    10.163    L_reg/L_14c77da3_remainder0_carry_i_12__1_n_0
    SLICE_X35Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.315 f  L_reg/L_14c77da3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.984    L_reg/L_14c77da3_remainder0_carry_i_20__1_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.360    11.344 r  L_reg/L_14c77da3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.977    12.321    L_reg/L_14c77da3_remainder0_carry_i_10__1_n_0
    SLICE_X34Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.647 r  L_reg/L_14c77da3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.647    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.225 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.722    13.948    L_reg/L_14c77da3_remainder0_3[2]
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.295    14.243 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.781    16.024    L_reg/i__carry_i_13__4_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I2_O)        0.326    16.350 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    16.794    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.944 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.833    17.776    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y0          LUT5 (Prop_lut5_I4_O)        0.354    18.130 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.472    18.602    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.321    18.923 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.147    20.071    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y0          LUT2 (Prop_lut2_I1_O)        0.332    20.403 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.486    20.889    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X35Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.396 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.396    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.618 f  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.995    22.614    L_reg/L_14c77da3_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X36Y1          LUT3 (Prop_lut3_I2_O)        0.327    22.941 f  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.125    24.066    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.326    24.392 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    25.071    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.195 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.791    25.986    L_reg/i__carry_i_20__3_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.110 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.960    27.070    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.222 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.595    27.817    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X39Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.143 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.143    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.693 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.693    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.807    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.921    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.143 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.977    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.276 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.867    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.991 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.838    31.829    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.953 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.512    32.465    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I4_O)        0.124    32.589 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.950    33.539    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y2          LUT4 (Prop_lut4_I1_O)        0.146    33.685 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.528    38.213    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.751    41.964 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.964    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.730ns  (logic 11.984ns (32.627%)  route 24.746ns (67.373%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X59Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.196     6.873    L_reg/M_sm_pbc[13]
    SLICE_X48Y4          LUT2 (Prop_lut2_I1_O)        0.119     6.992 f  L_reg/L_14c77da3_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.823     7.816    L_reg/L_14c77da3_remainder0_carry_i_23__0_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.332     8.148 f  L_reg/L_14c77da3_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.178     9.325    L_reg/L_14c77da3_remainder0_carry_i_12__0_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.152     9.477 f  L_reg/L_14c77da3_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.801    10.278    L_reg/L_14c77da3_remainder0_carry_i_20__0_n_0
    SLICE_X49Y0          LUT5 (Prop_lut5_I4_O)        0.354    10.632 r  L_reg/L_14c77da3_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.651    11.283    L_reg/L_14c77da3_remainder0_carry_i_10__0_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.609 r  L_reg/L_14c77da3_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.609    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.249 f  bseg_driver/decimal_renderer/L_14c77da3_remainder0_carry/O[3]
                         net (fo=1, routed)           1.036    13.285    L_reg/L_14c77da3_remainder0_1[3]
    SLICE_X47Y2          LUT4 (Prop_lut4_I1_O)        0.306    13.591 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.958    15.549    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.152    15.701 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.648    16.348    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326    16.674 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.679    17.353    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I2_O)        0.152    17.505 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.803    18.309    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.358    18.667 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.969    19.635    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.961 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.293    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X50Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.813 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.813    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.930 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.930    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.245 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.817    22.062    L_reg/L_14c77da3_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X52Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.369 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.039    23.408    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.532 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.999    24.530    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0_0
    SLICE_X54Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.654 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.163    25.818    L_reg/i__carry_i_13__1_0
    SLICE_X54Y2          LUT5 (Prop_lut5_I1_O)        0.150    25.968 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.451    26.419    L_reg/i__carry_i_18__1_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I5_O)        0.328    26.747 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.115    27.862    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y0          LUT3 (Prop_lut3_I1_O)        0.153    28.015 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.517    28.532    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y0          LUT5 (Prop_lut5_I0_O)        0.331    28.863 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.863    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.413 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.413    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.527 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.527    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.840 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.702    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.306    31.008 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.830    31.838    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.962 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.649    32.611    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I2_O)        0.124    32.735 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.959    33.694    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.818 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.269    35.087    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.150    35.237 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.003    38.240    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    41.951 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.951    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.727ns  (logic 11.553ns (31.455%)  route 25.175ns (68.545%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=6 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.009     7.686    L_reg/M_sm_timer[13]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.118     7.804 f  L_reg/L_14c77da3_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.992     8.796    L_reg/L_14c77da3_remainder0_carry_i_23__1_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.326     9.122 f  L_reg/L_14c77da3_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.041    10.163    L_reg/L_14c77da3_remainder0_carry_i_12__1_n_0
    SLICE_X35Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.315 f  L_reg/L_14c77da3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.984    L_reg/L_14c77da3_remainder0_carry_i_20__1_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.360    11.344 r  L_reg/L_14c77da3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.977    12.321    L_reg/L_14c77da3_remainder0_carry_i_10__1_n_0
    SLICE_X34Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.647 r  L_reg/L_14c77da3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.647    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.225 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.722    13.948    L_reg/L_14c77da3_remainder0_3[2]
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.295    14.243 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.781    16.024    L_reg/i__carry_i_13__4_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I2_O)        0.326    16.350 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    16.794    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.944 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.833    17.776    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y0          LUT5 (Prop_lut5_I4_O)        0.354    18.130 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.472    18.602    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.321    18.923 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.147    20.071    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y0          LUT2 (Prop_lut2_I1_O)        0.332    20.403 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.486    20.889    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X35Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.396 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.396    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.618 f  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.995    22.614    L_reg/L_14c77da3_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X36Y1          LUT3 (Prop_lut3_I2_O)        0.327    22.941 f  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.125    24.066    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.326    24.392 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    25.071    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.195 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.791    25.986    L_reg/i__carry_i_20__3_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.110 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.960    27.070    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.222 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.595    27.817    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X39Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.143 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.143    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.693 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.693    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.807    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.921    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.143 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.977    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.276 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.867    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.991 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.838    31.829    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.953 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.512    32.465    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I4_O)        0.124    32.589 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.950    33.539    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y2          LUT4 (Prop_lut4_I1_O)        0.124    33.663 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.730    38.393    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.948 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.948    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.713ns  (logic 11.779ns (32.083%)  route 24.934ns (67.917%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=6 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.009     7.686    L_reg/M_sm_timer[13]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.118     7.804 f  L_reg/L_14c77da3_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.992     8.796    L_reg/L_14c77da3_remainder0_carry_i_23__1_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.326     9.122 f  L_reg/L_14c77da3_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.041    10.163    L_reg/L_14c77da3_remainder0_carry_i_12__1_n_0
    SLICE_X35Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.315 f  L_reg/L_14c77da3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.984    L_reg/L_14c77da3_remainder0_carry_i_20__1_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.360    11.344 r  L_reg/L_14c77da3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.977    12.321    L_reg/L_14c77da3_remainder0_carry_i_10__1_n_0
    SLICE_X34Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.647 r  L_reg/L_14c77da3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.647    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.225 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.722    13.948    L_reg/L_14c77da3_remainder0_3[2]
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.295    14.243 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.781    16.024    L_reg/i__carry_i_13__4_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I2_O)        0.326    16.350 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    16.794    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.944 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.833    17.776    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y0          LUT5 (Prop_lut5_I4_O)        0.354    18.130 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.472    18.602    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.321    18.923 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.147    20.071    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y0          LUT2 (Prop_lut2_I1_O)        0.332    20.403 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.486    20.889    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X35Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.396 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.396    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.618 f  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.995    22.614    L_reg/L_14c77da3_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X36Y1          LUT3 (Prop_lut3_I2_O)        0.327    22.941 f  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.125    24.066    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.326    24.392 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    25.071    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.195 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.791    25.986    L_reg/i__carry_i_20__3_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.110 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.960    27.070    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.222 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.595    27.817    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X39Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.143 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.143    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.693 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.693    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.807    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.921    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.143 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.977    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.276 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.867    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.991 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.838    31.829    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.953 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.512    32.465    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I4_O)        0.124    32.589 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.837    33.426    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y2          LUT4 (Prop_lut4_I1_O)        0.154    33.580 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.603    38.183    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.752    41.935 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.935    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.622ns  (logic 11.548ns (31.532%)  route 25.074ns (68.468%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.009     7.686    L_reg/M_sm_timer[13]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.118     7.804 f  L_reg/L_14c77da3_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.992     8.796    L_reg/L_14c77da3_remainder0_carry_i_23__1_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.326     9.122 f  L_reg/L_14c77da3_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.041    10.163    L_reg/L_14c77da3_remainder0_carry_i_12__1_n_0
    SLICE_X35Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.315 f  L_reg/L_14c77da3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.984    L_reg/L_14c77da3_remainder0_carry_i_20__1_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.360    11.344 r  L_reg/L_14c77da3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.977    12.321    L_reg/L_14c77da3_remainder0_carry_i_10__1_n_0
    SLICE_X34Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.647 r  L_reg/L_14c77da3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.647    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.225 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.722    13.948    L_reg/L_14c77da3_remainder0_3[2]
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.295    14.243 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.781    16.024    L_reg/i__carry_i_13__4_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I2_O)        0.326    16.350 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    16.794    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.944 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.833    17.776    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y0          LUT5 (Prop_lut5_I4_O)        0.354    18.130 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.472    18.602    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.321    18.923 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.147    20.071    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y0          LUT2 (Prop_lut2_I1_O)        0.332    20.403 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.486    20.889    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X35Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.396 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.396    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.618 f  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.995    22.614    L_reg/L_14c77da3_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X36Y1          LUT3 (Prop_lut3_I2_O)        0.327    22.941 f  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.125    24.066    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.326    24.392 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    25.071    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.195 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.791    25.986    L_reg/i__carry_i_20__3_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.110 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.960    27.070    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.222 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.595    27.817    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X39Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.143 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.143    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.693 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.693    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.807    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.921    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.143 r  timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.977    timerseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.276 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.867    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.991 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    31.828    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.952 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.715    32.666    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.790 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.660    33.450    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y2          LUT4 (Prop_lut4_I0_O)        0.124    33.574 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.718    38.292    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.843 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.843    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.604ns  (logic 11.757ns (32.119%)  route 24.847ns (67.881%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X59Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.196     6.873    L_reg/M_sm_pbc[13]
    SLICE_X48Y4          LUT2 (Prop_lut2_I1_O)        0.119     6.992 f  L_reg/L_14c77da3_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.823     7.816    L_reg/L_14c77da3_remainder0_carry_i_23__0_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.332     8.148 f  L_reg/L_14c77da3_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.178     9.325    L_reg/L_14c77da3_remainder0_carry_i_12__0_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.152     9.477 f  L_reg/L_14c77da3_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.801    10.278    L_reg/L_14c77da3_remainder0_carry_i_20__0_n_0
    SLICE_X49Y0          LUT5 (Prop_lut5_I4_O)        0.354    10.632 r  L_reg/L_14c77da3_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.651    11.283    L_reg/L_14c77da3_remainder0_carry_i_10__0_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.609 r  L_reg/L_14c77da3_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.609    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.249 f  bseg_driver/decimal_renderer/L_14c77da3_remainder0_carry/O[3]
                         net (fo=1, routed)           1.036    13.285    L_reg/L_14c77da3_remainder0_1[3]
    SLICE_X47Y2          LUT4 (Prop_lut4_I1_O)        0.306    13.591 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.958    15.549    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.152    15.701 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.648    16.348    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326    16.674 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.679    17.353    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I2_O)        0.152    17.505 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.803    18.309    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.358    18.667 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.969    19.635    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.961 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.293    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X50Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.813 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.813    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.930 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.930    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.245 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.817    22.062    L_reg/L_14c77da3_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X52Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.369 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.039    23.408    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.532 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.999    24.530    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0_0
    SLICE_X54Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.654 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.163    25.818    L_reg/i__carry_i_13__1_0
    SLICE_X54Y2          LUT5 (Prop_lut5_I1_O)        0.150    25.968 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.451    26.419    L_reg/i__carry_i_18__1_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I5_O)        0.328    26.747 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.115    27.862    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y0          LUT3 (Prop_lut3_I1_O)        0.153    28.015 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.517    28.532    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y0          LUT5 (Prop_lut5_I0_O)        0.331    28.863 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.863    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.413 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.413    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.527 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.527    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.840 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.702    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.306    31.008 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.830    31.838    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.962 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.618    32.580    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.704 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.850    33.553    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.677 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.999    34.677    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y4          LUT3 (Prop_lut3_I1_O)        0.124    34.801 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.515    38.316    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.825 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.825    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.545ns  (logic 11.977ns (32.774%)  route 24.568ns (67.226%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X59Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.196     6.873    L_reg/M_sm_pbc[13]
    SLICE_X48Y4          LUT2 (Prop_lut2_I1_O)        0.119     6.992 f  L_reg/L_14c77da3_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.823     7.816    L_reg/L_14c77da3_remainder0_carry_i_23__0_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.332     8.148 f  L_reg/L_14c77da3_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.178     9.325    L_reg/L_14c77da3_remainder0_carry_i_12__0_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.152     9.477 f  L_reg/L_14c77da3_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.801    10.278    L_reg/L_14c77da3_remainder0_carry_i_20__0_n_0
    SLICE_X49Y0          LUT5 (Prop_lut5_I4_O)        0.354    10.632 r  L_reg/L_14c77da3_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.651    11.283    L_reg/L_14c77da3_remainder0_carry_i_10__0_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.609 r  L_reg/L_14c77da3_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.609    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.249 f  bseg_driver/decimal_renderer/L_14c77da3_remainder0_carry/O[3]
                         net (fo=1, routed)           1.036    13.285    L_reg/L_14c77da3_remainder0_1[3]
    SLICE_X47Y2          LUT4 (Prop_lut4_I1_O)        0.306    13.591 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.958    15.549    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.152    15.701 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.648    16.348    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326    16.674 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.679    17.353    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I2_O)        0.152    17.505 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.803    18.309    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.358    18.667 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.969    19.635    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.961 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.293    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X50Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.813 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.813    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.930 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.930    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.245 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.817    22.062    L_reg/L_14c77da3_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X52Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.369 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.039    23.408    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.532 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.999    24.530    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__0/i__carry__0_0
    SLICE_X54Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.654 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.163    25.818    L_reg/i__carry_i_13__1_0
    SLICE_X54Y2          LUT5 (Prop_lut5_I1_O)        0.150    25.968 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.451    26.419    L_reg/i__carry_i_18__1_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I5_O)        0.328    26.747 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.115    27.862    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y0          LUT3 (Prop_lut3_I1_O)        0.153    28.015 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.517    28.532    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y0          LUT5 (Prop_lut5_I0_O)        0.331    28.863 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.863    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.413 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.413    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.527 r  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.527    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.840 f  bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.702    bseg_driver/decimal_renderer/L_14c77da3_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.306    31.008 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.830    31.838    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.962 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.649    32.611    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I2_O)        0.124    32.735 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.959    33.694    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.818 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.849    34.666    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I0_O)        0.153    34.819 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.246    38.065    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    41.766 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.766    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.383ns (59.509%)  route 0.941ns (40.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.556     1.500    display/clk
    SLICE_X52Y27         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=6, routed)           0.941     2.605    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.825 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.825    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.350ns (57.523%)  route 0.997ns (42.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.553     1.497    display/clk
    SLICE_X48Y25         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.997     2.634    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.843 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.843    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.409ns (59.398%)  route 0.963ns (40.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.556     1.500    display/clk
    SLICE_X52Y27         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=8, routed)           0.963     2.627    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.871 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.871    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.406ns (59.090%)  route 0.973ns (40.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.554     1.498    display/clk
    SLICE_X52Y26         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.973     2.635    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.877 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.877    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.445ns (59.537%)  route 0.982ns (40.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.557     1.501    butt_cond/clk
    SLICE_X33Y63         FDRE                                         r  butt_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  butt_cond/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.723    butt_cond/D_ctr_q_reg[6]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  butt_cond/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.827    butt_cond/led_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.714    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.928 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.443ns (59.175%)  route 0.996ns (40.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.556     1.500    display/clk
    SLICE_X52Y27         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=9, routed)           0.996     2.643    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.295     3.938 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.938    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.392ns (57.005%)  route 1.050ns (42.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.556     1.500    display/clk
    SLICE_X52Y27         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=11, routed)          1.050     2.713    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.941 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.941    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.373ns (55.564%)  route 1.098ns (44.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.556     1.500    display/clk
    SLICE_X51Y27         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=12, routed)          1.098     2.739    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.970 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.970    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.413ns (56.150%)  route 1.103ns (43.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.554     1.498    display/clk
    SLICE_X51Y26         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=13, routed)          1.103     2.729    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.285     4.014 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.014    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.431ns (56.901%)  route 1.084ns (43.099%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.566     1.510    bseg_driver/ctr/clk
    SLICE_X55Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.227     1.878    bseg_driver/ctr/S[1]
    SLICE_X57Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.923 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.856     2.779    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.024 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.024    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.346ns  (logic 1.643ns (30.731%)  route 3.703ns (69.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.400     3.919    reset_cond/butt_reset_IBUF
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.043 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.303     5.346    reset_cond/M_reset_cond_in
    SLICE_X46Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.444     4.849    reset_cond/clk
    SLICE_X46Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.012ns  (logic 1.643ns (32.777%)  route 3.369ns (67.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.400     3.919    reset_cond/butt_reset_IBUF
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.043 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.969     5.012    reset_cond/M_reset_cond_in
    SLICE_X40Y7          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446     4.851    reset_cond/clk
    SLICE_X40Y7          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.012ns  (logic 1.643ns (32.777%)  route 3.369ns (67.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.400     3.919    reset_cond/butt_reset_IBUF
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.043 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.969     5.012    reset_cond/M_reset_cond_in
    SLICE_X40Y7          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446     4.851    reset_cond/clk
    SLICE_X40Y7          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.012ns  (logic 1.643ns (32.777%)  route 3.369ns (67.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.400     3.919    reset_cond/butt_reset_IBUF
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.043 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.969     5.012    reset_cond/M_reset_cond_in
    SLICE_X40Y7          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446     4.851    reset_cond/clk
    SLICE_X40Y7          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_267664991[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.167ns  (logic 1.639ns (39.326%)  route 2.528ns (60.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.528     4.043    forLoop_idx_0_267664991[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.167 r  forLoop_idx_0_267664991[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.167    forLoop_idx_0_267664991[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_267664991[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.434     4.839    forLoop_idx_0_267664991[1].cond_butt_sel_desel/sync/clk
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_267664991[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.126ns  (logic 1.640ns (39.749%)  route 2.486ns (60.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.486     4.002    forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.126 r  forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.126    forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X43Y27         FDRE                                         r  forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.433     4.838    forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/clk
    SLICE_X43Y27         FDRE                                         r  forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.041ns  (logic 1.641ns (40.616%)  route 2.400ns (59.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.400     3.917    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.124     4.041 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.041    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y6          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.447     4.852    cond_butt_next_play/sync/clk
    SLICE_X28Y6          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 1.624ns (40.650%)  route 2.371ns (59.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.371     3.872    forLoop_idx_0_440739191[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y30         LUT1 (Prop_lut1_I0_O)        0.124     3.996 r  forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.996    forLoop_idx_0_440739191[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X35Y30         FDRE                                         r  forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.433     4.838    forLoop_idx_0_440739191[1].cond_butt_dirs/sync/clk
    SLICE_X35Y30         FDRE                                         r  forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.474ns (36.908%)  route 2.519ns (63.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.519     3.993    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430     4.834    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_440739191[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.653ns (41.613%)  route 2.319ns (58.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.319     3.848    forLoop_idx_0_440739191[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.972 r  forLoop_idx_0_440739191[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.972    forLoop_idx_0_440739191[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X33Y25         FDRE                                         r  forLoop_idx_0_440739191[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.428     4.833    forLoop_idx_0_440739191[3].cond_butt_dirs/sync/clk
    SLICE_X33Y25         FDRE                                         r  forLoop_idx_0_440739191[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_440739191[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.347ns (28.312%)  route 0.878ns (71.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.878     1.180    forLoop_idx_0_440739191[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.225 r  forLoop_idx_0_440739191[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.225    forLoop_idx_0_440739191[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y24         FDRE                                         r  forLoop_idx_0_440739191[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.817     2.007    forLoop_idx_0_440739191[2].cond_butt_dirs/sync/clk
    SLICE_X28Y24         FDRE                                         r  forLoop_idx_0_440739191[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_440739191[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.319ns (24.563%)  route 0.979ns (75.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.979     1.253    forLoop_idx_0_440739191[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.298 r  forLoop_idx_0_440739191[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.298    forLoop_idx_0_440739191[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X33Y25         FDRE                                         r  forLoop_idx_0_440739191[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.816     2.006    forLoop_idx_0_440739191[0].cond_butt_dirs/sync/clk
    SLICE_X33Y25         FDRE                                         r  forLoop_idx_0_440739191[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_440739191[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.341ns (24.887%)  route 1.030ns (75.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.030     1.327    forLoop_idx_0_440739191[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.372 r  forLoop_idx_0_440739191[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.372    forLoop_idx_0_440739191[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X33Y25         FDRE                                         r  forLoop_idx_0_440739191[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.816     2.006    forLoop_idx_0_440739191[3].cond_butt_dirs/sync/clk
    SLICE_X33Y25         FDRE                                         r  forLoop_idx_0_440739191[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.313ns (22.716%)  route 1.064ns (77.284%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.064     1.332    forLoop_idx_0_440739191[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.377 r  forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.377    forLoop_idx_0_440739191[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X35Y30         FDRE                                         r  forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.821     2.011    forLoop_idx_0_440739191[1].cond_butt_dirs/sync/clk
    SLICE_X35Y30         FDRE                                         r  forLoop_idx_0_440739191[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.330ns (23.668%)  route 1.064ns (76.332%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.064     1.349    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.394 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.394    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y6          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.833     2.023    cond_butt_next_play/sync/clk
    SLICE_X28Y6          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.824     2.014    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.329ns (23.195%)  route 1.088ns (76.805%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.088     1.372    forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.417 r  forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.417    forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X43Y27         FDRE                                         r  forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.820     2.010    forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/clk
    SLICE_X43Y27         FDRE                                         r  forLoop_idx_0_267664991[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_267664991[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.327ns (22.308%)  route 1.139ns (77.692%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.139     1.421    forLoop_idx_0_267664991[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.466 r  forLoop_idx_0_267664991[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.466    forLoop_idx_0_267664991[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_267664991[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.822     2.012    forLoop_idx_0_267664991[1].cond_butt_sel_desel/sync/clk
    SLICE_X36Y30         FDRE                                         r  forLoop_idx_0_267664991[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.331ns (18.893%)  route 1.422ns (81.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.064     1.350    reset_cond/butt_reset_IBUF
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.395 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.358     1.754    reset_cond/M_reset_cond_in
    SLICE_X40Y7          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    reset_cond/clk
    SLICE_X40Y7          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.331ns (18.893%)  route 1.422ns (81.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.064     1.350    reset_cond/butt_reset_IBUF
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.395 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.358     1.754    reset_cond/M_reset_cond_in
    SLICE_X40Y7          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    reset_cond/clk
    SLICE_X40Y7          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





