INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/top/rv_rtds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv_rtds_top
