
STM32F4VE Board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000006dc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000864  08000864  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000864  08000864  00010864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000868  08000868  00010868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  0800086c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
  7 .bss          00000024  20000014  20000014  00020014  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000038  20000038  00020014  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   000023a2  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000007f5  00000000  00000000  000223e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000320  00000000  00000000  00022be0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000002c8  00000000  00000000  00022f00  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000010b0  00000000  00000000  000231c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001308  00000000  00000000  00024278  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00025580  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000c34  00000000  00000000  000255fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00026230  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800084c 	.word	0x0800084c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	0800084c 	.word	0x0800084c

080001c8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b087      	sub	sp, #28
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80001d2:	2300      	movs	r3, #0
 80001d4:	617b      	str	r3, [r7, #20]
 80001d6:	2300      	movs	r3, #0
 80001d8:	613b      	str	r3, [r7, #16]
 80001da:	2300      	movs	r3, #0
 80001dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80001de:	2300      	movs	r3, #0
 80001e0:	617b      	str	r3, [r7, #20]
 80001e2:	e076      	b.n	80002d2 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80001e4:	2201      	movs	r2, #1
 80001e6:	697b      	ldr	r3, [r7, #20]
 80001e8:	fa02 f303 	lsl.w	r3, r2, r3
 80001ec:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80001ee:	683b      	ldr	r3, [r7, #0]
 80001f0:	681a      	ldr	r2, [r3, #0]
 80001f2:	693b      	ldr	r3, [r7, #16]
 80001f4:	4013      	ands	r3, r2
 80001f6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	693b      	ldr	r3, [r7, #16]
 80001fc:	429a      	cmp	r2, r3
 80001fe:	d165      	bne.n	80002cc <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	681a      	ldr	r2, [r3, #0]
 8000204:	697b      	ldr	r3, [r7, #20]
 8000206:	005b      	lsls	r3, r3, #1
 8000208:	2103      	movs	r1, #3
 800020a:	fa01 f303 	lsl.w	r3, r1, r3
 800020e:	43db      	mvns	r3, r3
 8000210:	401a      	ands	r2, r3
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	681a      	ldr	r2, [r3, #0]
 800021a:	683b      	ldr	r3, [r7, #0]
 800021c:	791b      	ldrb	r3, [r3, #4]
 800021e:	4619      	mov	r1, r3
 8000220:	697b      	ldr	r3, [r7, #20]
 8000222:	005b      	lsls	r3, r3, #1
 8000224:	fa01 f303 	lsl.w	r3, r1, r3
 8000228:	431a      	orrs	r2, r3
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	791b      	ldrb	r3, [r3, #4]
 8000232:	2b01      	cmp	r3, #1
 8000234:	d003      	beq.n	800023e <GPIO_Init+0x76>
 8000236:	683b      	ldr	r3, [r7, #0]
 8000238:	791b      	ldrb	r3, [r3, #4]
 800023a:	2b02      	cmp	r3, #2
 800023c:	d12e      	bne.n	800029c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	689a      	ldr	r2, [r3, #8]
 8000242:	697b      	ldr	r3, [r7, #20]
 8000244:	005b      	lsls	r3, r3, #1
 8000246:	2103      	movs	r1, #3
 8000248:	fa01 f303 	lsl.w	r3, r1, r3
 800024c:	43db      	mvns	r3, r3
 800024e:	401a      	ands	r2, r3
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	689a      	ldr	r2, [r3, #8]
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	795b      	ldrb	r3, [r3, #5]
 800025c:	4619      	mov	r1, r3
 800025e:	697b      	ldr	r3, [r7, #20]
 8000260:	005b      	lsls	r3, r3, #1
 8000262:	fa01 f303 	lsl.w	r3, r1, r3
 8000266:	431a      	orrs	r2, r3
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	685a      	ldr	r2, [r3, #4]
 8000270:	697b      	ldr	r3, [r7, #20]
 8000272:	b29b      	uxth	r3, r3
 8000274:	4619      	mov	r1, r3
 8000276:	2301      	movs	r3, #1
 8000278:	408b      	lsls	r3, r1
 800027a:	43db      	mvns	r3, r3
 800027c:	401a      	ands	r2, r3
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	685b      	ldr	r3, [r3, #4]
 8000286:	683a      	ldr	r2, [r7, #0]
 8000288:	7992      	ldrb	r2, [r2, #6]
 800028a:	4611      	mov	r1, r2
 800028c:	697a      	ldr	r2, [r7, #20]
 800028e:	b292      	uxth	r2, r2
 8000290:	fa01 f202 	lsl.w	r2, r1, r2
 8000294:	b292      	uxth	r2, r2
 8000296:	431a      	orrs	r2, r3
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	68da      	ldr	r2, [r3, #12]
 80002a0:	697b      	ldr	r3, [r7, #20]
 80002a2:	b29b      	uxth	r3, r3
 80002a4:	005b      	lsls	r3, r3, #1
 80002a6:	2103      	movs	r1, #3
 80002a8:	fa01 f303 	lsl.w	r3, r1, r3
 80002ac:	43db      	mvns	r3, r3
 80002ae:	401a      	ands	r2, r3
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	68da      	ldr	r2, [r3, #12]
 80002b8:	683b      	ldr	r3, [r7, #0]
 80002ba:	79db      	ldrb	r3, [r3, #7]
 80002bc:	4619      	mov	r1, r3
 80002be:	697b      	ldr	r3, [r7, #20]
 80002c0:	005b      	lsls	r3, r3, #1
 80002c2:	fa01 f303 	lsl.w	r3, r1, r3
 80002c6:	431a      	orrs	r2, r3
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002cc:	697b      	ldr	r3, [r7, #20]
 80002ce:	3301      	adds	r3, #1
 80002d0:	617b      	str	r3, [r7, #20]
 80002d2:	697b      	ldr	r3, [r7, #20]
 80002d4:	2b0f      	cmp	r3, #15
 80002d6:	d985      	bls.n	80001e4 <GPIO_Init+0x1c>
    }
  }
}
 80002d8:	bf00      	nop
 80002da:	371c      	adds	r7, #28
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr

080002e4 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
 80002ec:	460b      	mov	r3, r1
 80002ee:	807b      	strh	r3, [r7, #2]
 80002f0:	4613      	mov	r3, r2
 80002f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 80002f4:	787b      	ldrb	r3, [r7, #1]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d003      	beq.n	8000302 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	887a      	ldrh	r2, [r7, #2]
 80002fe:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8000300:	e002      	b.n	8000308 <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	887a      	ldrh	r2, [r7, #2]
 8000306:	835a      	strh	r2, [r3, #26]
}
 8000308:	bf00      	nop
 800030a:	370c      	adds	r7, #12
 800030c:	46bd      	mov	sp, r7
 800030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000312:	4770      	bx	lr

08000314 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000314:	b480      	push	{r7}
 8000316:	b083      	sub	sp, #12
 8000318:	af00      	add	r7, sp, #0
 800031a:	6078      	str	r0, [r7, #4]
 800031c:	460b      	mov	r3, r1
 800031e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000320:	78fb      	ldrb	r3, [r7, #3]
 8000322:	2b00      	cmp	r3, #0
 8000324:	d006      	beq.n	8000334 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000326:	490a      	ldr	r1, [pc, #40]	; (8000350 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000328:	4b09      	ldr	r3, [pc, #36]	; (8000350 <RCC_AHB1PeriphClockCmd+0x3c>)
 800032a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	4313      	orrs	r3, r2
 8000330:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000332:	e006      	b.n	8000342 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000334:	4906      	ldr	r1, [pc, #24]	; (8000350 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000336:	4b06      	ldr	r3, [pc, #24]	; (8000350 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000338:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	43db      	mvns	r3, r3
 800033e:	4013      	ands	r3, r2
 8000340:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000342:	bf00      	nop
 8000344:	370c      	adds	r7, #12
 8000346:	46bd      	mov	sp, r7
 8000348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	40023800 	.word	0x40023800

08000354 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000354:	b480      	push	{r7}
 8000356:	b083      	sub	sp, #12
 8000358:	af00      	add	r7, sp, #0
 800035a:	4603      	mov	r3, r0
 800035c:	6039      	str	r1, [r7, #0]
 800035e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000364:	2b00      	cmp	r3, #0
 8000366:	da0b      	bge.n	8000380 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000368:	490d      	ldr	r1, [pc, #52]	; (80003a0 <NVIC_SetPriority+0x4c>)
 800036a:	79fb      	ldrb	r3, [r7, #7]
 800036c:	f003 030f 	and.w	r3, r3, #15
 8000370:	3b04      	subs	r3, #4
 8000372:	683a      	ldr	r2, [r7, #0]
 8000374:	b2d2      	uxtb	r2, r2
 8000376:	0112      	lsls	r2, r2, #4
 8000378:	b2d2      	uxtb	r2, r2
 800037a:	440b      	add	r3, r1
 800037c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800037e:	e009      	b.n	8000394 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000380:	4908      	ldr	r1, [pc, #32]	; (80003a4 <NVIC_SetPriority+0x50>)
 8000382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000386:	683a      	ldr	r2, [r7, #0]
 8000388:	b2d2      	uxtb	r2, r2
 800038a:	0112      	lsls	r2, r2, #4
 800038c:	b2d2      	uxtb	r2, r2
 800038e:	440b      	add	r3, r1
 8000390:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000394:	bf00      	nop
 8000396:	370c      	adds	r7, #12
 8000398:	46bd      	mov	sp, r7
 800039a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039e:	4770      	bx	lr
 80003a0:	e000ed00 	.word	0xe000ed00
 80003a4:	e000e100 	.word	0xe000e100

080003a8 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80003b6:	d301      	bcc.n	80003bc <SysTick_Config+0x14>
 80003b8:	2301      	movs	r3, #1
 80003ba:	e011      	b.n	80003e0 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80003bc:	4a0a      	ldr	r2, [pc, #40]	; (80003e8 <SysTick_Config+0x40>)
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80003c4:	3b01      	subs	r3, #1
 80003c6:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 80003c8:	210f      	movs	r1, #15
 80003ca:	f04f 30ff 	mov.w	r0, #4294967295
 80003ce:	f7ff ffc1 	bl	8000354 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80003d2:	4b05      	ldr	r3, [pc, #20]	; (80003e8 <SysTick_Config+0x40>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003d8:	4b03      	ldr	r3, [pc, #12]	; (80003e8 <SysTick_Config+0x40>)
 80003da:	2207      	movs	r2, #7
 80003dc:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80003de:	2300      	movs	r3, #0
}
 80003e0:	4618      	mov	r0, r3
 80003e2:	3708      	adds	r7, #8
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bd80      	pop	{r7, pc}
 80003e8:	e000e010 	.word	0xe000e010

080003ec <SysTick_Handler>:

//.............................Set SysTick Definitions.........................................

// SysTick_Handler function will be called every 1 us
void SysTick_Handler()
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
	usTime++;
 80003f0:	4b09      	ldr	r3, [pc, #36]	; (8000418 <SysTick_Handler+0x2c>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	3301      	adds	r3, #1
 80003f6:	4a08      	ldr	r2, [pc, #32]	; (8000418 <SysTick_Handler+0x2c>)
 80003f8:	6013      	str	r3, [r2, #0]
	if (usTicks != 0)
 80003fa:	4b08      	ldr	r3, [pc, #32]	; (800041c <SysTick_Handler+0x30>)
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d004      	beq.n	800040c <SysTick_Handler+0x20>
	{
		usTicks--;
 8000402:	4b06      	ldr	r3, [pc, #24]	; (800041c <SysTick_Handler+0x30>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	3b01      	subs	r3, #1
 8000408:	4a04      	ldr	r2, [pc, #16]	; (800041c <SysTick_Handler+0x30>)
 800040a:	6013      	str	r3, [r2, #0]
	}
}
 800040c:	bf00      	nop
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	20000034 	.word	0x20000034
 800041c:	20000030 	.word	0x20000030

08000420 <SysTick_Init>:

void SysTick_Init()
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
	// Update SystemCoreClock value
	SystemCoreClockUpdate();
 8000424:	f000 f8f6 	bl	8000614 <SystemCoreClockUpdate>
	// Configure the SysTick timer to overflow every 1 us
	SysTick_Config(SystemCoreClock / 3000000);//(SystemCoreClock / 3000000);
 8000428:	4b05      	ldr	r3, [pc, #20]	; (8000440 <SysTick_Init+0x20>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a05      	ldr	r2, [pc, #20]	; (8000444 <SysTick_Init+0x24>)
 800042e:	fba2 2303 	umull	r2, r3, r2, r3
 8000432:	0c9b      	lsrs	r3, r3, #18
 8000434:	4618      	mov	r0, r3
 8000436:	f7ff ffb7 	bl	80003a8 <SysTick_Config>
}
 800043a:	bf00      	nop
 800043c:	bd80      	pop	{r7, pc}
 800043e:	bf00      	nop
 8000440:	20000000 	.word	0x20000000
 8000444:	165e9f81 	.word	0x165e9f81

08000448 <delayUs>:

//..............................Set Delays................................

void delayUs(uint32_t us)
{
 8000448:	b480      	push	{r7}
 800044a:	b083      	sub	sp, #12
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
	// Reload us value
	usTicks = us;
 8000450:	4a06      	ldr	r2, [pc, #24]	; (800046c <delayUs+0x24>)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	6013      	str	r3, [r2, #0]
	// Wait until usTick reach zero
	while (usTicks);
 8000456:	bf00      	nop
 8000458:	4b04      	ldr	r3, [pc, #16]	; (800046c <delayUs+0x24>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d1fb      	bne.n	8000458 <delayUs+0x10>
}
 8000460:	bf00      	nop
 8000462:	370c      	adds	r7, #12
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr
 800046c:	20000030 	.word	0x20000030

08000470 <delayMs>:

void delayMs(uint32_t ms)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
	// Wait until ms reach zero
	while (ms--)
 8000478:	e003      	b.n	8000482 <delayMs+0x12>
	{
		// delay 1ms
		delayUs(1000);
 800047a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800047e:	f7ff ffe3 	bl	8000448 <delayUs>
	while (ms--)
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	1e5a      	subs	r2, r3, #1
 8000486:	607a      	str	r2, [r7, #4]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d1f6      	bne.n	800047a <delayMs+0xa>
	}
}
 800048c:	bf00      	nop
 800048e:	3708      	adds	r7, #8
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}

08000494 <Initialize_Ports>:
/* Includes */
#include "stm32f4xx.h"
#include "SysTick.h"

void Initialize_Ports()
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b082      	sub	sp, #8
 8000498:	af00      	add	r7, sp, #0
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800049a:	2101      	movs	r1, #1
 800049c:	2001      	movs	r0, #1
 800049e:	f7ff ff39 	bl	8000314 <RCC_AHB1PeriphClockCmd>
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80004a2:	2101      	movs	r1, #1
 80004a4:	2002      	movs	r0, #2
 80004a6:	f7ff ff35 	bl	8000314 <RCC_AHB1PeriphClockCmd>


    GPIO_InitTypeDef gpioStructure;
    gpioStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;	//INLC e INHC, respectivamente
 80004aa:	23c0      	movs	r3, #192	; 0xc0
 80004ac:	603b      	str	r3, [r7, #0]
    gpioStructure.GPIO_Mode = GPIO_Mode_OUT;
 80004ae:	2301      	movs	r3, #1
 80004b0:	713b      	strb	r3, [r7, #4]
    gpioStructure.GPIO_OType = GPIO_OType_PP;
 80004b2:	2300      	movs	r3, #0
 80004b4:	71bb      	strb	r3, [r7, #6]
    gpioStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80004b6:	2303      	movs	r3, #3
 80004b8:	717b      	strb	r3, [r7, #5]
    GPIO_Init(GPIOA, &gpioStructure);
 80004ba:	463b      	mov	r3, r7
 80004bc:	4619      	mov	r1, r3
 80004be:	4803      	ldr	r0, [pc, #12]	; (80004cc <Initialize_Ports+0x38>)
 80004c0:	f7ff fe82 	bl	80001c8 <GPIO_Init>
}
 80004c4:	bf00      	nop
 80004c6:	3708      	adds	r7, #8
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	40020000 	.word	0x40020000

080004d0 <main>:

int main(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
	Initialize_Ports();
 80004d4:	f7ff ffde 	bl	8000494 <Initialize_Ports>
	SystemInit();
 80004d8:	f000 f866 	bl	80005a8 <SystemInit>
	SysTick_Init();
 80004dc:	f7ff ffa0 	bl	8000420 <SysTick_Init>

  /* Infinite loop */
	GPIO_WriteBit(GPIOA, GPIO_Pin_6, 1);
 80004e0:	2201      	movs	r2, #1
 80004e2:	2140      	movs	r1, #64	; 0x40
 80004e4:	4806      	ldr	r0, [pc, #24]	; (8000500 <main+0x30>)
 80004e6:	f7ff fefd 	bl	80002e4 <GPIO_WriteBit>
	while (1)
	{
//		GPIO_ToggleBits(GPIOA, GPIO_Pin_6);
		GPIOA->ODR ^= GPIO_Pin_7;
 80004ea:	4a05      	ldr	r2, [pc, #20]	; (8000500 <main+0x30>)
 80004ec:	4b04      	ldr	r3, [pc, #16]	; (8000500 <main+0x30>)
 80004ee:	695b      	ldr	r3, [r3, #20]
 80004f0:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 80004f4:	6153      	str	r3, [r2, #20]
		delayMs(1000);
 80004f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004fa:	f7ff ffb9 	bl	8000470 <delayMs>
		GPIOA->ODR ^= GPIO_Pin_7;
 80004fe:	e7f4      	b.n	80004ea <main+0x1a>
 8000500:	40020000 	.word	0x40020000

08000504 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000504:	f8df d034 	ldr.w	sp, [pc, #52]	; 800053c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000508:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800050a:	e003      	b.n	8000514 <LoopCopyDataInit>

0800050c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800050c:	4b0c      	ldr	r3, [pc, #48]	; (8000540 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800050e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000510:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000512:	3104      	adds	r1, #4

08000514 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000514:	480b      	ldr	r0, [pc, #44]	; (8000544 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000516:	4b0c      	ldr	r3, [pc, #48]	; (8000548 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000518:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800051a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800051c:	d3f6      	bcc.n	800050c <CopyDataInit>
  ldr  r2, =_sbss
 800051e:	4a0b      	ldr	r2, [pc, #44]	; (800054c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000520:	e002      	b.n	8000528 <LoopFillZerobss>

08000522 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000522:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000524:	f842 3b04 	str.w	r3, [r2], #4

08000528 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000528:	4b09      	ldr	r3, [pc, #36]	; (8000550 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800052a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800052c:	d3f9      	bcc.n	8000522 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800052e:	f000 f83b 	bl	80005a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000532:	f000 f967 	bl	8000804 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000536:	f7ff ffcb 	bl	80004d0 <main>
  bx  lr    
 800053a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800053c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000540:	0800086c 	.word	0x0800086c
  ldr  r0, =_sdata
 8000544:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000548:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 800054c:	20000014 	.word	0x20000014
  ldr  r3, = _ebss
 8000550:	20000038 	.word	0x20000038

08000554 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000554:	e7fe      	b.n	8000554 <ADC_IRQHandler>

08000556 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000556:	b480      	push	{r7}
 8000558:	af00      	add	r7, sp, #0
}
 800055a:	bf00      	nop
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr

08000564 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000568:	e7fe      	b.n	8000568 <HardFault_Handler+0x4>

0800056a <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800056a:	b480      	push	{r7}
 800056c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800056e:	e7fe      	b.n	800056e <MemManage_Handler+0x4>

08000570 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000574:	e7fe      	b.n	8000574 <BusFault_Handler+0x4>

08000576 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000576:	b480      	push	{r7}
 8000578:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800057a:	e7fe      	b.n	800057a <UsageFault_Handler+0x4>

0800057c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr

0800058a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800058a:	b480      	push	{r7}
 800058c:	af00      	add	r7, sp, #0
}
 800058e:	bf00      	nop
 8000590:	46bd      	mov	sp, r7
 8000592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000596:	4770      	bx	lr

08000598 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
}
 800059c:	bf00      	nop
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
	...

080005a8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005ac:	4a16      	ldr	r2, [pc, #88]	; (8000608 <SystemInit+0x60>)
 80005ae:	4b16      	ldr	r3, [pc, #88]	; (8000608 <SystemInit+0x60>)
 80005b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80005bc:	4a13      	ldr	r2, [pc, #76]	; (800060c <SystemInit+0x64>)
 80005be:	4b13      	ldr	r3, [pc, #76]	; (800060c <SystemInit+0x64>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	f043 0301 	orr.w	r3, r3, #1
 80005c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80005c8:	4b10      	ldr	r3, [pc, #64]	; (800060c <SystemInit+0x64>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80005ce:	4a0f      	ldr	r2, [pc, #60]	; (800060c <SystemInit+0x64>)
 80005d0:	4b0e      	ldr	r3, [pc, #56]	; (800060c <SystemInit+0x64>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80005d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005dc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80005de:	4b0b      	ldr	r3, [pc, #44]	; (800060c <SystemInit+0x64>)
 80005e0:	4a0b      	ldr	r2, [pc, #44]	; (8000610 <SystemInit+0x68>)
 80005e2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80005e4:	4a09      	ldr	r2, [pc, #36]	; (800060c <SystemInit+0x64>)
 80005e6:	4b09      	ldr	r3, [pc, #36]	; (800060c <SystemInit+0x64>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005ee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80005f0:	4b06      	ldr	r3, [pc, #24]	; (800060c <SystemInit+0x64>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80005f6:	f000 f889 	bl	800070c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80005fa:	4b03      	ldr	r3, [pc, #12]	; (8000608 <SystemInit+0x60>)
 80005fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000600:	609a      	str	r2, [r3, #8]
#endif
}
 8000602:	bf00      	nop
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	e000ed00 	.word	0xe000ed00
 800060c:	40023800 	.word	0x40023800
 8000610:	24003010 	.word	0x24003010

08000614 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000614:	b480      	push	{r7}
 8000616:	b087      	sub	sp, #28
 8000618:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800061a:	2300      	movs	r3, #0
 800061c:	613b      	str	r3, [r7, #16]
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]
 8000622:	2302      	movs	r3, #2
 8000624:	60fb      	str	r3, [r7, #12]
 8000626:	2300      	movs	r3, #0
 8000628:	60bb      	str	r3, [r7, #8]
 800062a:	2302      	movs	r3, #2
 800062c:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800062e:	4b32      	ldr	r3, [pc, #200]	; (80006f8 <SystemCoreClockUpdate+0xe4>)
 8000630:	689b      	ldr	r3, [r3, #8]
 8000632:	f003 030c 	and.w	r3, r3, #12
 8000636:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000638:	693b      	ldr	r3, [r7, #16]
 800063a:	2b04      	cmp	r3, #4
 800063c:	d007      	beq.n	800064e <SystemCoreClockUpdate+0x3a>
 800063e:	2b08      	cmp	r3, #8
 8000640:	d009      	beq.n	8000656 <SystemCoreClockUpdate+0x42>
 8000642:	2b00      	cmp	r3, #0
 8000644:	d13d      	bne.n	80006c2 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000646:	4b2d      	ldr	r3, [pc, #180]	; (80006fc <SystemCoreClockUpdate+0xe8>)
 8000648:	4a2d      	ldr	r2, [pc, #180]	; (8000700 <SystemCoreClockUpdate+0xec>)
 800064a:	601a      	str	r2, [r3, #0]
      break;
 800064c:	e03d      	b.n	80006ca <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800064e:	4b2b      	ldr	r3, [pc, #172]	; (80006fc <SystemCoreClockUpdate+0xe8>)
 8000650:	4a2c      	ldr	r2, [pc, #176]	; (8000704 <SystemCoreClockUpdate+0xf0>)
 8000652:	601a      	str	r2, [r3, #0]
      break;
 8000654:	e039      	b.n	80006ca <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000656:	4b28      	ldr	r3, [pc, #160]	; (80006f8 <SystemCoreClockUpdate+0xe4>)
 8000658:	685b      	ldr	r3, [r3, #4]
 800065a:	0d9b      	lsrs	r3, r3, #22
 800065c:	f003 0301 	and.w	r3, r3, #1
 8000660:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000662:	4b25      	ldr	r3, [pc, #148]	; (80006f8 <SystemCoreClockUpdate+0xe4>)
 8000664:	685b      	ldr	r3, [r3, #4]
 8000666:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800066a:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d00c      	beq.n	800068c <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000672:	4a24      	ldr	r2, [pc, #144]	; (8000704 <SystemCoreClockUpdate+0xf0>)
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	fbb2 f3f3 	udiv	r3, r2, r3
 800067a:	4a1f      	ldr	r2, [pc, #124]	; (80006f8 <SystemCoreClockUpdate+0xe4>)
 800067c:	6852      	ldr	r2, [r2, #4]
 800067e:	0992      	lsrs	r2, r2, #6
 8000680:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000684:	fb02 f303 	mul.w	r3, r2, r3
 8000688:	617b      	str	r3, [r7, #20]
 800068a:	e00b      	b.n	80006a4 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800068c:	4a1c      	ldr	r2, [pc, #112]	; (8000700 <SystemCoreClockUpdate+0xec>)
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	fbb2 f3f3 	udiv	r3, r2, r3
 8000694:	4a18      	ldr	r2, [pc, #96]	; (80006f8 <SystemCoreClockUpdate+0xe4>)
 8000696:	6852      	ldr	r2, [r2, #4]
 8000698:	0992      	lsrs	r2, r2, #6
 800069a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800069e:	fb02 f303 	mul.w	r3, r2, r3
 80006a2:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80006a4:	4b14      	ldr	r3, [pc, #80]	; (80006f8 <SystemCoreClockUpdate+0xe4>)
 80006a6:	685b      	ldr	r3, [r3, #4]
 80006a8:	0c1b      	lsrs	r3, r3, #16
 80006aa:	f003 0303 	and.w	r3, r3, #3
 80006ae:	3301      	adds	r3, #1
 80006b0:	005b      	lsls	r3, r3, #1
 80006b2:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80006b4:	697a      	ldr	r2, [r7, #20]
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80006bc:	4a0f      	ldr	r2, [pc, #60]	; (80006fc <SystemCoreClockUpdate+0xe8>)
 80006be:	6013      	str	r3, [r2, #0]
      break;
 80006c0:	e003      	b.n	80006ca <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 80006c2:	4b0e      	ldr	r3, [pc, #56]	; (80006fc <SystemCoreClockUpdate+0xe8>)
 80006c4:	4a0e      	ldr	r2, [pc, #56]	; (8000700 <SystemCoreClockUpdate+0xec>)
 80006c6:	601a      	str	r2, [r3, #0]
      break;
 80006c8:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80006ca:	4b0b      	ldr	r3, [pc, #44]	; (80006f8 <SystemCoreClockUpdate+0xe4>)
 80006cc:	689b      	ldr	r3, [r3, #8]
 80006ce:	091b      	lsrs	r3, r3, #4
 80006d0:	f003 030f 	and.w	r3, r3, #15
 80006d4:	4a0c      	ldr	r2, [pc, #48]	; (8000708 <SystemCoreClockUpdate+0xf4>)
 80006d6:	5cd3      	ldrb	r3, [r2, r3]
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80006dc:	4b07      	ldr	r3, [pc, #28]	; (80006fc <SystemCoreClockUpdate+0xe8>)
 80006de:	681a      	ldr	r2, [r3, #0]
 80006e0:	693b      	ldr	r3, [r7, #16]
 80006e2:	fa22 f303 	lsr.w	r3, r2, r3
 80006e6:	4a05      	ldr	r2, [pc, #20]	; (80006fc <SystemCoreClockUpdate+0xe8>)
 80006e8:	6013      	str	r3, [r2, #0]
}
 80006ea:	bf00      	nop
 80006ec:	371c      	adds	r7, #28
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	40023800 	.word	0x40023800
 80006fc:	20000000 	.word	0x20000000
 8000700:	00f42400 	.word	0x00f42400
 8000704:	017d7840 	.word	0x017d7840
 8000708:	20000004 	.word	0x20000004

0800070c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000712:	2300      	movs	r3, #0
 8000714:	607b      	str	r3, [r7, #4]
 8000716:	2300      	movs	r3, #0
 8000718:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800071a:	4a36      	ldr	r2, [pc, #216]	; (80007f4 <SetSysClock+0xe8>)
 800071c:	4b35      	ldr	r3, [pc, #212]	; (80007f4 <SetSysClock+0xe8>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000724:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000726:	4b33      	ldr	r3, [pc, #204]	; (80007f4 <SetSysClock+0xe8>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800072e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	3301      	adds	r3, #1
 8000734:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	2b00      	cmp	r3, #0
 800073a:	d103      	bne.n	8000744 <SetSysClock+0x38>
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000742:	d1f0      	bne.n	8000726 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000744:	4b2b      	ldr	r3, [pc, #172]	; (80007f4 <SetSysClock+0xe8>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800074c:	2b00      	cmp	r3, #0
 800074e:	d002      	beq.n	8000756 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000750:	2301      	movs	r3, #1
 8000752:	603b      	str	r3, [r7, #0]
 8000754:	e001      	b.n	800075a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000756:	2300      	movs	r3, #0
 8000758:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	2b01      	cmp	r3, #1
 800075e:	d142      	bne.n	80007e6 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000760:	4a24      	ldr	r2, [pc, #144]	; (80007f4 <SetSysClock+0xe8>)
 8000762:	4b24      	ldr	r3, [pc, #144]	; (80007f4 <SetSysClock+0xe8>)
 8000764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000766:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800076a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800076c:	4a22      	ldr	r2, [pc, #136]	; (80007f8 <SetSysClock+0xec>)
 800076e:	4b22      	ldr	r3, [pc, #136]	; (80007f8 <SetSysClock+0xec>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000776:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000778:	4a1e      	ldr	r2, [pc, #120]	; (80007f4 <SetSysClock+0xe8>)
 800077a:	4b1e      	ldr	r3, [pc, #120]	; (80007f4 <SetSysClock+0xe8>)
 800077c:	689b      	ldr	r3, [r3, #8]
 800077e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000780:	4a1c      	ldr	r2, [pc, #112]	; (80007f4 <SetSysClock+0xe8>)
 8000782:	4b1c      	ldr	r3, [pc, #112]	; (80007f4 <SetSysClock+0xe8>)
 8000784:	689b      	ldr	r3, [r3, #8]
 8000786:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800078a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800078c:	4a19      	ldr	r2, [pc, #100]	; (80007f4 <SetSysClock+0xe8>)
 800078e:	4b19      	ldr	r3, [pc, #100]	; (80007f4 <SetSysClock+0xe8>)
 8000790:	689b      	ldr	r3, [r3, #8]
 8000792:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000796:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000798:	4b16      	ldr	r3, [pc, #88]	; (80007f4 <SetSysClock+0xe8>)
 800079a:	4a18      	ldr	r2, [pc, #96]	; (80007fc <SetSysClock+0xf0>)
 800079c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800079e:	4a15      	ldr	r2, [pc, #84]	; (80007f4 <SetSysClock+0xe8>)
 80007a0:	4b14      	ldr	r3, [pc, #80]	; (80007f4 <SetSysClock+0xe8>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80007a8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80007aa:	bf00      	nop
 80007ac:	4b11      	ldr	r3, [pc, #68]	; (80007f4 <SetSysClock+0xe8>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d0f9      	beq.n	80007ac <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80007b8:	4b11      	ldr	r3, [pc, #68]	; (8000800 <SetSysClock+0xf4>)
 80007ba:	f240 7205 	movw	r2, #1797	; 0x705
 80007be:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80007c0:	4a0c      	ldr	r2, [pc, #48]	; (80007f4 <SetSysClock+0xe8>)
 80007c2:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <SetSysClock+0xe8>)
 80007c4:	689b      	ldr	r3, [r3, #8]
 80007c6:	f023 0303 	bic.w	r3, r3, #3
 80007ca:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80007cc:	4a09      	ldr	r2, [pc, #36]	; (80007f4 <SetSysClock+0xe8>)
 80007ce:	4b09      	ldr	r3, [pc, #36]	; (80007f4 <SetSysClock+0xe8>)
 80007d0:	689b      	ldr	r3, [r3, #8]
 80007d2:	f043 0302 	orr.w	r3, r3, #2
 80007d6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80007d8:	bf00      	nop
 80007da:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <SetSysClock+0xe8>)
 80007dc:	689b      	ldr	r3, [r3, #8]
 80007de:	f003 030c 	and.w	r3, r3, #12
 80007e2:	2b08      	cmp	r3, #8
 80007e4:	d1f9      	bne.n	80007da <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80007e6:	bf00      	nop
 80007e8:	370c      	adds	r7, #12
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	40023800 	.word	0x40023800
 80007f8:	40007000 	.word	0x40007000
 80007fc:	07405419 	.word	0x07405419
 8000800:	40023c00 	.word	0x40023c00

08000804 <__libc_init_array>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	4e0d      	ldr	r6, [pc, #52]	; (800083c <__libc_init_array+0x38>)
 8000808:	4c0d      	ldr	r4, [pc, #52]	; (8000840 <__libc_init_array+0x3c>)
 800080a:	1ba4      	subs	r4, r4, r6
 800080c:	10a4      	asrs	r4, r4, #2
 800080e:	2500      	movs	r5, #0
 8000810:	42a5      	cmp	r5, r4
 8000812:	d109      	bne.n	8000828 <__libc_init_array+0x24>
 8000814:	4e0b      	ldr	r6, [pc, #44]	; (8000844 <__libc_init_array+0x40>)
 8000816:	4c0c      	ldr	r4, [pc, #48]	; (8000848 <__libc_init_array+0x44>)
 8000818:	f000 f818 	bl	800084c <_init>
 800081c:	1ba4      	subs	r4, r4, r6
 800081e:	10a4      	asrs	r4, r4, #2
 8000820:	2500      	movs	r5, #0
 8000822:	42a5      	cmp	r5, r4
 8000824:	d105      	bne.n	8000832 <__libc_init_array+0x2e>
 8000826:	bd70      	pop	{r4, r5, r6, pc}
 8000828:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800082c:	4798      	blx	r3
 800082e:	3501      	adds	r5, #1
 8000830:	e7ee      	b.n	8000810 <__libc_init_array+0xc>
 8000832:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000836:	4798      	blx	r3
 8000838:	3501      	adds	r5, #1
 800083a:	e7f2      	b.n	8000822 <__libc_init_array+0x1e>
 800083c:	08000864 	.word	0x08000864
 8000840:	08000864 	.word	0x08000864
 8000844:	08000864 	.word	0x08000864
 8000848:	08000868 	.word	0x08000868

0800084c <_init>:
 800084c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800084e:	bf00      	nop
 8000850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000852:	bc08      	pop	{r3}
 8000854:	469e      	mov	lr, r3
 8000856:	4770      	bx	lr

08000858 <_fini>:
 8000858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800085a:	bf00      	nop
 800085c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800085e:	bc08      	pop	{r3}
 8000860:	469e      	mov	lr, r3
 8000862:	4770      	bx	lr
