000003 TEST S0 disconnect
000004 TEST S1 disconnect
000004 TEST S2 disconnect
000004 TEST S3 disconnect
000004 TEST S4 disconnect
000005 TEST S0 connect
000005 TEST S1 connect
000005 TEST S2 connect
000005 TEST S3 connect
000005 TEST S4 connect
Test (2C): more persistence ...
001836 TIMR S3 timeout
001837 VOTE S3 start vote T1
001838 PSST S3 persist
001838 TIMR S3 reset 344ms
001840 VOTE S4 -> S3 vote
001840 TIMR S4 reset 229ms
001840 PSST S4 persist
001840 VOTE S1 -> S3 vote
001840 TIMR S1 reset 263ms
001840 PSST S1 persist
001841 VOTE S2 -> S3 vote
001841 TIMR S2 reset 316ms
001841 PSST S2 persist
001841 VOTE S0 -> S3 vote
001841 VOTE S3 <- S4 votes 2
001841 TIMR S0 reset 177ms
001841 VOTE S3 <- S1 votes 3
001841 VOTE S3 win vote T1
001842 PSST S0 persist
002018 APPD S3 start append {11 1} at 1
002019 PSST S3 persist
002843 LEAD S3 -> S4 T1 PLI1 PLT1 LC0 []
002844 LEAD S3 -> S1 T1 PLI1 PLT1 LC0 []
002844 LEAD S3 -> S2 T1 PLI1 PLT1 LC0 []
002845 LEAD S3 -> S0 T1 PLI1 PLT1 LC0 []
002846 FOLL S1 <- S3 T1 PLI1 PLT1 LC0 []
002846 FOLL S4 <- S3 T1 PLI1 PLT1 LC0 []
002847 TIMR S4 reset 266ms
002847 FOLL S4 LI0 < PLI1 Xlen1
002847 FOLL S2 <- S3 T1 PLI1 PLT1 LC0 []
002848 TIMR S2 reset 170ms
002848 FOLL S2 LI0 < PLI1 Xlen1
002846 TIMR S1 reset 180ms
002848 FOLL S1 LI0 < PLI1 Xlen1
002849 LEAD S3 -> S2 T1 PLI0 PLT0 LC0 [{11 1}]
002849 LEAD S3 -> S1 T1 PLI0 PLT0 LC0 [{11 1}]
002846 FOLL S0 <- S3 T1 PLI1 PLT1 LC0 []
002850 FOLL S2 <- S3 T1 PLI0 PLT0 LC0 [{11 1}]
002850 TIMR S2 reset 168ms
002850 APPD S2 append {11 1} at 1
002850 PSST S2 persist
002850 FOLL S1 <- S3 T1 PLI0 PLT0 LC0 [{11 1}]
002851 TIMR S1 reset 161ms
002851 APPD S1 append {11 1} at 1
002851 PSST S1 persist
002850 TIMR S0 reset 208ms
002851 FOLL S0 LI0 < PLI1 Xlen1
002848 LEAD S3 -> S4 T1 PLI0 PLT0 LC0 [{11 1}]
002852 LEAD S3 -> S0 T1 PLI0 PLT0 LC0 [{11 1}]
002853 FOLL S4 <- S3 T1 PLI0 PLT0 LC0 [{11 1}]
002853 TIMR S4 reset 201ms
002853 APPD S4 append {11 1} at 1
002854 PSST S4 persist
002855 FOLL S0 <- S3 T1 PLI0 PLT0 LC0 [{11 1}]
002855 TIMR S0 reset 197ms
002855 APPD S0 append {11 1} at 1
002855 PSST S0 persist
003851 APPL S3 apply 11 at 1
003851 LEAD S3 -> S0 T1 PLI1 PLT1 LC1 []
003851 LEAD S3 -> S1 T1 PLI1 PLT1 LC1 []
003850 LEAD S3 -> S4 T1 PLI1 PLT1 LC1 []
003853 LEAD S3 -> S2 T1 PLI1 PLT1 LC1 []
003853 FOLL S0 <- S3 T1 PLI1 PLT1 LC1 []
003853 TIMR S0 reset 236ms
003853 PSST S0 persist
003854 FOLL S1 <- S3 T1 PLI1 PLT1 LC1 []
003854 TIMR S1 reset 252ms
003854 APPL S0 apply 11 at 1
003854 FOLL S2 <- S3 T1 PLI1 PLT1 LC1 []
003854 FOLL S4 <- S3 T1 PLI1 PLT1 LC1 []
003854 PSST S1 persist
003854 TIMR S4 reset 338ms
003854 PSST S4 persist
003854 TIMR S2 reset 229ms
003855 APPL S1 apply 11 at 1
003855 APPL S4 apply 11 at 1
003855 PSST S2 persist
003855 APPL S2 apply 11 at 1
004860 LEAD S3 -> S4 T1 PLI1 PLT1 LC1 []
004861 LEAD S3 -> S0 T1 PLI1 PLT1 LC1 []
004860 LEAD S3 -> S1 T1 PLI1 PLT1 LC1 []
004861 LEAD S3 -> S2 T1 PLI1 PLT1 LC1 []
004863 FOLL S1 <- S3 T1 PLI1 PLT1 LC1 []
004863 TIMR S1 reset 265ms
004863 PSST S1 persist
004863 FOLL S4 <- S3 T1 PLI1 PLT1 LC1 []
004863 TIMR S4 reset 223ms
004864 FOLL S2 <- S3 T1 PLI1 PLT1 LC1 []
004864 PSST S4 persist
004864 TIMR S2 reset 302ms
004864 PSST S2 persist
004865 FOLL S0 <- S3 T1 PLI1 PLT1 LC1 []
004865 TIMR S0 reset 334ms
004865 PSST S0 persist
005288 TIMR S3 timeout
005871 LEAD S3 -> S4 T1 PLI1 PLT1 LC1 []
005871 LEAD S3 -> S1 T1 PLI1 PLT1 LC1 []
005874 FOLL S4 <- S3 T1 PLI1 PLT1 LC1 []
005874 TIMR S4 reset 275ms
005874 PSST S4 persist
005871 LEAD S3 -> S0 T1 PLI1 PLT1 LC1 []
005876 FOLL S1 <- S3 T1 PLI1 PLT1 LC1 []
005876 TIMR S1 reset 311ms
005876 PSST S1 persist
005876 FOLL S0 <- S3 T1 PLI1 PLT1 LC1 []
005876 TIMR S0 reset 307ms
005876 PSST S0 persist
005871 LEAD S3 -> S2 T1 PLI1 PLT1 LC1 []
005878 FOLL S2 <- S3 T1 PLI1 PLT1 LC1 []
005878 TIMR S2 reset 224ms
005878 PSST S2 persist
006875 LEAD S3 -> S4 T1 PLI1 PLT1 LC1 []
006876 LEAD S3 -> S1 T1 PLI1 PLT1 LC1 []
006876 LEAD S3 -> S0 T1 PLI1 PLT1 LC1 []
006877 LEAD S3 -> S2 T1 PLI1 PLT1 LC1 []
006878 FOLL S4 <- S3 T1 PLI1 PLT1 LC1 []
006878 FOLL S2 <- S3 T1 PLI1 PLT1 LC1 []
006878 FOLL S0 <- S3 T1 PLI1 PLT1 LC1 []
006879 TIMR S0 reset 191ms
006879 PSST S0 persist
006878 FOLL S1 <- S3 T1 PLI1 PLT1 LC1 []
006881 TIMR S1 reset 182ms
006881 PSST S1 persist
006879 TIMR S4 reset 232ms
006881 PSST S4 persist
006879 TIMR S2 reset 281ms
006882 PSST S2 persist
007884 LEAD S3 -> S4 T1 PLI1 PLT1 LC1 []
007885 LEAD S3 -> S1 T1 PLI1 PLT1 LC1 []
007885 LEAD S3 -> S0 T1 PLI1 PLT1 LC1 []
007885 LEAD S3 -> S2 T1 PLI1 PLT1 LC1 []
007886 FOLL S4 <- S3 T1 PLI1 PLT1 LC1 []
007886 TIMR S4 reset 193ms
007886 PSST S4 persist
007886 FOLL S2 <- S3 T1 PLI1 PLT1 LC1 []
007886 TIMR S2 reset 150ms
007887 PSST S2 persist
007887 FOLL S1 <- S3 T1 PLI1 PLT1 LC1 []
007887 TIMR S1 reset 292ms
007888 PSST S1 persist
007888 FOLL S0 <- S3 T1 PLI1 PLT1 LC1 []
007888 TIMR S0 reset 238ms
007888 PSST S0 persist
008891 LEAD S3 -> S4 T1 PLI1 PLT1 LC1 []
008891 LEAD S3 -> S1 T1 PLI1 PLT1 LC1 []
008892 LEAD S3 -> S0 T1 PLI1 PLT1 LC1 []
008892 LEAD S3 -> S2 T1 PLI1 PLT1 LC1 []
008893 FOLL S4 <- S3 T1 PLI1 PLT1 LC1 []
008893 TIMR S4 reset 346ms
008893 PSST S4 persist
008893 FOLL S1 <- S3 T1 PLI1 PLT1 LC1 []
008893 TIMR S1 reset 257ms
008893 FOLL S2 <- S3 T1 PLI1 PLT1 LC1 []
008893 FOLL S0 <- S3 T1 PLI1 PLT1 LC1 []
008893 TIMR S2 reset 250ms
008893 PSST S1 persist
008893 TIMR S0 reset 284ms
008893 PSST S2 persist
008893 PSST S0 persist
009256 TEST S4 disconnect
009256 TEST S0 disconnect
009256 APPD S3 start append {12 1} at 2
009256 PSST S3 persist
009897 LEAD S3 -> S4 T1 PLI1 PLT1 LC1 [{12 1}]
009897 LEAD S3 -> S1 T1 PLI1 PLT1 LC1 [{12 1}]
009898 LEAD S3 -> S2 T1 PLI1 PLT1 LC1 [{12 1}]
009898 LEAD S3 -> S0 T1 PLI1 PLT1 LC1 [{12 1}]
009899 FOLL S2 <- S3 T1 PLI1 PLT1 LC1 [{12 1}]
009899 TIMR S2 reset 161ms
009899 APPD S2 append {12 1} at 2
009899 PSST S2 persist
009899 FOLL S1 <- S3 T1 PLI1 PLT1 LC1 [{12 1}]
009899 TIMR S1 reset 217ms
009899 APPD S1 append {12 1} at 2
009900 PSST S1 persist
010901 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
010901 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
010901 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
010902 APPL S3 apply 12 at 2
010901 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
010903 FOLL S2 <- S3 T1 PLI2 PLT1 LC2 []
010903 TIMR S2 reset 239ms
010903 PSST S2 persist
010904 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
010904 APPL S2 apply 12 at 2
010904 TIMR S1 reset 175ms
010905 PSST S1 persist
010905 APPL S1 apply 12 at 2
011085 TEST S3 disconnect
011085 TEST S1 disconnect
011085 TEST S2 disconnect
011085 TEST S4 disconnect
011085 KILL S4 killed
011087 TEST S0 disconnect
011087 KILL S0 killed
011088 TEST S4 connect
011088 TEST S0 connect
011739 TIMR S0 timeout
011739 VOTE S0 start vote T2
011740 PSST S0 persist
011740 TIMR S0 reset 326ms
011912 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
011912 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
011913 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
011913 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
012354 TIMR S4 timeout
012354 VOTE S4 start vote T2
012355 PSST S4 persist
012355 TIMR S4 reset 292ms
012656 TIMR S1 timeout
012656 VOTE S1 start vote T2
012657 PSST S1 persist
012657 TIMR S1 reset 186ms
012919 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
012919 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
012920 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
012920 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
013302 TIMR S2 timeout
013302 VOTE S2 start vote T2
013303 PSST S2 persist
013303 TIMR S2 reset 326ms
013756 TIMR S0 timeout
013756 VOTE S0 start vote T2
013757 PSST S0 persist
013757 TIMR S0 reset 319ms
013760 VOTE S4 -> S0 vote
013760 TIMR S4 reset 264ms
013761 PSST S4 persist
013762 VOTE S0 <- S4 votes 2
013929 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
013930 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
013930 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
013930 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
014525 TIMR S1 timeout
014525 VOTE S1 start vote T3
014526 PSST S1 persist
014526 TIMR S1 reset 305ms
014932 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
014933 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
014933 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
014933 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
015933 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
015933 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
015934 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
015934 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
016406 TIMR S4 timeout
016406 VOTE S4 start vote T3
016407 PSST S4 persist
016407 TIMR S4 reset 190ms
016408 VOTE S0 -> S4 vote
016409 TIMR S0 reset 267ms
016409 PSST S0 persist
016409 VOTE S4 <- S0 votes 2
016568 TIMR S2 timeout
016568 VOTE S2 start vote T3
016569 PSST S2 persist
016569 TIMR S2 reset 151ms
016941 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
016942 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
016941 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
016942 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
017581 TIMR S1 timeout
017581 VOTE S1 start vote T4
017581 PSST S1 persist
017581 TIMR S1 reset 288ms
017944 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
017944 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
017945 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
017945 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
018087 TIMR S2 timeout
018088 VOTE S2 start vote T4
018088 PSST S2 persist
018088 TIMR S2 reset 233ms
018310 TIMR S4 timeout
018310 VOTE S4 start vote T4
018311 PSST S4 persist
018311 TIMR S4 reset 250ms
018313 VOTE S0 -> S4 vote
018313 TIMR S0 reset 310ms
018313 PSST S0 persist
018313 VOTE S4 <- S0 votes 2
018945 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
018945 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
018945 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
018946 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
019956 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
019957 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
019957 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
019957 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
020422 TIMR S2 timeout
020423 VOTE S2 start vote T5
020423 PSST S2 persist
020424 TIMR S2 reset 317ms
020465 TIMR S1 timeout
020466 VOTE S1 start vote T5
020466 PSST S1 persist
020466 TIMR S1 reset 327ms
020822 TIMR S4 timeout
020822 VOTE S4 start vote T5
020823 PSST S4 persist
020823 TIMR S4 reset 313ms
020826 VOTE S0 -> S4 vote
020826 TIMR S0 reset 164ms
020826 PSST S0 persist
020827 VOTE S4 <- S0 votes 2
020965 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
020965 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
020965 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
020966 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
021091 TEST S1 disconnect
021091 KILL S1 killed
021093 TEST S1 connect
021971 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
021971 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
021972 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
021972 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
022470 TIMR S0 timeout
022471 VOTE S0 start vote T6
022471 PSST S0 persist
022471 TIMR S0 reset 297ms
022473 VOTE S4 -> S0 vote
022473 TIMR S4 reset 205ms
022473 PSST S4 persist
022473 VOTE S0 <- S4 votes 2
022474 VOTE S1 -> S0 not vote: LLT 1 > 1 | LLI 2 > 1 
022474 PSST S1 persist
022979 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
022979 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
022979 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
022979 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
023600 TIMR S2 timeout
023600 VOTE S2 start vote T6
023601 PSST S2 persist
023601 TIMR S2 reset 169ms
023744 TIMR S1 timeout
023744 VOTE S1 start vote T6
023745 PSST S1 persist
023745 TIMR S1 reset 325ms
023982 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
023982 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
023982 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
023983 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
024483 TIMR S1 timeout
024483 VOTE S1 start vote T6
024485 PSST S1 persist
024485 TIMR S1 reset 202ms
024487 VOTE S0 -> S1 not vote: vote S0
024487 VOTE S4 -> S1 not vote: vote S0
024488 PSST S0 persist
024488 PSST S4 persist
024526 TIMR S4 timeout
024526 VOTE S4 start vote T7
024527 PSST S4 persist
024527 TIMR S4 reset 177ms
024528 VOTE S0 -> S4 vote
024529 TIMR S0 reset 346ms
024529 PSST S0 persist
024529 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
024529 PSST S1 persist
024530 VOTE S4 <- S0 votes 2
024992 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
024992 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
024992 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
024992 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
025299 TIMR S2 timeout
025299 VOTE S2 start vote T7
025300 PSST S2 persist
025300 TIMR S2 reset 327ms
026001 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
026002 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
026003 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
026003 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
026308 TIMR S4 timeout
026309 VOTE S4 start vote T8
026310 PSST S4 persist
026310 TIMR S4 reset 213ms
026314 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
026315 PSST S1 persist
026315 VOTE S0 -> S4 vote
026315 TIMR S0 reset 153ms
026315 PSST S0 persist
026316 VOTE S4 <- S0 votes 2
026515 TIMR S1 timeout
026515 VOTE S1 start vote T7
026516 PSST S1 persist
026516 TIMR S1 reset 335ms
026518 VOTE S4 -> S1 not vote: T7 < T8
026518 PSST S4 persist
026519 TERM S1 update T7 to T8
026519 PSST S1 persist
026519 VOTE S0 -> S1 not vote: T7 < T8
026520 PSST S0 persist
027013 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
027014 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
027014 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
027014 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
027855 TIMR S0 timeout
027856 VOTE S0 start vote T9
027856 PSST S0 persist
027856 TIMR S0 reset 302ms
027859 VOTE S1 -> S0 not vote: LLT 1 > 1 | LLI 2 > 1 
027860 PSST S1 persist
027859 VOTE S4 -> S0 vote
027861 TIMR S4 reset 281ms
027861 PSST S4 persist
027861 VOTE S0 <- S4 votes 2
028018 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
028019 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
028019 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
028019 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
028578 TIMR S2 timeout
028578 VOTE S2 start vote T8
028579 PSST S2 persist
028579 TIMR S2 reset 311ms
029023 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
029025 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
029026 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
029026 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
029867 TIMR S1 timeout
029868 VOTE S1 start vote T9
029868 PSST S1 persist
029868 TIMR S1 reset 267ms
029870 VOTE S4 -> S1 not vote: vote S0
029870 PSST S4 persist
029871 VOTE S0 -> S1 not vote: vote S0
029871 PSST S0 persist
030032 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
030033 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
030034 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
030034 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
030678 TIMR S4 timeout
030679 VOTE S4 start vote T10
030680 PSST S4 persist
030680 TIMR S4 reset 219ms
030684 VOTE S0 -> S4 vote
030685 TIMR S0 reset 318ms
030685 PSST S0 persist
030686 VOTE S4 <- S0 votes 2
030687 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
030688 PSST S1 persist
031042 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
031043 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
031042 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
031043 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
031699 TIMR S2 timeout
031700 VOTE S2 start vote T9
031700 PSST S2 persist
031700 TIMR S2 reset 342ms
032050 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
032050 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
032050 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
032050 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
032549 TIMR S1 timeout
032550 VOTE S1 start vote T10
032550 PSST S1 persist
032550 TIMR S1 reset 156ms
032552 VOTE S4 -> S1 not vote: vote S4
032553 PSST S4 persist
032553 VOTE S0 -> S1 not vote: vote S4
032553 PSST S0 persist
032872 TIMR S4 timeout
032872 VOTE S4 start vote T11
032873 PSST S4 persist
032873 TIMR S4 reset 151ms
032875 VOTE S0 -> S4 vote
032875 TIMR S0 reset 258ms
032876 PSST S0 persist
032878 VOTE S4 <- S0 votes 2
032880 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
032880 PSST S1 persist
033057 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
033058 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
033058 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
033058 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
034069 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
034069 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
034069 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
034068 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
034114 TIMR S1 timeout
034114 VOTE S1 start vote T11
034115 PSST S1 persist
034115 TIMR S1 reset 197ms
034118 VOTE S0 -> S1 not vote: vote S4
034118 VOTE S4 -> S1 not vote: vote S4
034118 PSST S0 persist
034118 PSST S4 persist
034391 TIMR S4 timeout
034391 VOTE S4 start vote T12
034392 PSST S4 persist
034392 TIMR S4 reset 325ms
034395 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
034396 PSST S1 persist
034395 VOTE S0 -> S4 vote
034397 TIMR S0 reset 313ms
034398 PSST S0 persist
034400 VOTE S4 <- S0 votes 2
035077 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
035078 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
035078 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
035078 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
035122 TIMR S2 timeout
035122 VOTE S2 start vote T10
035123 PSST S2 persist
035123 TIMR S2 reset 290ms
036087 TIMR S1 timeout
036087 VOTE S1 start vote T12
036088 PSST S1 persist
036088 TIMR S1 reset 314ms
036088 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
036088 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
036088 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
036088 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
036090 VOTE S4 -> S1 not vote: vote S4
036090 PSST S4 persist
036091 VOTE S0 -> S1 not vote: vote S4
036091 PSST S0 persist
037092 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
037092 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
037092 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
037093 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
037533 TIMR S0 timeout
037533 VOTE S0 start vote T13
037534 PSST S0 persist
037534 TIMR S0 reset 332ms
037537 VOTE S4 -> S0 vote
037538 TIMR S4 reset 330ms
037538 PSST S4 persist
037539 VOTE S0 <- S4 votes 2
037542 VOTE S1 -> S0 not vote: LLT 1 > 1 | LLI 2 > 1 
037542 PSST S1 persist
038033 TIMR S2 timeout
038033 VOTE S2 start vote T11
038034 PSST S2 persist
038034 TIMR S2 reset 273ms
038100 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
038101 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
038101 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
038101 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
039104 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
039105 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
039105 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
039105 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
039239 TIMR S1 timeout
039239 VOTE S1 start vote T13
039240 PSST S1 persist
039240 TIMR S1 reset 262ms
039243 VOTE S4 -> S1 not vote: vote S0
039243 PSST S4 persist
039244 VOTE S0 -> S1 not vote: vote S0
039244 PSST S0 persist
040112 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
040113 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
040113 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
040112 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
040773 TIMR S2 timeout
040773 VOTE S2 start vote T12
040774 PSST S2 persist
040774 TIMR S2 reset 316ms
040846 TIMR S4 timeout
040846 VOTE S4 start vote T14
040847 PSST S4 persist
040847 TIMR S4 reset 348ms
040848 VOTE S0 -> S4 vote
040848 TIMR S0 reset 222ms
040849 PSST S0 persist
040849 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
040849 VOTE S4 <- S0 votes 2
040849 PSST S1 persist
041116 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
041117 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
041117 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
041117 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
041869 TIMR S1 timeout
041869 VOTE S1 start vote T14
041870 PSST S1 persist
041870 TIMR S1 reset 252ms
041871 VOTE S4 -> S1 not vote: vote S4
041872 PSST S4 persist
041872 VOTE S0 -> S1 not vote: vote S4
041872 PSST S0 persist
042125 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
042126 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
042125 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
042126 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
043075 TIMR S0 timeout
043076 VOTE S0 start vote T15
043076 PSST S0 persist
043076 TIMR S0 reset 289ms
043077 VOTE S4 -> S0 vote
043078 TIMR S4 reset 248ms
043078 PSST S4 persist
043078 VOTE S0 <- S4 votes 2
043077 VOTE S1 -> S0 not vote: LLT 1 > 1 | LLI 2 > 1 
043078 PSST S1 persist
043128 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
043128 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
043129 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
043129 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
043936 TIMR S2 timeout
043936 VOTE S2 start vote T13
043936 PSST S2 persist
043936 TIMR S2 reset 172ms
044129 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
044129 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
044129 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
044130 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
044393 TIMR S1 timeout
044394 VOTE S1 start vote T15
044394 PSST S1 persist
044394 TIMR S1 reset 332ms
044396 VOTE S4 -> S1 not vote: vote S0
044396 VOTE S0 -> S1 not vote: vote S0
044396 PSST S0 persist
044396 PSST S4 persist
045133 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
045133 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
045134 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
045134 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
045564 TIMR S4 timeout
045565 VOTE S4 start vote T16
045565 PSST S4 persist
045565 TIMR S4 reset 260ms
045567 VOTE S0 -> S4 vote
045567 TIMR S0 reset 201ms
045567 PSST S0 persist
045567 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
045567 PSST S1 persist
045567 VOTE S4 <- S0 votes 2
045668 TIMR S2 timeout
045668 VOTE S2 start vote T14
045668 PSST S2 persist
045669 TIMR S2 reset 155ms
046143 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
046143 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
046144 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
046144 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
047146 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
047146 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
047147 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
047147 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
047229 TIMR S2 timeout
047229 VOTE S2 start vote T15
047230 PSST S2 persist
047230 TIMR S2 reset 234ms
047581 TIMR S0 timeout
047581 VOTE S0 start vote T17
047581 PSST S0 persist
047582 TIMR S0 reset 283ms
047583 VOTE S4 -> S0 vote
047583 TIMR S4 reset 209ms
047583 PSST S4 persist
047584 VOTE S1 -> S0 not vote: LLT 1 > 1 | LLI 2 > 1 
047584 PSST S1 persist
047584 VOTE S0 <- S4 votes 2
047715 TIMR S1 timeout
047715 VOTE S1 start vote T16
047716 PSST S1 persist
047716 TIMR S1 reset 309ms
047717 VOTE S4 -> S1 not vote: T16 < T17
047717 PSST S4 persist
047718 TERM S1 update T16 to T17
047718 PSST S1 persist
047718 VOTE S0 -> S1 not vote: T16 < T17
047718 PSST S0 persist
048148 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
048149 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
048149 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
048149 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
049153 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
049153 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
049153 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
049153 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
049572 TIMR S2 timeout
049573 VOTE S2 start vote T16
049574 PSST S2 persist
049574 TIMR S2 reset 346ms
049676 TIMR S4 timeout
049677 VOTE S4 start vote T18
049677 PSST S4 persist
049677 TIMR S4 reset 302ms
049679 VOTE S0 -> S4 vote
049679 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
049679 PSST S1 persist
049679 TIMR S0 reset 283ms
049680 PSST S0 persist
049681 VOTE S4 <- S0 votes 2
050154 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
050154 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
050154 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
050155 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
050815 TIMR S1 timeout
050815 VOTE S1 start vote T18
050816 PSST S1 persist
050816 TIMR S1 reset 207ms
050817 VOTE S4 -> S1 not vote: vote S4
050817 PSST S4 persist
050818 VOTE S0 -> S1 not vote: vote S4
050819 PSST S0 persist
051162 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
051163 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
051163 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
051163 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
052173 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
052173 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
052174 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
052174 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
052513 TIMR S0 timeout
052514 VOTE S0 start vote T19
052515 PSST S0 persist
052515 TIMR S0 reset 173ms
052516 VOTE S4 -> S0 vote
052516 TIMR S4 reset 303ms
052517 PSST S4 persist
052517 VOTE S1 -> S0 not vote: LLT 1 > 1 | LLI 2 > 1 
052517 PSST S1 persist
052517 VOTE S0 <- S4 votes 2
052896 TIMR S1 timeout
052896 VOTE S1 start vote T19
052897 PSST S1 persist
052897 TIMR S1 reset 189ms
052899 VOTE S4 -> S1 not vote: vote S0
052899 PSST S4 persist
052900 VOTE S0 -> S1 not vote: vote S0
052900 PSST S0 persist
053034 TIMR S2 timeout
053035 VOTE S2 start vote T17
053035 PSST S2 persist
053035 TIMR S2 reset 157ms
053184 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
053184 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
053184 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
053184 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
054185 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
054185 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
054186 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
054186 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
054248 TIMR S0 timeout
054248 VOTE S0 start vote T20
054248 PSST S0 persist
054248 TIMR S0 reset 319ms
054250 VOTE S4 -> S0 vote
054250 TIMR S4 reset 257ms
054250 PSST S4 persist
054251 VOTE S1 -> S0 not vote: LLT 1 > 1 | LLI 2 > 1 
054251 PSST S1 persist
054251 VOTE S0 <- S4 votes 2
054608 TIMR S2 timeout
054609 VOTE S2 start vote T18
054609 PSST S2 persist
054609 TIMR S2 reset 224ms
054797 TIMR S1 timeout
054797 VOTE S1 start vote T20
054797 PSST S1 persist
054797 TIMR S1 reset 309ms
054799 VOTE S0 -> S1 not vote: vote S0
054799 PSST S0 persist
054800 VOTE S4 -> S1 not vote: vote S0
054801 PSST S4 persist
055196 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
055196 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
055196 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
055196 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
056199 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
056200 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
056200 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
056200 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
056830 TIMR S4 timeout
056831 VOTE S4 start vote T21
056831 PSST S4 persist
056831 TIMR S4 reset 199ms
056833 VOTE S0 -> S4 vote
056833 TIMR S0 reset 286ms
056833 PSST S0 persist
056833 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
056833 PSST S1 persist
056834 VOTE S4 <- S0 votes 2
056854 TIMR S2 timeout
056854 VOTE S2 start vote T19
056854 PSST S2 persist
056854 TIMR S2 reset 177ms
057207 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
057207 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
057207 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
057207 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
057898 TIMR S1 timeout
057899 VOTE S1 start vote T21
057899 PSST S1 persist
057899 TIMR S1 reset 179ms
057901 VOTE S4 -> S1 not vote: vote S4
057902 PSST S4 persist
057902 VOTE S0 -> S1 not vote: vote S4
057902 PSST S0 persist
058210 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
058211 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
058211 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
058211 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
058632 TIMR S2 timeout
058632 VOTE S2 start vote T20
058633 PSST S2 persist
058633 TIMR S2 reset 305ms
058825 TIMR S4 timeout
058825 VOTE S4 start vote T22
058826 PSST S4 persist
058826 TIMR S4 reset 293ms
058829 VOTE S0 -> S4 vote
058829 TIMR S0 reset 150ms
058829 PSST S0 persist
058830 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
058830 VOTE S4 <- S0 votes 2
058830 PSST S1 persist
059222 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
059221 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
059222 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
059222 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
059690 TIMR S1 timeout
059690 VOTE S1 start vote T22
059691 PSST S1 persist
059691 TIMR S1 reset 306ms
059692 VOTE S4 -> S1 not vote: vote S4
059693 PSST S4 persist
059693 VOTE S0 -> S1 not vote: vote S4
059694 PSST S0 persist
060230 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
060231 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
060231 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
060231 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
060337 TIMR S0 timeout
060337 VOTE S0 start vote T23
060338 PSST S0 persist
060338 TIMR S0 reset 217ms
060339 VOTE S4 -> S0 vote
060339 TIMR S4 reset 162ms
060339 PSST S4 persist
060340 VOTE S0 <- S4 votes 2
060340 VOTE S1 -> S0 not vote: LLT 1 > 1 | LLI 2 > 1 
060341 PSST S1 persist
061240 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
061241 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
061241 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
061241 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
061684 TIMR S2 timeout
061685 VOTE S2 start vote T21
061685 PSST S2 persist
061685 TIMR S2 reset 325ms
061964 TIMR S4 timeout
061965 VOTE S4 start vote T24
061965 PSST S4 persist
061965 TIMR S4 reset 177ms
061968 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
061968 VOTE S0 -> S4 vote
061969 TIMR S0 reset 197ms
061969 PSST S0 persist
061968 PSST S1 persist
061971 VOTE S4 <- S0 votes 2
062241 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
062242 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
062241 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
062241 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
062751 TIMR S1 timeout
062752 VOTE S1 start vote T23
062752 PSST S1 persist
062752 TIMR S1 reset 265ms
062755 VOTE S0 -> S1 not vote: T23 < T24
062756 PSST S0 persist
062755 VOTE S4 -> S1 not vote: T23 < T24
062757 TERM S1 update T23 to T24
062758 PSST S4 persist
062758 PSST S1 persist
063251 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
063253 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
063253 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
063254 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
063741 TIMR S4 timeout
063741 VOTE S4 start vote T25
063742 PSST S4 persist
063742 TIMR S4 reset 271ms
063747 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
063748 PSST S1 persist
063747 VOTE S0 -> S4 vote
063749 TIMR S0 reset 187ms
063750 PSST S0 persist
063751 VOTE S4 <- S0 votes 2
064259 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
064260 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
064259 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
064260 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
064940 TIMR S2 timeout
064940 VOTE S2 start vote T22
064941 PSST S2 persist
064941 TIMR S2 reset 294ms
065268 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
065269 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
065269 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
065270 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
065407 TIMR S1 timeout
065408 VOTE S1 start vote T25
065408 PSST S1 persist
065408 TIMR S1 reset 323ms
065410 VOTE S4 -> S1 not vote: vote S4
065411 PSST S4 persist
065412 VOTE S0 -> S1 not vote: vote S4
065413 PSST S0 persist
065621 TIMR S0 timeout
065621 VOTE S0 start vote T26
065622 PSST S0 persist
065622 TIMR S0 reset 328ms
065625 VOTE S4 -> S0 vote
065625 TIMR S4 reset 256ms
065625 PSST S4 persist
065626 VOTE S0 <- S4 votes 2
065627 VOTE S1 -> S0 not vote: LLT 1 > 1 | LLI 2 > 1 
065628 PSST S1 persist
066276 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
066277 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
066278 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
066276 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
067285 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
067285 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
067286 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
067287 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
067885 TIMR S2 timeout
067885 VOTE S2 start vote T23
067886 PSST S2 persist
067886 TIMR S2 reset 318ms
068194 TIMR S4 timeout
068194 VOTE S4 start vote T27
068195 PSST S4 persist
068195 TIMR S4 reset 274ms
068198 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
068199 PSST S1 persist
068199 VOTE S0 -> S4 vote
068199 TIMR S0 reset 265ms
068200 PSST S0 persist
068201 VOTE S4 <- S0 votes 2
068288 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
068288 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
068289 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
068289 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
068645 TIMR S1 timeout
068645 VOTE S1 start vote T26
068645 PSST S1 persist
068645 TIMR S1 reset 264ms
068648 VOTE S4 -> S1 not vote: T26 < T27
068648 PSST S4 persist
068649 VOTE S0 -> S1 not vote: T26 < T27
068649 PSST S0 persist
068649 TERM S1 update T26 to T27
068650 PSST S1 persist
069291 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
069292 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
069293 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
069293 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
070293 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
070293 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
070294 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
070294 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
070860 TIMR S0 timeout
070860 VOTE S0 start vote T28
070861 PSST S0 persist
070861 TIMR S0 reset 312ms
070863 VOTE S4 -> S0 vote
070863 TIMR S4 reset 233ms
070863 PSST S4 persist
070864 VOTE S1 -> S0 not vote: LLT 1 > 1 | LLI 2 > 1 
070865 PSST S1 persist
070864 VOTE S0 <- S4 votes 2
071071 TIMR S2 timeout
071071 VOTE S2 start vote T24
071072 PSST S2 persist
071072 TIMR S2 reset 179ms
071290 TIMR S1 timeout
071290 VOTE S1 start vote T28
071291 PSST S1 persist
071291 TIMR S1 reset 239ms
071293 VOTE S4 -> S1 not vote: vote S0
071294 PSST S4 persist
071293 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
071294 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
071294 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
071295 VOTE S0 -> S1 not vote: vote S0
071294 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
071295 PSST S0 persist
072297 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
072297 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
072298 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
072297 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
072868 TIMR S2 timeout
072869 VOTE S2 start vote T25
072869 PSST S2 persist
072869 TIMR S2 reset 252ms
073198 TIMR S4 timeout
073198 VOTE S4 start vote T29
073199 PSST S4 persist
073199 TIMR S4 reset 200ms
073201 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
073201 PSST S1 persist
073202 VOTE S0 -> S4 vote
073202 TIMR S0 reset 248ms
073202 PSST S0 persist
073203 VOTE S4 <- S0 votes 2
073300 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
073300 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
073300 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
073301 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
073690 TIMR S1 timeout
073690 VOTE S1 start vote T29
073691 PSST S1 persist
073691 TIMR S1 reset 157ms
073693 VOTE S4 -> S1 not vote: vote S4
073694 PSST S4 persist
073695 VOTE S0 -> S1 not vote: vote S4
073695 PSST S0 persist
074310 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
074310 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
074311 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
074310 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
075207 TIMR S4 timeout
075207 VOTE S4 start vote T30
075207 PSST S4 persist
075207 TIMR S4 reset 342ms
075209 VOTE S0 -> S4 vote
075209 TIMR S0 reset 153ms
075209 VOTE S1 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
075209 PSST S0 persist
075210 PSST S1 persist
075210 VOTE S4 <- S0 votes 2
075269 TIMR S1 timeout
075269 VOTE S1 start vote T30
075270 PSST S1 persist
075270 TIMR S1 reset 179ms
075271 VOTE S4 -> S1 not vote: vote S4
075271 PSST S4 persist
075272 VOTE S0 -> S1 not vote: vote S4
075272 PSST S0 persist
075312 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
075312 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
075312 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
075313 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
075393 TIMR S2 timeout
075394 VOTE S2 start vote T26
075394 PSST S2 persist
075394 TIMR S2 reset 205ms
076315 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
076315 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
076315 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
076316 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
076743 TIMR S0 timeout
076743 VOTE S0 start vote T31
076743 PSST S0 persist
076744 TIMR S0 reset 288ms
076745 VOTE S4 -> S0 vote
076745 TIMR S4 reset 324ms
076745 PSST S4 persist
076746 VOTE S0 <- S4 votes 2
076747 VOTE S1 -> S0 not vote: LLT 1 > 1 | LLI 2 > 1 
076747 PSST S1 persist
077064 TIMR S1 timeout
077064 VOTE S1 start vote T31
077065 PSST S1 persist
077065 TIMR S1 reset 225ms
077066 VOTE S4 -> S1 not vote: vote S0
077067 PSST S4 persist
077067 VOTE S0 -> S1 not vote: vote S0
077067 PSST S0 persist
077318 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
077318 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
077318 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
077319 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
077447 TIMR S2 timeout
077448 VOTE S2 start vote T27
077448 PSST S2 persist
077448 TIMR S2 reset 188ms
078320 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
078321 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
078321 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
078321 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
079319 TIMR S1 timeout
079320 VOTE S1 start vote T32
079320 PSST S1 persist
079320 TIMR S1 reset 213ms
079323 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
079323 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
079323 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
079324 VOTE S4 -> S1 vote
079324 TIMR S4 reset 183ms
079324 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
079324 PSST S4 persist
079324 VOTE S0 -> S1 vote
079325 TIMR S0 reset 191ms
079325 PSST S0 persist
079326 VOTE S1 <- S0 votes 2
079326 VOTE S1 <- S4 votes 3
079326 VOTE S1 win vote T32
079331 TIMR S2 timeout
079331 VOTE S2 start vote T28
079331 PSST S2 persist
079331 TIMR S2 reset 237ms
079363 APPD S1 start append {13 32} at 3
079364 PSST S1 persist
080330 LEAD S1 -> S4 T32 PLI3 PLT32 LC0 []
080330 LEAD S1 -> S2 T32 PLI3 PLT32 LC0 []
080331 LEAD S1 -> S3 T32 PLI3 PLT32 LC0 []
080331 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
080332 LEAD S1 -> S0 T32 PLI3 PLT32 LC0 []
080332 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
080332 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
080332 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
080333 FOLL S4 <- S1 T32 PLI3 PLT32 LC0 []
080334 TIMR S4 reset 347ms
080334 FOLL S4 LI1 < PLI3 Xlen2
080334 FOLL S0 <- S1 T32 PLI3 PLT32 LC0 []
080334 TIMR S0 reset 306ms
080335 FOLL S0 LI1 < PLI3 Xlen2
080336 LEAD S1 -> S4 T32 PLI1 PLT1 LC0 [{12 1} {13 32}]
080337 LEAD S1 -> S0 T32 PLI1 PLT1 LC0 [{12 1} {13 32}]
080338 FOLL S4 <- S1 T32 PLI1 PLT1 LC0 [{12 1} {13 32}]
080338 TIMR S4 reset 315ms
080338 APPD S4 append {12 1} at 2
080338 APPD S4 append {13 32} at 3
080338 PSST S4 persist
080338 FOLL S0 <- S1 T32 PLI1 PLT1 LC0 [{12 1} {13 32}]
080339 TIMR S0 reset 311ms
080339 APPD S0 append {12 1} at 2
080339 APPD S0 append {13 32} at 3
080339 PSST S0 persist
081331 LEAD S1 -> S4 T32 PLI3 PLT32 LC3 []
081331 LEAD S1 -> S0 T32 PLI3 PLT32 LC3 []
081332 LEAD S1 -> S2 T32 PLI3 PLT32 LC3 []
081332 LEAD S3 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
081332 LEAD S3 -> S1 T1 PLI2 PLT1 LC2 []
081333 LEAD S3 -> S2 T1 PLI2 PLT1 LC2 []
081333 LEAD S3 -> S0 T1 PLI1 PLT1 LC2 [{12 1}]
081333 FOLL S4 <- S1 T32 PLI3 PLT32 LC3 []
081333 TIMR S4 reset 196ms
081332 APPL S1 apply 11 at 1
081333 APPL S1 apply 12 at 2
081333 APPL S1 apply 13 at 3
081333 PSST S4 persist
081333 FOLL S0 <- S1 T32 PLI3 PLT32 LC3 []
081333 TIMR S0 reset 160ms
081333 APPL S4 apply 11 at 1
081334 APPL S4 apply 12 at 2
081334 APPL S4 apply 13 at 3
081334 PSST S0 persist
081333 LEAD S1 -> S3 T32 PLI3 PLT32 LC3 []
081334 APPL S0 apply 11 at 1
081334 APPL S0 apply 12 at 2
081334 APPL S0 apply 13 at 3
081433 TEST S2 connect
081434 TEST S3 connect
081434 APPD S1 start append {14 32} at 4
081434 PSST S1 persist
081456 TIMR S1 timeout
081472 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
081472 TERM S1 T32 ignore T1
081474 TERM S3 update T1 to T32
081475 PSST S3 persist
081707 TIMR S2 timeout
081708 VOTE S2 start vote T29
081708 PSST S2 persist
081708 TIMR S2 reset 153ms
081710 VOTE S4 -> S2 not vote: T29 < T32
081711 PSST S4 persist
081711 VOTE S0 -> S2 not vote: T29 < T32
081711 VOTE S1 -> S2 not vote: T29 < T32
081711 PSST S0 persist
081712 PSST S1 persist
081712 TERM S2 update T29 to T32
081712 PSST S2 persist
081712 VOTE S3 -> S2 not vote: T29 < T32
081712 PSST S3 persist
081788 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
081788 TERM S1 T32 ignore T1
081792 FOLL S4 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
081792 TERM S4 T32 ignore T1
081861 FOLL S2 <- S3 T1 PLI2 PLT1 LC2 []
081861 TERM S2 T32 ignore T1
081861 FOLL S4 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
081862 TERM S4 T32 ignore T1
081873 FOLL S0 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
081874 TERM S0 T32 ignore T1
081981 FOLL S0 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
081981 TERM S0 T32 ignore T1
082014 FOLL S4 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
082014 TERM S4 T32 ignore T1
082068 FOLL S0 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
082068 TERM S0 T32 ignore T1
082101 FOLL S4 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
082102 TERM S4 T32 ignore T1
082143 FOLL S4 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
082144 TERM S4 T32 ignore T1
082218 FOLL S0 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
082219 TERM S0 T32 ignore T1
082272 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
082272 TERM S1 T32 ignore T1
082336 LEAD S1 -> S4 T32 PLI3 PLT32 LC3 [{14 32}]
082337 LEAD S1 -> S2 T32 PLI3 PLT32 LC3 [{14 32}]
082337 LEAD S1 -> S3 T32 PLI3 PLT32 LC3 [{14 32}]
082338 FOLL S4 <- S1 T32 PLI3 PLT32 LC3 [{14 32}]
082338 FOLL S2 <- S1 T32 PLI3 PLT32 LC3 [{14 32}]
082338 TIMR S4 reset 227ms
082338 TIMR S2 reset 254ms
082338 APPD S4 append {14 32} at 4
082338 FOLL S2 LI2 < PLI3 Xlen3
082338 PSST S4 persist
082337 LEAD S1 -> S0 T32 PLI3 PLT32 LC3 [{14 32}]
082339 LEAD S1 -> S2 T32 PLI2 PLT1 LC3 [{13 32} {14 32}]
082340 FOLL S3 <- S1 T32 PLI3 PLT32 LC3 [{14 32}]
082340 TIMR S3 reset 332ms
082340 FOLL S3 LI2 < PLI3 Xlen3
082340 LEAD S1 -> S3 T32 PLI2 PLT1 LC3 [{13 32} {14 32}]
082340 FOLL S0 <- S1 T32 PLI3 PLT32 LC3 [{14 32}]
082341 FOLL S2 <- S1 T32 PLI2 PLT1 LC3 [{13 32} {14 32}]
082341 TIMR S2 reset 223ms
082341 APPD S2 append {13 32} at 3
082341 APPD S2 append {14 32} at 4
082342 PSST S2 persist
082341 TIMR S0 reset 308ms
082342 FOLL S3 <- S1 T32 PLI2 PLT1 LC3 [{13 32} {14 32}]
082342 TIMR S3 reset 283ms
082342 APPD S3 append {13 32} at 3
082342 APPD S0 append {14 32} at 4
082343 PSST S0 persist
082342 APPL S2 apply 13 at 3
082342 APPD S3 append {14 32} at 4
082343 PSST S3 persist
082344 APPL S3 apply 13 at 3
082659 FOLL S0 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
082659 TERM S0 T32 ignore T1
082659 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
082660 TERM S1 T32 ignore T1
082804 FOLL S4 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
082804 TERM S4 T32 ignore T1
083109 FOLL S4 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
083110 TERM S4 T32 ignore T1
083119 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
083120 TERM S1 T32 ignore T1
083249 FOLL S0 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
083249 TERM S0 T32 ignore T1
083342 LEAD S1 -> S4 T32 PLI4 PLT32 LC4 []
083342 LEAD S1 -> S0 T32 PLI4 PLT32 LC4 []
083343 LEAD S1 -> S2 T32 PLI4 PLT32 LC4 []
083343 APPL S1 apply 14 at 4
083343 LEAD S1 -> S3 T32 PLI4 PLT32 LC4 []
083344 FOLL S0 <- S1 T32 PLI4 PLT32 LC4 []
083344 TIMR S0 reset 320ms
083344 FOLL S2 <- S1 T32 PLI4 PLT32 LC4 []
083344 TIMR S2 reset 219ms
083344 PSST S0 persist
083344 PSST S2 persist
083345 FOLL S4 <- S1 T32 PLI4 PLT32 LC4 []
083345 TIMR S4 reset 180ms
083345 APPL S2 apply 14 at 4
083345 APPL S0 apply 14 at 4
083345 PSST S4 persist
083349 FOLL S3 <- S1 T32 PLI4 PLT32 LC4 []
083350 TIMR S3 reset 167ms
083350 PSST S3 persist
083352 APPL S3 apply 14 at 4
083351 APPL S4 apply 14 at 4
083391 FOLL S4 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
083391 TERM S4 T32 ignore T1
084004 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
084004 TERM S1 T32 ignore T1
084129 FOLL S4 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
084129 TERM S4 T32 ignore T1
084343 LEAD S1 -> S4 T32 PLI4 PLT32 LC4 []
084344 LEAD S1 -> S2 T32 PLI4 PLT32 LC4 []
084344 LEAD S1 -> S0 T32 PLI4 PLT32 LC4 []
084344 LEAD S1 -> S3 T32 PLI4 PLT32 LC4 []
084346 FOLL S4 <- S1 T32 PLI4 PLT32 LC4 []
084346 TIMR S4 reset 323ms
084346 FOLL S0 <- S1 T32 PLI4 PLT32 LC4 []
084346 TIMR S0 reset 150ms
084346 PSST S4 persist
084346 PSST S0 persist
084346 FOLL S2 <- S1 T32 PLI4 PLT32 LC4 []
084346 TIMR S2 reset 193ms
084346 FOLL S3 <- S1 T32 PLI4 PLT32 LC4 []
084346 TIMR S3 reset 314ms
084346 PSST S2 persist
084346 PSST S3 persist
084602 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
084602 TERM S1 T32 ignore T1
084685 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
084685 TERM S1 T32 ignore T1
084766 FOLL S4 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
084766 TERM S4 T32 ignore T1
084978 FOLL S0 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
084979 TERM S0 T32 ignore T1
084979 FOLL S2 <- S3 T1 PLI2 PLT1 LC2 []
084979 TERM S2 T32 ignore T1
085236 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
085236 TERM S1 T32 ignore T1
085351 LEAD S1 -> S4 T32 PLI4 PLT32 LC4 []
085352 LEAD S1 -> S2 T32 PLI4 PLT32 LC4 []
085352 LEAD S1 -> S0 T32 PLI4 PLT32 LC4 []
085352 LEAD S1 -> S3 T32 PLI4 PLT32 LC4 []
085353 FOLL S4 <- S1 T32 PLI4 PLT32 LC4 []
085353 TIMR S4 reset 252ms
085353 FOLL S2 <- S1 T32 PLI4 PLT32 LC4 []
085353 FOLL S3 <- S1 T32 PLI4 PLT32 LC4 []
085353 TIMR S2 reset 238ms
085353 PSST S4 persist
085353 TIMR S3 reset 274ms
085354 PSST S2 persist
085354 PSST S3 persist
085354 FOLL S0 <- S1 T32 PLI4 PLT32 LC4 []
085354 TIMR S0 reset 329ms
085354 PSST S0 persist
085711 FOLL S4 <- S3 T1 PLI1 PLT1 LC1 [{12 1}]
085711 TERM S4 T32 ignore T1
086026 FOLL S0 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
086027 TERM S0 T32 ignore T1
086094 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
086094 TERM S1 T32 ignore T1
086360 LEAD S1 -> S4 T32 PLI4 PLT32 LC4 []
086360 LEAD S1 -> S3 T32 PLI4 PLT32 LC4 []
086360 LEAD S1 -> S2 T32 PLI4 PLT32 LC4 []
086362 FOLL S3 <- S1 T32 PLI4 PLT32 LC4 []
086362 TIMR S3 reset 298ms
086362 PSST S3 persist
086362 FOLL S4 <- S1 T32 PLI4 PLT32 LC4 []
086362 TIMR S4 reset 223ms
086363 PSST S4 persist
086360 LEAD S1 -> S0 T32 PLI4 PLT32 LC4 []
086363 FOLL S2 <- S1 T32 PLI4 PLT32 LC4 []
086363 TIMR S2 reset 336ms
086363 PSST S2 persist
086365 FOLL S0 <- S1 T32 PLI4 PLT32 LC4 []
086365 TIMR S0 reset 311ms
086365 PSST S0 persist
086479 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
086479 TERM S1 T32 ignore T1
086514 FOLL S2 <- S3 T1 PLI2 PLT1 LC2 []
086514 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
086515 TERM S1 T32 ignore T1
086515 TERM S2 T32 ignore T1
086596 FOLL S2 <- S1 T32 PLI3 PLT32 LC3 []
086597 TIMR S2 reset 243ms
086597 PSST S2 persist
086666 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
086666 TERM S1 T32 ignore T1
086835 FOLL S2 <- S3 T1 PLI2 PLT1 LC2 []
086835 TERM S2 T32 ignore T1
086845 FOLL S4 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
086846 TERM S4 T32 ignore T1
087045 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
087045 TERM S1 T32 ignore T1
087207 FOLL S2 <- S3 T1 PLI2 PLT1 LC2 []
087207 TERM S2 T32 ignore T1
087347 FOLL S2 <- S3 T1 PLI2 PLT1 LC2 []
087347 TERM S2 T32 ignore T1
087367 LEAD S1 -> S4 T32 PLI4 PLT32 LC4 []
087368 LEAD S1 -> S2 T32 PLI4 PLT32 LC4 []
087368 LEAD S1 -> S0 T32 PLI4 PLT32 LC4 []
087368 LEAD S1 -> S3 T32 PLI4 PLT32 LC4 []
087370 FOLL S2 <- S1 T32 PLI4 PLT32 LC4 []
087370 TIMR S2 reset 317ms
087370 FOLL S0 <- S1 T32 PLI4 PLT32 LC4 []
087370 TIMR S0 reset 330ms
087370 PSST S2 persist
087370 PSST S0 persist
087369 FOLL S4 <- S1 T32 PLI4 PLT32 LC4 []
087371 TIMR S4 reset 213ms
087371 PSST S4 persist
087372 FOLL S3 <- S1 T32 PLI4 PLT32 LC4 []
087372 TIMR S3 reset 340ms
087372 PSST S3 persist
087513 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
087513 TERM S1 T32 ignore T1
087921 FOLL S4 <- S3 T1 PLI1 PLT1 LC2 [{12 1}]
087921 TERM S4 T32 ignore T1
088276 FOLL S1 <- S3 T1 PLI2 PLT1 LC2 []
088276 TERM S1 T32 ignore T1
088365 TEST S2 disconnect
088365 TEST S3 disconnect
088365 APPD S1 start append {15 32} at 5
088366 PSST S1 persist
088376 LEAD S1 -> S4 T32 PLI4 PLT32 LC4 [{15 32}]
088377 LEAD S1 -> S2 T32 PLI4 PLT32 LC4 [{15 32}]
088377 LEAD S1 -> S3 T32 PLI4 PLT32 LC4 [{15 32}]
088378 LEAD S1 -> S0 T32 PLI4 PLT32 LC4 [{15 32}]
088380 FOLL S4 <- S1 T32 PLI4 PLT32 LC4 [{15 32}]
088380 TIMR S4 reset 330ms
088380 APPD S4 append {15 32} at 5
088380 PSST S4 persist
088381 FOLL S0 <- S1 T32 PLI4 PLT32 LC4 [{15 32}]
088381 TIMR S0 reset 174ms
088382 APPD S0 append {15 32} at 5
088383 PSST S0 persist
089381 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
089381 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
089381 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
089383 FOLL S4 <- S1 T32 PLI5 PLT32 LC5 []
089383 TIMR S4 reset 254ms
089384 PSST S4 persist
089384 FOLL S0 <- S1 T32 PLI5 PLT32 LC5 []
089384 TIMR S0 reset 349ms
089384 APPL S4 apply 15 at 5
089381 APPL S1 apply 15 at 5
089385 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
089384 PSST S0 persist
089385 APPL S0 apply 15 at 5
089404 TEST S1 disconnect
089404 TEST S4 disconnect
089404 TEST S0 disconnect
089404 TEST S2 disconnect
089404 KILL S2 killed
089406 TEST S3 disconnect
089407 KILL S3 killed
089407 TEST S2 connect
089407 TEST S3 connect
090388 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
090388 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
090388 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
090388 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
090548 TIMR S2 timeout
090548 VOTE S2 start vote T33
090549 PSST S2 persist
090549 TIMR S2 reset 250ms
090781 TIMR S3 timeout
090781 VOTE S3 start vote T33
090782 PSST S3 persist
090782 TIMR S3 reset 305ms
091398 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
091398 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
091399 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
091399 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
091754 TIMR S2 timeout
091754 VOTE S2 start vote T33
091755 PSST S2 persist
091755 TIMR S2 reset 233ms
091757 VOTE S3 -> S2 vote
091757 TIMR S3 reset 298ms
091758 PSST S3 persist
091759 VOTE S2 <- S3 votes 2
091928 TIMR S4 timeout
091928 VOTE S4 start vote T33
091929 PSST S4 persist
091929 TIMR S4 reset 325ms
092401 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
092402 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
092402 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
092402 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
092877 TIMR S0 timeout
092878 VOTE S0 start vote T33
092878 PSST S0 persist
092878 TIMR S0 reset 153ms
093411 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
093412 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
093412 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
093412 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
094086 TIMR S2 timeout
094086 VOTE S2 start vote T34
094087 PSST S2 persist
094087 TIMR S2 reset 251ms
094089 VOTE S3 -> S2 vote
094089 TIMR S3 reset 289ms
094089 PSST S3 persist
094090 VOTE S2 <- S3 votes 2
094416 TIMR S0 timeout
094416 VOTE S0 start vote T34
094416 PSST S0 persist
094416 TIMR S0 reset 303ms
094416 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
094417 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
094417 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
094417 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
095190 TIMR S4 timeout
095191 VOTE S4 start vote T34
095191 PSST S4 persist
095191 TIMR S4 reset 265ms
095423 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
095424 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
095423 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
095424 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
096428 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
096429 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
096429 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
096429 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
096604 TIMR S2 timeout
096604 VOTE S2 start vote T35
096605 PSST S2 persist
096605 TIMR S2 reset 180ms
096607 VOTE S3 -> S2 vote
096607 TIMR S3 reset 161ms
096607 PSST S3 persist
096608 VOTE S2 <- S3 votes 2
097429 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
097430 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
097430 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
097430 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
097453 TIMR S0 timeout
097453 VOTE S0 start vote T35
097454 PSST S0 persist
097454 TIMR S0 reset 210ms
097850 TIMR S4 timeout
097850 VOTE S4 start vote T35
097850 PSST S4 persist
097850 TIMR S4 reset 182ms
098220 TIMR S3 timeout
098220 VOTE S3 start vote T36
098222 PSST S3 persist
098222 TIMR S3 reset 312ms
098224 VOTE S2 -> S3 vote
098224 TIMR S2 reset 324ms
098224 PSST S2 persist
098225 VOTE S3 <- S2 votes 2
098433 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
098434 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
098434 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
098434 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
099408 TEST S4 disconnect
099408 KILL S4 killed
099410 TEST S4 connect
099440 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
099441 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
099441 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
099441 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
099558 TIMR S0 timeout
099558 VOTE S0 start vote T36
099558 PSST S0 persist
099558 TIMR S0 reset 344ms
099678 TIMR S4 timeout
099678 VOTE S4 start vote T36
099679 PSST S4 persist
099679 TIMR S4 reset 287ms
100448 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
100448 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
100448 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
100448 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
101343 TIMR S3 timeout
101343 VOTE S3 start vote T37
101344 PSST S3 persist
101344 TIMR S3 reset 229ms
101346 VOTE S2 -> S3 vote
101346 TIMR S2 reset 233ms
101346 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
101346 PSST S2 persist
101347 PSST S4 persist
101347 VOTE S3 <- S2 votes 2
101453 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
101453 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
101454 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
101453 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
102454 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
102454 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
102454 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
102455 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
102831 TIMR S4 timeout
102831 VOTE S4 start vote T36
102832 PSST S4 persist
102832 TIMR S4 reset 174ms
102834 VOTE S3 -> S4 not vote: T36 < T37
102834 PSST S3 persist
102836 VOTE S2 -> S4 not vote: T36 < T37
102836 PSST S2 persist
102836 TERM S4 update T36 to T37
102836 PSST S4 persist
103005 TIMR S0 timeout
103006 VOTE S0 start vote T37
103006 PSST S0 persist
103006 TIMR S0 reset 280ms
103464 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
103464 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
103464 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
103464 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
103637 TIMR S3 timeout
103637 VOTE S3 start vote T38
103638 PSST S3 persist
103638 TIMR S3 reset 267ms
103640 VOTE S2 -> S3 vote
103641 TIMR S2 reset 165ms
103641 PSST S2 persist
103642 VOTE S3 <- S2 votes 2
103640 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
103643 PSST S4 persist
104479 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
104479 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
104479 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
104479 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
104581 TIMR S4 timeout
104581 VOTE S4 start vote T38
104581 PSST S4 persist
104581 TIMR S4 reset 188ms
104583 VOTE S3 -> S4 not vote: vote S3
104583 PSST S3 persist
104585 VOTE S2 -> S4 not vote: vote S3
104585 PSST S2 persist
105300 TIMR S2 timeout
105301 VOTE S2 start vote T39
105301 PSST S2 persist
105301 TIMR S2 reset 276ms
105303 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
105304 PSST S4 persist
105304 VOTE S3 -> S2 vote
105304 TIMR S3 reset 201ms
105305 PSST S3 persist
105306 VOTE S2 <- S3 votes 2
105485 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
105486 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
105487 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
105486 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
105813 TIMR S0 timeout
105813 VOTE S0 start vote T38
105814 PSST S0 persist
105814 TIMR S0 reset 334ms
106469 TIMR S4 timeout
106469 VOTE S4 start vote T39
106470 PSST S4 persist
106470 TIMR S4 reset 182ms
106473 VOTE S3 -> S4 not vote: vote S2
106473 PSST S3 persist
106474 VOTE S2 -> S4 not vote: vote S2
106474 PSST S2 persist
106493 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
106493 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
106495 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
106495 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
107319 TIMR S3 timeout
107320 VOTE S3 start vote T40
107320 PSST S3 persist
107320 TIMR S3 reset 170ms
107322 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
107324 VOTE S2 -> S3 vote
107324 PSST S4 persist
107324 TIMR S2 reset 215ms
107327 PSST S2 persist
107328 VOTE S3 <- S2 votes 2
107502 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
107503 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
107504 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
107504 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
108295 TIMR S4 timeout
108296 VOTE S4 start vote T40
108297 PSST S4 persist
108297 TIMR S4 reset 329ms
108300 VOTE S3 -> S4 not vote: vote S3
108301 PSST S3 persist
108301 VOTE S2 -> S4 not vote: vote S3
108302 PSST S2 persist
108513 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
108513 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
108513 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
108514 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
109024 TIMR S3 timeout
109024 VOTE S3 start vote T41
109027 PSST S3 persist
109027 TIMR S3 reset 177ms
109032 VOTE S2 -> S3 vote
109032 TIMR S2 reset 265ms
109032 PSST S2 persist
109033 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
109034 VOTE S3 <- S2 votes 2
109034 PSST S4 persist
109155 TIMR S0 timeout
109155 VOTE S0 start vote T39
109156 PSST S0 persist
109156 TIMR S0 reset 238ms
109523 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
109523 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
109524 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
109523 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
110529 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
110529 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
110530 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
110530 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
110801 TIMR S3 timeout
110801 VOTE S3 start vote T42
110802 PSST S3 persist
110802 TIMR S3 reset 197ms
110804 VOTE S2 -> S3 vote
110804 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
110805 PSST S4 persist
110804 TIMR S2 reset 251ms
110805 PSST S2 persist
110806 VOTE S3 <- S2 votes 2
111533 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
111534 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
111534 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
111533 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
111546 TIMR S0 timeout
111547 VOTE S0 start vote T40
111547 PSST S0 persist
111547 TIMR S0 reset 235ms
111591 TIMR S4 timeout
111591 VOTE S4 start vote T41
111592 PSST S4 persist
111592 TIMR S4 reset 261ms
111593 VOTE S3 -> S4 not vote: T41 < T42
111594 PSST S3 persist
111594 VOTE S2 -> S4 not vote: T41 < T42
111595 PSST S2 persist
111594 TERM S4 update T41 to T42
111595 PSST S4 persist
112534 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
112534 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
112535 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
112535 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
112780 TIMR S3 timeout
112780 VOTE S3 start vote T43
112781 PSST S3 persist
112781 TIMR S3 reset 347ms
112783 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
112783 PSST S4 persist
112783 VOTE S2 -> S3 vote
112783 TIMR S2 reset 242ms
112783 PSST S2 persist
112784 VOTE S3 <- S2 votes 2
113539 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
113540 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
113540 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
113540 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
113901 TIMR S0 timeout
113901 VOTE S0 start vote T41
113901 PSST S0 persist
113902 TIMR S0 reset 158ms
114211 TIMR S4 timeout
114212 VOTE S4 start vote T43
114212 PSST S4 persist
114212 TIMR S4 reset 209ms
114214 VOTE S3 -> S4 not vote: vote S3
114215 PSST S3 persist
114216 VOTE S2 -> S4 not vote: vote S3
114217 PSST S2 persist
114549 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
114550 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
114550 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
114550 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
115207 TIMR S2 timeout
115207 VOTE S2 start vote T44
115207 PSST S2 persist
115208 TIMR S2 reset 340ms
115209 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
115209 PSST S4 persist
115210 VOTE S3 -> S2 vote
115210 TIMR S3 reset 305ms
115211 PSST S3 persist
115212 VOTE S2 <- S3 votes 2
115486 TIMR S0 timeout
115486 VOTE S0 start vote T42
115487 PSST S0 persist
115487 TIMR S0 reset 180ms
115553 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
115553 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
115554 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
115554 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
116310 TIMR S4 timeout
116310 VOTE S4 start vote T44
116310 PSST S4 persist
116310 TIMR S4 reset 223ms
116312 VOTE S3 -> S4 not vote: vote S2
116312 PSST S3 persist
116313 VOTE S2 -> S4 not vote: vote S2
116313 PSST S2 persist
116563 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
116563 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
116564 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
116564 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
117292 TIMR S0 timeout
117293 VOTE S0 start vote T43
117294 PSST S0 persist
117294 TIMR S0 reset 298ms
117568 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
117568 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
117568 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
117568 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
118261 TIMR S3 timeout
118261 VOTE S3 start vote T45
118262 PSST S3 persist
118262 TIMR S3 reset 153ms
118263 VOTE S2 -> S3 vote
118263 TIMR S2 reset 233ms
118263 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
118263 PSST S2 persist
118264 PSST S4 persist
118264 VOTE S3 <- S2 votes 2
118550 TIMR S4 timeout
118550 VOTE S4 start vote T45
118551 PSST S4 persist
118551 TIMR S4 reset 287ms
118553 VOTE S3 -> S4 not vote: vote S3
118553 PSST S3 persist
118553 VOTE S2 -> S4 not vote: vote S3
118554 PSST S2 persist
118573 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
118573 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
118574 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
118574 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
119576 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
119576 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
119577 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
119577 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
119798 TIMR S3 timeout
119798 VOTE S3 start vote T46
119799 PSST S3 persist
119800 TIMR S3 reset 240ms
119805 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
119805 PSST S4 persist
119805 VOTE S2 -> S3 vote
119805 TIMR S2 reset 197ms
119806 PSST S2 persist
119807 VOTE S3 <- S2 votes 2
120276 TIMR S0 timeout
120277 VOTE S0 start vote T44
120277 PSST S0 persist
120277 TIMR S0 reset 193ms
120585 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
120586 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
120586 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
120585 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
121431 TIMR S4 timeout
121431 VOTE S4 start vote T46
121432 PSST S4 persist
121432 TIMR S4 reset 344ms
121434 VOTE S3 -> S4 not vote: vote S3
121435 PSST S3 persist
121435 VOTE S2 -> S4 not vote: vote S3
121435 PSST S2 persist
121585 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
121587 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
121587 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
121587 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
121784 TIMR S2 timeout
121785 VOTE S2 start vote T47
121786 PSST S2 persist
121786 TIMR S2 reset 259ms
121787 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
121788 PSST S4 persist
121790 VOTE S3 -> S2 vote
121790 TIMR S3 reset 234ms
121790 PSST S3 persist
121791 VOTE S2 <- S3 votes 2
122216 TIMR S0 timeout
122217 VOTE S0 start vote T45
122217 PSST S0 persist
122217 TIMR S0 reset 204ms
122590 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
122590 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
122591 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
122591 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
123599 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
123599 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
123600 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
123600 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
124135 TIMR S3 timeout
124136 VOTE S3 start vote T48
124136 PSST S3 persist
124136 TIMR S3 reset 310ms
124138 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
124138 PSST S4 persist
124139 VOTE S2 -> S3 vote
124139 TIMR S2 reset 309ms
124139 PSST S2 persist
124141 VOTE S3 <- S2 votes 2
124264 TIMR S0 timeout
124265 VOTE S0 start vote T46
124265 PSST S0 persist
124265 TIMR S0 reset 336ms
124605 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
124605 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
124606 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
124606 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
124880 TIMR S4 timeout
124880 VOTE S4 start vote T47
124880 PSST S4 persist
124880 TIMR S4 reset 331ms
124882 VOTE S3 -> S4 not vote: T47 < T48
124882 PSST S3 persist
124883 TERM S4 update T47 to T48
124883 PSST S4 persist
124883 VOTE S2 -> S4 not vote: T47 < T48
124883 PSST S2 persist
125612 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
125613 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
125613 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
125614 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
126618 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
126619 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
126619 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
126620 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
127230 TIMR S2 timeout
127230 VOTE S2 start vote T49
127231 PSST S2 persist
127231 TIMR S2 reset 295ms
127232 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
127233 PSST S4 persist
127234 VOTE S3 -> S2 vote
127234 TIMR S3 reset 218ms
127234 PSST S3 persist
127235 VOTE S2 <- S3 votes 2
127626 TIMR S0 timeout
127626 VOTE S0 start vote T47
127626 PSST S0 persist
127626 TIMR S0 reset 265ms
127626 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
127627 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
127627 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
127627 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
128191 TIMR S4 timeout
128191 VOTE S4 start vote T49
128191 PSST S4 persist
128191 TIMR S4 reset 172ms
128193 VOTE S3 -> S4 not vote: vote S2
128193 PSST S3 persist
128194 VOTE S2 -> S4 not vote: vote S2
128194 PSST S2 persist
128628 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
128628 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
128629 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
128629 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
129423 TIMR S3 timeout
129424 VOTE S3 start vote T50
129424 PSST S3 persist
129424 TIMR S3 reset 166ms
129425 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
129425 PSST S4 persist
129427 VOTE S2 -> S3 vote
129427 TIMR S2 reset 253ms
129427 PSST S2 persist
129428 VOTE S3 <- S2 votes 2
129637 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
129638 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
129638 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
129638 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
129921 TIMR S4 timeout
129921 VOTE S4 start vote T50
129921 PSST S4 persist
129921 TIMR S4 reset 257ms
129923 VOTE S3 -> S4 not vote: vote S3
129923 PSST S3 persist
129924 VOTE S2 -> S4 not vote: vote S3
129925 PSST S2 persist
130279 TIMR S0 timeout
130280 VOTE S0 start vote T48
130280 PSST S0 persist
130280 TIMR S0 reset 178ms
130645 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
130645 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
130646 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
130646 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
131090 TIMR S3 timeout
131091 VOTE S3 start vote T51
131091 PSST S3 persist
131091 TIMR S3 reset 310ms
131093 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
131093 PSST S4 persist
131094 VOTE S2 -> S3 vote
131094 TIMR S2 reset 314ms
131094 PSST S2 persist
131095 VOTE S3 <- S2 votes 2
131656 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
131657 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
131657 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
131657 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
132069 TIMR S0 timeout
132070 VOTE S0 start vote T49
132070 PSST S0 persist
132070 TIMR S0 reset 348ms
132499 TIMR S4 timeout
132499 VOTE S4 start vote T51
132499 PSST S4 persist
132499 TIMR S4 reset 211ms
132501 VOTE S3 -> S4 not vote: vote S3
132501 PSST S3 persist
132503 VOTE S2 -> S4 not vote: vote S3
132504 PSST S2 persist
132668 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
132668 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
132668 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
132668 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
133670 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
133670 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
133671 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
133671 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
134194 TIMR S3 timeout
134194 VOTE S3 start vote T52
134195 PSST S3 persist
134195 TIMR S3 reset 200ms
134197 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
134197 VOTE S2 -> S3 vote
134197 TIMR S2 reset 337ms
134197 PSST S2 persist
134198 PSST S4 persist
134198 VOTE S3 <- S2 votes 2
134617 TIMR S4 timeout
134617 VOTE S4 start vote T52
134618 PSST S4 persist
134618 TIMR S4 reset 253ms
134620 VOTE S3 -> S4 not vote: vote S3
134620 PSST S3 persist
134621 VOTE S2 -> S4 not vote: vote S3
134621 PSST S2 persist
134671 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
134671 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
134671 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
134672 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
135561 TIMR S0 timeout
135561 VOTE S0 start vote T50
135561 PSST S0 persist
135561 TIMR S0 reset 257ms
135672 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
135673 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
135673 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
135674 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
136201 TIMR S3 timeout
136201 VOTE S3 start vote T53
136202 PSST S3 persist
136202 TIMR S3 reset 343ms
136203 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
136204 PSST S4 persist
136205 VOTE S2 -> S3 vote
136205 TIMR S2 reset 238ms
136205 PSST S2 persist
136206 VOTE S3 <- S2 votes 2
136682 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
136683 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
136683 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
136683 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
137157 TIMR S4 timeout
137157 VOTE S4 start vote T53
137158 PSST S4 persist
137158 TIMR S4 reset 333ms
137160 VOTE S3 -> S4 not vote: vote S3
137160 PSST S3 persist
137162 VOTE S2 -> S4 not vote: vote S3
137162 PSST S2 persist
137685 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
137686 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
137685 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
137686 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
138140 TIMR S0 timeout
138140 VOTE S0 start vote T51
138140 PSST S0 persist
138140 TIMR S0 reset 323ms
138588 TIMR S2 timeout
138588 VOTE S2 start vote T54
138589 PSST S2 persist
138589 TIMR S2 reset 342ms
138590 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
138591 PSST S4 persist
138591 VOTE S3 -> S2 vote
138591 TIMR S3 reset 307ms
138591 PSST S3 persist
138593 VOTE S2 <- S3 votes 2
138685 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
138686 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
138686 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
138687 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
139694 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
139695 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
139695 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
139695 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
140499 TIMR S4 timeout
140499 VOTE S4 start vote T54
140500 PSST S4 persist
140500 TIMR S4 reset 225ms
140501 VOTE S3 -> S4 not vote: vote S2
140501 PSST S3 persist
140502 VOTE S2 -> S4 not vote: vote S2
140502 PSST S2 persist
140695 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
140696 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
140696 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
140696 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
141381 TIMR S0 timeout
141382 VOTE S0 start vote T52
141382 PSST S0 persist
141382 TIMR S0 reset 335ms
141666 TIMR S3 timeout
141666 VOTE S3 start vote T55
141666 PSST S3 persist
141666 TIMR S3 reset 310ms
141668 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
141668 VOTE S2 -> S3 vote
141669 TIMR S2 reset 249ms
141669 PSST S2 persist
141669 VOTE S3 <- S2 votes 2
141668 PSST S4 persist
141699 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
141699 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
141700 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
141700 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
142705 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
142706 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
142707 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
142707 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
142750 TIMR S4 timeout
142750 VOTE S4 start vote T55
142751 PSST S4 persist
142751 TIMR S4 reset 180ms
142752 VOTE S3 -> S4 not vote: vote S3
142752 VOTE S2 -> S4 not vote: vote S3
142752 PSST S3 persist
142752 PSST S2 persist
143710 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
143710 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
143711 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
143711 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
144169 TIMR S2 timeout
144169 VOTE S2 start vote T56
144169 PSST S2 persist
144169 TIMR S2 reset 334ms
144171 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
144171 PSST S4 persist
144172 VOTE S3 -> S2 vote
144172 TIMR S3 reset 190ms
144172 PSST S3 persist
144173 VOTE S2 <- S3 votes 2
144551 TIMR S4 timeout
144551 VOTE S4 start vote T56
144552 PSST S4 persist
144552 TIMR S4 reset 263ms
144553 VOTE S3 -> S4 not vote: vote S2
144553 PSST S3 persist
144553 VOTE S2 -> S4 not vote: vote S2
144554 PSST S2 persist
144716 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
144717 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
144717 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
144717 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
144740 TIMR S0 timeout
144741 VOTE S0 start vote T53
144741 PSST S0 persist
144741 TIMR S0 reset 291ms
145724 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
145725 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
145725 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
145725 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
146082 TIMR S3 timeout
146082 VOTE S3 start vote T57
146083 PSST S3 persist
146083 TIMR S3 reset 284ms
146084 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
146085 PSST S4 persist
146085 VOTE S2 -> S3 vote
146086 TIMR S2 reset 287ms
146086 PSST S2 persist
146087 VOTE S3 <- S2 votes 2
146735 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
146735 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
146736 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
146736 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
147188 TIMR S4 timeout
147188 VOTE S4 start vote T57
147188 PSST S4 persist
147188 TIMR S4 reset 337ms
147190 VOTE S3 -> S4 not vote: vote S3
147190 PSST S3 persist
147190 VOTE S2 -> S4 not vote: vote S3
147191 PSST S2 persist
147655 TIMR S0 timeout
147655 VOTE S0 start vote T54
147656 PSST S0 persist
147656 TIMR S0 reset 297ms
147741 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
147741 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
147742 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
147742 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
148748 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
148748 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
148749 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
148749 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
148931 TIMR S3 timeout
148932 VOTE S3 start vote T58
148932 PSST S3 persist
148932 TIMR S3 reset 180ms
148933 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
148934 PSST S4 persist
148935 VOTE S2 -> S3 vote
148935 TIMR S2 reset 305ms
148935 PSST S2 persist
148936 VOTE S3 <- S2 votes 2
149751 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
149751 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
149751 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
149752 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
150567 TIMR S4 timeout
150568 VOTE S4 start vote T58
150568 PSST S4 persist
150568 TIMR S4 reset 202ms
150569 VOTE S3 -> S4 not vote: vote S3
150570 VOTE S2 -> S4 not vote: vote S3
150570 PSST S3 persist
150571 PSST S2 persist
150630 TIMR S0 timeout
150630 VOTE S0 start vote T55
150630 PSST S0 persist
150630 TIMR S0 reset 344ms
150739 TIMR S3 timeout
150740 VOTE S3 start vote T59
150740 PSST S3 persist
150740 TIMR S3 reset 153ms
150741 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
150742 PSST S4 persist
150745 VOTE S2 -> S3 vote
150745 TIMR S2 reset 237ms
150746 PSST S2 persist
150747 VOTE S3 <- S2 votes 2
150752 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
150753 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
150753 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
150753 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
151759 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
151759 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
151760 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
151760 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
152276 TIMR S3 timeout
152277 VOTE S3 start vote T60
152277 PSST S3 persist
152277 TIMR S3 reset 286ms
152278 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
152279 PSST S4 persist
152279 VOTE S2 -> S3 vote
152280 TIMR S2 reset 301ms
152280 PSST S2 persist
152281 VOTE S3 <- S2 votes 2
152600 TIMR S4 timeout
152600 VOTE S4 start vote T59
152601 PSST S4 persist
152601 TIMR S4 reset 253ms
152603 VOTE S3 -> S4 not vote: T59 < T60
152603 PSST S3 persist
152604 TERM S4 update T59 to T60
152604 PSST S4 persist
152606 VOTE S2 -> S4 not vote: T59 < T60
152606 PSST S2 persist
152766 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
152766 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
152767 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
152767 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
153772 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
153773 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
153773 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
153773 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
154072 TIMR S0 timeout
154072 VOTE S0 start vote T56
154073 PSST S0 persist
154073 TIMR S0 reset 284ms
154776 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
154777 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
154777 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
154777 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
155142 TIMR S3 timeout
155142 VOTE S3 start vote T61
155143 TIMR S4 timeout
155143 PSST S3 persist
155143 VOTE S4 start vote T61
155143 TIMR S3 reset 243ms
155143 PSST S4 persist
155143 TIMR S4 reset 195ms
155144 VOTE S3 -> S4 not vote: vote S3
155144 VOTE S4 -> S3 not vote: vote S4
155144 PSST S4 persist
155144 PSST S3 persist
155145 VOTE S2 -> S4 vote
155145 TIMR S2 reset 153ms
155145 PSST S2 persist
155150 VOTE S2 -> S3 not vote: vote S4
155151 PSST S2 persist
155151 VOTE S4 <- S2 votes 2
155780 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
155781 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
155781 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
155781 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
156680 TIMR S2 timeout
156680 VOTE S2 start vote T62
156681 PSST S2 persist
156681 TIMR S2 reset 230ms
156682 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
156683 PSST S4 persist
156684 VOTE S3 -> S2 vote
156684 TIMR S3 reset 302ms
156684 PSST S3 persist
156685 VOTE S2 <- S3 votes 2
156784 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
156784 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
156785 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
156785 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
156922 TIMR S0 timeout
156922 VOTE S0 start vote T57
156923 PSST S0 persist
156923 TIMR S0 reset 294ms
157093 TIMR S4 timeout
157094 VOTE S4 start vote T62
157095 PSST S4 persist
157095 TIMR S4 reset 276ms
157097 VOTE S2 -> S4 not vote: vote S2
157097 PSST S2 persist
157098 VOTE S3 -> S4 not vote: vote S2
157098 PSST S3 persist
157787 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
157788 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
157788 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
157789 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
158791 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
158791 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
158792 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
158792 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
158988 TIMR S2 timeout
158988 VOTE S2 start vote T63
158989 PSST S2 persist
158989 TIMR S2 reset 152ms
158990 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
158991 PSST S4 persist
158992 VOTE S3 -> S2 vote
158992 TIMR S3 reset 304ms
158992 PSST S3 persist
158993 VOTE S2 <- S3 votes 2
159793 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
159794 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
159794 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
159794 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
159863 TIMR S4 timeout
159863 VOTE S4 start vote T63
159864 PSST S4 persist
159864 TIMR S4 reset 178ms
159864 TIMR S0 timeout
159864 VOTE S0 start vote T58
159864 PSST S0 persist
159864 TIMR S0 reset 276ms
159865 VOTE S3 -> S4 not vote: vote S2
159865 PSST S3 persist
159866 VOTE S2 -> S4 not vote: vote S2
159866 PSST S2 persist
160512 TIMR S2 timeout
160513 VOTE S2 start vote T64
160513 PSST S2 persist
160513 TIMR S2 reset 281ms
160514 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
160515 PSST S4 persist
160515 VOTE S3 -> S2 vote
160515 TIMR S3 reset 265ms
160515 PSST S3 persist
160516 VOTE S2 <- S3 votes 2
160798 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
160798 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
160799 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
160799 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
161653 TIMR S4 timeout
161653 VOTE S4 start vote T64
161653 PSST S4 persist
161654 TIMR S4 reset 305ms
161655 VOTE S3 -> S4 not vote: vote S2
161655 PSST S3 persist
161656 VOTE S2 -> S4 not vote: vote S2
161656 PSST S2 persist
161802 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
161802 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
161802 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
161802 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
162634 TIMR S0 timeout
162634 VOTE S0 start vote T59
162635 PSST S0 persist
162635 TIMR S0 reset 283ms
162806 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
162807 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
162807 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
162807 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
163168 TIMR S3 timeout
163168 VOTE S3 start vote T65
163169 PSST S3 persist
163169 TIMR S3 reset 279ms
163171 VOTE S2 -> S3 vote
163171 TIMR S2 reset 232ms
163171 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
163171 PSST S2 persist
163171 PSST S4 persist
163171 VOTE S3 <- S2 votes 2
163811 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
163811 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
163811 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
163811 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
164711 TIMR S4 timeout
164711 VOTE S4 start vote T65
164711 PSST S4 persist
164711 TIMR S4 reset 161ms
164713 VOTE S3 -> S4 not vote: vote S3
164713 PSST S3 persist
164713 VOTE S2 -> S4 not vote: vote S3
164713 PSST S2 persist
164817 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
164818 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
164818 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
164818 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
165471 TIMR S0 timeout
165472 VOTE S0 start vote T60
165472 PSST S0 persist
165472 TIMR S0 reset 170ms
165493 TIMR S2 timeout
165494 VOTE S2 start vote T66
165494 PSST S2 persist
165494 TIMR S2 reset 262ms
165496 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
165496 PSST S4 persist
165497 VOTE S3 -> S2 vote
165497 TIMR S3 reset 342ms
165497 PSST S3 persist
165498 VOTE S2 <- S3 votes 2
165828 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
165828 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
165828 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
165828 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
166329 TIMR S4 timeout
166330 VOTE S4 start vote T66
166330 PSST S4 persist
166330 TIMR S4 reset 327ms
166332 VOTE S3 -> S4 not vote: vote S2
166332 PSST S3 persist
166332 VOTE S2 -> S4 not vote: vote S2
166333 PSST S2 persist
166837 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
166838 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
166838 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
166838 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
167178 TIMR S0 timeout
167178 VOTE S0 start vote T61
167178 PSST S0 persist
167178 TIMR S0 reset 243ms
167842 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
167843 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
167844 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
167844 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
168117 TIMR S2 timeout
168118 VOTE S2 start vote T67
168118 PSST S2 persist
168118 TIMR S2 reset 209ms
168120 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
168120 PSST S4 persist
168121 VOTE S3 -> S2 vote
168121 TIMR S3 reset 178ms
168122 PSST S3 persist
168123 VOTE S2 <- S3 votes 2
168848 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
168848 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
168849 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
168849 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
169609 TIMR S4 timeout
169609 VOTE S4 start vote T67
169610 PSST S4 persist
169610 TIMR S4 reset 254ms
169610 TIMR S0 timeout
169610 VOTE S0 start vote T62
169611 PSST S0 persist
169611 TIMR S0 reset 259ms
169613 VOTE S3 -> S4 not vote: vote S2
169613 PSST S3 persist
169614 VOTE S2 -> S4 not vote: vote S2
169614 PSST S2 persist
169849 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
169849 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
169850 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
169849 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
169905 TIMR S3 timeout
169906 VOTE S3 start vote T68
169907 PSST S3 persist
169907 TIMR S3 reset 278ms
169909 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
169909 PSST S4 persist
169909 VOTE S2 -> S3 vote
169910 TIMR S2 reset 180ms
169910 PSST S2 persist
169912 VOTE S3 <- S2 votes 2
170859 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
170859 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
170859 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
170859 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
171710 TIMR S2 timeout
171710 VOTE S2 start vote T69
171711 PSST S2 persist
171711 TIMR S2 reset 150ms
171712 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
171713 PSST S4 persist
171713 VOTE S3 -> S2 vote
171713 TIMR S3 reset 168ms
171713 PSST S3 persist
171713 VOTE S2 <- S3 votes 2
171860 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
171861 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
171862 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
171862 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
172151 TIMR S4 timeout
172152 VOTE S4 start vote T68
172152 PSST S4 persist
172153 TIMR S4 reset 212ms
172155 VOTE S3 -> S4 not vote: T68 < T69
172155 PSST S3 persist
172155 TERM S4 update T68 to T69
172155 PSST S4 persist
172156 VOTE S2 -> S4 not vote: T68 < T69
172156 PSST S2 persist
172206 TIMR S0 timeout
172207 VOTE S0 start vote T63
172207 PSST S0 persist
172207 TIMR S0 reset 187ms
172867 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
172868 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
172868 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
172868 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
173215 TIMR S2 timeout
173215 VOTE S2 start vote T70
173215 PSST S2 persist
173215 TIMR S2 reset 212ms
173216 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
173217 PSST S4 persist
173217 VOTE S3 -> S2 vote
173217 TIMR S3 reset 180ms
173218 PSST S3 persist
173218 VOTE S2 <- S3 votes 2
173877 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
173877 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
173878 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
173878 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
174082 TIMR S0 timeout
174083 VOTE S0 start vote T64
174083 PSST S0 persist
174083 TIMR S0 reset 328ms
174281 TIMR S4 timeout
174281 VOTE S4 start vote T70
174281 PSST S4 persist
174281 TIMR S4 reset 173ms
174283 VOTE S3 -> S4 not vote: vote S2
174283 VOTE S2 -> S4 not vote: vote S2
174283 PSST S3 persist
174283 PSST S2 persist
174882 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
174882 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
174883 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
174883 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
175020 TIMR S3 timeout
175020 VOTE S3 start vote T71
175021 PSST S3 persist
175021 TIMR S3 reset 274ms
175022 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
175022 PSST S4 persist
175024 VOTE S2 -> S3 vote
175024 TIMR S2 reset 258ms
175024 PSST S2 persist
175025 VOTE S3 <- S2 votes 2
175890 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
175891 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
175891 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
175891 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
176020 TIMR S4 timeout
176021 VOTE S4 start vote T71
176021 PSST S4 persist
176021 TIMR S4 reset 217ms
176023 VOTE S3 -> S4 not vote: vote S3
176023 PSST S3 persist
176025 VOTE S2 -> S4 not vote: vote S3
176025 PSST S2 persist
176894 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
176895 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
176895 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
176895 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
177374 TIMR S0 timeout
177374 VOTE S0 start vote T65
177374 PSST S0 persist
177374 TIMR S0 reset 347ms
177609 TIMR S2 timeout
177609 VOTE S2 start vote T72
177610 PSST S2 persist
177610 TIMR S2 reset 259ms
177611 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
177612 PSST S4 persist
177612 VOTE S3 -> S2 vote
177613 TIMR S3 reset 208ms
177613 PSST S3 persist
177613 VOTE S2 <- S3 votes 2
177904 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
177905 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
177905 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
177905 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
178192 TIMR S4 timeout
178193 VOTE S4 start vote T72
178193 PSST S4 persist
178193 TIMR S4 reset 196ms
178196 VOTE S2 -> S4 not vote: vote S2
178196 PSST S2 persist
178196 VOTE S3 -> S4 not vote: vote S2
178197 PSST S3 persist
178909 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
178909 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
178909 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
178909 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
179704 TIMR S3 timeout
179704 VOTE S3 start vote T73
179704 PSST S3 persist
179704 TIMR S3 reset 237ms
179706 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
179706 PSST S4 persist
179706 VOTE S2 -> S3 vote
179706 TIMR S2 reset 278ms
179707 PSST S2 persist
179707 VOTE S3 <- S2 votes 2
179910 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
179910 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
179911 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
179911 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
180156 TIMR S4 timeout
180156 VOTE S4 start vote T73
180157 PSST S4 persist
180157 TIMR S4 reset 246ms
180158 VOTE S3 -> S4 not vote: vote S3
180159 PSST S3 persist
180160 VOTE S2 -> S4 not vote: vote S3
180160 PSST S2 persist
180856 TIMR S0 timeout
180856 VOTE S0 start vote T66
180857 PSST S0 persist
180857 TIMR S0 reset 277ms
180921 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
180922 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
180921 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
180922 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
181921 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
181922 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
181922 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
181922 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
182080 TIMR S3 timeout
182080 VOTE S3 start vote T74
182080 PSST S3 persist
182080 TIMR S3 reset 242ms
182082 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
182082 PSST S4 persist
182082 VOTE S2 -> S3 vote
182082 TIMR S2 reset 209ms
182082 PSST S2 persist
182083 VOTE S3 <- S2 votes 2
182627 TIMR S4 timeout
182627 VOTE S4 start vote T74
182627 PSST S4 persist
182628 TIMR S4 reset 213ms
182629 VOTE S3 -> S4 not vote: vote S3
182629 PSST S3 persist
182630 VOTE S2 -> S4 not vote: vote S3
182630 PSST S2 persist
182926 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
182927 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
182927 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
182927 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
183634 TIMR S0 timeout
183634 VOTE S0 start vote T67
183635 PSST S0 persist
183635 TIMR S0 reset 162ms
183928 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
183928 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
183928 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
183929 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
184179 TIMR S2 timeout
184180 VOTE S2 start vote T75
184180 PSST S2 persist
184180 TIMR S2 reset 238ms
184183 VOTE S3 -> S2 vote
184183 TIMR S3 reset 340ms
184183 PSST S3 persist
184184 VOTE S2 <- S3 votes 2
184185 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
184186 PSST S4 persist
184768 TIMR S4 timeout
184768 VOTE S4 start vote T75
184768 PSST S4 persist
184769 TIMR S4 reset 270ms
184774 VOTE S3 -> S4 not vote: vote S2
184775 PSST S3 persist
184775 VOTE S2 -> S4 not vote: vote S2
184776 PSST S2 persist
184931 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
184932 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
184932 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
184932 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
185256 TIMR S0 timeout
185256 VOTE S0 start vote T68
185257 PSST S0 persist
185257 TIMR S0 reset 324ms
185935 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
185935 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
185936 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
185936 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
186564 TIMR S2 timeout
186564 VOTE S2 start vote T76
186564 PSST S2 persist
186565 TIMR S2 reset 319ms
186566 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
186566 VOTE S3 -> S2 vote
186566 TIMR S3 reset 154ms
186566 PSST S4 persist
186566 PSST S3 persist
186567 VOTE S2 <- S3 votes 2
186945 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
186945 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
186946 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
186946 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
187469 TIMR S4 timeout
187470 VOTE S4 start vote T76
187470 PSST S4 persist
187470 TIMR S4 reset 168ms
187472 VOTE S3 -> S4 not vote: vote S2
187472 PSST S3 persist
187473 VOTE S2 -> S4 not vote: vote S2
187473 PSST S2 persist
187957 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
187957 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
187958 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
187958 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
188116 TIMR S3 timeout
188116 VOTE S3 start vote T77
188117 PSST S3 persist
188117 TIMR S3 reset 221ms
188118 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
188118 PSST S4 persist
188118 VOTE S2 -> S3 vote
188119 TIMR S2 reset 288ms
188119 PSST S2 persist
188120 VOTE S3 <- S2 votes 2
188504 TIMR S0 timeout
188505 VOTE S0 start vote T69
188505 PSST S0 persist
188505 TIMR S0 reset 258ms
188958 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
188959 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
188960 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
188960 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
189161 TIMR S4 timeout
189162 VOTE S4 start vote T77
189162 PSST S4 persist
189162 TIMR S4 reset 264ms
189164 VOTE S3 -> S4 not vote: vote S3
189164 PSST S3 persist
189165 VOTE S2 -> S4 not vote: vote S3
189166 PSST S2 persist
189968 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
189968 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
189968 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
189968 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
190337 TIMR S3 timeout
190337 VOTE S3 start vote T78
190337 PSST S3 persist
190337 TIMR S3 reset 308ms
190340 VOTE S2 -> S3 vote
190340 TIMR S2 reset 213ms
190340 PSST S2 persist
190341 VOTE S3 <- S2 votes 2
190340 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
190341 PSST S4 persist
190971 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
190971 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
190972 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
190972 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
191088 TIMR S0 timeout
191088 VOTE S0 start vote T70
191088 PSST S0 persist
191088 TIMR S0 reset 165ms
191805 TIMR S4 timeout
191805 VOTE S4 start vote T78
191805 PSST S4 persist
191805 TIMR S4 reset 226ms
191807 VOTE S3 -> S4 not vote: vote S3
191807 PSST S3 persist
191808 VOTE S2 -> S4 not vote: vote S3
191808 PSST S2 persist
191980 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
191981 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
191981 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
191981 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
192473 TIMR S2 timeout
192473 VOTE S2 start vote T79
192473 PSST S2 persist
192473 TIMR S2 reset 207ms
192474 VOTE S4 -> S2 not vote: LLT 32 > 32 | LLI 5 > 4 
192475 PSST S4 persist
192475 VOTE S3 -> S2 vote
192475 TIMR S3 reset 179ms
192475 PSST S3 persist
192476 VOTE S2 <- S3 votes 2
192742 TIMR S0 timeout
192742 VOTE S0 start vote T71
192742 PSST S0 persist
192742 TIMR S0 reset 305ms
192991 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
192991 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
192992 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
192992 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
193998 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
193999 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
193999 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
193999 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
194068 TIMR S4 timeout
194068 VOTE S4 start vote T79
194069 PSST S4 persist
194069 TIMR S4 reset 337ms
194071 VOTE S3 -> S4 not vote: vote S2
194071 PSST S3 persist
194072 VOTE S2 -> S4 not vote: vote S2
194072 PSST S2 persist
194275 TIMR S3 timeout
194276 VOTE S3 start vote T80
194276 PSST S3 persist
194276 TIMR S3 reset 237ms
194277 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
194278 PSST S4 persist
194278 VOTE S2 -> S3 vote
194278 TIMR S2 reset 302ms
194278 PSST S2 persist
194279 VOTE S3 <- S2 votes 2
195006 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
195007 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
195007 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
195007 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
195799 TIMR S0 timeout
195800 VOTE S0 start vote T72
195800 PSST S0 persist
195800 TIMR S0 reset 184ms
196014 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
196014 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
196015 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
196015 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
196649 TIMR S3 timeout
196650 VOTE S3 start vote T81
196650 PSST S3 persist
196650 TIMR S3 reset 180ms
196652 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
196652 PSST S4 persist
196653 VOTE S2 -> S3 vote
196653 TIMR S2 reset 290ms
196653 PSST S2 persist
196654 VOTE S3 <- S2 votes 2
197025 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
197025 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
197026 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
197026 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
197441 TIMR S4 timeout
197441 VOTE S4 start vote T80
197441 PSST S4 persist
197441 TIMR S4 reset 159ms
197443 VOTE S3 -> S4 not vote: T80 < T81
197443 PSST S3 persist
197444 VOTE S2 -> S4 not vote: T80 < T81
197444 TERM S4 update T80 to T81
197444 PSST S2 persist
197444 PSST S4 persist
197649 TIMR S0 timeout
197649 VOTE S0 start vote T73
197650 PSST S0 persist
197650 TIMR S0 reset 340ms
198031 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
198032 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
198031 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
198032 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
198451 TIMR S3 timeout
198451 VOTE S3 start vote T82
198452 PSST S3 persist
198452 TIMR S3 reset 157ms
198453 VOTE S2 -> S3 vote
198453 TIMR S2 reset 171ms
198453 VOTE S4 -> S3 not vote: LLT 32 > 32 | LLI 5 > 4 
198453 PSST S2 persist
198454 PSST S4 persist
198454 VOTE S3 <- S2 votes 2
199040 TIMR S4 timeout
199041 VOTE S4 start vote T82
199041 PSST S4 persist
199041 LEAD S1 -> S4 T32 PLI5 PLT32 LC5 []
199041 LEAD S1 -> S3 T32 PLI4 PLT32 LC5 [{15 32}]
199041 LEAD S1 -> S2 T32 PLI4 PLT32 LC5 [{15 32}]
199041 LEAD S1 -> S0 T32 PLI5 PLT32 LC5 []
199041 TIMR S4 reset 337ms
199043 VOTE S3 -> S4 not vote: vote S3
199043 PSST S3 persist
199044 VOTE S2 -> S4 not vote: vote S3
199044 PSST S2 persist
199599 KILL S0 killed
199599 KILL S1 killed
199599 KILL S2 killed
199599 KILL S3 killed
199599 KILL S4 killed
--- FAIL: TestPersist22C (19.96s)
    config.go:603: one(16) failed to reach agreement
FAIL
exit status 1
FAIL	6.5840/raft	19.963s
