// Seed: 4075851346
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input supply1 void id_2,
    input tri id_3,
    input tri1 id_4,
    input tri1 id_5
    , id_14,
    input supply1 id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11,
    output supply0 id_12
);
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input wire id_2,
    input tri id_3,
    output uwire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wire id_10,
    input wand id_11,
    output tri id_12,
    input tri id_13
);
  assign id_12 = 1;
  wire id_15;
  module_0(
      id_8, id_12, id_11, id_13, id_9, id_2, id_7, id_8, id_1, id_9, id_9, id_7, id_12
  );
endmodule
