// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (C) 2018 Marvell Technology Group Ltd.
 *
 * Device Tree file for Marvell Armada-8082 Development board platform
 */

#include "armada-8082.dtsi"

/ {
	model = "Marvell Armada 8082 DB board";
	compatible = "marvell,armada-8082-db", "marvell,armada-8082",
		"marvell,armada-ap810";

	chosen {
		stdout-path = "serial0:115200n8";
	};

	memory0@ap0 {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x80000000>;
	};

	aliases {
		ethernet0 = &ap0_cp0_eth0;
		ethernet1 = &ap0_cp0_eth1;
		ethernet2 = &ap0_cp0_eth2;
		ethernet3 = &ap0_cp1_eth0;
	};
};

&ap0_uart0 {
	clock-frequency = <200000000>;
	pinctrl-0 = <&ap0_uart0_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&ap0_cp0_usb3_0 {
        status = "okay";
};

&ap0_cp0_usb3_1 {
        status = "okay";
};

&ap0_cp0_mdio {
	status = "okay";

	phy0: ethernet-phy@0 {
		reg = <0>;
	};

	phy1: ethernet-phy@1 {
		reg = <1>;
	};
};

&ap0_cp0_ethernet {
	status = "okay";
};

&ap0_cp0_eth0 {
	status = "okay";
	phy-mode = "10gbase-kr";
	/* Generic PHY, providing serdes lanes */
	phys = <&ap0_cp0_comphy4 0>;
};

&ap0_cp0_eth1 {
	status = "okay";
	phy = <&phy0>;
	phy-mode = "rgmii-id";
};

&ap0_cp0_eth2 {
	status = "okay";
	phy = <&phy1>;
	phy-mode = "rgmii-id";
};

&ap0_cp1_ethernet {
	status = "okay";
};

&ap0_cp1_eth0 {
	status = "okay";
	phy-mode = "10gbase-kr";
	/* Generic PHY, providing serdes lanes */
	phys = <&ap0_cp1_comphy4 0>;
};
