/*
    [Cavanagh, Verilog HDL Examples] "VerilogExamples.pdf" {p136}
    calculate parity of 16-bit register
    indicate if even or odd 1's
    even = 1 
    odd = 0

*/


////////~~~~~~~~END>  par16.v
