#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov  6 14:42:23 2019
# Process ID: 21712
# Current directory: D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21896 D:\Users\Julian\Documents\UCSC Year THREE\CSE 100\Lab 5\Lab 5\Lab 5.xpr
# Log file: D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/vivado.log
# Journal file: D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Julian/Documents/Work/CSE 100/Lab 5/Lab 5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 681.660 ; gain = 73.758
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 744.855 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 744.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toplvltest_behav -key {Behavioral:sim_1:Functional:toplvltest} -tclbatch {toplvltest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source toplvltest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 767.434 ; gain = 21.766
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toplvltest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 767.434 ; gain = 22.578
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 772.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 772.297 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 772.297 ; gain = 0.000
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 772.297 ; gain = 0.000
run 20 us
set_property top rngTest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top randomNumGen [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rngTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rngTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/rngTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rngTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rngTest_behav xil_defaultlib.rngTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rngTest_behav xil_defaultlib.rngTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.rngTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot rngTest_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Users/Julian/Documents/UCSC -notrace
couldn't read file "D:/Users/Julian/Documents/UCSC": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  6 15:49:41 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rngTest_behav -key {Behavioral:sim_1:Functional:rngTest} -tclbatch {rngTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source rngTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rngTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 809.840 ; gain = 0.000
run 20 us
run 20 us
run 20 us
run 20 us
run 20 us
run 20 us
run 20 us
run 20 us
run 20 us
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rngTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rngTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/rngTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rngTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rngTest_behav xil_defaultlib.rngTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rngTest_behav xil_defaultlib.rngTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.rngTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot rngTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 809.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rngTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rngTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/rngTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rngTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rngTest_behav xil_defaultlib.rngTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rngTest_behav xil_defaultlib.rngTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.rngTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot rngTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 809.840 ; gain = 0.000
set_property top toplvltest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top toppo [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 809.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toplvltest_behav -key {Behavioral:sim_1:Functional:toplvltest} -tclbatch {toplvltest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source toplvltest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toplvltest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 809.840 ; gain = 0.000
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 809.840 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 809.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 809.840 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 809.840 ; gain = 0.000
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 809.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 809.840 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 809.840 ; gain = 0.000
run 20 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toplvltest_behav -key {Behavioral:sim_1:Functional:toplvltest} -tclbatch {toplvltest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source toplvltest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toplvltest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 809.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 809.840 ; gain = 0.000
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 809.840 ; gain = 0.000
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 894.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 894.953 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 895.063 ; gain = 0.109
run 20 us
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 895.066 ; gain = 0.000
run 20 us
run 20 us
run 20 us
run 20 us
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 895.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 895.066 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 895.066 ; gain = 0.000
run 50 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 895.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 895.066 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 895.066 ; gain = 0.000
run 50 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 895.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 895.066 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 895.066 ; gain = 0.000
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 895.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 895.066 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 895.066 ; gain = 0.000
run 500 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 895.066 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 895.066 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 895.066 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 895.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 895.066 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 895.066 ; gain = 0.000
run 500 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 895.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 895.066 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 895.066 ; gain = 0.000
run 500 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 895.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 895.066 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 895.066 ; gain = 0.000
run 500 us
run 500 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.980 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:69]
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Dw' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Dw' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:69]
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Dw' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Dw' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:69]
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Dw' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Dw' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:69]
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Dw' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Dw' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:69]
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Dw' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Dw' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:69]
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Dw' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Dw' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Dw' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Dw' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:70]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toplvltest_behav -key {Behavioral:sim_1:Functional:toplvltest} -tclbatch {toplvltest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source toplvltest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toplvltest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1095.980 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.980 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.980 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:48]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
remove_forces { {/toplvltest/UUT/ring/out} }
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'LD' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:55]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v:84]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplvltest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplvltest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/shifter16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/toppo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/topLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvltest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.sim/sim_1/behav/xsim'
"xelab -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d366662182e4828a81114f9f1528286 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplvltest_behav xil_defaultlib.toplvltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'q' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/timeCounter.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNumGen
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.timeCounter
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.shifter16
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.sevenSeg
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.toplvltest
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplvltest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.980 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1095.980 ; gain = 0.000
run 300 us
