{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Kernel: Kernel<1>"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
            , "line":110
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"memory_attributes.cpp"
                , "line":36
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"Kernel<1>.B1"
          , "data":
          ["Yes", "~1", "3"]
          , "debug":
          [
            [
              {
                "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                , "line":119
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"123"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"memory_attributes.cpp"
                    , "line":121
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"Kernel<1>.B3"
          , "data":
          ["Yes", "2", "3"]
          , "debug":
          [
            [
              {
                "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                , "line":65
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Memory dependency"
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Most critical loop feedback path during scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 12 failing nodes are listed."
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"1.00 clock cycle Store Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"128"
                        }
                        , {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"54"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"1.00 clock cycle Store Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"128"
                        }
                        , {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"54"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"1.00 clock cycle Load Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"128"
                        }
                        , {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"47"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"1.00 clock cycle Load Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"128"
                        }
                        , {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"47"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"1.00 clock cycle Store Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"128"
                        }
                        , {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"54"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"1.00 clock cycle Load Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"128"
                        }
                        , {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"47"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"1.00 clock cycle Store Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"128"
                        }
                        , {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"54"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"1.00 clock cycle Load Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"128"
                        }
                        , {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"47"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"128"
                        }
                        , {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"47"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"128"
                        }
                        , {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"47"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"128"
                        }
                        , {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"47"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"128"
                        }
                        , {
                          "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                          , "line":"47"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: None"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: Kernel<2>"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
            , "line":143
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"memory_attributes.cpp"
                , "line":36
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"Kernel<2>.B1"
          , "data":
          ["Yes", "~1", "3"]
          , "debug":
          [
            [
              {
                "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                , "line":152
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"156"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"memory_attributes.cpp"
                    , "line":154
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"Kernel<2>.B3"
          , "data":
          ["Yes", "6", "3"]
          , "debug":
          [
            [
              {
                "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                , "line":65
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Memory dependency"
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Most critical loop feedback path during scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4.00 clock cycles Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"4.00 clock cycles Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"4.00 clock cycles Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"4.00 clock cycles Load Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle Store Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"54"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"161"
                    }
                    , {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"47"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: None"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: Kernel<0>"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
            , "line":81
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"memory_attributes.cpp"
                , "line":36
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"Kernel<0>.B1"
          , "data":
          ["Yes", "~1", "3"]
          , "debug":
          [
            [
              {
                "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                , "line":86
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                      , "line":"90"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"memory_attributes.cpp"
                    , "line":88
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"Kernel<0>.B3"
          , "data":
          ["Yes", "1", "3"]
          , "debug":
          [
            [
              {
                "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp"
                , "line":65
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: None"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
  ]
}
