             Lattice Mapping Report File for Design Module 'mux4'

Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-256HC -t TQFP100 -s 4 -oc Commercial
     LAB_MUX_LAB_MUX.ngd -o LAB_MUX_LAB_MUX_map.ncd -pr LAB_MUX_LAB_MUX.prf -mp
     LAB_MUX_LAB_MUX.mrp H:/digitaltechnik_labor/Projects/LAB_RW/LAB_MUX.lpf -c
     0 -gui
Target Vendor:  LATTICE
Target Device:  LCMXO2-256HCTQFP100
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.1.0.96
Mapped on:  05/11/18  02:24:07

Design Summary
--------------

   Number of registers:      0 out of   424 (0%)
      PFU registers:            0 out of   256 (0%)
      PIO registers:            0 out of   168 (0%)
   Number of SLICEs:        37 out of   128 (29%)
      SLICEs as Logic/ROM:     37 out of   128 (29%)
      SLICEs as RAM:            0 out of    96 (0%)
      SLICEs as Carry:          6 out of   128 (5%)
   Number of LUT4s:         74 out of   256 (29%)
      Number of logic LUTs:       62
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:      6 (12 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 12 + 4(JTAG) out of 56 (29%)
   Number of block RAMs:  0 out of 0
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net B_c_0: 22 loads
     Net B_c_2: 14 loads
     Net C_c_1: 14 loads
     Net B_c_1: 13 loads
     Net A_c_0: 12 loads
     Net A_c_2: 10 loads

                                    Page 1




Design:  mux4                                          Date:  05/11/18  02:24:07

Design Summary (cont)
---------------------
     Net C_c_0: 10 loads
     Net n1759: 8 loads
     Net A_c_1: 7 loads
     Net multer.R_1: 5 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| B[1]                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| B[2]                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| C[0]                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| C[1]                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| B[0]                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[0]                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[1]                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A[2]                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Q[0]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Q[1]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Q[2]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Q[3]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.
Signal mult_3s_3s_0_mult_0_1/CO undriven or does not drive anything - clipped.
Signal t_mult_3s_3s_0_add_0_3/S1 undriven or does not drive anything - clipped.
Signal t_mult_3s_3s_0_add_0_3/COUT undriven or does not drive anything -

                                    Page 2




Design:  mux4                                          Date:  05/11/18  02:24:07

Removed logic (cont)
--------------------
     clipped.
Signal Cadd_t_mult_3s_3s_0_0_1/S0 undriven or does not drive anything - clipped.
Signal mult_3s_3s_0_cin_lr_add_0/S1 undriven or does not drive anything -
     clipped.
Signal mult_3s_3s_0_cin_lr_add_0/S0 undriven or does not drive anything -
     clipped.
Block i1 was optimized away.

Memory Usage
------------


Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 62 MB






































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor
     Corporation,  All rights reserved.
