###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Tue Apr  9 22:55:05 2024
#  Design:            fifo1_sram
#  Command:           report_ccopt_clock_trees -summary -file ../reports/fifo1_sram.innovus.route.ccopt_clock_trees.rpt
###############################################################

Clock DAG stats:
================

-----------------------------------------------------------
Cell type                 Count    Area         Capacitance
-----------------------------------------------------------
Buffers                     5         36.088       11.263
Inverters                   0          0.000        0.000
Integrated Clock Gates      0          0.000        0.000
Discrete Clock Gates        0          0.000        0.000
Clock Logic                 3      36000.000     7722.259
All                         8      36036.088     7733.521
-----------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular              112
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total                112
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      748.918
Leaf      2295.037
Total     3043.955
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk        973.267
Leaf        2510.077
Total       3483.344
-----------------------


Clock DAG capacitances:
=======================

----------------------------------------
Type     Gate        Wire       Total
----------------------------------------
Top         0.000      0.000       0.000
Trunk    7733.521    230.970    7964.492
Leaf       67.155    190.589     257.744
Total    7800.677    421.560    8222.236
----------------------------------------


Clock DAG sink capacitances:
============================

------------------------------------------------
Total     Average    Std. Dev.    Min      Max
------------------------------------------------
67.155     0.600       0.237      0.021    0.702
------------------------------------------------


Clock DAG net violations:
=========================

------------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
------------------------------------------------------------------------------------------------
Remaining Transition    ns         3       0.472       0.004      1.417    [0.476, 0.473, 0.468]
------------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.187       3       0.659       0.004      0.655    0.662                                      -                                       {0 <= 0.196ns, 0 <= 0.205ns, 0 <= 0.224ns, 0 <= 0.280ns, 3 > 0.280ns}
Trunk       0.196       2       0.033       0.001      0.032    0.034    {2 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.177ns, 0 <= 0.187ns, 0 <= 0.196ns}                                      -
Trunk       2.000       3       0.000       0.000      0.000    0.000    {3 <= 1.200ns, 0 <= 1.600ns, 0 <= 1.800ns, 0 <= 1.900ns, 0 <= 2.000ns}                                      -
Leaf        1.024       3       0.255       0.044      0.204    0.286    {3 <= 0.614ns, 0 <= 0.819ns, 0 <= 0.922ns, 0 <= 0.973ns, 0 <= 1.024ns}                                      -
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

---------------------------------------------
Name            Type      Inst     Inst Area 
                          Count    (um^2)
---------------------------------------------
NBUFFX32_RVT    buffer      3         32.022
NBUFFX2_RVT     buffer      2          4.066
I1025_NS        logic       3      36000.000
---------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire     Gate      Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap      cap       
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)     (fF)      
                                                                 (Ohms)                                     
---------------------------------------------------------------------------------------------------------------------------
rclk          0     1     0      1       1        52    497.648    8946.77    12010.674  171.195  2608.261  rclk
wclk          0     2     0      1       1        52    610.971   10980.3     12012.707  132.605  2608.820  wclk
wclk2x        0     2     0      1       1         8    345.603    6196.88    12012.707  117.759  2583.595  wclk2x
---------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
rclk             0             0             0            0           0          0        44        0       8       0         0         0
wclk             0             0             0            0           0          0        44        0       8       0         0         0
wclk2x           0             0             0            0           0          0         8        0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

-----------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire     Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap      cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)     (fF)
                                                                        (Ohms)                           
-----------------------------------------------------------------------------------------------------------------
  0     5     0      3       1         1        52    37.3333  610.971   1098.027    36036.088  421.560  7800.677
-----------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        96        0       16      0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    0.000   200.285   610.971  208.992
Source-sink manhattan distance (um)   3.648   284.086   611.078  166.543
Source-sink resistance (Ohm)          5.664   406.339  1098.027  351.261
------------------------------------------------------------------------

Transition distribution for half-corner max_corner:setup.late:
==============================================================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.187       3       0.659       0.004      0.655    0.662                                      -                                       {0 <= 0.196ns, 0 <= 0.205ns, 0 <= 0.224ns, 0 <= 0.280ns, 3 > 0.280ns}
Trunk       0.196       2       0.033       0.001      0.032    0.034    {2 <= 0.118ns, 0 <= 0.157ns, 0 <= 0.177ns, 0 <= 0.187ns, 0 <= 0.196ns}                                      -
Trunk       2.000       3       0.000       0.000      0.000    0.000    {3 <= 1.200ns, 0 <= 1.600ns, 0 <= 1.800ns, 0 <= 1.900ns, 0 <= 2.000ns}                                      -
Leaf        1.024       3       0.255       0.044      0.204    0.286    {3 <= 0.614ns, 0 <= 0.819ns, 0 <= 0.922ns, 0 <= 0.973ns, 0 <= 1.024ns}                                      -
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
rclk                2                 0               0             0            2
wclk                2                 0               0             0            2
wclk2x              2                 0               0             0            2
---------------------------------------------------------------------------------------
Total               6                 0               0             0            6
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 6 clock tree pins with max capacitance violations.
Found a total of 6 max capacitance violations.
Total violation amount 7452.518fF.

Max capacitance violation summary across all clock trees - Top 6 violations:
============================================================================

Target and measured capacitances (in fF):

----------------------------------------------------------------------------------------------------------
Half corner            Violation  Capacitance  Capacitance  Target                     Pin
                       amount     target       achieved     source                     
----------------------------------------------------------------------------------------------------------
max_corner:setup.late  2427.602     168.000     2595.602    library_or_sdc_constraint  CTS_csf_buf_00003/Y
max_corner:setup.late  2427.049     168.000     2595.049    library_or_sdc_constraint  CTS_csf_buf_00006/Y
max_corner:setup.late  2426.853     168.000     2594.853    library_or_sdc_constraint  CTS_csf_buf_00001/Y
max_corner:setup.late    74.012       0.000       74.012    clock_root_forced          rclk
max_corner:setup.late    68.520       0.000       68.520    clock_root_forced          wclk2x
max_corner:setup.late    28.481       0.000       28.481    clock_root_forced          wclk
----------------------------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 6 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 6 violating pins:
=====================================================================

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------
Half corner            Violation  Slew    Slew      Dont   Ideal  Target            Pin
                       amount     target  achieved  touch  net?   source            
                                                    net?                            
-------------------------------------------------------------------------------------------------------
max_corner:setup.late    0.476    0.187    0.662    N      N      liberty explicit  CTS_csf_buf_00001/Y
max_corner:setup.late    0.473    0.187    0.660    N      N      liberty explicit  CTS_csf_buf_00006/Y
max_corner:setup.late    0.468    0.187    0.655    N      N      liberty explicit  CTS_csf_buf_00003/Y
max_corner:setup.late    0.143    2.000    2.143    N      N      auto extracted    io_b_wclk/PADIO
max_corner:setup.late    0.033    2.000    2.033    N      N      auto extracted    io_b_rclk/PADIO
max_corner:setup.late    0.030    2.000    2.030    N      N      auto extracted    io_b_wclk2x/PADIO
-------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner           Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew       Leaf Slew  Trunk Slew      Trunk Slew
                                    Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type     Target     Target Type     Target
---------------------------------------------------------------------------------------------------------------------------------------------------
rclk        max_corner:setup.early     0.265          0.247         2.033          0.761      ignored             -      ignored             -
rclk        max_corner:setup.late      0.273          0.257         2.033          0.761      auto extracted   2.000     auto extracted  *2.000
rclk        min_corner:hold.early      0.247          0.140         1.445          0.388      ignored             -      ignored             -
rclk        min_corner:hold.late       0.259          0.147         1.443          0.389      ignored             -      ignored             -
wclk        max_corner:setup.early     0.276          0.259         2.143          0.771      ignored             -      ignored             -
wclk        max_corner:setup.late      0.286          0.270         2.143          0.772      auto extracted   2.000     auto extracted  *2.000
wclk        min_corner:hold.early      0.272          0.152         1.492          0.391      ignored             -      ignored             -
wclk        min_corner:hold.late       0.287          0.160         1.436          0.391      ignored             -      ignored             -
wclk2x      max_corner:setup.early     0.203          0.181         2.030          0.764      ignored             -      ignored             -
wclk2x      max_corner:setup.late      0.204          0.182         2.030          0.765      auto extracted   2.000     auto extracted  *2.000
wclk2x      min_corner:hold.early      0.095          0.080         1.430          0.386      ignored             -      ignored             -
wclk2x      min_corner:hold.late       0.096          0.081         1.415          0.386      ignored             -      ignored             -
---------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 1.417        0.000        -2.635        -2.308       0.236       0.234       0.259       0.476
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner max_corner:setup.late

Top Overslews:

----------------------------------
Driving node         Overslew (ns)
----------------------------------
CTS_csf_buf_00001        0.476
CTS_csf_buf_00006        0.473
CTS_csf_buf_00003        0.468
wclk2x                   0.000
wclk                     0.000
rclk                     0.000
----------------------------------

Top Underslews:

-----------------------------------
Driving node         Underslew (ns)
-----------------------------------
io_b_wclk2x              -0.820
io_b_rclk                -0.750
io_b_wclk                -0.738
CTS_csf_buf_00007        -0.164
CTS_csf_buf_00004        -0.163
-----------------------------------

