{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 21:05:15 2024 " "Info: Processing started: Thu Jun 06 21:05:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_main -c control_main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off control_main -c control_main" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_main.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_main " "Info: Found entity 1: control_main" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_main " "Info: Elaborating entity \"control_main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "B 21mux inst " "Warning: Port \"B\" of type 21mux and instance \"inst\" is missing source signal" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 264 704 824 344 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "2C0 74153 inst2 " "Warning: Port \"2C0\" of type 74153 and instance \"inst2\" is missing source signal" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 216 920 1040 440 "inst2" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "1C3 74153 inst2 " "Warning: Port \"1C3\" of type 74153 and instance \"inst2\" is missing source signal" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 216 920 1040 440 "inst2" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "2C1 74153 inst2 " "Warning: Port \"2C1\" of type 74153 and instance \"inst2\" is missing source signal" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 216 920 1040 440 "inst2" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "A 21mux inst1 " "Warning: Port \"A\" of type 21mux and instance \"inst1\" is missing source signal" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 376 704 824 456 "inst1" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "1C1 74153 inst3 " "Warning: Port \"1C1\" of type 74153 and instance \"inst3\" is missing source signal" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 440 920 1040 664 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "2C0 74153 inst3 " "Warning: Port \"2C0\" of type 74153 and instance \"inst3\" is missing source signal" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 440 920 1040 664 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "2GN 74153 inst3 " "Warning: Port \"2GN\" of type 74153 and instance \"inst3\" is missing source signal" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 440 920 1040 664 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "2C2 74153 inst3 " "Warning: Port \"2C2\" of type 74153 and instance \"inst3\" is missing source signal" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 440 920 1040 664 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "1C3 74153 inst3 " "Warning: Port \"1C3\" of type 74153 and instance \"inst3\" is missing source signal" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 440 920 1040 664 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "2C1 74153 inst3 " "Warning: Port \"2C1\" of type 74153 and instance \"inst3\" is missing source signal" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 440 920 1040 664 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "2C3 74153 inst3 " "Warning: Port \"2C3\" of type 74153 and instance \"inst3\" is missing source signal" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 440 920 1040 664 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s:/altera/libraries/others/maxplus2/74153.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s:/altera/libraries/others/maxplus2/74153.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74153 " "Info: Found entity 1: 74153" {  } { { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 74153:inst2 " "Info: Elaborating entity \"74153\" for hierarchy \"74153:inst2\"" {  } { { "control_main.bdf" "inst2" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 216 920 1040 440 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74153:inst2 " "Info: Elaborated megafunction instantiation \"74153:inst2\"" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 216 920 1040 440 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s:/altera/libraries/others/maxplus2/21mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s:/altera/libraries/others/maxplus2/21mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 21mux " "Info: Found entity 1: 21mux" {  } { { "21mux.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/21mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst " "Info: Elaborating entity \"21mux\" for hierarchy \"21mux:inst\"" {  } { { "control_main.bdf" "inst" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 264 704 824 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst " "Info: Elaborated megafunction instantiation \"21mux:inst\"" {  } { { "control_main.bdf" "" { Schematic "E:/Y2/S4/Hardware/DigitalClock/digital_clock/control_main/control_main.bdf" { { 264 704 824 344 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "12 " "Info: Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 21:05:16 2024 " "Info: Processing ended: Thu Jun 06 21:05:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
