# CC_Layout2
Design CML (Current Mode Logic ) Using Synopsys Custom Compiler and SAED_PDK14nm (14 nm Fin FET )

![image](https://github.com/MohamedNabil95/CC_Layout2/assets/90795738/e83205c5-33fb-43a0-8993-84cdf2dc5e79)
