INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student.CISCPL44.001/ALU/ALU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student.CISCPL44.001/ALU/ALU.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/student.CISCPL44.001/ALU/ALU.srcs/sim_1/new/alu_tb.v:20]
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/student.CISCPL44.001/ALU/ALU.srcs/sim_1/new/alu_tb.v:21]
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/student.CISCPL44.001/ALU/ALU.srcs/sim_1/new/alu_tb.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/student.CISCPL44.001/ALU/ALU.srcs/sim_1/new/alu_tb.v:23]
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/student.CISCPL44.001/ALU/ALU.srcs/sim_1/new/alu_tb.v:24]
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/student.CISCPL44.001/ALU/ALU.srcs/sim_1/new/alu_tb.v:25]
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/student.CISCPL44.001/ALU/ALU.srcs/sim_1/new/alu_tb.v:26]
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/student.CISCPL44.001/ALU/ALU.srcs/sim_1/new/alu_tb.v:27]
