[INF:CM0023] Creating log file ../../build/regression/NonSynthError/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<56> s<55> l<2:1> el<1:2>
n<> u<1> t<Module_keyword> p<5> s<2> l<2:1> el<2:7>
n<dut> u<2> t<StringConst> p<5> s<4> l<2:8> el<2:11>
n<> u<3> t<Port> p<4> l<2:13> el<2:13>
n<> u<4> t<List_of_ports> p<5> c<3> l<2:12> el<2:14>
n<> u<5> t<Module_nonansi_header> p<53> c<1> s<24> l<2:1> el<2:15>
n<> u<6> t<Data_type_or_implicit> p<18> s<17> l<4:11> el<4:11>
n<S> u<7> t<StringConst> p<16> s<15> l<4:11> el<4:12>
n<$size> u<8> t<StringConst> p<9> l<4:16> el<4:20>
n<> u<9> t<System_task_names> p<12> c<8> s<11> l<4:15> el<4:20>
n<> u<10> t<IntegerAtomType_Int> p<11> l<4:21> el<4:24>
n<> u<11> t<Data_type> p<12> c<10> l<4:21> el<4:24>
n<> u<12> t<System_task> p<13> c<9> l<4:15> el<4:25>
n<> u<13> t<Constant_expression> p<14> c<12> l<4:15> el<4:25>
n<> u<14> t<Constant_mintypmax_expression> p<15> c<13> l<4:15> el<4:25>
n<> u<15> t<Constant_param_expression> p<16> c<14> l<4:15> el<4:25>
n<> u<16> t<Param_assignment> p<17> c<7> l<4:11> el<4:25>
n<> u<17> t<List_of_param_assignments> p<18> c<16> l<4:11> el<4:25>
n<> u<18> t<Parameter_declaration> p<19> c<6> l<4:1> el<4:25>
n<> u<19> t<Package_or_generate_item_declaration> p<20> c<18> l<4:1> el<4:26>
n<> u<20> t<Module_or_generate_item_declaration> p<21> c<19> l<4:1> el<4:26>
n<> u<21> t<Module_common_item> p<22> c<20> l<4:1> el<4:26>
n<> u<22> t<Module_or_generate_item> p<23> c<21> l<4:1> el<4:26>
n<> u<23> t<Non_port_module_item> p<24> c<22> l<4:1> el<4:26>
n<> u<24> t<Module_item> p<53> c<23> s<42> l<4:1> el<4:26>
n<> u<25> t<Dollar_keyword> p<28> s<26> l<7:3> el<7:4>
n<display> u<26> t<StringConst> p<28> s<27> l<7:4> el<7:11>
n<> u<27> t<List_of_arguments> p<28> l<7:12> el<7:12>
n<> u<28> t<Subroutine_call> p<29> c<25> l<7:3> el<7:13>
n<> u<29> t<Subroutine_call_statement> p<30> c<28> l<7:3> el<7:14>
n<> u<30> t<Statement_item> p<31> c<29> l<7:3> el<7:14>
n<> u<31> t<Statement> p<32> c<30> l<7:3> el<7:14>
n<> u<32> t<Statement_or_null> p<34> c<31> s<33> l<7:3> el<7:14>
n<> u<33> t<End> p<34> l<8:1> el<8:4>
n<> u<34> t<Seq_block> p<35> c<32> l<6:9> el<8:4>
n<> u<35> t<Statement_item> p<36> c<34> l<6:9> el<8:4>
n<> u<36> t<Statement> p<37> c<35> l<6:9> el<8:4>
n<> u<37> t<Statement_or_null> p<38> c<36> l<6:9> el<8:4>
n<> u<38> t<Initial_construct> p<39> c<37> l<6:1> el<8:4>
n<> u<39> t<Module_common_item> p<40> c<38> l<6:1> el<8:4>
n<> u<40> t<Module_or_generate_item> p<41> c<39> l<6:1> el<8:4>
n<> u<41> t<Non_port_module_item> p<42> c<40> l<6:1> el<8:4>
n<> u<42> t<Module_item> p<53> c<41> s<52> l<6:1> el<8:4>
n<A> u<43> t<StringConst> p<46> s<45> l<10:7> el<10:8>
n<> u<44> t<Class> p<46> s<43> l<10:1> el<10:6>
n<> u<45> t<Endclass> p<46> l<11:1> el<11:9>
n<> u<46> t<Class_declaration> p<47> c<44> l<10:1> el<11:9>
n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<10:1> el<11:9>
n<> u<48> t<Module_or_generate_item_declaration> p<49> c<47> l<10:1> el<11:9>
n<> u<49> t<Module_common_item> p<50> c<48> l<10:1> el<11:9>
n<> u<50> t<Module_or_generate_item> p<51> c<49> l<10:1> el<11:9>
n<> u<51> t<Non_port_module_item> p<52> c<50> l<10:1> el<11:9>
n<> u<52> t<Module_item> p<53> c<51> l<10:1> el<11:9>
n<> u<53> t<Module_declaration> p<54> c<5> l<2:1> el<13:10>
n<> u<54> t<Description> p<55> c<53> l<2:1> el<13:10>
n<> u<55> t<Source_text> p<56> c<54> l<2:1> el<13:10>
n<> u<56> t<Top_level_rule> l<2:1> el<14:1>
[WRN:PA0205] dut.sv:2: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:2: Compile module "work@dut".

[INF:CP0302] dut.sv:10: Compile class "work@dut::A".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:2: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[ERR:UH0720] dut.sv:10:1: Non-synthesizable construct "A".

[INF:UH0708] Writing UHDM DB: ../../build/regression/NonSynthError/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/NonSynthError/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/NonSynthError/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:2:1: , endln:13:10, parent:work@dut
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.S), line:4:11, endln:4:12, parent:work@dut
    |UINT:32
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:S
    |vpiFullName:work@dut.S
  |vpiParamAssign:
  \_param_assign: , line:4:11, endln:4:25, parent:work@dut
    |vpiRhs:
    \_constant: , line:4:15, endln:4:20
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.S), line:4:11, endln:4:12, parent:work@dut
  |vpiDefName:work@dut
  |vpiClassDefn:
  \_class_defn: (work@dut::A) dut.sv:10:1: , endln:11:9, parent:work@dut
    |vpiName:A
    |vpiFullName:work@dut::A
  |vpiProcess:
  \_initial: , line:6:1, endln:8:4, parent:work@dut
    |vpiStmt:
    \_begin: (work@dut), line:6:9, endln:8:4
      |vpiFullName:work@dut
      |vpiStmt:
      \_sys_func_call: ($display), line:7:3, endln:7:13, parent:work@dut
        |vpiName:$display
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:2:1: , endln:13:10
  |vpiName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.S), line:4:11, endln:4:12, parent:work@dut
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , parent:work@dut.S
    |vpiName:S
    |vpiFullName:work@dut.S
  |vpiParamAssign:
  \_param_assign: , line:4:11, endln:4:25, parent:work@dut
    |vpiRhs:
    \_constant: , line:4:15, endln:4:25
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.S), line:4:11, endln:4:12, parent:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (work@dut::A) dut.sv:10:1: , endln:11:9, parent:work@dut
    |vpiName:A
    |vpiFullName:work@dut::A
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:6:1, endln:8:4, parent:work@dut
    |vpiStmt:
    \_begin: (work@dut), line:6:9, endln:8:4
      |vpiFullName:work@dut
      |vpiStmt:
      \_sys_func_call: ($display), line:7:3, endln:7:13, parent:work@dut
        |vpiName:$display
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/NonSynthError/dut.sv | ${SURELOG_DIR}/build/regression/NonSynthError/roundtrip/dut_000.sv | 2 | 13 | 

