out/
output/
trace/
trace.log
compile/
sim_build/
# riscv-tools
__pycache__
.venv