Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win32) Build 1071353 Tue Nov 18 18:06:20 MST 2014
| Date              : Sat Apr 09 11:22:48 2016
| Host              : user-PC running 32-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file my_uart_top_timing_summary_routed.rpt -rpx my_uart_top_timing_summary_routed.rpx
| Design            : my_uart_top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.951        0.000                      0                   95        0.150        0.000                      0                   95        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.951        0.000                      0                   95        0.150        0.000                      0                   95        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 speed_tx/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_tx/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.731ns (42.241%)  route 2.367ns (57.759%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.804     5.325    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y113                                                      r  speed_tx/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.518     5.843 r  speed_tx/cnt_reg[9]/Q
                         net (fo=3, routed)           1.312     7.156    speed_tx/cnt_reg[9]
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     7.280 r  speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          1.055     8.334    speed_tx/n_0_cnt[0]_i_8__0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.124     8.458 r  speed_tx/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.458    speed_tx/n_0_cnt[0]_i_6__0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.971 r  speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.971    speed_tx/n_0_cnt_reg[0]_i_1__0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  speed_tx/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.088    speed_tx/n_0_cnt_reg[4]_i_1__0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  speed_tx/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.205    speed_tx/n_0_cnt_reg[8]_i_1__0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.218     9.423 r  speed_tx/cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.423    speed_tx/n_7_cnt_reg[12]_i_1__0
    SLICE_X2Y114         FDCE                                         r  speed_tx/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.678    15.019    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y114                                                      r  speed_tx/cnt_reg[12]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y114         FDCE (Setup_fdce_C_D)        0.109    15.374    speed_tx/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 speed_tx/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_tx/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.719ns (42.071%)  route 2.367ns (57.929%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.804     5.325    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y113                                                      r  speed_tx/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.518     5.843 r  speed_tx/cnt_reg[9]/Q
                         net (fo=3, routed)           1.312     7.156    speed_tx/cnt_reg[9]
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     7.280 r  speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          1.055     8.334    speed_tx/n_0_cnt[0]_i_8__0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.124     8.458 r  speed_tx/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.458    speed_tx/n_0_cnt[0]_i_6__0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.971 r  speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.971    speed_tx/n_0_cnt_reg[0]_i_1__0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  speed_tx/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.088    speed_tx/n_0_cnt_reg[4]_i_1__0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.411 r  speed_tx/cnt_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.411    speed_tx/n_6_cnt_reg[8]_i_1__0
    SLICE_X2Y113         FDCE                                         r  speed_tx/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.678    15.019    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y113                                                      r  speed_tx/cnt_reg[9]/C
                         clock pessimism              0.306    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y113         FDCE (Setup_fdce_C_D)        0.109    15.399    speed_tx/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 speed_tx/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_tx/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.710ns (41.943%)  route 2.367ns (58.057%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.804     5.325    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y113                                                      r  speed_tx/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.518     5.843 r  speed_tx/cnt_reg[9]/Q
                         net (fo=3, routed)           1.312     7.156    speed_tx/cnt_reg[9]
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     7.280 r  speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          1.055     8.334    speed_tx/n_0_cnt[0]_i_8__0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.124     8.458 r  speed_tx/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.458    speed_tx/n_0_cnt[0]_i_6__0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.971 r  speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.971    speed_tx/n_0_cnt_reg[0]_i_1__0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  speed_tx/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.088    speed_tx/n_0_cnt_reg[4]_i_1__0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.314     9.402 r  speed_tx/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.402    speed_tx/n_4_cnt_reg[8]_i_1__0
    SLICE_X2Y113         FDCE                                         r  speed_tx/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.678    15.019    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y113                                                      r  speed_tx/cnt_reg[11]/C
                         clock pessimism              0.306    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y113         FDCE (Setup_fdce_C_D)        0.109    15.399    speed_tx/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 speed_tx/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_tx/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.635ns (40.855%)  route 2.367ns (59.145%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.804     5.325    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y113                                                      r  speed_tx/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.518     5.843 r  speed_tx/cnt_reg[9]/Q
                         net (fo=3, routed)           1.312     7.156    speed_tx/cnt_reg[9]
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     7.280 r  speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          1.055     8.334    speed_tx/n_0_cnt[0]_i_8__0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.124     8.458 r  speed_tx/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.458    speed_tx/n_0_cnt[0]_i_6__0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.971 r  speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.971    speed_tx/n_0_cnt_reg[0]_i_1__0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  speed_tx/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.088    speed_tx/n_0_cnt_reg[4]_i_1__0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.327 r  speed_tx/cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.327    speed_tx/n_5_cnt_reg[8]_i_1__0
    SLICE_X2Y113         FDCE                                         r  speed_tx/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.678    15.019    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y113                                                      r  speed_tx/cnt_reg[10]/C
                         clock pessimism              0.306    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y113         FDCE (Setup_fdce_C_D)        0.109    15.399    speed_tx/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 speed_tx/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_tx/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 1.602ns (40.364%)  route 2.367ns (59.636%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.804     5.325    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y113                                                      r  speed_tx/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.518     5.843 r  speed_tx/cnt_reg[9]/Q
                         net (fo=3, routed)           1.312     7.156    speed_tx/cnt_reg[9]
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     7.280 r  speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          1.055     8.334    speed_tx/n_0_cnt[0]_i_8__0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.124     8.458 r  speed_tx/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.458    speed_tx/n_0_cnt[0]_i_6__0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.971 r  speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.971    speed_tx/n_0_cnt_reg[0]_i_1__0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.294 r  speed_tx/cnt_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.294    speed_tx/n_6_cnt_reg[4]_i_1__0
    SLICE_X2Y112         FDCE                                         r  speed_tx/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.679    15.020    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y112                                                      r  speed_tx/cnt_reg[5]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y112         FDCE (Setup_fdce_C_D)        0.109    15.375    speed_tx/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 speed_tx/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_tx/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.593ns (40.228%)  route 2.367ns (59.772%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.804     5.325    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y113                                                      r  speed_tx/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.518     5.843 r  speed_tx/cnt_reg[9]/Q
                         net (fo=3, routed)           1.312     7.156    speed_tx/cnt_reg[9]
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     7.280 r  speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          1.055     8.334    speed_tx/n_0_cnt[0]_i_8__0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.124     8.458 r  speed_tx/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.458    speed_tx/n_0_cnt[0]_i_6__0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.971 r  speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.971    speed_tx/n_0_cnt_reg[0]_i_1__0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.314     9.285 r  speed_tx/cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.285    speed_tx/n_4_cnt_reg[4]_i_1__0
    SLICE_X2Y112         FDCE                                         r  speed_tx/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.679    15.020    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y112                                                      r  speed_tx/cnt_reg[7]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y112         FDCE (Setup_fdce_C_D)        0.109    15.375    speed_tx/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 speed_tx/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_tx/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 1.614ns (40.543%)  route 2.367ns (59.457%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.804     5.325    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y113                                                      r  speed_tx/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.518     5.843 r  speed_tx/cnt_reg[9]/Q
                         net (fo=3, routed)           1.312     7.156    speed_tx/cnt_reg[9]
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     7.280 r  speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          1.055     8.334    speed_tx/n_0_cnt[0]_i_8__0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.124     8.458 r  speed_tx/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.458    speed_tx/n_0_cnt[0]_i_6__0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.971 r  speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.971    speed_tx/n_0_cnt_reg[0]_i_1__0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  speed_tx/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.088    speed_tx/n_0_cnt_reg[4]_i_1__0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.218     9.306 r  speed_tx/cnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.306    speed_tx/n_7_cnt_reg[8]_i_1__0
    SLICE_X2Y113         FDCE                                         r  speed_tx/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.678    15.019    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y113                                                      r  speed_tx/cnt_reg[8]/C
                         clock pessimism              0.306    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y113         FDCE (Setup_fdce_C_D)        0.109    15.399    speed_tx/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 speed_tx/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_tx/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.518ns (39.074%)  route 2.367ns (60.926%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.804     5.325    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y113                                                      r  speed_tx/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.518     5.843 r  speed_tx/cnt_reg[9]/Q
                         net (fo=3, routed)           1.312     7.156    speed_tx/cnt_reg[9]
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     7.280 r  speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          1.055     8.334    speed_tx/n_0_cnt[0]_i_8__0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.124     8.458 r  speed_tx/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.458    speed_tx/n_0_cnt[0]_i_6__0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.971 r  speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.971    speed_tx/n_0_cnt_reg[0]_i_1__0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.210 r  speed_tx/cnt_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.210    speed_tx/n_5_cnt_reg[4]_i_1__0
    SLICE_X2Y112         FDCE                                         r  speed_tx/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.679    15.020    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y112                                                      r  speed_tx/cnt_reg[6]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y112         FDCE (Setup_fdce_C_D)        0.109    15.375    speed_tx/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 speed_tx/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_tx/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 1.497ns (38.743%)  route 2.367ns (61.257%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.804     5.325    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y113                                                      r  speed_tx/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.518     5.843 r  speed_tx/cnt_reg[9]/Q
                         net (fo=3, routed)           1.312     7.156    speed_tx/cnt_reg[9]
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     7.280 r  speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          1.055     8.334    speed_tx/n_0_cnt[0]_i_8__0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.124     8.458 r  speed_tx/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.458    speed_tx/n_0_cnt[0]_i_6__0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.971 r  speed_tx/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.971    speed_tx/n_0_cnt_reg[0]_i_1__0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.218     9.189 r  speed_tx/cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.189    speed_tx/n_7_cnt_reg[4]_i_1__0
    SLICE_X2Y112         FDCE                                         r  speed_tx/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.679    15.020    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y112                                                      r  speed_tx/cnt_reg[4]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y112         FDCE (Setup_fdce_C_D)        0.109    15.375    speed_tx/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 speed_tx/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_tx/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 1.374ns (36.729%)  route 2.367ns (63.271%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.804     5.325    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y113                                                      r  speed_tx/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.518     5.843 r  speed_tx/cnt_reg[9]/Q
                         net (fo=3, routed)           1.312     7.156    speed_tx/cnt_reg[9]
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     7.280 r  speed_tx/cnt[0]_i_8__0/O
                         net (fo=14, routed)          1.055     8.334    speed_tx/n_0_cnt[0]_i_8__0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.124     8.458 r  speed_tx/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.458    speed_tx/n_0_cnt[0]_i_6__0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.066 r  speed_tx/cnt_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.066    speed_tx/n_4_cnt_reg[0]_i_1__0
    SLICE_X2Y111         FDCE                                         r  speed_tx/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.680    15.021    speed_tx/clk_IBUF_BUFG
    SLICE_X2Y111                                                      r  speed_tx/cnt_reg[3]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y111         FDCE (Setup_fdce_C_D)        0.109    15.376    speed_tx/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  6.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 my_uart_rx/rx_data_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_tx/tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.672     1.556    my_uart_rx/CLK
    SLICE_X4Y111                                                      r  my_uart_rx/rx_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  my_uart_rx/rx_data_r_reg[5]/Q
                         net (fo=1, routed)           0.119     1.816    my_uart_tx/I1[5]
    SLICE_X3Y111         FDCE                                         r  my_uart_tx/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.948     2.076    my_uart_tx/clk_IBUF_BUFG
    SLICE_X3Y111                                                      r  my_uart_tx/tx_data_reg[5]/C
                         clock pessimism             -0.482     1.594    
    SLICE_X3Y111         FDCE (Hold_fdce_C_D)         0.072     1.666    my_uart_tx/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 my_uart_rx/rx_temp_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_rx/rx_data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.672     1.556    my_uart_rx/CLK
    SLICE_X5Y111                                                      r  my_uart_rx/rx_temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  my_uart_rx/rx_temp_data_reg[4]/Q
                         net (fo=2, routed)           0.069     1.766    my_uart_rx/rx_temp_data[4]
    SLICE_X4Y111         FDCE                                         r  my_uart_rx/rx_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.946     2.074    my_uart_rx/CLK
    SLICE_X4Y111                                                      r  my_uart_rx/rx_data_r_reg[4]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X4Y111         FDCE (Hold_fdce_C_D)         0.047     1.616    my_uart_rx/rx_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 my_uart_rx/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_tx/tx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.671     1.555    my_uart_rx/CLK
    SLICE_X3Y113                                                      r  my_uart_rx/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  my_uart_rx/rx_data_r_reg[1]/Q
                         net (fo=1, routed)           0.099     1.795    my_uart_tx/I1[1]
    SLICE_X0Y112         FDCE                                         r  my_uart_tx/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.946     2.074    my_uart_tx/clk_IBUF_BUFG
    SLICE_X0Y112                                                      r  my_uart_tx/tx_data_reg[1]/C
                         clock pessimism             -0.503     1.571    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.066     1.637    my_uart_tx/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 my_uart_rx/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_tx/tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.293%)  route 0.105ns (42.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.671     1.555    my_uart_rx/CLK
    SLICE_X3Y113                                                      r  my_uart_rx/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  my_uart_rx/rx_data_r_reg[0]/Q
                         net (fo=1, routed)           0.105     1.801    my_uart_tx/I1[0]
    SLICE_X0Y112         FDCE                                         r  my_uart_tx/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.946     2.074    my_uart_tx/clk_IBUF_BUFG
    SLICE_X0Y112                                                      r  my_uart_tx/tx_data_reg[0]/C
                         clock pessimism             -0.503     1.571    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.070     1.641    my_uart_tx/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 my_uart_rx/rx_temp_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_rx/rx_data_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.673     1.557    my_uart_rx/CLK
    SLICE_X1Y111                                                      r  my_uart_rx/rx_temp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  my_uart_rx/rx_temp_data_reg[6]/Q
                         net (fo=2, routed)           0.127     1.825    my_uart_rx/rx_temp_data[6]
    SLICE_X4Y111         FDCE                                         r  my_uart_rx/rx_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.946     2.074    my_uart_rx/CLK
    SLICE_X4Y111                                                      r  my_uart_rx/rx_data_r_reg[6]/C
                         clock pessimism             -0.482     1.592    
    SLICE_X4Y111         FDCE (Hold_fdce_C_D)         0.071     1.663    my_uart_rx/rx_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_uart_rx/rx_temp_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_rx/rx_data_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.164%)  route 0.129ns (47.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.670     1.554    my_uart_rx/CLK
    SLICE_X4Y113                                                      r  my_uart_rx/rx_temp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  my_uart_rx/rx_temp_data_reg[1]/Q
                         net (fo=2, routed)           0.129     1.824    my_uart_rx/rx_temp_data[1]
    SLICE_X3Y113         FDCE                                         r  my_uart_rx/rx_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.945     2.073    my_uart_rx/CLK
    SLICE_X3Y113                                                      r  my_uart_rx/rx_data_r_reg[1]/C
                         clock pessimism             -0.482     1.591    
    SLICE_X3Y113         FDCE (Hold_fdce_C_D)         0.066     1.657    my_uart_rx/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_uart_rx/rx_data_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_tx/tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.647%)  route 0.112ns (44.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.672     1.556    my_uart_rx/CLK
    SLICE_X4Y111                                                      r  my_uart_rx/rx_data_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  my_uart_rx/rx_data_r_reg[3]/Q
                         net (fo=1, routed)           0.112     1.809    my_uart_tx/I1[3]
    SLICE_X3Y111         FDCE                                         r  my_uart_tx/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.948     2.076    my_uart_tx/clk_IBUF_BUFG
    SLICE_X3Y111                                                      r  my_uart_tx/tx_data_reg[3]/C
                         clock pessimism             -0.482     1.594    
    SLICE_X3Y111         FDCE (Hold_fdce_C_D)         0.047     1.641    my_uart_tx/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_uart_rx/rx_temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_rx/rx_data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.421%)  route 0.133ns (48.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.673     1.557    my_uart_rx/CLK
    SLICE_X1Y111                                                      r  my_uart_rx/rx_temp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  my_uart_rx/rx_temp_data_reg[2]/Q
                         net (fo=2, routed)           0.133     1.831    my_uart_rx/rx_temp_data[2]
    SLICE_X4Y111         FDCE                                         r  my_uart_rx/rx_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.946     2.074    my_uart_rx/CLK
    SLICE_X4Y111                                                      r  my_uart_rx/rx_data_r_reg[2]/C
                         clock pessimism             -0.482     1.592    
    SLICE_X4Y111         FDCE (Hold_fdce_C_D)         0.070     1.662    my_uart_rx/rx_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 my_uart_rx/rx_temp_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_rx/rx_data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.672     1.556    my_uart_rx/CLK
    SLICE_X5Y111                                                      r  my_uart_rx/rx_temp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  my_uart_rx/rx_temp_data_reg[7]/Q
                         net (fo=2, routed)           0.127     1.824    my_uart_rx/rx_temp_data[7]
    SLICE_X4Y111         FDCE                                         r  my_uart_rx/rx_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.946     2.074    my_uart_rx/CLK
    SLICE_X4Y111                                                      r  my_uart_rx/rx_data_r_reg[7]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X4Y111         FDCE (Hold_fdce_C_D)         0.076     1.645    my_uart_rx/rx_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 my_uart_tx/tx_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_uart_tx/rs232_tx_r_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.132%)  route 0.118ns (38.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.673     1.557    my_uart_tx/clk_IBUF_BUFG
    SLICE_X1Y111                                                      r  my_uart_tx/tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  my_uart_tx/tx_en_reg/Q
                         net (fo=3, routed)           0.118     1.816    my_uart_tx/n_0_tx_en_reg
    SLICE_X0Y111         LUT6 (Prop_lut6_I4_O)        0.045     1.861 r  my_uart_tx/rs232_tx_r_i_1/O
                         net (fo=1, routed)           0.000     1.861    my_uart_tx/n_0_rs232_tx_r_i_1
    SLICE_X0Y111         FDPE                                         r  my_uart_tx/rs232_tx_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.948     2.076    my_uart_tx/clk_IBUF_BUFG
    SLICE_X0Y111                                                      r  my_uart_tx/rs232_tx_r_reg/C
                         clock pessimism             -0.506     1.570    
    SLICE_X0Y111         FDPE (Hold_fdpe_C_D)         0.092     1.662    my_uart_tx/rs232_tx_r_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin                            
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X5Y112   my_uart_rx/bps_start_r_reg/C   
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X1Y112   my_uart_rx/num_reg[0]/C        
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X1Y112   my_uart_rx/num_reg[1]/C        
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X1Y112   my_uart_rx/num_reg[2]/C        
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X1Y112   my_uart_rx/num_reg[3]/C        
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X3Y112   my_uart_rx/rs232_rx0_reg/C     
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X3Y112   my_uart_rx/rs232_rx1_reg/C     
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X3Y112   my_uart_rx/rs232_rx2_reg/C     
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X3Y112   my_uart_rx/rs232_rx3_reg/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X5Y112   my_uart_rx/bps_start_r_reg/C   
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X5Y112   my_uart_rx/bps_start_r_reg/C   
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X1Y112   my_uart_rx/num_reg[0]/C        
Low Pulse Width   Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X1Y112   my_uart_rx/num_reg[0]/C        
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X1Y112   my_uart_rx/num_reg[1]/C        
Low Pulse Width   Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X1Y112   my_uart_rx/num_reg[1]/C        
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X1Y112   my_uart_rx/num_reg[2]/C        
Low Pulse Width   Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X1Y112   my_uart_rx/num_reg[2]/C        
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X1Y112   my_uart_rx/num_reg[3]/C        
Low Pulse Width   Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X1Y112   my_uart_rx/num_reg[3]/C        
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X1Y112   my_uart_rx/num_reg[0]/C        
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X1Y112   my_uart_rx/num_reg[1]/C        
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X1Y112   my_uart_rx/num_reg[2]/C        
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X1Y112   my_uart_rx/num_reg[3]/C        
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X3Y112   my_uart_rx/rs232_rx0_reg/C     
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X3Y112   my_uart_rx/rs232_rx1_reg/C     
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X3Y112   my_uart_rx/rs232_rx2_reg/C     
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X3Y112   my_uart_rx/rs232_rx3_reg/C     
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X4Y111   my_uart_rx/rx_data_r_reg[2]/C  
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X4Y111   my_uart_rx/rx_data_r_reg[3]/C  



