#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 23 16:58:00 2023
# Process ID: 1472
# Current directory: C:/Users/aarusso/systolic-array/systolic_array.runs/synth_1
# Command line: vivado.exe -log systolic_array.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source systolic_array.tcl
# Log file: C:/Users/aarusso/systolic-array/systolic_array.runs/synth_1/systolic_array.vds
# Journal file: C:/Users/aarusso/systolic-array/systolic_array.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source systolic_array.tcl -notrace
Command: synth_design -top systolic_array -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8416 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 583.859 ; gain = 180.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'systolic_array' [C:/Users/aarusso/systolic-array/systolic_array.srcs/sources_1/new/systolic_array.sv:23]
	Parameter width_p bound to: 32 - type: integer 
	Parameter array_width_p bound to: 2 - type: integer 
	Parameter array_height_p bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [C:/Users/aarusso/systolic-array/systolic_array.srcs/sources_1/new/mac.sv:24]
	Parameter width_p bound to: 32 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/aarusso/systolic-array/systolic_array.srcs/sources_1/new/mac.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [C:/Users/aarusso/systolic-array/systolic_array.srcs/sources_1/new/mac.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'systolic_array' (2#1) [C:/Users/aarusso/systolic-array/systolic_array.srcs/sources_1/new/systolic_array.sv:23]
WARNING: [Synth 8-3331] design systolic_array has unconnected port z_yumi_i[3]
WARNING: [Synth 8-3331] design systolic_array has unconnected port z_yumi_i[2]
WARNING: [Synth 8-3331] design systolic_array has unconnected port z_yumi_i[1]
WARNING: [Synth 8-3331] design systolic_array has unconnected port z_yumi_i[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 648.723 ; gain = 245.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 648.723 ; gain = 245.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 648.723 ; gain = 245.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 648.723 ; gain = 245.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                32x32  Multipliers := 4     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/aarusso/systolic-array/systolic_array.srcs/sources_1/new/mac.sv:141]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/aarusso/systolic-array/systolic_array.srcs/sources_1/new/mac.sv:141]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/aarusso/systolic-array/systolic_array.srcs/sources_1/new/mac.sv:141]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/aarusso/systolic-array/systolic_array.srcs/sources_1/new/mac.sv:141]
DSP Report: Generating DSP genblk6[0].genblk1[0].mac_inst/product_r0, operation Mode is: A2*B.
DSP Report: register genblk6[0].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[0].mac_inst/product_r0.
DSP Report: operator genblk6[0].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[0].mac_inst/product_r0.
DSP Report: operator genblk6[0].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[0].mac_inst/product_r0.
DSP Report: Generating DSP genblk6[0].genblk1[0].mac_inst/product_r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk6[0].genblk1[0].mac_inst/product_r_reg is absorbed into DSP genblk6[0].genblk1[0].mac_inst/product_r_reg.
DSP Report: operator genblk6[0].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[0].mac_inst/product_r_reg.
DSP Report: operator genblk6[0].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[0].mac_inst/product_r_reg.
DSP Report: Generating DSP genblk6[0].genblk1[0].mac_inst/product_r0, operation Mode is: A2*B2.
DSP Report: register genblk6[0].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[0].mac_inst/product_r0.
DSP Report: register genblk6[0].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[0].mac_inst/product_r0.
DSP Report: operator genblk6[0].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[0].mac_inst/product_r0.
DSP Report: operator genblk6[0].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[0].mac_inst/product_r0.
DSP Report: Generating DSP genblk6[0].genblk1[0].mac_inst/product_r_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register genblk6[0].genblk1[0].mac_inst/product_r_reg is absorbed into DSP genblk6[0].genblk1[0].mac_inst/product_r_reg.
DSP Report: register genblk6[0].genblk1[0].mac_inst/product_r_reg is absorbed into DSP genblk6[0].genblk1[0].mac_inst/product_r_reg.
DSP Report: operator genblk6[0].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[0].mac_inst/product_r_reg.
DSP Report: operator genblk6[0].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[0].mac_inst/product_r_reg.
DSP Report: Generating DSP genblk6[1].genblk1[0].mac_inst/product_r0, operation Mode is: A''*B.
DSP Report: register genblk6[1].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r0.
DSP Report: register genblk6[1].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r0.
DSP Report: operator genblk6[1].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r0.
DSP Report: operator genblk6[1].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r0.
DSP Report: Generating DSP genblk6[1].genblk1[0].mac_inst/product_r_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register genblk6[1].genblk1[0].mac_inst/b_r_reg is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r_reg.
DSP Report: register genblk6[1].genblk1[0].mac_inst/product_r_reg is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r_reg.
DSP Report: operator genblk6[1].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r_reg.
DSP Report: operator genblk6[1].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r_reg.
DSP Report: Generating DSP genblk6[1].genblk1[0].mac_inst/product_r0, operation Mode is: A2*B''.
DSP Report: register genblk6[1].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r0.
DSP Report: register genblk6[1].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r0.
DSP Report: register genblk6[1].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r0.
DSP Report: operator genblk6[1].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r0.
DSP Report: operator genblk6[1].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r0.
DSP Report: Generating DSP genblk6[1].genblk1[0].mac_inst/product_r_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register genblk6[1].genblk1[0].mac_inst/b_r_reg is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r_reg.
DSP Report: register genblk6[1].genblk1[0].mac_inst/product_r_reg is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r_reg.
DSP Report: register genblk6[1].genblk1[0].mac_inst/product_r_reg is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r_reg.
DSP Report: operator genblk6[1].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r_reg.
DSP Report: operator genblk6[1].genblk1[0].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[0].mac_inst/product_r_reg.
DSP Report: Generating DSP genblk6[0].genblk1[1].mac_inst/product_r0, operation Mode is: A2*B2.
DSP Report: register genblk6[0].genblk1[1].mac_inst/a_r_reg is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r0.
DSP Report: register genblk6[0].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r0.
DSP Report: operator genblk6[0].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r0.
DSP Report: operator genblk6[0].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r0.
DSP Report: Generating DSP genblk6[0].genblk1[1].mac_inst/product_r_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register genblk6[0].genblk1[1].mac_inst/a_r_reg is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r_reg.
DSP Report: register genblk6[0].genblk1[1].mac_inst/product_r_reg is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r_reg.
DSP Report: operator genblk6[0].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r_reg.
DSP Report: operator genblk6[0].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r_reg.
DSP Report: Generating DSP genblk6[0].genblk1[1].mac_inst/product_r0, operation Mode is: A''*B2.
DSP Report: register genblk6[0].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r0.
DSP Report: register genblk6[0].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r0.
DSP Report: register genblk6[0].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r0.
DSP Report: operator genblk6[0].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r0.
DSP Report: operator genblk6[0].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r0.
DSP Report: Generating DSP genblk6[0].genblk1[1].mac_inst/product_r_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk6[0].genblk1[1].mac_inst/product_r_reg is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r_reg.
DSP Report: register genblk6[0].genblk1[1].mac_inst/product_r_reg is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r_reg.
DSP Report: register genblk6[0].genblk1[1].mac_inst/product_r_reg is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r_reg.
DSP Report: operator genblk6[0].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r_reg.
DSP Report: operator genblk6[0].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[0].genblk1[1].mac_inst/product_r_reg.
DSP Report: Generating DSP genblk6[1].genblk1[1].mac_inst/product_r0, operation Mode is: A''*B2.
DSP Report: register genblk6[1].genblk1[1].mac_inst/a_r_reg is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r0.
DSP Report: register genblk6[1].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r0.
DSP Report: register genblk6[1].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r0.
DSP Report: operator genblk6[1].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r0.
DSP Report: operator genblk6[1].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r0.
DSP Report: Generating DSP genblk6[1].genblk1[1].mac_inst/product_r_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register genblk6[1].genblk1[1].mac_inst/b_r_reg is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r_reg.
DSP Report: register genblk6[1].genblk1[1].mac_inst/a_r_reg is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r_reg.
DSP Report: register genblk6[1].genblk1[1].mac_inst/product_r_reg is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r_reg.
DSP Report: operator genblk6[1].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r_reg.
DSP Report: operator genblk6[1].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r_reg.
DSP Report: Generating DSP genblk6[1].genblk1[1].mac_inst/product_r0, operation Mode is: A''*B''.
DSP Report: register genblk6[1].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r0.
DSP Report: register genblk6[1].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r0.
DSP Report: register genblk6[1].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r0.
DSP Report: register genblk6[1].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r0.
DSP Report: operator genblk6[1].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r0.
DSP Report: operator genblk6[1].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r0.
DSP Report: Generating DSP genblk6[1].genblk1[1].mac_inst/product_r_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register genblk6[1].genblk1[1].mac_inst/b_r_reg is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r_reg.
DSP Report: register genblk6[1].genblk1[1].mac_inst/product_r_reg is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r_reg.
DSP Report: register genblk6[1].genblk1[1].mac_inst/product_r_reg is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r_reg.
DSP Report: register genblk6[1].genblk1[1].mac_inst/product_r_reg is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r_reg.
DSP Report: operator genblk6[1].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r_reg.
DSP Report: operator genblk6[1].genblk1[1].mac_inst/product_r0 is absorbed into DSP genblk6[1].genblk1[1].mac_inst/product_r_reg.
WARNING: [Synth 8-3331] design systolic_array has unconnected port z_yumi_i[3]
WARNING: [Synth 8-3331] design systolic_array has unconnected port z_yumi_i[2]
WARNING: [Synth 8-3331] design systolic_array has unconnected port z_yumi_i[1]
WARNING: [Synth 8-3331] design systolic_array has unconnected port z_yumi_i[0]
INFO: [Synth 8-3886] merging instance 'genblk6[1].genblk1[1].mac_inst/state_r_reg[6]' (FDRE) to 'genblk6[1].genblk1[1].mac_inst/state_r_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk6[1].genblk1[1].mac_inst/state_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk6[0].genblk1[1].mac_inst/state_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk6[1].genblk1[0].mac_inst/state_r_reg[5] )
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[47]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[46]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[45]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[44]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[43]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[42]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[41]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[40]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[39]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[38]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[37]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[36]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[35]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[34]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[33]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[32]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[31]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[30]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[29]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[28]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[27]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[26]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[25]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[24]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[23]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[22]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[21]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[20]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[19]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[18]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[17]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[16]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[15]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[47]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[46]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[45]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[44]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[43]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[42]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[41]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[40]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[39]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[38]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[37]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[36]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[35]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[34]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[33]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[32]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[31]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[30]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[29]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[28]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[27]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[26]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[25]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[24]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[23]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[22]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[21]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[20]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[19]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[18]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[0].genblk1[0].mac_inst/product_r_reg[17]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[47]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[46]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[45]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[44]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[43]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[42]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[41]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[40]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[39]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[38]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[37]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[36]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[35]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[34]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[33]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[32]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[31]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[30]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[29]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[28]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[27]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[26]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[25]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[24]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[23]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[22]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[21]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[20]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[19]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[18]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[17]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[16]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[15]) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[47]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[46]__0) is unused and will be removed from module systolic_array.
WARNING: [Synth 8-3332] Sequential element (genblk6[1].genblk1[0].mac_inst/product_r_reg[45]__0) is unused and will be removed from module systolic_array.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 818.758 ; gain = 415.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|systolic_array | A2*B              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|systolic_array | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|systolic_array | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|systolic_array | (PCIN>>17)+A2*B   | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|systolic_array | A''*B             | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|systolic_array | (PCIN>>17)+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|systolic_array | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|systolic_array | (PCIN>>17)+A2*B2  | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|systolic_array | A2*B2             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|systolic_array | (PCIN>>17)+A2*B   | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|systolic_array | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|systolic_array | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|systolic_array | A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|systolic_array | (PCIN>>17)+A2*B2  | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|systolic_array | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|systolic_array | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
+---------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 824.102 ; gain = 420.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 824.289 ; gain = 420.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 825.121 ; gain = 421.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 825.121 ; gain = 421.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 825.121 ; gain = 421.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 825.121 ; gain = 421.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 825.121 ; gain = 421.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 825.121 ; gain = 421.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    48|
|3     |DSP48E1 |    12|
|4     |LUT2    |   203|
|5     |LUT3    |     7|
|6     |LUT4    |    22|
|7     |LUT5    |    17|
|8     |LUT6    |    33|
|9     |FDRE    |   228|
|10    |FDSE    |     4|
|11    |IBUF    |   137|
|12    |OBUF    |   136|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------+------+
|      |Instance                           |Module |Cells |
+------+-----------------------------------+-------+------+
|1     |top                                |       |   848|
|2     |  \genblk6[0].genblk1[0].mac_inst  |mac    |   149|
|3     |  \genblk6[0].genblk1[1].mac_inst  |mac_0  |   144|
|4     |  \genblk6[1].genblk1[0].mac_inst  |mac_1  |   146|
|5     |  \genblk6[1].genblk1[1].mac_inst  |mac_2  |   135|
+------+-----------------------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 825.121 ; gain = 421.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 264 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 825.121 ; gain = 421.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 825.121 ; gain = 421.445
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 938.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 938.988 ; gain = 560.172
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 938.988 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aarusso/systolic-array/systolic_array.runs/synth_1/systolic_array.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file systolic_array_utilization_synth.rpt -pb systolic_array_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 23 16:58:27 2023...
