!Device
part_number: STM32G483xx
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: CRC
  description: Cyclic redundancy check calculation       unit
  base_addr: 0x40023000
  size: 0x400
  registers:
  - !Register
    name: DR
    addr: 0x0
    size_bits: 32
    description: Data register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DR
      bit_offset: 0
      bit_width: 32
      description: Data register bits
  - !Register
    name: IDR
    addr: 0x4
    size_bits: 32
    description: Independent data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IDR
      bit_offset: 0
      bit_width: 32
      description: General-purpose 8-bit data register               bits
  - !Register
    name: CR
    addr: 0x8
    size_bits: 32
    description: Control register
    fields:
    - !Field
      name: REV_OUT
      bit_offset: 7
      bit_width: 1
      description: Reverse output data
      read_allowed: true
      write_allowed: true
    - !Field
      name: REV_IN
      bit_offset: 5
      bit_width: 2
      description: Reverse input data
      read_allowed: true
      write_allowed: true
    - !Field
      name: POLYSIZE
      bit_offset: 3
      bit_width: 2
      description: Polynomial size
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESET
      bit_offset: 0
      bit_width: 1
      description: RESET bit
      read_allowed: false
      write_allowed: true
  - !Register
    name: INIT
    addr: 0x10
    size_bits: 32
    description: Initial CRC value
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CRC_INIT
      bit_offset: 0
      bit_width: 32
      description: Programmable initial CRC               value
  - !Register
    name: POL
    addr: 0x14
    size_bits: 32
    description: polynomial
    read_allowed: true
    write_allowed: true
    reset_value: 0x4c11db7
    fields:
    - !Field
      name: POL
      bit_offset: 0
      bit_width: 32
      description: Programmable polynomial
- !Module
  name: IWDG
  description: WinWATCHDOG
  base_addr: 0x40003000
  size: 0x400
  registers:
  - !Register
    name: KR
    addr: 0x0
    size_bits: 32
    description: Key register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 16
      description: Key value (write only, read               0x0000)
  - !Register
    name: PR
    addr: 0x4
    size_bits: 32
    description: Prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PR
      bit_offset: 0
      bit_width: 3
      description: Prescaler divider
  - !Register
    name: RLR
    addr: 0x8
    size_bits: 32
    description: Reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff
    fields:
    - !Field
      name: RL
      bit_offset: 0
      bit_width: 12
      description: Watchdog counter reload               value
  - !Register
    name: SR
    addr: 0xc
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WVU
      bit_offset: 2
      bit_width: 1
      description: Watchdog counter window value               update
    - !Field
      name: RVU
      bit_offset: 1
      bit_width: 1
      description: Watchdog counter reload value               update
    - !Field
      name: PVU
      bit_offset: 0
      bit_width: 1
      description: Watchdog prescaler value               update
  - !Register
    name: WINR
    addr: 0x10
    size_bits: 32
    description: Window register
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff
    fields:
    - !Field
      name: WIN
      bit_offset: 0
      bit_width: 12
      description: Watchdog counter window               value
- !Module
  name: WWDG
  description: System window watchdog
  base_addr: 0x40002c00
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f
    fields:
    - !Field
      name: WDGA
      bit_offset: 7
      bit_width: 1
      description: Activation bit
    - !Field
      name: T
      bit_offset: 0
      bit_width: 7
      description: 7-bit counter (MSB to LSB)
  - !Register
    name: CFR
    addr: 0x4
    size_bits: 32
    description: Configuration register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f
    fields:
    - !Field
      name: WDGTB
      bit_offset: 11
      bit_width: 3
      description: Timer base
    - !Field
      name: EWI
      bit_offset: 9
      bit_width: 1
      description: Early wakeup interrupt
    - !Field
      name: W
      bit_offset: 0
      bit_width: 7
      description: 7-bit window value
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EWIF
      bit_offset: 0
      bit_width: 1
      description: Early wakeup interrupt               flag
- !Module
  name: I2C1
  description: Inter-integrated circuit
  base_addr: 0x40005400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: Peripheral enable
    - !Field
      name: TXIE
      bit_offset: 1
      bit_width: 1
      description: TX Interrupt enable
    - !Field
      name: RXIE
      bit_offset: 2
      bit_width: 1
      description: RX Interrupt enable
    - !Field
      name: ADDRIE
      bit_offset: 3
      bit_width: 1
      description: Address match interrupt enable (slave               only)
    - !Field
      name: NACKIE
      bit_offset: 4
      bit_width: 1
      description: Not acknowledge received interrupt               enable
    - !Field
      name: STOPIE
      bit_offset: 5
      bit_width: 1
      description: STOP detection Interrupt               enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transfer Complete interrupt               enable
    - !Field
      name: ERRIE
      bit_offset: 7
      bit_width: 1
      description: Error interrupts enable
    - !Field
      name: DNF
      bit_offset: 8
      bit_width: 4
      description: Digital noise filter
    - !Field
      name: ANFOFF
      bit_offset: 12
      bit_width: 1
      description: Analog noise filter OFF
    - !Field
      name: TXDMAEN
      bit_offset: 14
      bit_width: 1
      description: DMA transmission requests               enable
    - !Field
      name: RXDMAEN
      bit_offset: 15
      bit_width: 1
      description: DMA reception requests               enable
    - !Field
      name: SBC
      bit_offset: 16
      bit_width: 1
      description: Slave byte control
    - !Field
      name: NOSTRETCH
      bit_offset: 17
      bit_width: 1
      description: Clock stretching disable
    - !Field
      name: WUPEN
      bit_offset: 18
      bit_width: 1
      description: Wakeup from STOP enable
    - !Field
      name: GCEN
      bit_offset: 19
      bit_width: 1
      description: General call enable
    - !Field
      name: SMBHEN
      bit_offset: 20
      bit_width: 1
      description: SMBus Host address enable
    - !Field
      name: SMBDEN
      bit_offset: 21
      bit_width: 1
      description: SMBus Device Default address               enable
    - !Field
      name: ALERTEN
      bit_offset: 22
      bit_width: 1
      description: SMBUS alert enable
    - !Field
      name: PECEN
      bit_offset: 23
      bit_width: 1
      description: PEC enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PECBYTE
      bit_offset: 26
      bit_width: 1
      description: Packet error checking byte
    - !Field
      name: AUTOEND
      bit_offset: 25
      bit_width: 1
      description: Automatic end mode (master               mode)
    - !Field
      name: RELOAD
      bit_offset: 24
      bit_width: 1
      description: NBYTES reload mode
    - !Field
      name: NBYTES
      bit_offset: 16
      bit_width: 8
      description: Number of bytes
    - !Field
      name: NACK
      bit_offset: 15
      bit_width: 1
      description: NACK generation (slave               mode)
    - !Field
      name: STOP
      bit_offset: 14
      bit_width: 1
      description: Stop generation (master               mode)
    - !Field
      name: START
      bit_offset: 13
      bit_width: 1
      description: Start generation
    - !Field
      name: HEAD10R
      bit_offset: 12
      bit_width: 1
      description: 10-bit address header only read               direction (master
        receiver mode)
    - !Field
      name: ADD10
      bit_offset: 11
      bit_width: 1
      description: 10-bit addressing mode (master               mode)
    - !Field
      name: RD_WRN
      bit_offset: 10
      bit_width: 1
      description: Transfer direction (master               mode)
    - !Field
      name: SADD
      bit_offset: 0
      bit_width: 10
      description: Slave address bit (master               mode)
  - !Register
    name: OAR1
    addr: 0x8
    size_bits: 32
    description: Own address register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA1
      bit_offset: 0
      bit_width: 10
      description: Interface address
    - !Field
      name: OA1MODE
      bit_offset: 10
      bit_width: 1
      description: Own Address 1 10-bit mode
    - !Field
      name: OA1EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 1 enable
  - !Register
    name: OAR2
    addr: 0xc
    size_bits: 32
    description: Own address register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA2
      bit_offset: 1
      bit_width: 7
      description: Interface address
    - !Field
      name: OA2MSK
      bit_offset: 8
      bit_width: 3
      description: Own Address 2 masks
    - !Field
      name: OA2EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 2 enable
  - !Register
    name: TIMINGR
    addr: 0x10
    size_bits: 32
    description: Timing register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCLL
      bit_offset: 0
      bit_width: 8
      description: SCL low period (master               mode)
    - !Field
      name: SCLH
      bit_offset: 8
      bit_width: 8
      description: SCL high period (master               mode)
    - !Field
      name: SDADEL
      bit_offset: 16
      bit_width: 4
      description: Data hold time
    - !Field
      name: SCLDEL
      bit_offset: 20
      bit_width: 4
      description: Data setup time
    - !Field
      name: PRESC
      bit_offset: 28
      bit_width: 4
      description: Timing prescaler
  - !Register
    name: TIMEOUTR
    addr: 0x14
    size_bits: 32
    description: Status register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUTA
      bit_offset: 0
      bit_width: 12
      description: Bus timeout A
    - !Field
      name: TIDLE
      bit_offset: 12
      bit_width: 1
      description: Idle clock timeout               detection
    - !Field
      name: TIMOUTEN
      bit_offset: 15
      bit_width: 1
      description: Clock timeout enable
    - !Field
      name: TIMEOUTB
      bit_offset: 16
      bit_width: 12
      description: Bus timeout B
    - !Field
      name: TEXTEN
      bit_offset: 31
      bit_width: 1
      description: Extended clock timeout               enable
  - !Register
    name: ISR
    addr: 0x18
    size_bits: 32
    description: Interrupt and Status register
    reset_value: 0x1
    fields:
    - !Field
      name: ADDCODE
      bit_offset: 17
      bit_width: 7
      description: Address match code (Slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIR
      bit_offset: 16
      bit_width: 1
      description: Transfer direction (Slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUSY
      bit_offset: 15
      bit_width: 1
      description: Bus busy
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALERT
      bit_offset: 13
      bit_width: 1
      description: SMBus alert
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMEOUT
      bit_offset: 12
      bit_width: 1
      description: Timeout or t_low detection               flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: PECERR
      bit_offset: 11
      bit_width: 1
      description: PEC Error in reception
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR
      bit_offset: 10
      bit_width: 1
      description: Overrun/Underrun (slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARLO
      bit_offset: 9
      bit_width: 1
      description: Arbitration lost
      read_allowed: true
      write_allowed: false
    - !Field
      name: BERR
      bit_offset: 8
      bit_width: 1
      description: Bus error
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCR
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Reload
      read_allowed: true
      write_allowed: false
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: Transfer Complete (master               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: STOPF
      bit_offset: 5
      bit_width: 1
      description: Stop detection flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACKF
      bit_offset: 4
      bit_width: 1
      description: Not acknowledge received               flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDR
      bit_offset: 3
      bit_width: 1
      description: Address matched (slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXNE
      bit_offset: 2
      bit_width: 1
      description: Receive data register not empty               (receivers)
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXIS
      bit_offset: 1
      bit_width: 1
      description: Transmit interrupt status               (transmitters)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXE
      bit_offset: 0
      bit_width: 1
      description: Transmit data register empty               (transmitters)
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICR
    addr: 0x1c
    size_bits: 32
    description: Interrupt clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ALERTCF
      bit_offset: 13
      bit_width: 1
      description: Alert flag clear
    - !Field
      name: TIMOUTCF
      bit_offset: 12
      bit_width: 1
      description: Timeout detection flag               clear
    - !Field
      name: PECCF
      bit_offset: 11
      bit_width: 1
      description: PEC Error flag clear
    - !Field
      name: OVRCF
      bit_offset: 10
      bit_width: 1
      description: Overrun/Underrun flag               clear
    - !Field
      name: ARLOCF
      bit_offset: 9
      bit_width: 1
      description: Arbitration lost flag               clear
    - !Field
      name: BERRCF
      bit_offset: 8
      bit_width: 1
      description: Bus error flag clear
    - !Field
      name: STOPCF
      bit_offset: 5
      bit_width: 1
      description: Stop detection flag clear
    - !Field
      name: NACKCF
      bit_offset: 4
      bit_width: 1
      description: Not Acknowledge flag clear
    - !Field
      name: ADDRCF
      bit_offset: 3
      bit_width: 1
      description: Address Matched flag clear
  - !Register
    name: PECR
    addr: 0x20
    size_bits: 32
    description: PEC register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PEC
      bit_offset: 0
      bit_width: 8
      description: Packet error checking               register
  - !Register
    name: RXDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 8
      description: 8-bit receive data
  - !Register
    name: TXDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 8
      description: 8-bit transmit data
- !Module
  name: I2C2
  description: Inter-integrated circuit
  base_addr: 0x40005800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: Peripheral enable
    - !Field
      name: TXIE
      bit_offset: 1
      bit_width: 1
      description: TX Interrupt enable
    - !Field
      name: RXIE
      bit_offset: 2
      bit_width: 1
      description: RX Interrupt enable
    - !Field
      name: ADDRIE
      bit_offset: 3
      bit_width: 1
      description: Address match interrupt enable (slave               only)
    - !Field
      name: NACKIE
      bit_offset: 4
      bit_width: 1
      description: Not acknowledge received interrupt               enable
    - !Field
      name: STOPIE
      bit_offset: 5
      bit_width: 1
      description: STOP detection Interrupt               enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transfer Complete interrupt               enable
    - !Field
      name: ERRIE
      bit_offset: 7
      bit_width: 1
      description: Error interrupts enable
    - !Field
      name: DNF
      bit_offset: 8
      bit_width: 4
      description: Digital noise filter
    - !Field
      name: ANFOFF
      bit_offset: 12
      bit_width: 1
      description: Analog noise filter OFF
    - !Field
      name: TXDMAEN
      bit_offset: 14
      bit_width: 1
      description: DMA transmission requests               enable
    - !Field
      name: RXDMAEN
      bit_offset: 15
      bit_width: 1
      description: DMA reception requests               enable
    - !Field
      name: SBC
      bit_offset: 16
      bit_width: 1
      description: Slave byte control
    - !Field
      name: NOSTRETCH
      bit_offset: 17
      bit_width: 1
      description: Clock stretching disable
    - !Field
      name: WUPEN
      bit_offset: 18
      bit_width: 1
      description: Wakeup from STOP enable
    - !Field
      name: GCEN
      bit_offset: 19
      bit_width: 1
      description: General call enable
    - !Field
      name: SMBHEN
      bit_offset: 20
      bit_width: 1
      description: SMBus Host address enable
    - !Field
      name: SMBDEN
      bit_offset: 21
      bit_width: 1
      description: SMBus Device Default address               enable
    - !Field
      name: ALERTEN
      bit_offset: 22
      bit_width: 1
      description: SMBUS alert enable
    - !Field
      name: PECEN
      bit_offset: 23
      bit_width: 1
      description: PEC enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PECBYTE
      bit_offset: 26
      bit_width: 1
      description: Packet error checking byte
    - !Field
      name: AUTOEND
      bit_offset: 25
      bit_width: 1
      description: Automatic end mode (master               mode)
    - !Field
      name: RELOAD
      bit_offset: 24
      bit_width: 1
      description: NBYTES reload mode
    - !Field
      name: NBYTES
      bit_offset: 16
      bit_width: 8
      description: Number of bytes
    - !Field
      name: NACK
      bit_offset: 15
      bit_width: 1
      description: NACK generation (slave               mode)
    - !Field
      name: STOP
      bit_offset: 14
      bit_width: 1
      description: Stop generation (master               mode)
    - !Field
      name: START
      bit_offset: 13
      bit_width: 1
      description: Start generation
    - !Field
      name: HEAD10R
      bit_offset: 12
      bit_width: 1
      description: 10-bit address header only read               direction (master
        receiver mode)
    - !Field
      name: ADD10
      bit_offset: 11
      bit_width: 1
      description: 10-bit addressing mode (master               mode)
    - !Field
      name: RD_WRN
      bit_offset: 10
      bit_width: 1
      description: Transfer direction (master               mode)
    - !Field
      name: SADD
      bit_offset: 0
      bit_width: 10
      description: Slave address bit (master               mode)
  - !Register
    name: OAR1
    addr: 0x8
    size_bits: 32
    description: Own address register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA1
      bit_offset: 0
      bit_width: 10
      description: Interface address
    - !Field
      name: OA1MODE
      bit_offset: 10
      bit_width: 1
      description: Own Address 1 10-bit mode
    - !Field
      name: OA1EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 1 enable
  - !Register
    name: OAR2
    addr: 0xc
    size_bits: 32
    description: Own address register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA2
      bit_offset: 1
      bit_width: 7
      description: Interface address
    - !Field
      name: OA2MSK
      bit_offset: 8
      bit_width: 3
      description: Own Address 2 masks
    - !Field
      name: OA2EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 2 enable
  - !Register
    name: TIMINGR
    addr: 0x10
    size_bits: 32
    description: Timing register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCLL
      bit_offset: 0
      bit_width: 8
      description: SCL low period (master               mode)
    - !Field
      name: SCLH
      bit_offset: 8
      bit_width: 8
      description: SCL high period (master               mode)
    - !Field
      name: SDADEL
      bit_offset: 16
      bit_width: 4
      description: Data hold time
    - !Field
      name: SCLDEL
      bit_offset: 20
      bit_width: 4
      description: Data setup time
    - !Field
      name: PRESC
      bit_offset: 28
      bit_width: 4
      description: Timing prescaler
  - !Register
    name: TIMEOUTR
    addr: 0x14
    size_bits: 32
    description: Status register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUTA
      bit_offset: 0
      bit_width: 12
      description: Bus timeout A
    - !Field
      name: TIDLE
      bit_offset: 12
      bit_width: 1
      description: Idle clock timeout               detection
    - !Field
      name: TIMOUTEN
      bit_offset: 15
      bit_width: 1
      description: Clock timeout enable
    - !Field
      name: TIMEOUTB
      bit_offset: 16
      bit_width: 12
      description: Bus timeout B
    - !Field
      name: TEXTEN
      bit_offset: 31
      bit_width: 1
      description: Extended clock timeout               enable
  - !Register
    name: ISR
    addr: 0x18
    size_bits: 32
    description: Interrupt and Status register
    reset_value: 0x1
    fields:
    - !Field
      name: ADDCODE
      bit_offset: 17
      bit_width: 7
      description: Address match code (Slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIR
      bit_offset: 16
      bit_width: 1
      description: Transfer direction (Slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUSY
      bit_offset: 15
      bit_width: 1
      description: Bus busy
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALERT
      bit_offset: 13
      bit_width: 1
      description: SMBus alert
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMEOUT
      bit_offset: 12
      bit_width: 1
      description: Timeout or t_low detection               flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: PECERR
      bit_offset: 11
      bit_width: 1
      description: PEC Error in reception
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR
      bit_offset: 10
      bit_width: 1
      description: Overrun/Underrun (slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARLO
      bit_offset: 9
      bit_width: 1
      description: Arbitration lost
      read_allowed: true
      write_allowed: false
    - !Field
      name: BERR
      bit_offset: 8
      bit_width: 1
      description: Bus error
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCR
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Reload
      read_allowed: true
      write_allowed: false
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: Transfer Complete (master               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: STOPF
      bit_offset: 5
      bit_width: 1
      description: Stop detection flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACKF
      bit_offset: 4
      bit_width: 1
      description: Not acknowledge received               flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDR
      bit_offset: 3
      bit_width: 1
      description: Address matched (slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXNE
      bit_offset: 2
      bit_width: 1
      description: Receive data register not empty               (receivers)
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXIS
      bit_offset: 1
      bit_width: 1
      description: Transmit interrupt status               (transmitters)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXE
      bit_offset: 0
      bit_width: 1
      description: Transmit data register empty               (transmitters)
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICR
    addr: 0x1c
    size_bits: 32
    description: Interrupt clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ALERTCF
      bit_offset: 13
      bit_width: 1
      description: Alert flag clear
    - !Field
      name: TIMOUTCF
      bit_offset: 12
      bit_width: 1
      description: Timeout detection flag               clear
    - !Field
      name: PECCF
      bit_offset: 11
      bit_width: 1
      description: PEC Error flag clear
    - !Field
      name: OVRCF
      bit_offset: 10
      bit_width: 1
      description: Overrun/Underrun flag               clear
    - !Field
      name: ARLOCF
      bit_offset: 9
      bit_width: 1
      description: Arbitration lost flag               clear
    - !Field
      name: BERRCF
      bit_offset: 8
      bit_width: 1
      description: Bus error flag clear
    - !Field
      name: STOPCF
      bit_offset: 5
      bit_width: 1
      description: Stop detection flag clear
    - !Field
      name: NACKCF
      bit_offset: 4
      bit_width: 1
      description: Not Acknowledge flag clear
    - !Field
      name: ADDRCF
      bit_offset: 3
      bit_width: 1
      description: Address Matched flag clear
  - !Register
    name: PECR
    addr: 0x20
    size_bits: 32
    description: PEC register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PEC
      bit_offset: 0
      bit_width: 8
      description: Packet error checking               register
  - !Register
    name: RXDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 8
      description: 8-bit receive data
  - !Register
    name: TXDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 8
      description: 8-bit transmit data
- !Module
  name: I2C3
  description: Inter-integrated circuit
  base_addr: 0x40007800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: Peripheral enable
    - !Field
      name: TXIE
      bit_offset: 1
      bit_width: 1
      description: TX Interrupt enable
    - !Field
      name: RXIE
      bit_offset: 2
      bit_width: 1
      description: RX Interrupt enable
    - !Field
      name: ADDRIE
      bit_offset: 3
      bit_width: 1
      description: Address match interrupt enable (slave               only)
    - !Field
      name: NACKIE
      bit_offset: 4
      bit_width: 1
      description: Not acknowledge received interrupt               enable
    - !Field
      name: STOPIE
      bit_offset: 5
      bit_width: 1
      description: STOP detection Interrupt               enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transfer Complete interrupt               enable
    - !Field
      name: ERRIE
      bit_offset: 7
      bit_width: 1
      description: Error interrupts enable
    - !Field
      name: DNF
      bit_offset: 8
      bit_width: 4
      description: Digital noise filter
    - !Field
      name: ANFOFF
      bit_offset: 12
      bit_width: 1
      description: Analog noise filter OFF
    - !Field
      name: TXDMAEN
      bit_offset: 14
      bit_width: 1
      description: DMA transmission requests               enable
    - !Field
      name: RXDMAEN
      bit_offset: 15
      bit_width: 1
      description: DMA reception requests               enable
    - !Field
      name: SBC
      bit_offset: 16
      bit_width: 1
      description: Slave byte control
    - !Field
      name: NOSTRETCH
      bit_offset: 17
      bit_width: 1
      description: Clock stretching disable
    - !Field
      name: WUPEN
      bit_offset: 18
      bit_width: 1
      description: Wakeup from STOP enable
    - !Field
      name: GCEN
      bit_offset: 19
      bit_width: 1
      description: General call enable
    - !Field
      name: SMBHEN
      bit_offset: 20
      bit_width: 1
      description: SMBus Host address enable
    - !Field
      name: SMBDEN
      bit_offset: 21
      bit_width: 1
      description: SMBus Device Default address               enable
    - !Field
      name: ALERTEN
      bit_offset: 22
      bit_width: 1
      description: SMBUS alert enable
    - !Field
      name: PECEN
      bit_offset: 23
      bit_width: 1
      description: PEC enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PECBYTE
      bit_offset: 26
      bit_width: 1
      description: Packet error checking byte
    - !Field
      name: AUTOEND
      bit_offset: 25
      bit_width: 1
      description: Automatic end mode (master               mode)
    - !Field
      name: RELOAD
      bit_offset: 24
      bit_width: 1
      description: NBYTES reload mode
    - !Field
      name: NBYTES
      bit_offset: 16
      bit_width: 8
      description: Number of bytes
    - !Field
      name: NACK
      bit_offset: 15
      bit_width: 1
      description: NACK generation (slave               mode)
    - !Field
      name: STOP
      bit_offset: 14
      bit_width: 1
      description: Stop generation (master               mode)
    - !Field
      name: START
      bit_offset: 13
      bit_width: 1
      description: Start generation
    - !Field
      name: HEAD10R
      bit_offset: 12
      bit_width: 1
      description: 10-bit address header only read               direction (master
        receiver mode)
    - !Field
      name: ADD10
      bit_offset: 11
      bit_width: 1
      description: 10-bit addressing mode (master               mode)
    - !Field
      name: RD_WRN
      bit_offset: 10
      bit_width: 1
      description: Transfer direction (master               mode)
    - !Field
      name: SADD
      bit_offset: 0
      bit_width: 10
      description: Slave address bit (master               mode)
  - !Register
    name: OAR1
    addr: 0x8
    size_bits: 32
    description: Own address register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA1
      bit_offset: 0
      bit_width: 10
      description: Interface address
    - !Field
      name: OA1MODE
      bit_offset: 10
      bit_width: 1
      description: Own Address 1 10-bit mode
    - !Field
      name: OA1EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 1 enable
  - !Register
    name: OAR2
    addr: 0xc
    size_bits: 32
    description: Own address register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA2
      bit_offset: 1
      bit_width: 7
      description: Interface address
    - !Field
      name: OA2MSK
      bit_offset: 8
      bit_width: 3
      description: Own Address 2 masks
    - !Field
      name: OA2EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 2 enable
  - !Register
    name: TIMINGR
    addr: 0x10
    size_bits: 32
    description: Timing register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCLL
      bit_offset: 0
      bit_width: 8
      description: SCL low period (master               mode)
    - !Field
      name: SCLH
      bit_offset: 8
      bit_width: 8
      description: SCL high period (master               mode)
    - !Field
      name: SDADEL
      bit_offset: 16
      bit_width: 4
      description: Data hold time
    - !Field
      name: SCLDEL
      bit_offset: 20
      bit_width: 4
      description: Data setup time
    - !Field
      name: PRESC
      bit_offset: 28
      bit_width: 4
      description: Timing prescaler
  - !Register
    name: TIMEOUTR
    addr: 0x14
    size_bits: 32
    description: Status register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUTA
      bit_offset: 0
      bit_width: 12
      description: Bus timeout A
    - !Field
      name: TIDLE
      bit_offset: 12
      bit_width: 1
      description: Idle clock timeout               detection
    - !Field
      name: TIMOUTEN
      bit_offset: 15
      bit_width: 1
      description: Clock timeout enable
    - !Field
      name: TIMEOUTB
      bit_offset: 16
      bit_width: 12
      description: Bus timeout B
    - !Field
      name: TEXTEN
      bit_offset: 31
      bit_width: 1
      description: Extended clock timeout               enable
  - !Register
    name: ISR
    addr: 0x18
    size_bits: 32
    description: Interrupt and Status register
    reset_value: 0x1
    fields:
    - !Field
      name: ADDCODE
      bit_offset: 17
      bit_width: 7
      description: Address match code (Slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIR
      bit_offset: 16
      bit_width: 1
      description: Transfer direction (Slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUSY
      bit_offset: 15
      bit_width: 1
      description: Bus busy
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALERT
      bit_offset: 13
      bit_width: 1
      description: SMBus alert
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMEOUT
      bit_offset: 12
      bit_width: 1
      description: Timeout or t_low detection               flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: PECERR
      bit_offset: 11
      bit_width: 1
      description: PEC Error in reception
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR
      bit_offset: 10
      bit_width: 1
      description: Overrun/Underrun (slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARLO
      bit_offset: 9
      bit_width: 1
      description: Arbitration lost
      read_allowed: true
      write_allowed: false
    - !Field
      name: BERR
      bit_offset: 8
      bit_width: 1
      description: Bus error
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCR
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Reload
      read_allowed: true
      write_allowed: false
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: Transfer Complete (master               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: STOPF
      bit_offset: 5
      bit_width: 1
      description: Stop detection flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACKF
      bit_offset: 4
      bit_width: 1
      description: Not acknowledge received               flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDR
      bit_offset: 3
      bit_width: 1
      description: Address matched (slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXNE
      bit_offset: 2
      bit_width: 1
      description: Receive data register not empty               (receivers)
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXIS
      bit_offset: 1
      bit_width: 1
      description: Transmit interrupt status               (transmitters)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXE
      bit_offset: 0
      bit_width: 1
      description: Transmit data register empty               (transmitters)
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICR
    addr: 0x1c
    size_bits: 32
    description: Interrupt clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ALERTCF
      bit_offset: 13
      bit_width: 1
      description: Alert flag clear
    - !Field
      name: TIMOUTCF
      bit_offset: 12
      bit_width: 1
      description: Timeout detection flag               clear
    - !Field
      name: PECCF
      bit_offset: 11
      bit_width: 1
      description: PEC Error flag clear
    - !Field
      name: OVRCF
      bit_offset: 10
      bit_width: 1
      description: Overrun/Underrun flag               clear
    - !Field
      name: ARLOCF
      bit_offset: 9
      bit_width: 1
      description: Arbitration lost flag               clear
    - !Field
      name: BERRCF
      bit_offset: 8
      bit_width: 1
      description: Bus error flag clear
    - !Field
      name: STOPCF
      bit_offset: 5
      bit_width: 1
      description: Stop detection flag clear
    - !Field
      name: NACKCF
      bit_offset: 4
      bit_width: 1
      description: Not Acknowledge flag clear
    - !Field
      name: ADDRCF
      bit_offset: 3
      bit_width: 1
      description: Address Matched flag clear
  - !Register
    name: PECR
    addr: 0x20
    size_bits: 32
    description: PEC register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PEC
      bit_offset: 0
      bit_width: 8
      description: Packet error checking               register
  - !Register
    name: RXDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 8
      description: 8-bit receive data
  - !Register
    name: TXDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 8
      description: 8-bit transmit data
- !Module
  name: I2C4
  description: Inter-integrated circuit
  base_addr: 0x40008400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: Peripheral enable
    - !Field
      name: TXIE
      bit_offset: 1
      bit_width: 1
      description: TX Interrupt enable
    - !Field
      name: RXIE
      bit_offset: 2
      bit_width: 1
      description: RX Interrupt enable
    - !Field
      name: ADDRIE
      bit_offset: 3
      bit_width: 1
      description: Address match interrupt enable (slave               only)
    - !Field
      name: NACKIE
      bit_offset: 4
      bit_width: 1
      description: Not acknowledge received interrupt               enable
    - !Field
      name: STOPIE
      bit_offset: 5
      bit_width: 1
      description: STOP detection Interrupt               enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transfer Complete interrupt               enable
    - !Field
      name: ERRIE
      bit_offset: 7
      bit_width: 1
      description: Error interrupts enable
    - !Field
      name: DNF
      bit_offset: 8
      bit_width: 4
      description: Digital noise filter
    - !Field
      name: ANFOFF
      bit_offset: 12
      bit_width: 1
      description: Analog noise filter OFF
    - !Field
      name: TXDMAEN
      bit_offset: 14
      bit_width: 1
      description: DMA transmission requests               enable
    - !Field
      name: RXDMAEN
      bit_offset: 15
      bit_width: 1
      description: DMA reception requests               enable
    - !Field
      name: SBC
      bit_offset: 16
      bit_width: 1
      description: Slave byte control
    - !Field
      name: NOSTRETCH
      bit_offset: 17
      bit_width: 1
      description: Clock stretching disable
    - !Field
      name: WUPEN
      bit_offset: 18
      bit_width: 1
      description: Wakeup from STOP enable
    - !Field
      name: GCEN
      bit_offset: 19
      bit_width: 1
      description: General call enable
    - !Field
      name: SMBHEN
      bit_offset: 20
      bit_width: 1
      description: SMBus Host address enable
    - !Field
      name: SMBDEN
      bit_offset: 21
      bit_width: 1
      description: SMBus Device Default address               enable
    - !Field
      name: ALERTEN
      bit_offset: 22
      bit_width: 1
      description: SMBUS alert enable
    - !Field
      name: PECEN
      bit_offset: 23
      bit_width: 1
      description: PEC enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PECBYTE
      bit_offset: 26
      bit_width: 1
      description: Packet error checking byte
    - !Field
      name: AUTOEND
      bit_offset: 25
      bit_width: 1
      description: Automatic end mode (master               mode)
    - !Field
      name: RELOAD
      bit_offset: 24
      bit_width: 1
      description: NBYTES reload mode
    - !Field
      name: NBYTES
      bit_offset: 16
      bit_width: 8
      description: Number of bytes
    - !Field
      name: NACK
      bit_offset: 15
      bit_width: 1
      description: NACK generation (slave               mode)
    - !Field
      name: STOP
      bit_offset: 14
      bit_width: 1
      description: Stop generation (master               mode)
    - !Field
      name: START
      bit_offset: 13
      bit_width: 1
      description: Start generation
    - !Field
      name: HEAD10R
      bit_offset: 12
      bit_width: 1
      description: 10-bit address header only read               direction (master
        receiver mode)
    - !Field
      name: ADD10
      bit_offset: 11
      bit_width: 1
      description: 10-bit addressing mode (master               mode)
    - !Field
      name: RD_WRN
      bit_offset: 10
      bit_width: 1
      description: Transfer direction (master               mode)
    - !Field
      name: SADD
      bit_offset: 0
      bit_width: 10
      description: Slave address bit (master               mode)
  - !Register
    name: OAR1
    addr: 0x8
    size_bits: 32
    description: Own address register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA1
      bit_offset: 0
      bit_width: 10
      description: Interface address
    - !Field
      name: OA1MODE
      bit_offset: 10
      bit_width: 1
      description: Own Address 1 10-bit mode
    - !Field
      name: OA1EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 1 enable
  - !Register
    name: OAR2
    addr: 0xc
    size_bits: 32
    description: Own address register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA2
      bit_offset: 1
      bit_width: 7
      description: Interface address
    - !Field
      name: OA2MSK
      bit_offset: 8
      bit_width: 3
      description: Own Address 2 masks
    - !Field
      name: OA2EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 2 enable
  - !Register
    name: TIMINGR
    addr: 0x10
    size_bits: 32
    description: Timing register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCLL
      bit_offset: 0
      bit_width: 8
      description: SCL low period (master               mode)
    - !Field
      name: SCLH
      bit_offset: 8
      bit_width: 8
      description: SCL high period (master               mode)
    - !Field
      name: SDADEL
      bit_offset: 16
      bit_width: 4
      description: Data hold time
    - !Field
      name: SCLDEL
      bit_offset: 20
      bit_width: 4
      description: Data setup time
    - !Field
      name: PRESC
      bit_offset: 28
      bit_width: 4
      description: Timing prescaler
  - !Register
    name: TIMEOUTR
    addr: 0x14
    size_bits: 32
    description: Status register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUTA
      bit_offset: 0
      bit_width: 12
      description: Bus timeout A
    - !Field
      name: TIDLE
      bit_offset: 12
      bit_width: 1
      description: Idle clock timeout               detection
    - !Field
      name: TIMOUTEN
      bit_offset: 15
      bit_width: 1
      description: Clock timeout enable
    - !Field
      name: TIMEOUTB
      bit_offset: 16
      bit_width: 12
      description: Bus timeout B
    - !Field
      name: TEXTEN
      bit_offset: 31
      bit_width: 1
      description: Extended clock timeout               enable
  - !Register
    name: ISR
    addr: 0x18
    size_bits: 32
    description: Interrupt and Status register
    reset_value: 0x1
    fields:
    - !Field
      name: ADDCODE
      bit_offset: 17
      bit_width: 7
      description: Address match code (Slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIR
      bit_offset: 16
      bit_width: 1
      description: Transfer direction (Slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUSY
      bit_offset: 15
      bit_width: 1
      description: Bus busy
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALERT
      bit_offset: 13
      bit_width: 1
      description: SMBus alert
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMEOUT
      bit_offset: 12
      bit_width: 1
      description: Timeout or t_low detection               flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: PECERR
      bit_offset: 11
      bit_width: 1
      description: PEC Error in reception
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR
      bit_offset: 10
      bit_width: 1
      description: Overrun/Underrun (slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARLO
      bit_offset: 9
      bit_width: 1
      description: Arbitration lost
      read_allowed: true
      write_allowed: false
    - !Field
      name: BERR
      bit_offset: 8
      bit_width: 1
      description: Bus error
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCR
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Reload
      read_allowed: true
      write_allowed: false
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: Transfer Complete (master               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: STOPF
      bit_offset: 5
      bit_width: 1
      description: Stop detection flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACKF
      bit_offset: 4
      bit_width: 1
      description: Not acknowledge received               flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDR
      bit_offset: 3
      bit_width: 1
      description: Address matched (slave               mode)
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXNE
      bit_offset: 2
      bit_width: 1
      description: Receive data register not empty               (receivers)
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXIS
      bit_offset: 1
      bit_width: 1
      description: Transmit interrupt status               (transmitters)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXE
      bit_offset: 0
      bit_width: 1
      description: Transmit data register empty               (transmitters)
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICR
    addr: 0x1c
    size_bits: 32
    description: Interrupt clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ALERTCF
      bit_offset: 13
      bit_width: 1
      description: Alert flag clear
    - !Field
      name: TIMOUTCF
      bit_offset: 12
      bit_width: 1
      description: Timeout detection flag               clear
    - !Field
      name: PECCF
      bit_offset: 11
      bit_width: 1
      description: PEC Error flag clear
    - !Field
      name: OVRCF
      bit_offset: 10
      bit_width: 1
      description: Overrun/Underrun flag               clear
    - !Field
      name: ARLOCF
      bit_offset: 9
      bit_width: 1
      description: Arbitration lost flag               clear
    - !Field
      name: BERRCF
      bit_offset: 8
      bit_width: 1
      description: Bus error flag clear
    - !Field
      name: STOPCF
      bit_offset: 5
      bit_width: 1
      description: Stop detection flag clear
    - !Field
      name: NACKCF
      bit_offset: 4
      bit_width: 1
      description: Not Acknowledge flag clear
    - !Field
      name: ADDRCF
      bit_offset: 3
      bit_width: 1
      description: Address Matched flag clear
  - !Register
    name: PECR
    addr: 0x20
    size_bits: 32
    description: PEC register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PEC
      bit_offset: 0
      bit_width: 8
      description: Packet error checking               register
  - !Register
    name: RXDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 8
      description: 8-bit receive data
  - !Register
    name: TXDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 8
      description: 8-bit transmit data
- !Module
  name: FLASH
  description: Flash
  base_addr: 0x40022000
  size: 0x400
  registers:
  - !Register
    name: ACR
    addr: 0x0
    size_bits: 32
    description: Access control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x600
    fields:
    - !Field
      name: LATENCY
      bit_offset: 0
      bit_width: 4
      description: Latency
    - !Field
      name: PRFTEN
      bit_offset: 8
      bit_width: 1
      description: Prefetch enable
    - !Field
      name: ICEN
      bit_offset: 9
      bit_width: 1
      description: Instruction cache enable
    - !Field
      name: DCEN
      bit_offset: 10
      bit_width: 1
      description: Data cache enable
    - !Field
      name: ICRST
      bit_offset: 11
      bit_width: 1
      description: Instruction cache reset
    - !Field
      name: DCRST
      bit_offset: 12
      bit_width: 1
      description: Data cache reset
    - !Field
      name: RUN_PD
      bit_offset: 13
      bit_width: 1
      description: Flash Power-down mode during Low-power               run mode
    - !Field
      name: SLEEP_PD
      bit_offset: 14
      bit_width: 1
      description: Flash Power-down mode during Low-power               sleep mode
    - !Field
      name: DBG_SWEN
      bit_offset: 18
      bit_width: 1
      description: Debug software enable
  - !Register
    name: PDKEYR
    addr: 0x4
    size_bits: 32
    description: Power down key register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PDKEYR
      bit_offset: 0
      bit_width: 32
      description: RUN_PD in FLASH_ACR key
  - !Register
    name: KEYR
    addr: 0x8
    size_bits: 32
    description: Flash key register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEYR
      bit_offset: 0
      bit_width: 32
      description: KEYR
  - !Register
    name: OPTKEYR
    addr: 0xc
    size_bits: 32
    description: Option byte key register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: OPTKEYR
      bit_offset: 0
      bit_width: 32
      description: Option byte key
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: Status register
    fields:
    - !Field
      name: EOP
      bit_offset: 0
      bit_width: 1
      description: End of operation
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPERR
      bit_offset: 1
      bit_width: 1
      description: Operation error
      read_allowed: true
      write_allowed: true
    - !Field
      name: PROGERR
      bit_offset: 3
      bit_width: 1
      description: Programming error
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRPERR
      bit_offset: 4
      bit_width: 1
      description: Write protected error
      read_allowed: true
      write_allowed: true
    - !Field
      name: PGAERR
      bit_offset: 5
      bit_width: 1
      description: Programming alignment               error
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIZERR
      bit_offset: 6
      bit_width: 1
      description: Size error
      read_allowed: true
      write_allowed: true
    - !Field
      name: PGSERR
      bit_offset: 7
      bit_width: 1
      description: Programming sequence error
      read_allowed: true
      write_allowed: true
    - !Field
      name: MISERR
      bit_offset: 8
      bit_width: 1
      description: Fast programming data miss               error
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTERR
      bit_offset: 9
      bit_width: 1
      description: Fast programming error
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDERR
      bit_offset: 14
      bit_width: 1
      description: PCROP read error
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPTVERR
      bit_offset: 15
      bit_width: 1
      description: Option validity error
      read_allowed: true
      write_allowed: true
    - !Field
      name: BSY
      bit_offset: 16
      bit_width: 1
      description: Busy
      read_allowed: true
      write_allowed: false
  - !Register
    name: CR
    addr: 0x14
    size_bits: 32
    description: Flash control register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0000000
    fields:
    - !Field
      name: PG
      bit_offset: 0
      bit_width: 1
      description: Programming
    - !Field
      name: PER
      bit_offset: 1
      bit_width: 1
      description: Page erase
    - !Field
      name: MER1
      bit_offset: 2
      bit_width: 1
      description: Bank 1 Mass erase
    - !Field
      name: PNB
      bit_offset: 3
      bit_width: 7
      description: Page number
    - !Field
      name: STRT
      bit_offset: 16
      bit_width: 1
      description: Start
    - !Field
      name: OPTSTRT
      bit_offset: 17
      bit_width: 1
      description: Options modification start
    - !Field
      name: FSTPG
      bit_offset: 18
      bit_width: 1
      description: Fast programming
    - !Field
      name: EOPIE
      bit_offset: 24
      bit_width: 1
      description: End of operation interrupt               enable
    - !Field
      name: ERRIE
      bit_offset: 25
      bit_width: 1
      description: Error interrupt enable
    - !Field
      name: RDERRIE
      bit_offset: 26
      bit_width: 1
      description: PCROP read error interrupt               enable
    - !Field
      name: OBL_LAUNCH
      bit_offset: 27
      bit_width: 1
      description: Force the option byte               loading
    - !Field
      name: SEC_PROT1
      bit_offset: 28
      bit_width: 1
      description: SEC_PROT1
    - !Field
      name: OPTLOCK
      bit_offset: 30
      bit_width: 1
      description: Options Lock
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: FLASH_CR Lock
  - !Register
    name: ECCR
    addr: 0x18
    size_bits: 32
    description: Flash ECC register
    fields:
    - !Field
      name: ADDR_ECC
      bit_offset: 0
      bit_width: 19
      description: ECC fail address
      read_allowed: true
      write_allowed: false
    - !Field
      name: BK_ECC
      bit_offset: 21
      bit_width: 1
      description: BK_ECC
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYSF_ECC
      bit_offset: 22
      bit_width: 1
      description: SYSF_ECC
      read_allowed: true
      write_allowed: false
    - !Field
      name: ECCIE
      bit_offset: 24
      bit_width: 1
      description: ECCIE
      read_allowed: true
      write_allowed: true
    - !Field
      name: ECCC2
      bit_offset: 28
      bit_width: 1
      description: ECC correction
      read_allowed: true
      write_allowed: true
    - !Field
      name: ECCD2
      bit_offset: 29
      bit_width: 1
      description: ECC2 detection
      read_allowed: true
      write_allowed: true
    - !Field
      name: ECCC
      bit_offset: 30
      bit_width: 1
      description: ECC correction
      read_allowed: true
      write_allowed: true
    - !Field
      name: ECCD
      bit_offset: 31
      bit_width: 1
      description: ECC detection
      read_allowed: true
      write_allowed: true
  - !Register
    name: OPTR
    addr: 0x20
    size_bits: 32
    description: Flash option register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf0000000
    fields:
    - !Field
      name: RDP
      bit_offset: 0
      bit_width: 8
      description: Read protection level
    - !Field
      name: BOR_LEV
      bit_offset: 8
      bit_width: 3
      description: BOR reset Level
    - !Field
      name: nRST_STOP
      bit_offset: 12
      bit_width: 1
      description: nRST_STOP
    - !Field
      name: nRST_STDBY
      bit_offset: 13
      bit_width: 1
      description: nRST_STDBY
    - !Field
      name: nRST_SHDW
      bit_offset: 14
      bit_width: 1
      description: nRST_SHDW
    - !Field
      name: IDWG_SW
      bit_offset: 16
      bit_width: 1
      description: Independent watchdog               selection
    - !Field
      name: IWDG_STOP
      bit_offset: 17
      bit_width: 1
      description: Independent watchdog counter freeze in               Stop mode
    - !Field
      name: IWDG_STDBY
      bit_offset: 18
      bit_width: 1
      description: Independent watchdog counter freeze in               Standby mode
    - !Field
      name: WWDG_SW
      bit_offset: 19
      bit_width: 1
      description: Window watchdog selection
    - !Field
      name: nBOOT1
      bit_offset: 23
      bit_width: 1
      description: Boot configuration
    - !Field
      name: SRAM2_PE
      bit_offset: 24
      bit_width: 1
      description: SRAM2 parity check enable
    - !Field
      name: SRAM2_RST
      bit_offset: 25
      bit_width: 1
      description: SRAM2 Erase when system               reset
    - !Field
      name: nSWBOOT0
      bit_offset: 26
      bit_width: 1
      description: nSWBOOT0
    - !Field
      name: nBOOT0
      bit_offset: 27
      bit_width: 1
      description: nBOOT0
    - !Field
      name: NRST_MODE
      bit_offset: 28
      bit_width: 2
      description: NRST_MODE
    - !Field
      name: IRHEN
      bit_offset: 30
      bit_width: 1
      description: IRHEN
  - !Register
    name: PCROP1SR
    addr: 0x24
    size_bits: 32
    description: Flash Bank 1 PCROP Start address           register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff0000
    fields:
    - !Field
      name: PCROP1_STRT
      bit_offset: 0
      bit_width: 15
      description: Bank 1 PCROP area start               offset
  - !Register
    name: PCROP1ER
    addr: 0x28
    size_bits: 32
    description: Flash Bank 1 PCROP End address           register
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff0000
    fields:
    - !Field
      name: PCROP1_END
      bit_offset: 0
      bit_width: 15
      description: Bank 1 PCROP area end               offset
    - !Field
      name: PCROP_RDP
      bit_offset: 31
      bit_width: 1
      description: PCROP area preserved when RDP level               decreased
  - !Register
    name: WRP1AR
    addr: 0x2c
    size_bits: 32
    description: Flash Bank 1 WRP area A address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRP1A_STRT
      bit_offset: 0
      bit_width: 7
      description: Bank 1 WRP first area start               offset
    - !Field
      name: WRP1A_END
      bit_offset: 16
      bit_width: 7
      description: Bank 1 WRP first area A end               offset
  - !Register
    name: WRP1BR
    addr: 0x30
    size_bits: 32
    description: Flash Bank 1 WRP area B address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRP1B_STRT
      bit_offset: 0
      bit_width: 7
      description: Bank 1 WRP second area B end               offset
    - !Field
      name: WRP1B_END
      bit_offset: 16
      bit_width: 7
      description: Bank 1 WRP second area B start               offset
  - !Register
    name: SEC1R
    addr: 0x70
    size_bits: 32
    description: securable area bank1 register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff00ff00
    fields:
    - !Field
      name: BOOT_LOCK
      bit_offset: 16
      bit_width: 1
      description: BOOT_LOCK
    - !Field
      name: SEC_SIZE1
      bit_offset: 0
      bit_width: 8
      description: SEC_SIZE1
- !Module
  name: DBGMCU
  description: Debug support
  base_addr: 0xe0042000
  size: 0x400
  registers:
  - !Register
    name: IDCODE
    addr: 0x0
    size_bits: 32
    description: MCU Device ID Code Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DEV_ID
      bit_offset: 0
      bit_width: 16
      description: Device Identifier
    - !Field
      name: REV_ID
      bit_offset: 16
      bit_width: 16
      description: Revision Identifier
  - !Register
    name: CR
    addr: 0x4
    size_bits: 32
    description: Debug MCU Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBG_SLEEP
      bit_offset: 0
      bit_width: 1
      description: Debug Sleep Mode
    - !Field
      name: DBG_STOP
      bit_offset: 1
      bit_width: 1
      description: Debug Stop Mode
    - !Field
      name: DBG_STANDBY
      bit_offset: 2
      bit_width: 1
      description: Debug Standby Mode
    - !Field
      name: TRACE_IOEN
      bit_offset: 5
      bit_width: 1
      description: Trace pin assignment               control
    - !Field
      name: TRACE_MODE
      bit_offset: 6
      bit_width: 2
      description: Trace pin assignment               control
  - !Register
    name: APB1L_FZ
    addr: 0x8
    size_bits: 32
    description: APB Low Freeze Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBG_TIMER2_STOP
      bit_offset: 0
      bit_width: 1
      description: Debug Timer 2 stopped when Core is               halted
    - !Field
      name: DBG_TIM3_STOP
      bit_offset: 1
      bit_width: 1
      description: TIM3 counter stopped when core is               halted
    - !Field
      name: DBG_TIM4_STOP
      bit_offset: 2
      bit_width: 1
      description: TIM4 counter stopped when core is               halted
    - !Field
      name: DBG_TIM5_STOP
      bit_offset: 3
      bit_width: 1
      description: TIM5 counter stopped when core is               halted
    - !Field
      name: DBG_TIMER6_STOP
      bit_offset: 4
      bit_width: 1
      description: Debug Timer 6 stopped when Core is               halted
    - !Field
      name: DBG_TIM7_STOP
      bit_offset: 5
      bit_width: 1
      description: TIM7 counter stopped when core is               halted
    - !Field
      name: DBG_RTC_STOP
      bit_offset: 10
      bit_width: 1
      description: Debug RTC stopped when Core is               halted
    - !Field
      name: DBG_WWDG_STOP
      bit_offset: 11
      bit_width: 1
      description: Debug Window Wachdog stopped when Core               is halted
    - !Field
      name: DBG_IWDG_STOP
      bit_offset: 12
      bit_width: 1
      description: Debug Independent Wachdog stopped when               Core is halted
    - !Field
      name: DBG_I2C1_STOP
      bit_offset: 21
      bit_width: 1
      description: I2C1 SMBUS timeout mode stopped when               core is halted
    - !Field
      name: DBG_I2C2_STOP
      bit_offset: 22
      bit_width: 1
      description: I2C2 SMBUS timeout mode stopped when               core is halted
    - !Field
      name: DBG_I2C3_STOP
      bit_offset: 30
      bit_width: 1
      description: I2C3 SMBUS timeout mode stopped when               core is halted
    - !Field
      name: DBG_LPTIMER_STOP
      bit_offset: 31
      bit_width: 1
      description: LPTIM1 counter stopped when core is               halted
  - !Register
    name: APB1H_FZ
    addr: 0xc
    size_bits: 32
    description: APB Low Freeze Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBG_I2C4_STOP
      bit_offset: 1
      bit_width: 1
      description: DBG_I2C4_STOP
  - !Register
    name: APB2_FZ
    addr: 0x10
    size_bits: 32
    description: APB High Freeze Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBG_TIM1_STOP
      bit_offset: 11
      bit_width: 1
      description: TIM1 counter stopped when core is               halted
    - !Field
      name: DBG_TIM8_STOP
      bit_offset: 13
      bit_width: 1
      description: TIM8 counter stopped when core is               halted
    - !Field
      name: DBG_TIM15_STOP
      bit_offset: 16
      bit_width: 1
      description: TIM15 counter stopped when core is               halted
    - !Field
      name: DBG_TIM16_STOP
      bit_offset: 17
      bit_width: 1
      description: TIM16 counter stopped when core is               halted
    - !Field
      name: DBG_TIM17_STOP
      bit_offset: 18
      bit_width: 1
      description: TIM17 counter stopped when core is               halted
    - !Field
      name: DBG_TIM20_STOP
      bit_offset: 20
      bit_width: 1
      description: TIM20counter stopped when core is               halted
    - !Field
      name: DBG_HRTIM0_STOP
      bit_offset: 26
      bit_width: 1
      description: DBG_HRTIM0_STOP
    - !Field
      name: DBG_HRTIM1_STOP
      bit_offset: 27
      bit_width: 1
      description: DBG_HRTIM0_STOP
    - !Field
      name: DBG_HRTIM2_STOP
      bit_offset: 28
      bit_width: 1
      description: DBG_HRTIM0_STOP
    - !Field
      name: DBG_HRTIM3_STOP
      bit_offset: 29
      bit_width: 1
      description: DBG_HRTIM0_STOP
- !Module
  name: RCC
  description: Reset and clock control
  base_addr: 0x40021000
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: Clock control register
    reset_value: 0x63
    fields:
    - !Field
      name: PLLSYSRDY
      bit_offset: 25
      bit_width: 1
      description: Main PLL clock ready flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: PLLSYSON
      bit_offset: 24
      bit_width: 1
      description: Main PLL enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSECSSON
      bit_offset: 19
      bit_width: 1
      description: Clock security system               enable
      read_allowed: false
      write_allowed: true
    - !Field
      name: HSEBYP
      bit_offset: 18
      bit_width: 1
      description: HSE crystal oscillator               bypass
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSERDY
      bit_offset: 17
      bit_width: 1
      description: HSE clock ready flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: HSEON
      bit_offset: 16
      bit_width: 1
      description: HSE clock enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSIRDY
      bit_offset: 10
      bit_width: 1
      description: HSI clock ready flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: HSIKERON
      bit_offset: 9
      bit_width: 1
      description: HSI always enable for peripheral               kernels
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSION
      bit_offset: 8
      bit_width: 1
      description: HSI clock enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICSCR
    addr: 0x4
    size_bits: 32
    description: Internal clock sources calibration           register
    reset_value: 0x40000000
    fields:
    - !Field
      name: HSICAL0
      bit_offset: 16
      bit_width: 8
      description: Internal High Speed clock               Calibration
      read_allowed: true
      write_allowed: false
    - !Field
      name: HSITRIM
      bit_offset: 24
      bit_width: 7
      description: Internal High Speed clock               trimming
      read_allowed: true
      write_allowed: true
  - !Register
    name: CFGR
    addr: 0x8
    size_bits: 32
    description: Clock configuration register
    reset_value: 0x5
    fields:
    - !Field
      name: MCOPRE
      bit_offset: 28
      bit_width: 3
      description: Microcontroller clock output               prescaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCOSEL
      bit_offset: 24
      bit_width: 4
      description: Microcontroller clock               output
      read_allowed: true
      write_allowed: true
    - !Field
      name: PPRE2
      bit_offset: 11
      bit_width: 3
      description: APB high-speed prescaler               (APB2)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PPRE1
      bit_offset: 8
      bit_width: 3
      description: PB low-speed prescaler               (APB1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPRE
      bit_offset: 4
      bit_width: 4
      description: AHB prescaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWS
      bit_offset: 2
      bit_width: 2
      description: System clock switch status
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW
      bit_offset: 0
      bit_width: 2
      description: System clock switch
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLLSYSCFGR
    addr: 0xc
    size_bits: 32
    description: PLL configuration register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: PLLSYSPDIV
      bit_offset: 27
      bit_width: 5
      description: Main PLL division factor for               PLLSAI2CLK
    - !Field
      name: PLLSYSR
      bit_offset: 25
      bit_width: 2
      description: Main PLL division factor for PLLCLK               (system clock)
    - !Field
      name: PLLSYSREN
      bit_offset: 24
      bit_width: 1
      description: Main PLL PLLCLK output               enable
    - !Field
      name: PLLSYSQ
      bit_offset: 21
      bit_width: 2
      description: Main PLL division factor for               PLLUSB1CLK(48 MHz clock)
    - !Field
      name: PLLSYSQEN
      bit_offset: 20
      bit_width: 1
      description: Main PLL PLLUSB1CLK output               enable
    - !Field
      name: PLLSYSP
      bit_offset: 17
      bit_width: 1
      description: Main PLL division factor for PLLSAI3CLK               (SAI1 and
        SAI2 clock)
    - !Field
      name: PLLPEN
      bit_offset: 16
      bit_width: 1
      description: Main PLL PLLSAI3CLK output               enable
    - !Field
      name: PLLSYSN
      bit_offset: 8
      bit_width: 7
      description: Main PLL multiplication factor for               VCO
    - !Field
      name: PLLSYSM
      bit_offset: 4
      bit_width: 4
      description: Division factor for the main PLL and               audio PLL (PLLSAI1
        and PLLSAI2) input               clock
    - !Field
      name: PLLSRC
      bit_offset: 0
      bit_width: 2
      description: Main PLL, PLLSAI1 and PLLSAI2 entry               clock source
  - !Register
    name: CIER
    addr: 0x18
    size_bits: 32
    description: Clock interrupt enable           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSIRDYIE
      bit_offset: 0
      bit_width: 1
      description: LSI ready interrupt enable
    - !Field
      name: LSERDYIE
      bit_offset: 1
      bit_width: 1
      description: LSE ready interrupt enable
    - !Field
      name: HSIRDYIE
      bit_offset: 3
      bit_width: 1
      description: HSI ready interrupt enable
    - !Field
      name: HSERDYIE
      bit_offset: 4
      bit_width: 1
      description: HSE ready interrupt enable
    - !Field
      name: PLLSYSRDYIE
      bit_offset: 5
      bit_width: 1
      description: PLL ready interrupt enable
    - !Field
      name: LSECSSIE
      bit_offset: 9
      bit_width: 1
      description: LSE clock security system interrupt               enable
    - !Field
      name: RC48RDYIE
      bit_offset: 10
      bit_width: 1
      description: HSI48 ready interrupt               enable
  - !Register
    name: CIFR
    addr: 0x1c
    size_bits: 32
    description: Clock interrupt flag register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LSIRDYF
      bit_offset: 0
      bit_width: 1
      description: LSI ready interrupt flag
    - !Field
      name: LSERDYF
      bit_offset: 1
      bit_width: 1
      description: LSE ready interrupt flag
    - !Field
      name: HSIRDYF
      bit_offset: 3
      bit_width: 1
      description: HSI ready interrupt flag
    - !Field
      name: HSERDYF
      bit_offset: 4
      bit_width: 1
      description: HSE ready interrupt flag
    - !Field
      name: PLLSYSRDYF
      bit_offset: 5
      bit_width: 1
      description: PLL ready interrupt flag
    - !Field
      name: HSECSSF
      bit_offset: 8
      bit_width: 1
      description: Clock security system interrupt               flag
    - !Field
      name: LSECSSF
      bit_offset: 9
      bit_width: 1
      description: LSE Clock security system interrupt               flag
    - !Field
      name: RC48RDYF
      bit_offset: 10
      bit_width: 1
      description: HSI48 ready interrupt flag
  - !Register
    name: CICR
    addr: 0x20
    size_bits: 32
    description: Clock interrupt clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: LSIRDYC
      bit_offset: 0
      bit_width: 1
      description: LSI ready interrupt clear
    - !Field
      name: LSERDYC
      bit_offset: 1
      bit_width: 1
      description: LSE ready interrupt clear
    - !Field
      name: HSIRDYC
      bit_offset: 3
      bit_width: 1
      description: HSI ready interrupt clear
    - !Field
      name: HSERDYC
      bit_offset: 4
      bit_width: 1
      description: HSE ready interrupt clear
    - !Field
      name: PLLSYSRDYC
      bit_offset: 5
      bit_width: 1
      description: PLL ready interrupt clear
    - !Field
      name: HSECSSC
      bit_offset: 8
      bit_width: 1
      description: Clock security system interrupt               clear
    - !Field
      name: LSECSSC
      bit_offset: 9
      bit_width: 1
      description: LSE Clock security system interrupt               clear
    - !Field
      name: RC48RDYC
      bit_offset: 10
      bit_width: 1
      description: HSI48 oscillator ready interrupt               clear
  - !Register
    name: AHB1RSTR
    addr: 0x28
    size_bits: 32
    description: AHB1 peripheral reset register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA1RST
      bit_offset: 0
      bit_width: 1
      description: DMA1 reset
    - !Field
      name: DMA2RST
      bit_offset: 1
      bit_width: 1
      description: DMA2 reset
    - !Field
      name: DMAMUX1RST
      bit_offset: 2
      bit_width: 1
      description: DMAMUXRST
    - !Field
      name: CORDICRST
      bit_offset: 3
      bit_width: 1
      description: CORDIC reset
    - !Field
      name: MATRIXRST
      bit_offset: 4
      bit_width: 1
      description: MATRIX reset
    - !Field
      name: FLITFRST_
      bit_offset: 8
      bit_width: 1
      description: FLITF reset
    - !Field
      name: CRCRST
      bit_offset: 12
      bit_width: 1
      description: CRC reset
  - !Register
    name: AHB2RSTR
    addr: 0x2c
    size_bits: 32
    description: AHB2 peripheral reset register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPIOARST
      bit_offset: 0
      bit_width: 1
      description: IO port A reset
    - !Field
      name: GPIOBRST
      bit_offset: 1
      bit_width: 1
      description: IO port B reset
    - !Field
      name: GPIOCRST
      bit_offset: 2
      bit_width: 1
      description: IO port C reset
    - !Field
      name: GPIODRST
      bit_offset: 3
      bit_width: 1
      description: IO port D reset
    - !Field
      name: GPIOERST
      bit_offset: 4
      bit_width: 1
      description: IO port E reset
    - !Field
      name: GPIOFRST
      bit_offset: 5
      bit_width: 1
      description: IO port F reset
    - !Field
      name: GPIOGRST
      bit_offset: 6
      bit_width: 1
      description: IO port G reset
    - !Field
      name: ADC12RST
      bit_offset: 13
      bit_width: 1
      description: ADC reset
    - !Field
      name: ADC345RST_
      bit_offset: 14
      bit_width: 1
      description: SAR ADC345 interface reset
    - !Field
      name: DAC1RST_
      bit_offset: 16
      bit_width: 1
      description: DAC1 interface reset
    - !Field
      name: DAC2RST
      bit_offset: 17
      bit_width: 1
      description: DAC2 interface reset
    - !Field
      name: DAC3RST
      bit_offset: 18
      bit_width: 1
      description: DAC3 interface reset
    - !Field
      name: DAC4RST
      bit_offset: 19
      bit_width: 1
      description: DAC4 interface reset
    - !Field
      name: CRYPTRST
      bit_offset: 24
      bit_width: 1
      description: Cryptography module reset
    - !Field
      name: RNGRST
      bit_offset: 26
      bit_width: 1
      description: Random Number Generator module               reset
  - !Register
    name: AHB3RSTR
    addr: 0x30
    size_bits: 32
    description: AHB3 peripheral reset register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FMCRST
      bit_offset: 0
      bit_width: 1
      description: Flexible memory controller               reset
    - !Field
      name: QUADSPI1RST
      bit_offset: 8
      bit_width: 1
      description: Quad SPI 1 module reset
  - !Register
    name: APB1RSTR1
    addr: 0x38
    size_bits: 32
    description: APB1 peripheral reset register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPTIM1RST
      bit_offset: 31
      bit_width: 1
      description: Low Power Timer 1 reset
    - !Field
      name: I2C3
      bit_offset: 30
      bit_width: 1
      description: I2C3 interface reset
    - !Field
      name: PWRRST
      bit_offset: 28
      bit_width: 1
      description: Power interface reset
    - !Field
      name: FDCANRST
      bit_offset: 25
      bit_width: 1
      description: FDCAN reset
    - !Field
      name: USBDRST
      bit_offset: 23
      bit_width: 1
      description: USBD reset
    - !Field
      name: I2C2RST
      bit_offset: 22
      bit_width: 1
      description: I2C2 reset
    - !Field
      name: I2C1RST
      bit_offset: 21
      bit_width: 1
      description: I2C1 reset
    - !Field
      name: UART5RST
      bit_offset: 20
      bit_width: 1
      description: UART5 reset
    - !Field
      name: UART4RST
      bit_offset: 19
      bit_width: 1
      description: UART4 reset
    - !Field
      name: USART3RST
      bit_offset: 18
      bit_width: 1
      description: USART3 reset
    - !Field
      name: USART2RST
      bit_offset: 17
      bit_width: 1
      description: USART2 reset
    - !Field
      name: SPI3RST
      bit_offset: 15
      bit_width: 1
      description: SPI3 reset
    - !Field
      name: SPI2RST
      bit_offset: 14
      bit_width: 1
      description: SPI2 reset
    - !Field
      name: CRSRST
      bit_offset: 8
      bit_width: 1
      description: Clock recovery system               reset
    - !Field
      name: TIM7RST
      bit_offset: 5
      bit_width: 1
      description: TIM7 timer reset
    - !Field
      name: TIM6RST
      bit_offset: 4
      bit_width: 1
      description: TIM6 timer reset
    - !Field
      name: TIM5RST
      bit_offset: 3
      bit_width: 1
      description: TIM5 timer reset
    - !Field
      name: TIM4RST
      bit_offset: 2
      bit_width: 1
      description: TIM3 timer reset
    - !Field
      name: TIM3RST
      bit_offset: 1
      bit_width: 1
      description: TIM3 timer reset
    - !Field
      name: TIM2RST
      bit_offset: 0
      bit_width: 1
      description: TIM2 timer reset
  - !Register
    name: APB1RSTR2
    addr: 0x3c
    size_bits: 32
    description: APB1 peripheral reset register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPUART1RST
      bit_offset: 0
      bit_width: 1
      description: Low-power UART 1 reset
    - !Field
      name: I2C4RST
      bit_offset: 1
      bit_width: 1
      description: I2C4 reset
    - !Field
      name: USBPDRST
      bit_offset: 8
      bit_width: 1
      description: USBPD reset
  - !Register
    name: APB2RSTR
    addr: 0x40
    size_bits: 32
    description: APB2 peripheral reset register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYSCFGRST
      bit_offset: 0
      bit_width: 1
      description: System configuration (SYSCFG)               reset
    - !Field
      name: TIM1RST
      bit_offset: 11
      bit_width: 1
      description: TIM1 timer reset
    - !Field
      name: SPI1RST
      bit_offset: 12
      bit_width: 1
      description: SPI1 reset
    - !Field
      name: TIM8RST
      bit_offset: 13
      bit_width: 1
      description: TIM8 timer reset
    - !Field
      name: USART1RST
      bit_offset: 14
      bit_width: 1
      description: USART1 reset
    - !Field
      name: SPI4RST
      bit_offset: 15
      bit_width: 1
      description: SPI 4 reset
    - !Field
      name: TIM15RST
      bit_offset: 16
      bit_width: 1
      description: TIM15 timer reset
    - !Field
      name: TIM16RST
      bit_offset: 17
      bit_width: 1
      description: TIM16 timer reset
    - !Field
      name: TIM17RST
      bit_offset: 18
      bit_width: 1
      description: TIM17 timer reset
    - !Field
      name: TIM20RST
      bit_offset: 20
      bit_width: 1
      description: Timer 20 reset
    - !Field
      name: SAI1RST
      bit_offset: 21
      bit_width: 1
      description: Serial audio interface 1 (SAI1)               reset
    - !Field
      name: HRTIM1RST
      bit_offset: 26
      bit_width: 1
      description: HRTIMER reset
  - !Register
    name: AHB1ENR
    addr: 0x48
    size_bits: 32
    description: AHB1 peripheral clock enable           register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: DMA1EN
      bit_offset: 0
      bit_width: 1
      description: DMA1 clock enable
    - !Field
      name: DMA2EN
      bit_offset: 1
      bit_width: 1
      description: DMA2 clock enable
    - !Field
      name: DMAMUXEN
      bit_offset: 2
      bit_width: 1
      description: DMAMUX clock enable
    - !Field
      name: CORDICEN
      bit_offset: 3
      bit_width: 1
      description: CORDIC clock enable
    - !Field
      name: FMACEN
      bit_offset: 4
      bit_width: 1
      description: FMAC clock enable
    - !Field
      name: FLITFEN
      bit_offset: 8
      bit_width: 1
      description: FLITF clock enable
    - !Field
      name: CRCEN
      bit_offset: 12
      bit_width: 1
      description: CRC clock enable
  - !Register
    name: AHB2ENR
    addr: 0x4c
    size_bits: 32
    description: AHB2 peripheral clock enable           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPIOAEN
      bit_offset: 0
      bit_width: 1
      description: IO port A clock enable
    - !Field
      name: GPIOBEN
      bit_offset: 1
      bit_width: 1
      description: IO port B clock enable
    - !Field
      name: GPIOCEN
      bit_offset: 2
      bit_width: 1
      description: IO port C clock enable
    - !Field
      name: GPIODEN
      bit_offset: 3
      bit_width: 1
      description: IO port D clock enable
    - !Field
      name: GPIOEEN
      bit_offset: 4
      bit_width: 1
      description: IO port E clock enable
    - !Field
      name: GPIOFEN
      bit_offset: 5
      bit_width: 1
      description: IO port F clock enable
    - !Field
      name: GPIOGEN
      bit_offset: 6
      bit_width: 1
      description: IO port G clock enable
    - !Field
      name: ADC12EN
      bit_offset: 13
      bit_width: 1
      description: ADC clock enable
    - !Field
      name: ADC345EN
      bit_offset: 14
      bit_width: 1
      description: DCMI clock enable
    - !Field
      name: DAC1
      bit_offset: 16
      bit_width: 1
      description: AES accelerator clock               enable
    - !Field
      name: DAC2
      bit_offset: 17
      bit_width: 1
      description: HASH clock enable
    - !Field
      name: DAC3
      bit_offset: 18
      bit_width: 1
      description: Random Number Generator clock               enable
    - !Field
      name: DAC4
      bit_offset: 19
      bit_width: 1
      description: DAC4 clock enable
    - !Field
      name: CRYPTEN
      bit_offset: 24
      bit_width: 1
      description: Cryptography clock enable
    - !Field
      name: RNGEN
      bit_offset: 26
      bit_width: 1
      description: Random Number Generator clock               enable
  - !Register
    name: AHB3ENR
    addr: 0x50
    size_bits: 32
    description: AHB3 peripheral clock enable           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FMCEN
      bit_offset: 0
      bit_width: 1
      description: Flexible memory controller clock               enable
    - !Field
      name: QUADSPI1EN
      bit_offset: 8
      bit_width: 1
      description: Quad SPI 1 module clock               enable
  - !Register
    name: APB1ENR1
    addr: 0x58
    size_bits: 32
    description: APB1ENR1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIM2EN
      bit_offset: 0
      bit_width: 1
      description: TIM2 timer clock enable
    - !Field
      name: TIM3EN
      bit_offset: 1
      bit_width: 1
      description: TIM3 timer clock enable
    - !Field
      name: TIM4EN
      bit_offset: 2
      bit_width: 1
      description: TIM4 timer clock enable
    - !Field
      name: TIM5EN
      bit_offset: 3
      bit_width: 1
      description: TIM5 timer clock enable
    - !Field
      name: TIM6EN
      bit_offset: 4
      bit_width: 1
      description: TIM6 timer clock enable
    - !Field
      name: TIM7EN
      bit_offset: 5
      bit_width: 1
      description: TIM7 timer clock enable
    - !Field
      name: CRSEN
      bit_offset: 8
      bit_width: 1
      description: CRSclock enable
    - !Field
      name: RTCAPBEN
      bit_offset: 10
      bit_width: 1
      description: RTC APB clock enable
    - !Field
      name: WWDGEN
      bit_offset: 11
      bit_width: 1
      description: Window watchdog clock               enable
    - !Field
      name: SPI2EN
      bit_offset: 14
      bit_width: 1
      description: SPI2 clock enable
    - !Field
      name: SP3EN
      bit_offset: 15
      bit_width: 1
      description: SPI3 clock enable
    - !Field
      name: USART2EN
      bit_offset: 17
      bit_width: 1
      description: USART2 clock enable
    - !Field
      name: USART3EN
      bit_offset: 18
      bit_width: 1
      description: USART3 clock enable
    - !Field
      name: UART4EN
      bit_offset: 19
      bit_width: 1
      description: UART4 clock enable
    - !Field
      name: UART5EN
      bit_offset: 20
      bit_width: 1
      description: UART5 clock enable
    - !Field
      name: I2C1EN
      bit_offset: 21
      bit_width: 1
      description: I2C1 clock enable
    - !Field
      name: I2C2EN
      bit_offset: 22
      bit_width: 1
      description: I2C2 clock enable
    - !Field
      name: USBDEN
      bit_offset: 23
      bit_width: 1
      description: USBDclock enable
    - !Field
      name: FDCANEN
      bit_offset: 25
      bit_width: 1
      description: FDCAN clock enable
    - !Field
      name: PWREN
      bit_offset: 28
      bit_width: 1
      description: Power interface clock               enable
    - !Field
      name: I2C3
      bit_offset: 30
      bit_width: 1
      description: OPAMP interface clock               enable
    - !Field
      name: LPTIM1EN
      bit_offset: 31
      bit_width: 1
      description: Low power timer 1 clock               enable
  - !Register
    name: APB1ENR2
    addr: 0x5c
    size_bits: 32
    description: APB1 peripheral clock enable register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPUART1EN
      bit_offset: 0
      bit_width: 1
      description: Low power UART 1 clock               enable
    - !Field
      name: I2C4EN
      bit_offset: 1
      bit_width: 1
      description: I2C4 clock enable
    - !Field
      name: USBPDEN
      bit_offset: 8
      bit_width: 1
      description: USBPD clock enable
  - !Register
    name: APB2ENR
    addr: 0x60
    size_bits: 32
    description: APB2ENR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYSCFGEN
      bit_offset: 0
      bit_width: 1
      description: SYSCFG clock enable
    - !Field
      name: TIM1EN
      bit_offset: 11
      bit_width: 1
      description: TIM1 timer clock enable
    - !Field
      name: SPI1EN
      bit_offset: 12
      bit_width: 1
      description: SPI1 clock enable
    - !Field
      name: TIM8EN
      bit_offset: 13
      bit_width: 1
      description: TIM8 timer clock enable
    - !Field
      name: USART1EN
      bit_offset: 14
      bit_width: 1
      description: USART1clock enable
    - !Field
      name: SPI4EN
      bit_offset: 15
      bit_width: 1
      description: SPI 4 clock enable
    - !Field
      name: TIM15EN
      bit_offset: 16
      bit_width: 1
      description: TIM15 timer clock enable
    - !Field
      name: TIM16EN
      bit_offset: 17
      bit_width: 1
      description: TIM16 timer clock enable
    - !Field
      name: TIM17EN
      bit_offset: 18
      bit_width: 1
      description: TIM17 timer clock enable
    - !Field
      name: TIM20EN
      bit_offset: 20
      bit_width: 1
      description: Timer 20 clock enable
    - !Field
      name: SAI1EN
      bit_offset: 21
      bit_width: 1
      description: SAI1 clock enable
    - !Field
      name: HRTIMEREN
      bit_offset: 26
      bit_width: 1
      description: HRTIMER clock enable
  - !Register
    name: AHB1SMENR
    addr: 0x68
    size_bits: 32
    description: AHB1 peripheral clocks enable in Sleep and           Stop modes register
    read_allowed: true
    write_allowed: true
    reset_value: 0x130f
    fields:
    - !Field
      name: DMA1SMEN
      bit_offset: 0
      bit_width: 1
      description: DMA1 clocks enable during Sleep and Stop               modes
    - !Field
      name: DMA2SMEN
      bit_offset: 1
      bit_width: 1
      description: DMA2 clocks enable during Sleep and Stop               modes
    - !Field
      name: DMAMUX1SMEN
      bit_offset: 2
      bit_width: 1
      description: DMAMUX clock enable during Sleep and               Stop modes
    - !Field
      name: CORDICSMEN
      bit_offset: 3
      bit_width: 1
      description: CORDIC clock enable during sleep               mode
    - !Field
      name: FLASHSMEN
      bit_offset: 8
      bit_width: 1
      description: Flash memory interface clocks enable               during Sleep
        and Stop modes
    - !Field
      name: SRAM1SMEN
      bit_offset: 9
      bit_width: 1
      description: SRAM1 interface clocks enable during               Sleep and Stop
        modes
    - !Field
      name: CRCSMEN
      bit_offset: 12
      bit_width: 1
      description: CRCSMEN
    - !Field
      name: FMACSMEN
      bit_offset: 4
      bit_width: 1
      description: FMACSM clock enable
  - !Register
    name: AHB2SMENR
    addr: 0x6c
    size_bits: 32
    description: AHB2 peripheral clocks enable in Sleep and           Stop modes register
    read_allowed: true
    write_allowed: true
    reset_value: 0x50f667f
    fields:
    - !Field
      name: GPIOASMEN
      bit_offset: 0
      bit_width: 1
      description: IO port A clocks enable during Sleep and               Stop modes
    - !Field
      name: GPIOBSMEN
      bit_offset: 1
      bit_width: 1
      description: IO port B clocks enable during Sleep and               Stop modes
    - !Field
      name: GPIOCSMEN
      bit_offset: 2
      bit_width: 1
      description: IO port C clocks enable during Sleep and               Stop modes
    - !Field
      name: GPIODSMEN
      bit_offset: 3
      bit_width: 1
      description: IO port D clocks enable during Sleep and               Stop modes
    - !Field
      name: GPIOESMEN
      bit_offset: 4
      bit_width: 1
      description: IO port E clocks enable during Sleep and               Stop modes
    - !Field
      name: GPIOFSMEN
      bit_offset: 5
      bit_width: 1
      description: IO port F clocks enable during Sleep and               Stop modes
    - !Field
      name: GPIOGSMEN
      bit_offset: 6
      bit_width: 1
      description: IO port G clocks enable during Sleep and               Stop modes
    - !Field
      name: SRAM2SMEN
      bit_offset: 9
      bit_width: 1
      description: SRAM2 interface clocks enable during               Sleep and Stop
        modes
    - !Field
      name: SRAM3SMEN
      bit_offset: 10
      bit_width: 1
      description: SRAM2 interface clocks enable during               Sleep and Stop
        modes
    - !Field
      name: AD12CSMEN
      bit_offset: 13
      bit_width: 1
      description: ADC clocks enable during Sleep and Stop               modes
    - !Field
      name: ADC345SMEN
      bit_offset: 14
      bit_width: 1
      description: DCMI clock enable during Sleep and Stop               modes
    - !Field
      name: DAC1SMEN
      bit_offset: 16
      bit_width: 1
      description: AES accelerator clocks enable during               Sleep and Stop
        modes
    - !Field
      name: DAC2SMEN
      bit_offset: 17
      bit_width: 1
      description: HASH clock enable during Sleep and Stop               modes
    - !Field
      name: DAC3SMEN
      bit_offset: 18
      bit_width: 1
      description: DAC3 clock enable during sleep               mode
    - !Field
      name: DAC4SMEN
      bit_offset: 19
      bit_width: 1
      description: DAC4 clock enable during sleep               mode
    - !Field
      name: CRYPTSMEN
      bit_offset: 24
      bit_width: 1
      description: Cryptography clock enable during sleep               mode
    - !Field
      name: RNGSMEN
      bit_offset: 26
      bit_width: 1
      description: Random Number Generator clock enable               during sleep
        mode
  - !Register
    name: AHB3SMENR
    addr: 0x70
    size_bits: 32
    description: AHB3 peripheral clocks enable in Sleep and           Stop modes register
    read_allowed: true
    write_allowed: true
    reset_value: 0x101
    fields:
    - !Field
      name: FMCSMEN
      bit_offset: 0
      bit_width: 1
      description: Flexible memory controller clocks enable               during Sleep
        and Stop modes
    - !Field
      name: QUADSPI1SMEN
      bit_offset: 8
      bit_width: 1
      description: QUAD SPI 1 module clock enable during               sleep mode
  - !Register
    name: APB1SMENR1
    addr: 0x78
    size_bits: 32
    description: APB1SMENR1
    read_allowed: true
    write_allowed: true
    reset_value: 0xd2fecd3f
    fields:
    - !Field
      name: TIM2SMEN
      bit_offset: 0
      bit_width: 1
      description: TIM2 timer clocks enable during Sleep               and Stop modes
    - !Field
      name: TIM3SMEN
      bit_offset: 1
      bit_width: 1
      description: TIM3 timer clocks enable during Sleep               and Stop modes
    - !Field
      name: TIM4SMEN
      bit_offset: 2
      bit_width: 1
      description: TIM4 timer clocks enable during Sleep               and Stop modes
    - !Field
      name: TIM5SMEN
      bit_offset: 3
      bit_width: 1
      description: TIM5 timer clocks enable during Sleep               and Stop modes
    - !Field
      name: TIM6SMEN
      bit_offset: 4
      bit_width: 1
      description: TIM6 timer clocks enable during Sleep               and Stop modes
    - !Field
      name: TIM7SMEN
      bit_offset: 5
      bit_width: 1
      description: TIM7 timer clocks enable during Sleep               and Stop modes
    - !Field
      name: CRSSMEN
      bit_offset: 8
      bit_width: 1
      description: CRS clock enable during sleep               mode
    - !Field
      name: RTCAPBSMEN
      bit_offset: 10
      bit_width: 1
      description: RTC APB clock enable during Sleep and               Stop modes
    - !Field
      name: WWDGSMEN
      bit_offset: 11
      bit_width: 1
      description: Window watchdog clocks enable during               Sleep and Stop
        modes
    - !Field
      name: SPI2SMEN
      bit_offset: 14
      bit_width: 1
      description: SPI2 clocks enable during Sleep and Stop               modes
    - !Field
      name: SP3SMEN
      bit_offset: 15
      bit_width: 1
      description: SPI3 clocks enable during Sleep and Stop               modes
    - !Field
      name: USART2SMEN
      bit_offset: 17
      bit_width: 1
      description: USART2 clocks enable during Sleep and               Stop modes
    - !Field
      name: USART3SMEN
      bit_offset: 18
      bit_width: 1
      description: USART3 clocks enable during Sleep and               Stop modes
    - !Field
      name: UART4SMEN
      bit_offset: 19
      bit_width: 1
      description: UART4 clocks enable during Sleep and               Stop modes
    - !Field
      name: UART5SMEN
      bit_offset: 20
      bit_width: 1
      description: UART5 clocks enable during Sleep and               Stop modes
    - !Field
      name: I2C1SMEN
      bit_offset: 21
      bit_width: 1
      description: I2C1 clocks enable during Sleep and Stop               modes
    - !Field
      name: I2C2SMEN
      bit_offset: 22
      bit_width: 1
      description: I2C2 clocks enable during Sleep and Stop               modes
    - !Field
      name: I2C3SMEN
      bit_offset: 23
      bit_width: 1
      description: I2C3 clocks enable during Sleep and Stop               modes
    - !Field
      name: FDCANSMEN
      bit_offset: 25
      bit_width: 1
      description: FDCAN clock enable during sleep               mode
    - !Field
      name: PWRSMEN
      bit_offset: 28
      bit_width: 1
      description: Power interface clocks enable during               Sleep and Stop
        modes
    - !Field
      name: I2C3SMEN_3
      bit_offset: 30
      bit_width: 1
      description: I2C 3 interface clock enable during               sleep mode
    - !Field
      name: LPTIM1SMEN
      bit_offset: 31
      bit_width: 1
      description: Low Power Timer1 clock enable during               sleep mode
  - !Register
    name: APB1SMENR2
    addr: 0x7c
    size_bits: 32
    description: APB1 peripheral clocks enable in Sleep and           Stop modes register
      2
    read_allowed: true
    write_allowed: true
    reset_value: 0x103
    fields:
    - !Field
      name: LPUART1SMEN
      bit_offset: 0
      bit_width: 1
      description: Low power UART 1 clocks enable during               Sleep and Stop
        modes
    - !Field
      name: I2C4SMEN
      bit_offset: 1
      bit_width: 1
      description: I2C4 clocks enable during Sleep and Stop               modes
    - !Field
      name: USBPDSMEN
      bit_offset: 8
      bit_width: 1
      description: USB PD clock enable during sleep               mode
  - !Register
    name: APB2SMENR
    addr: 0x80
    size_bits: 32
    description: APB2SMENR
    read_allowed: true
    write_allowed: true
    reset_value: 0x437f801
    fields:
    - !Field
      name: SYSCFGSMEN
      bit_offset: 0
      bit_width: 1
      description: SYSCFG clocks enable during Sleep and               Stop modes
    - !Field
      name: TIM1SMEN
      bit_offset: 11
      bit_width: 1
      description: TIM1 timer clocks enable during Sleep               and Stop modes
    - !Field
      name: SPI1SMEN
      bit_offset: 12
      bit_width: 1
      description: SPI1 clocks enable during Sleep and Stop               modes
    - !Field
      name: TIM8SMEN
      bit_offset: 13
      bit_width: 1
      description: TIM8 timer clocks enable during Sleep               and Stop modes
    - !Field
      name: USART1SMEN
      bit_offset: 14
      bit_width: 1
      description: USART1clocks enable during Sleep and               Stop modes
    - !Field
      name: SPI4SMEN
      bit_offset: 15
      bit_width: 1
      description: SPI4 timer clocks enable during Sleep               and Stop modes
    - !Field
      name: TIM15SMEN
      bit_offset: 16
      bit_width: 1
      description: TIM15 timer clocks enable during Sleep               and Stop modes
    - !Field
      name: TIM16SMEN
      bit_offset: 17
      bit_width: 1
      description: TIM16 timer clocks enable during Sleep               and Stop modes
    - !Field
      name: TIM17SMEN
      bit_offset: 18
      bit_width: 1
      description: TIM17 timer clocks enable during Sleep               and Stop modes
    - !Field
      name: TIM20SMEN
      bit_offset: 20
      bit_width: 1
      description: Timer 20clock enable during sleep               mode
    - !Field
      name: SAI1SMEN
      bit_offset: 21
      bit_width: 1
      description: SAI1 clock enable during sleep               mode
    - !Field
      name: HRTIMERSMEN
      bit_offset: 26
      bit_width: 1
      description: HRTIMER clock enable during sleep               mode
  - !Register
    name: CCIPR1
    addr: 0x88
    size_bits: 32
    description: CCIPR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADC345SEL
      bit_offset: 30
      bit_width: 2
      description: ADC3/4/5 clock source               selection
    - !Field
      name: ADCSEL
      bit_offset: 28
      bit_width: 2
      description: ADCs clock source               selection
    - !Field
      name: CLK48SEL
      bit_offset: 26
      bit_width: 2
      description: 48 MHz clock source               selection
    - !Field
      name: FDCANSEL
      bit_offset: 24
      bit_width: 2
      description: SAI2 clock source               selection
    - !Field
      name: SPISEL_
      bit_offset: 22
      bit_width: 2
      description: SAI1 clock source               selection
    - !Field
      name: SAISEL
      bit_offset: 20
      bit_width: 2
      description: Low power timer 2 clock source               selection
    - !Field
      name: LPTIM1SEL
      bit_offset: 18
      bit_width: 2
      description: Low power timer 1 clock source               selection
    - !Field
      name: I2C3SEL
      bit_offset: 16
      bit_width: 2
      description: I2C3 clock source               selection
    - !Field
      name: I2C2SEL
      bit_offset: 14
      bit_width: 2
      description: I2C2 clock source               selection
    - !Field
      name: I2C1SEL
      bit_offset: 12
      bit_width: 2
      description: I2C1 clock source               selection
    - !Field
      name: LPUART1SEL
      bit_offset: 10
      bit_width: 2
      description: LPUART1 clock source               selection
    - !Field
      name: UART5SEL
      bit_offset: 8
      bit_width: 2
      description: UART5 clock source               selection
    - !Field
      name: UART4SEL
      bit_offset: 6
      bit_width: 2
      description: UART4 clock source               selection
    - !Field
      name: USART3SEL
      bit_offset: 4
      bit_width: 2
      description: USART3 clock source               selection
    - !Field
      name: USART2SEL
      bit_offset: 2
      bit_width: 2
      description: USART2 clock source               selection
    - !Field
      name: USART1SEL
      bit_offset: 0
      bit_width: 2
      description: USART1 clock source               selection
  - !Register
    name: BDCR
    addr: 0x90
    size_bits: 32
    description: BDCR
    fields:
    - !Field
      name: LSCOSEL
      bit_offset: 25
      bit_width: 1
      description: Low speed clock output               selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSCCOEN
      bit_offset: 24
      bit_width: 1
      description: Low speed clock output               enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: VSWRST
      bit_offset: 16
      bit_width: 1
      description: Vswitch domain software               reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTCEN
      bit_offset: 15
      bit_width: 1
      description: RTC clock enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTCSEL
      bit_offset: 8
      bit_width: 2
      description: RTC clock source selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSECSSD
      bit_offset: 6
      bit_width: 1
      description: LSECSSD
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSECSSON
      bit_offset: 5
      bit_width: 1
      description: LSECSSON
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSEDRV
      bit_offset: 3
      bit_width: 2
      description: SE oscillator drive               capability
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSEBYP
      bit_offset: 2
      bit_width: 1
      description: LSE oscillator bypass
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSERDY
      bit_offset: 1
      bit_width: 1
      description: LSE oscillator ready
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSEON
      bit_offset: 0
      bit_width: 1
      description: LSE oscillator enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSR
    addr: 0x94
    size_bits: 32
    description: CSR
    reset_value: 0xc000000
    fields:
    - !Field
      name: LPWRSTF
      bit_offset: 31
      bit_width: 1
      description: Low-power reset flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: WWDGRSTF
      bit_offset: 30
      bit_width: 1
      description: Window watchdog reset flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDGRSTF
      bit_offset: 29
      bit_width: 1
      description: Independent window watchdog reset               flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: SFTRSTF
      bit_offset: 28
      bit_width: 1
      description: Software reset flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: BORRSTF
      bit_offset: 27
      bit_width: 1
      description: BOR flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: PADRSTF
      bit_offset: 26
      bit_width: 1
      description: Pad reset flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: OBLRSTF
      bit_offset: 25
      bit_width: 1
      description: Option byte loader reset               flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: RMVF
      bit_offset: 23
      bit_width: 1
      description: Remove reset flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSIRDY
      bit_offset: 1
      bit_width: 1
      description: LSI oscillator ready
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSION
      bit_offset: 0
      bit_width: 1
      description: LSI oscillator enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: CRRCR
    addr: 0x98
    size_bits: 32
    description: Clock recovery RC register
    fields:
    - !Field
      name: RC48ON
      bit_offset: 0
      bit_width: 1
      description: HSI48 clock enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RC48RDY
      bit_offset: 1
      bit_width: 1
      description: HSI48 clock ready flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: RC48CAL
      bit_offset: 7
      bit_width: 9
      description: HSI48 clock calibration
      read_allowed: true
      write_allowed: false
  - !Register
    name: CCIPR2
    addr: 0x9c
    size_bits: 32
    description: Peripherals independent clock configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: I2C4SEL
      bit_offset: 0
      bit_width: 2
      description: I2C4 clock source               selection
    - !Field
      name: QUADSPISEL
      bit_offset: 20
      bit_width: 2
      description: Octospi clock source               selection
- !Module
  name: PWR
  description: Power control
  base_addr: 0x40007000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Power control register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: LPR
      bit_offset: 14
      bit_width: 1
      description: Low-power run
    - !Field
      name: VOS
      bit_offset: 9
      bit_width: 2
      description: Voltage scaling range               selection
    - !Field
      name: DBP
      bit_offset: 8
      bit_width: 1
      description: Disable backup domain write               protection
    - !Field
      name: LPMS
      bit_offset: 0
      bit_width: 3
      description: Low-power mode selection
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Power control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PVMEN1
      bit_offset: 4
      bit_width: 1
      description: 'Peripheral voltage monitoring 1 enable: VDDA vs. COMP min voltage'
    - !Field
      name: PLS
      bit_offset: 1
      bit_width: 3
      description: Power voltage detector level selection
    - !Field
      name: PVDE
      bit_offset: 0
      bit_width: 1
      description: Power voltage detector               enable
    - !Field
      name: PVMEN2
      bit_offset: 5
      bit_width: 1
      description: 'Peripheral voltage monitoring 2 enable: VDDA vs. Fast DAC min
        voltage'
    - !Field
      name: PVMEN3
      bit_offset: 6
      bit_width: 1
      description: 'Peripheral voltage monitoring 3 enable: VDDA vs. ADC min voltage
        1.62V'
    - !Field
      name: PVMEN4
      bit_offset: 7
      bit_width: 1
      description: 'Peripheral voltage monitoring 4 enable: VDDA vs. OPAMP/DAC min
        voltage'
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Power control register 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x8000
    fields:
    - !Field
      name: EWUP1
      bit_offset: 0
      bit_width: 1
      description: Enable Wakeup pin WKUP1
    - !Field
      name: EWUP2
      bit_offset: 1
      bit_width: 1
      description: Enable Wakeup pin WKUP2
    - !Field
      name: EWUP3
      bit_offset: 2
      bit_width: 1
      description: Enable Wakeup pin WKUP3
    - !Field
      name: EWUP4
      bit_offset: 3
      bit_width: 1
      description: Enable Wakeup pin WKUP4
    - !Field
      name: EWUP5
      bit_offset: 4
      bit_width: 1
      description: Enable Wakeup pin WKUP5
    - !Field
      name: RRS
      bit_offset: 8
      bit_width: 1
      description: SRAM2 retention in Standby               mode
    - !Field
      name: APC
      bit_offset: 10
      bit_width: 1
      description: Apply pull-up and pull-down               configuration
    - !Field
      name: UCPD1_STDBY
      bit_offset: 13
      bit_width: 1
      description: STDBY
    - !Field
      name: UCPD1_DBDIS
      bit_offset: 14
      bit_width: 1
      description: DBDIS
    - !Field
      name: EIWUL
      bit_offset: 15
      bit_width: 1
      description: Enable external WakeUp               line
  - !Register
    name: CR4
    addr: 0xc
    size_bits: 32
    description: Power control register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VBRS
      bit_offset: 9
      bit_width: 1
      description: VBAT battery charging resistor               selection
    - !Field
      name: VBE
      bit_offset: 8
      bit_width: 1
      description: VBAT battery charging               enable
    - !Field
      name: WP5
      bit_offset: 4
      bit_width: 1
      description: Wakeup pin WKUP5 polarity
    - !Field
      name: WP4
      bit_offset: 3
      bit_width: 1
      description: Wakeup pin WKUP4 polarity
    - !Field
      name: WP3
      bit_offset: 2
      bit_width: 1
      description: Wakeup pin WKUP3 polarity
    - !Field
      name: WP2
      bit_offset: 1
      bit_width: 1
      description: Wakeup pin WKUP2 polarity
    - !Field
      name: WP1
      bit_offset: 0
      bit_width: 1
      description: Wakeup pin WKUP1 polarity
  - !Register
    name: SR1
    addr: 0x10
    size_bits: 32
    description: Power status register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WUFI
      bit_offset: 15
      bit_width: 1
      description: Wakeup flag internal
    - !Field
      name: SBF
      bit_offset: 8
      bit_width: 1
      description: Standby flag
    - !Field
      name: WUF5
      bit_offset: 4
      bit_width: 1
      description: Wakeup flag 5
    - !Field
      name: WUF4
      bit_offset: 3
      bit_width: 1
      description: Wakeup flag 4
    - !Field
      name: WUF3
      bit_offset: 2
      bit_width: 1
      description: Wakeup flag 3
    - !Field
      name: WUF2
      bit_offset: 1
      bit_width: 1
      description: Wakeup flag 2
    - !Field
      name: WUF1
      bit_offset: 0
      bit_width: 1
      description: Wakeup flag 1
  - !Register
    name: SR2
    addr: 0x14
    size_bits: 32
    description: Power status register 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PVMO4
      bit_offset: 15
      bit_width: 1
      description: 'Peripheral voltage monitoring output:               VDDA vs. 2.2
        V'
    - !Field
      name: PVMO3
      bit_offset: 14
      bit_width: 1
      description: 'Peripheral voltage monitoring output:               VDDA vs. 1.62
        V'
    - !Field
      name: PVMO2
      bit_offset: 13
      bit_width: 1
      description: 'Peripheral voltage monitoring output:               VDDIO2 vs.
        0.9 V'
    - !Field
      name: PVMO1
      bit_offset: 12
      bit_width: 1
      description: 'Peripheral voltage monitoring output:               VDDUSB vs.
        1.2 V'
    - !Field
      name: PVDO
      bit_offset: 11
      bit_width: 1
      description: Power voltage detector               output
    - !Field
      name: VOSF
      bit_offset: 10
      bit_width: 1
      description: Voltage scaling flag
    - !Field
      name: REGLPF
      bit_offset: 9
      bit_width: 1
      description: Low-power regulator flag
    - !Field
      name: REGLPS
      bit_offset: 8
      bit_width: 1
      description: Low-power regulator               started
  - !Register
    name: SCR
    addr: 0x18
    size_bits: 32
    description: Power status clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CSBF
      bit_offset: 8
      bit_width: 1
      description: Clear standby flag
    - !Field
      name: CWUF5
      bit_offset: 4
      bit_width: 1
      description: Clear wakeup flag 5
    - !Field
      name: CWUF4
      bit_offset: 3
      bit_width: 1
      description: Clear wakeup flag 4
    - !Field
      name: CWUF3
      bit_offset: 2
      bit_width: 1
      description: Clear wakeup flag 3
    - !Field
      name: CWUF2
      bit_offset: 1
      bit_width: 1
      description: Clear wakeup flag 2
    - !Field
      name: CWUF1
      bit_offset: 0
      bit_width: 1
      description: Clear wakeup flag 1
  - !Register
    name: PUCRA
    addr: 0x20
    size_bits: 32
    description: Power Port A pull-up control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PU15
      bit_offset: 15
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
    - !Field
      name: PU13
      bit_offset: 13
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
    - !Field
      name: PU12
      bit_offset: 12
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
    - !Field
      name: PU11
      bit_offset: 11
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
    - !Field
      name: PU10
      bit_offset: 10
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
    - !Field
      name: PU9
      bit_offset: 9
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
    - !Field
      name: PU8
      bit_offset: 8
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
    - !Field
      name: PU7
      bit_offset: 7
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
    - !Field
      name: PU6
      bit_offset: 6
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
    - !Field
      name: PU5
      bit_offset: 5
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
    - !Field
      name: PU4
      bit_offset: 4
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
    - !Field
      name: PU3
      bit_offset: 3
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
    - !Field
      name: PU2
      bit_offset: 2
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
    - !Field
      name: PU1
      bit_offset: 1
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
    - !Field
      name: PU0
      bit_offset: 0
      bit_width: 1
      description: Port A pull-up bit y               (y=0..15)
  - !Register
    name: PDCRA
    addr: 0x24
    size_bits: 32
    description: Power Port A pull-down control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PD14
      bit_offset: 14
      bit_width: 1
      description: Port A pull-down bit y               (y=0..15)
    - !Field
      name: PD12
      bit_offset: 12
      bit_width: 1
      description: Port A pull-down bit y               (y=0..15)
    - !Field
      name: PD11
      bit_offset: 11
      bit_width: 1
      description: Port A pull-down bit y               (y=0..15)
    - !Field
      name: PD10
      bit_offset: 10
      bit_width: 1
      description: Port A pull-down bit y               (y=0..15)
    - !Field
      name: PD9
      bit_offset: 9
      bit_width: 1
      description: Port A pull-down bit y               (y=0..15)
    - !Field
      name: PD8
      bit_offset: 8
      bit_width: 1
      description: Port A pull-down bit y               (y=0..15)
    - !Field
      name: PD7
      bit_offset: 7
      bit_width: 1
      description: Port A pull-down bit y               (y=0..15)
    - !Field
      name: PD6
      bit_offset: 6
      bit_width: 1
      description: Port A pull-down bit y               (y=0..15)
    - !Field
      name: PD5
      bit_offset: 5
      bit_width: 1
      description: Port A pull-down bit y               (y=0..15)
    - !Field
      name: PD4
      bit_offset: 4
      bit_width: 1
      description: Port A pull-down bit y               (y=0..15)
    - !Field
      name: PD3
      bit_offset: 3
      bit_width: 1
      description: Port A pull-down bit y               (y=0..15)
    - !Field
      name: PD2
      bit_offset: 2
      bit_width: 1
      description: Port A pull-down bit y               (y=0..15)
    - !Field
      name: PD1
      bit_offset: 1
      bit_width: 1
      description: Port A pull-down bit y               (y=0..15)
    - !Field
      name: PD0
      bit_offset: 0
      bit_width: 1
      description: Port A pull-down bit y               (y=0..15)
  - !Register
    name: PUCRB
    addr: 0x28
    size_bits: 32
    description: Power Port B pull-up control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PU15
      bit_offset: 15
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU14
      bit_offset: 14
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU13
      bit_offset: 13
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU12
      bit_offset: 12
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU11
      bit_offset: 11
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU10
      bit_offset: 10
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU9
      bit_offset: 9
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU8
      bit_offset: 8
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU7
      bit_offset: 7
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU6
      bit_offset: 6
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU5
      bit_offset: 5
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU4
      bit_offset: 4
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU3
      bit_offset: 3
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU2
      bit_offset: 2
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU1
      bit_offset: 1
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
    - !Field
      name: PU0
      bit_offset: 0
      bit_width: 1
      description: Port B pull-up bit y               (y=0..15)
  - !Register
    name: PDCRB
    addr: 0x2c
    size_bits: 32
    description: Power Port B pull-down control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PD15
      bit_offset: 15
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
    - !Field
      name: PD14
      bit_offset: 14
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
    - !Field
      name: PD13
      bit_offset: 13
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
    - !Field
      name: PD12
      bit_offset: 12
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
    - !Field
      name: PD11
      bit_offset: 11
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
    - !Field
      name: PD10
      bit_offset: 10
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
    - !Field
      name: PD9
      bit_offset: 9
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
    - !Field
      name: PD8
      bit_offset: 8
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
    - !Field
      name: PD7
      bit_offset: 7
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
    - !Field
      name: PD6
      bit_offset: 6
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
    - !Field
      name: PD5
      bit_offset: 5
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
    - !Field
      name: PD3
      bit_offset: 3
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
    - !Field
      name: PD2
      bit_offset: 2
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
    - !Field
      name: PD1
      bit_offset: 1
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
    - !Field
      name: PD0
      bit_offset: 0
      bit_width: 1
      description: Port B pull-down bit y               (y=0..15)
  - !Register
    name: PUCRC
    addr: 0x30
    size_bits: 32
    description: Power Port C pull-up control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PU15
      bit_offset: 15
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU14
      bit_offset: 14
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU13
      bit_offset: 13
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU12
      bit_offset: 12
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU11
      bit_offset: 11
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU10
      bit_offset: 10
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU9
      bit_offset: 9
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU8
      bit_offset: 8
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU7
      bit_offset: 7
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU6
      bit_offset: 6
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU5
      bit_offset: 5
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU4
      bit_offset: 4
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU3
      bit_offset: 3
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU2
      bit_offset: 2
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU1
      bit_offset: 1
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
    - !Field
      name: PU0
      bit_offset: 0
      bit_width: 1
      description: Port C pull-up bit y               (y=0..15)
  - !Register
    name: PDCRC
    addr: 0x34
    size_bits: 32
    description: Power Port C pull-down control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PD15
      bit_offset: 15
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD14
      bit_offset: 14
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD13
      bit_offset: 13
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD12
      bit_offset: 12
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD11
      bit_offset: 11
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD10
      bit_offset: 10
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD9
      bit_offset: 9
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD8
      bit_offset: 8
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD7
      bit_offset: 7
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD6
      bit_offset: 6
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD5
      bit_offset: 5
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD4
      bit_offset: 4
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD3
      bit_offset: 3
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD2
      bit_offset: 2
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD1
      bit_offset: 1
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
    - !Field
      name: PD0
      bit_offset: 0
      bit_width: 1
      description: Port C pull-down bit y               (y=0..15)
  - !Register
    name: PUCRD
    addr: 0x38
    size_bits: 32
    description: Power Port D pull-up control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PU15
      bit_offset: 15
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU14
      bit_offset: 14
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU13
      bit_offset: 13
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU12
      bit_offset: 12
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU11
      bit_offset: 11
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU10
      bit_offset: 10
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU9
      bit_offset: 9
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU8
      bit_offset: 8
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU7
      bit_offset: 7
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU6
      bit_offset: 6
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU5
      bit_offset: 5
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU4
      bit_offset: 4
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU3
      bit_offset: 3
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU2
      bit_offset: 2
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU1
      bit_offset: 1
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
    - !Field
      name: PU0
      bit_offset: 0
      bit_width: 1
      description: Port D pull-up bit y               (y=0..15)
  - !Register
    name: PDCRD
    addr: 0x3c
    size_bits: 32
    description: Power Port D pull-down control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PD15
      bit_offset: 15
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD14
      bit_offset: 14
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD13
      bit_offset: 13
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD12
      bit_offset: 12
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD11
      bit_offset: 11
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD10
      bit_offset: 10
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD9
      bit_offset: 9
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD8
      bit_offset: 8
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD7
      bit_offset: 7
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD6
      bit_offset: 6
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD5
      bit_offset: 5
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD4
      bit_offset: 4
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD3
      bit_offset: 3
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD2
      bit_offset: 2
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD1
      bit_offset: 1
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
    - !Field
      name: PD0
      bit_offset: 0
      bit_width: 1
      description: Port D pull-down bit y               (y=0..15)
  - !Register
    name: PUCRE
    addr: 0x40
    size_bits: 32
    description: Power Port E pull-up control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PU15
      bit_offset: 15
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU14
      bit_offset: 14
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU13
      bit_offset: 13
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU12
      bit_offset: 12
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU11
      bit_offset: 11
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU10
      bit_offset: 10
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU9
      bit_offset: 9
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU8
      bit_offset: 8
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU7
      bit_offset: 7
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU6
      bit_offset: 6
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU5
      bit_offset: 5
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU4
      bit_offset: 4
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU3
      bit_offset: 3
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU2
      bit_offset: 2
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU1
      bit_offset: 1
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
    - !Field
      name: PU0
      bit_offset: 0
      bit_width: 1
      description: Port E pull-up bit y               (y=0..15)
  - !Register
    name: PDCRE
    addr: 0x44
    size_bits: 32
    description: Power Port E pull-down control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PD15
      bit_offset: 15
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD14
      bit_offset: 14
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD13
      bit_offset: 13
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD12
      bit_offset: 12
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD11
      bit_offset: 11
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD10
      bit_offset: 10
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD9
      bit_offset: 9
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD8
      bit_offset: 8
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD7
      bit_offset: 7
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD6
      bit_offset: 6
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD5
      bit_offset: 5
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD4
      bit_offset: 4
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD3
      bit_offset: 3
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD2
      bit_offset: 2
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD1
      bit_offset: 1
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
    - !Field
      name: PD0
      bit_offset: 0
      bit_width: 1
      description: Port E pull-down bit y               (y=0..15)
  - !Register
    name: PUCRF
    addr: 0x48
    size_bits: 32
    description: Power Port F pull-up control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PU15
      bit_offset: 15
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU14
      bit_offset: 14
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU13
      bit_offset: 13
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU12
      bit_offset: 12
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU11
      bit_offset: 11
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU10
      bit_offset: 10
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU9
      bit_offset: 9
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU8
      bit_offset: 8
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU7
      bit_offset: 7
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU6
      bit_offset: 6
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU5
      bit_offset: 5
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU4
      bit_offset: 4
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU3
      bit_offset: 3
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU2
      bit_offset: 2
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU1
      bit_offset: 1
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
    - !Field
      name: PU0
      bit_offset: 0
      bit_width: 1
      description: Port F pull-up bit y               (y=0..15)
  - !Register
    name: PDCRF
    addr: 0x4c
    size_bits: 32
    description: Power Port F pull-down control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PD15
      bit_offset: 15
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD14
      bit_offset: 14
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD13
      bit_offset: 13
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD12
      bit_offset: 12
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD11
      bit_offset: 11
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD10
      bit_offset: 10
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD9
      bit_offset: 9
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD8
      bit_offset: 8
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD7
      bit_offset: 7
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD6
      bit_offset: 6
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD5
      bit_offset: 5
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD4
      bit_offset: 4
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD3
      bit_offset: 3
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD2
      bit_offset: 2
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD1
      bit_offset: 1
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
    - !Field
      name: PD0
      bit_offset: 0
      bit_width: 1
      description: Port F pull-down bit y               (y=0..15)
  - !Register
    name: PUCRG
    addr: 0x50
    size_bits: 32
    description: Power Port G pull-up control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PU10
      bit_offset: 10
      bit_width: 1
      description: Port G pull-up bit y               (y=0..15)
    - !Field
      name: PU9
      bit_offset: 9
      bit_width: 1
      description: Port G pull-up bit y               (y=0..15)
    - !Field
      name: PU8
      bit_offset: 8
      bit_width: 1
      description: Port G pull-up bit y               (y=0..15)
    - !Field
      name: PU7
      bit_offset: 7
      bit_width: 1
      description: Port G pull-up bit y               (y=0..15)
    - !Field
      name: PU6
      bit_offset: 6
      bit_width: 1
      description: Port G pull-up bit y               (y=0..15)
    - !Field
      name: PU5
      bit_offset: 5
      bit_width: 1
      description: Port G pull-up bit y               (y=0..15)
    - !Field
      name: PU4
      bit_offset: 4
      bit_width: 1
      description: Port G pull-up bit y               (y=0..15)
    - !Field
      name: PU3
      bit_offset: 3
      bit_width: 1
      description: Port G pull-up bit y               (y=0..15)
    - !Field
      name: PU2
      bit_offset: 2
      bit_width: 1
      description: Port G pull-up bit y               (y=0..15)
    - !Field
      name: PU1
      bit_offset: 1
      bit_width: 1
      description: Port G pull-up bit y               (y=0..15)
    - !Field
      name: PU0
      bit_offset: 0
      bit_width: 1
      description: Port G pull-up bit y               (y=0..15)
  - !Register
    name: PDCRG
    addr: 0x54
    size_bits: 32
    description: Power Port G pull-down control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PD10
      bit_offset: 10
      bit_width: 1
      description: Port G pull-down bit y               (y=0..15)
    - !Field
      name: PD9
      bit_offset: 9
      bit_width: 1
      description: Port G pull-down bit y               (y=0..15)
    - !Field
      name: PD8
      bit_offset: 8
      bit_width: 1
      description: Port G pull-down bit y               (y=0..15)
    - !Field
      name: PD7
      bit_offset: 7
      bit_width: 1
      description: Port G pull-down bit y               (y=0..15)
    - !Field
      name: PD6
      bit_offset: 6
      bit_width: 1
      description: Port G pull-down bit y               (y=0..15)
    - !Field
      name: PD5
      bit_offset: 5
      bit_width: 1
      description: Port G pull-down bit y               (y=0..15)
    - !Field
      name: PD4
      bit_offset: 4
      bit_width: 1
      description: Port G pull-down bit y               (y=0..15)
    - !Field
      name: PD3
      bit_offset: 3
      bit_width: 1
      description: Port G pull-down bit y               (y=0..15)
    - !Field
      name: PD2
      bit_offset: 2
      bit_width: 1
      description: Port G pull-down bit y               (y=0..15)
    - !Field
      name: PD1
      bit_offset: 1
      bit_width: 1
      description: Port G pull-down bit y               (y=0..15)
    - !Field
      name: PD0
      bit_offset: 0
      bit_width: 1
      description: Port G pull-down bit y               (y=0..15)
  - !Register
    name: CR5
    addr: 0x80
    size_bits: 32
    description: Power control register 5
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: R1MODE
      bit_offset: 0
      bit_width: 1
      description: Main regular range 1 mode
- !Module
  name: RNG
  description: Random number generator
  base_addr: 0x50060800
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CED
      bit_offset: 5
      bit_width: 1
      description: Clock error detection
    - !Field
      name: IE
      bit_offset: 3
      bit_width: 1
      description: Interrupt enable
    - !Field
      name: RNGEN
      bit_offset: 2
      bit_width: 1
      description: Random number generator               enable
  - !Register
    name: SR
    addr: 0x4
    size_bits: 32
    description: status register
    fields:
    - !Field
      name: SEIS
      bit_offset: 6
      bit_width: 1
      description: Seed error interrupt               status
      read_allowed: true
      write_allowed: true
    - !Field
      name: CEIS
      bit_offset: 5
      bit_width: 1
      description: Clock error interrupt               status
      read_allowed: true
      write_allowed: true
    - !Field
      name: SECS
      bit_offset: 2
      bit_width: 1
      description: Seed error current status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CECS
      bit_offset: 1
      bit_width: 1
      description: Clock error current status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DRDY
      bit_offset: 0
      bit_width: 1
      description: Data ready
      read_allowed: true
      write_allowed: false
  - !Register
    name: DR
    addr: 0x8
    size_bits: 32
    description: data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RNDATA
      bit_offset: 0
      bit_width: 32
      description: Random data
- !Module
  name: AES
  description: Advanced encryption standard hardware       accelerator
  base_addr: 0x50060000
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NPBLB
      bit_offset: 20
      bit_width: 4
      description: NPBLB
    - !Field
      name: KEYSIZE
      bit_offset: 18
      bit_width: 1
      description: KEYSIZE
    - !Field
      name: CHMOD_2
      bit_offset: 16
      bit_width: 1
      description: CHMOD_2
    - !Field
      name: GCMPH
      bit_offset: 13
      bit_width: 2
      description: GCMPH
    - !Field
      name: DMAOUTEN
      bit_offset: 12
      bit_width: 1
      description: Enable DMA management of data output               phase
    - !Field
      name: DMAINEN
      bit_offset: 11
      bit_width: 1
      description: Enable DMA management of data input               phase
    - !Field
      name: ERRIE
      bit_offset: 10
      bit_width: 1
      description: Error interrupt enable
    - !Field
      name: CCFIE
      bit_offset: 9
      bit_width: 1
      description: CCF flag interrupt enable
    - !Field
      name: ERRC
      bit_offset: 8
      bit_width: 1
      description: Error clear
    - !Field
      name: CCFC
      bit_offset: 7
      bit_width: 1
      description: Computation Complete Flag               Clear
    - !Field
      name: CHMOD
      bit_offset: 5
      bit_width: 2
      description: AES chaining mode
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 2
      description: AES operating mode
    - !Field
      name: DATATYPE
      bit_offset: 1
      bit_width: 2
      description: Data type selection (for data in and               data out to/from
        the cryptographic               block)
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: AES enable
  - !Register
    name: SR
    addr: 0x4
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BUSY
      bit_offset: 3
      bit_width: 1
      description: BUSY
    - !Field
      name: WRERR
      bit_offset: 2
      bit_width: 1
      description: Write error flag
    - !Field
      name: RDERR
      bit_offset: 1
      bit_width: 1
      description: Read error flag
    - !Field
      name: CCF
      bit_offset: 0
      bit_width: 1
      description: Computation complete flag
  - !Register
    name: DINR
    addr: 0x8
    size_bits: 32
    description: data input register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AES_DINR
      bit_offset: 0
      bit_width: 32
      description: Data Input Register
  - !Register
    name: DOUTR
    addr: 0xc
    size_bits: 32
    description: data output register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AES_DOUTR
      bit_offset: 0
      bit_width: 32
      description: Data output register
  - !Register
    name: KEYR0
    addr: 0x10
    size_bits: 32
    description: key register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AES_KEYR0
      bit_offset: 0
      bit_width: 32
      description: Data Output Register (LSB key               [31:0])
  - !Register
    name: KEYR1
    addr: 0x14
    size_bits: 32
    description: key register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AES_KEYR1
      bit_offset: 0
      bit_width: 32
      description: AES key register (key               [63:32])
  - !Register
    name: KEYR2
    addr: 0x18
    size_bits: 32
    description: key register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AES_KEYR2
      bit_offset: 0
      bit_width: 32
      description: AES key register (key               [95:64])
  - !Register
    name: KEYR3
    addr: 0x1c
    size_bits: 32
    description: key register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AES_KEYR3
      bit_offset: 0
      bit_width: 32
      description: AES key register (MSB key               [127:96])
  - !Register
    name: IVR0
    addr: 0x20
    size_bits: 32
    description: initialization vector register           0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AES_IVR0
      bit_offset: 0
      bit_width: 32
      description: initialization vector register (LSB IVR               [31:0])
  - !Register
    name: IVR1
    addr: 0x24
    size_bits: 32
    description: initialization vector register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AES_IVR1
      bit_offset: 0
      bit_width: 32
      description: Initialization Vector Register (IVR               [63:32])
  - !Register
    name: IVR2
    addr: 0x28
    size_bits: 32
    description: initialization vector register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AES_IVR2
      bit_offset: 0
      bit_width: 32
      description: Initialization Vector Register (IVR               [95:64])
  - !Register
    name: IVR3
    addr: 0x2c
    size_bits: 32
    description: initialization vector register           3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AES_IVR3
      bit_offset: 0
      bit_width: 32
      description: Initialization Vector Register (MSB IVR               [127:96])
  - !Register
    name: KEYR4
    addr: 0x30
    size_bits: 32
    description: key register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: AES key
  - !Register
    name: KEYR5
    addr: 0x34
    size_bits: 32
    description: key register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: AES key
  - !Register
    name: KEYR6
    addr: 0x38
    size_bits: 32
    description: key register 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: AES key
  - !Register
    name: KEYR7
    addr: 0x3c
    size_bits: 32
    description: key register 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: AES key
  - !Register
    name: SUSP0R
    addr: 0x40
    size_bits: 32
    description: suspend registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUSP
      bit_offset: 0
      bit_width: 32
      description: AES suspend
  - !Register
    name: SUSP1R
    addr: 0x44
    size_bits: 32
    description: suspend registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUSP
      bit_offset: 0
      bit_width: 32
      description: AES suspend
  - !Register
    name: SUSP2R
    addr: 0x48
    size_bits: 32
    description: suspend registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUSP
      bit_offset: 0
      bit_width: 32
      description: AES suspend
  - !Register
    name: SUSP3R
    addr: 0x4c
    size_bits: 32
    description: suspend registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUSP
      bit_offset: 0
      bit_width: 32
      description: AES suspend
  - !Register
    name: SUSP4R
    addr: 0x50
    size_bits: 32
    description: suspend registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUSP
      bit_offset: 0
      bit_width: 32
      description: AES suspend
  - !Register
    name: SUSP5R
    addr: 0x54
    size_bits: 32
    description: suspend registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUSP
      bit_offset: 0
      bit_width: 32
      description: AES suspend
  - !Register
    name: SUSP6R
    addr: 0x58
    size_bits: 32
    description: suspend registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUSP
      bit_offset: 0
      bit_width: 32
      description: AES suspend
  - !Register
    name: SUSP7R
    addr: 0x5c
    size_bits: 32
    description: suspend registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUSP
      bit_offset: 0
      bit_width: 32
      description: AES suspend
- !Module
  name: GPIOA
  description: General-purpose I/Os
  base_addr: 0x48000000
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xabffffff
    fields:
    - !Field
      name: MODER15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: GPIO port output speed           register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc000000
    fields:
    - !Field
      name: OSPEEDR15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: GPIO port pull-up/pull-down           register
    read_allowed: true
    write_allowed: true
    reset_value: 0x64000000
    fields:
    - !Field
      name: PUPDR15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IDR15
      bit_offset: 15
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR14
      bit_offset: 14
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR13
      bit_offset: 13
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR12
      bit_offset: 12
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR11
      bit_offset: 11
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR10
      bit_offset: 10
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR9
      bit_offset: 9
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR8
      bit_offset: 8
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR7
      bit_offset: 7
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR6
      bit_offset: 6
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR5
      bit_offset: 5
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR4
      bit_offset: 4
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR3
      bit_offset: 3
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR2
      bit_offset: 2
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR1
      bit_offset: 1
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR0
      bit_offset: 0
      bit_width: 1
      description: Port input data (y =               0..15)
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ODR15
      bit_offset: 15
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR14
      bit_offset: 14
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR13
      bit_offset: 13
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR12
      bit_offset: 12
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR11
      bit_offset: 11
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR10
      bit_offset: 10
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR9
      bit_offset: 9
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR8
      bit_offset: 8
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR7
      bit_offset: 7
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR6
      bit_offset: 6
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR5
      bit_offset: 5
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR4
      bit_offset: 4
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR3
      bit_offset: 3
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR2
      bit_offset: 2
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR1
      bit_offset: 1
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR0
      bit_offset: 0
      bit_width: 1
      description: Port output data (y =               0..15)
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: GPIO port bit set/reset           register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: Port x set bit y (y=               0..15)
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: GPIO port configuration lock           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: GPIO alternate function low           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFRL7
      bit_offset: 28
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL6
      bit_offset: 24
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL5
      bit_offset: 20
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL4
      bit_offset: 16
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL3
      bit_offset: 12
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL2
      bit_offset: 8
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL1
      bit_offset: 4
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL0
      bit_offset: 0
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: GPIO alternate function high           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFRH15
      bit_offset: 28
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH14
      bit_offset: 24
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH13
      bit_offset: 20
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH12
      bit_offset: 16
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH11
      bit_offset: 12
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH10
      bit_offset: 8
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH9
      bit_offset: 4
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH8
      bit_offset: 0
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
  - !Register
    name: BRR
    addr: 0x28
    size_bits: 32
    description: GPIO port bit reset register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BR0
      bit_offset: 0
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR1
      bit_offset: 1
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR2
      bit_offset: 2
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR3
      bit_offset: 3
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR4
      bit_offset: 4
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR5
      bit_offset: 5
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR6
      bit_offset: 6
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR7
      bit_offset: 7
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR8
      bit_offset: 8
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR9
      bit_offset: 9
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR10
      bit_offset: 10
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR11
      bit_offset: 11
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR12
      bit_offset: 12
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR13
      bit_offset: 13
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR14
      bit_offset: 14
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR15
      bit_offset: 15
      bit_width: 1
      description: Port Reset bit
- !Module
  name: GPIOB
  description: General-purpose I/Os
  base_addr: 0x48000400
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffebf
    fields:
    - !Field
      name: MODER15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: GPIO port output speed           register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0
    fields:
    - !Field
      name: OSPEEDR15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: GPIO port pull-up/pull-down           register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: PUPDR15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IDR15
      bit_offset: 15
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR14
      bit_offset: 14
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR13
      bit_offset: 13
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR12
      bit_offset: 12
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR11
      bit_offset: 11
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR10
      bit_offset: 10
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR9
      bit_offset: 9
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR8
      bit_offset: 8
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR7
      bit_offset: 7
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR6
      bit_offset: 6
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR5
      bit_offset: 5
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR4
      bit_offset: 4
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR3
      bit_offset: 3
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR2
      bit_offset: 2
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR1
      bit_offset: 1
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR0
      bit_offset: 0
      bit_width: 1
      description: Port input data (y =               0..15)
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ODR15
      bit_offset: 15
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR14
      bit_offset: 14
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR13
      bit_offset: 13
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR12
      bit_offset: 12
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR11
      bit_offset: 11
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR10
      bit_offset: 10
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR9
      bit_offset: 9
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR8
      bit_offset: 8
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR7
      bit_offset: 7
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR6
      bit_offset: 6
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR5
      bit_offset: 5
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR4
      bit_offset: 4
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR3
      bit_offset: 3
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR2
      bit_offset: 2
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR1
      bit_offset: 1
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR0
      bit_offset: 0
      bit_width: 1
      description: Port output data (y =               0..15)
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: GPIO port bit set/reset           register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: Port x set bit y (y=               0..15)
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: GPIO port configuration lock           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: GPIO alternate function low           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFRL7
      bit_offset: 28
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL6
      bit_offset: 24
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL5
      bit_offset: 20
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL4
      bit_offset: 16
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL3
      bit_offset: 12
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL2
      bit_offset: 8
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL1
      bit_offset: 4
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL0
      bit_offset: 0
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: GPIO alternate function high           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFRH15
      bit_offset: 28
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH14
      bit_offset: 24
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH13
      bit_offset: 20
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH12
      bit_offset: 16
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH11
      bit_offset: 12
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH10
      bit_offset: 8
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH9
      bit_offset: 4
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH8
      bit_offset: 0
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
  - !Register
    name: BRR
    addr: 0x28
    size_bits: 32
    description: GPIO port bit reset register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BR0
      bit_offset: 0
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR1
      bit_offset: 1
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR2
      bit_offset: 2
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR3
      bit_offset: 3
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR4
      bit_offset: 4
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR5
      bit_offset: 5
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR6
      bit_offset: 6
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR7
      bit_offset: 7
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR8
      bit_offset: 8
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR9
      bit_offset: 9
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR10
      bit_offset: 10
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR11
      bit_offset: 11
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR12
      bit_offset: 12
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR13
      bit_offset: 13
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR14
      bit_offset: 14
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR15
      bit_offset: 15
      bit_width: 1
      description: Port Reset bit
- !Module
  name: GPIOC
  description: General-purpose I/Os
  base_addr: 0x48000800
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MODER15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: GPIO port output speed           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OSPEEDR15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: GPIO port pull-up/pull-down           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PUPDR15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IDR15
      bit_offset: 15
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR14
      bit_offset: 14
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR13
      bit_offset: 13
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR12
      bit_offset: 12
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR11
      bit_offset: 11
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR10
      bit_offset: 10
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR9
      bit_offset: 9
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR8
      bit_offset: 8
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR7
      bit_offset: 7
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR6
      bit_offset: 6
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR5
      bit_offset: 5
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR4
      bit_offset: 4
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR3
      bit_offset: 3
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR2
      bit_offset: 2
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR1
      bit_offset: 1
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR0
      bit_offset: 0
      bit_width: 1
      description: Port input data (y =               0..15)
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ODR15
      bit_offset: 15
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR14
      bit_offset: 14
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR13
      bit_offset: 13
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR12
      bit_offset: 12
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR11
      bit_offset: 11
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR10
      bit_offset: 10
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR9
      bit_offset: 9
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR8
      bit_offset: 8
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR7
      bit_offset: 7
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR6
      bit_offset: 6
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR5
      bit_offset: 5
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR4
      bit_offset: 4
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR3
      bit_offset: 3
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR2
      bit_offset: 2
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR1
      bit_offset: 1
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR0
      bit_offset: 0
      bit_width: 1
      description: Port output data (y =               0..15)
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: GPIO port bit set/reset           register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: Port x set bit y (y=               0..15)
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: GPIO port configuration lock           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: GPIO alternate function low           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFRL7
      bit_offset: 28
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL6
      bit_offset: 24
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL5
      bit_offset: 20
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL4
      bit_offset: 16
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL3
      bit_offset: 12
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL2
      bit_offset: 8
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL1
      bit_offset: 4
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL0
      bit_offset: 0
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: GPIO alternate function high           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFRH15
      bit_offset: 28
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH14
      bit_offset: 24
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH13
      bit_offset: 20
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH12
      bit_offset: 16
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH11
      bit_offset: 12
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH10
      bit_offset: 8
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH9
      bit_offset: 4
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH8
      bit_offset: 0
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
  - !Register
    name: BRR
    addr: 0x28
    size_bits: 32
    description: GPIO port bit reset register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BR0
      bit_offset: 0
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR1
      bit_offset: 1
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR2
      bit_offset: 2
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR3
      bit_offset: 3
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR4
      bit_offset: 4
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR5
      bit_offset: 5
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR6
      bit_offset: 6
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR7
      bit_offset: 7
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR8
      bit_offset: 8
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR9
      bit_offset: 9
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR10
      bit_offset: 10
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR11
      bit_offset: 11
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR12
      bit_offset: 12
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR13
      bit_offset: 13
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR14
      bit_offset: 14
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR15
      bit_offset: 15
      bit_width: 1
      description: Port Reset bit
- !Module
  name: GPIOD
  description: General-purpose I/Os
  base_addr: 0x48000c00
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MODER15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: GPIO port output speed           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OSPEEDR15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: GPIO port pull-up/pull-down           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PUPDR15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IDR15
      bit_offset: 15
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR14
      bit_offset: 14
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR13
      bit_offset: 13
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR12
      bit_offset: 12
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR11
      bit_offset: 11
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR10
      bit_offset: 10
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR9
      bit_offset: 9
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR8
      bit_offset: 8
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR7
      bit_offset: 7
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR6
      bit_offset: 6
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR5
      bit_offset: 5
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR4
      bit_offset: 4
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR3
      bit_offset: 3
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR2
      bit_offset: 2
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR1
      bit_offset: 1
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR0
      bit_offset: 0
      bit_width: 1
      description: Port input data (y =               0..15)
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ODR15
      bit_offset: 15
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR14
      bit_offset: 14
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR13
      bit_offset: 13
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR12
      bit_offset: 12
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR11
      bit_offset: 11
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR10
      bit_offset: 10
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR9
      bit_offset: 9
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR8
      bit_offset: 8
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR7
      bit_offset: 7
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR6
      bit_offset: 6
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR5
      bit_offset: 5
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR4
      bit_offset: 4
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR3
      bit_offset: 3
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR2
      bit_offset: 2
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR1
      bit_offset: 1
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR0
      bit_offset: 0
      bit_width: 1
      description: Port output data (y =               0..15)
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: GPIO port bit set/reset           register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: Port x set bit y (y=               0..15)
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: GPIO port configuration lock           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: GPIO alternate function low           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFRL7
      bit_offset: 28
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL6
      bit_offset: 24
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL5
      bit_offset: 20
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL4
      bit_offset: 16
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL3
      bit_offset: 12
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL2
      bit_offset: 8
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL1
      bit_offset: 4
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL0
      bit_offset: 0
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: GPIO alternate function high           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFRH15
      bit_offset: 28
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH14
      bit_offset: 24
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH13
      bit_offset: 20
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH12
      bit_offset: 16
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH11
      bit_offset: 12
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH10
      bit_offset: 8
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH9
      bit_offset: 4
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH8
      bit_offset: 0
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
  - !Register
    name: BRR
    addr: 0x28
    size_bits: 32
    description: GPIO port bit reset register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BR0
      bit_offset: 0
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR1
      bit_offset: 1
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR2
      bit_offset: 2
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR3
      bit_offset: 3
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR4
      bit_offset: 4
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR5
      bit_offset: 5
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR6
      bit_offset: 6
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR7
      bit_offset: 7
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR8
      bit_offset: 8
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR9
      bit_offset: 9
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR10
      bit_offset: 10
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR11
      bit_offset: 11
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR12
      bit_offset: 12
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR13
      bit_offset: 13
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR14
      bit_offset: 14
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR15
      bit_offset: 15
      bit_width: 1
      description: Port Reset bit
- !Module
  name: GPIOE
  description: General-purpose I/Os
  base_addr: 0x48001000
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MODER15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: GPIO port output speed           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OSPEEDR15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: GPIO port pull-up/pull-down           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PUPDR15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IDR15
      bit_offset: 15
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR14
      bit_offset: 14
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR13
      bit_offset: 13
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR12
      bit_offset: 12
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR11
      bit_offset: 11
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR10
      bit_offset: 10
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR9
      bit_offset: 9
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR8
      bit_offset: 8
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR7
      bit_offset: 7
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR6
      bit_offset: 6
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR5
      bit_offset: 5
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR4
      bit_offset: 4
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR3
      bit_offset: 3
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR2
      bit_offset: 2
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR1
      bit_offset: 1
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR0
      bit_offset: 0
      bit_width: 1
      description: Port input data (y =               0..15)
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ODR15
      bit_offset: 15
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR14
      bit_offset: 14
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR13
      bit_offset: 13
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR12
      bit_offset: 12
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR11
      bit_offset: 11
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR10
      bit_offset: 10
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR9
      bit_offset: 9
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR8
      bit_offset: 8
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR7
      bit_offset: 7
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR6
      bit_offset: 6
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR5
      bit_offset: 5
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR4
      bit_offset: 4
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR3
      bit_offset: 3
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR2
      bit_offset: 2
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR1
      bit_offset: 1
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR0
      bit_offset: 0
      bit_width: 1
      description: Port output data (y =               0..15)
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: GPIO port bit set/reset           register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: Port x set bit y (y=               0..15)
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: GPIO port configuration lock           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: GPIO alternate function low           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFRL7
      bit_offset: 28
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL6
      bit_offset: 24
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL5
      bit_offset: 20
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL4
      bit_offset: 16
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL3
      bit_offset: 12
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL2
      bit_offset: 8
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL1
      bit_offset: 4
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL0
      bit_offset: 0
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: GPIO alternate function high           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFRH15
      bit_offset: 28
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH14
      bit_offset: 24
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH13
      bit_offset: 20
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH12
      bit_offset: 16
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH11
      bit_offset: 12
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH10
      bit_offset: 8
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH9
      bit_offset: 4
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH8
      bit_offset: 0
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
  - !Register
    name: BRR
    addr: 0x28
    size_bits: 32
    description: GPIO port bit reset register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BR0
      bit_offset: 0
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR1
      bit_offset: 1
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR2
      bit_offset: 2
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR3
      bit_offset: 3
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR4
      bit_offset: 4
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR5
      bit_offset: 5
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR6
      bit_offset: 6
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR7
      bit_offset: 7
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR8
      bit_offset: 8
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR9
      bit_offset: 9
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR10
      bit_offset: 10
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR11
      bit_offset: 11
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR12
      bit_offset: 12
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR13
      bit_offset: 13
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR14
      bit_offset: 14
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR15
      bit_offset: 15
      bit_width: 1
      description: Port Reset bit
- !Module
  name: GPIOF
  description: General-purpose I/Os
  base_addr: 0x48001400
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MODER15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: GPIO port output speed           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OSPEEDR15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: GPIO port pull-up/pull-down           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PUPDR15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IDR15
      bit_offset: 15
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR14
      bit_offset: 14
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR13
      bit_offset: 13
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR12
      bit_offset: 12
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR11
      bit_offset: 11
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR10
      bit_offset: 10
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR9
      bit_offset: 9
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR8
      bit_offset: 8
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR7
      bit_offset: 7
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR6
      bit_offset: 6
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR5
      bit_offset: 5
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR4
      bit_offset: 4
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR3
      bit_offset: 3
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR2
      bit_offset: 2
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR1
      bit_offset: 1
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR0
      bit_offset: 0
      bit_width: 1
      description: Port input data (y =               0..15)
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ODR15
      bit_offset: 15
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR14
      bit_offset: 14
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR13
      bit_offset: 13
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR12
      bit_offset: 12
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR11
      bit_offset: 11
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR10
      bit_offset: 10
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR9
      bit_offset: 9
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR8
      bit_offset: 8
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR7
      bit_offset: 7
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR6
      bit_offset: 6
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR5
      bit_offset: 5
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR4
      bit_offset: 4
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR3
      bit_offset: 3
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR2
      bit_offset: 2
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR1
      bit_offset: 1
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR0
      bit_offset: 0
      bit_width: 1
      description: Port output data (y =               0..15)
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: GPIO port bit set/reset           register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: Port x set bit y (y=               0..15)
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: GPIO port configuration lock           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: GPIO alternate function low           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFRL7
      bit_offset: 28
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL6
      bit_offset: 24
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL5
      bit_offset: 20
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL4
      bit_offset: 16
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL3
      bit_offset: 12
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL2
      bit_offset: 8
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL1
      bit_offset: 4
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL0
      bit_offset: 0
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: GPIO alternate function high           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFRH15
      bit_offset: 28
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH14
      bit_offset: 24
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH13
      bit_offset: 20
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH12
      bit_offset: 16
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH11
      bit_offset: 12
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH10
      bit_offset: 8
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH9
      bit_offset: 4
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH8
      bit_offset: 0
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
  - !Register
    name: BRR
    addr: 0x28
    size_bits: 32
    description: GPIO port bit reset register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BR0
      bit_offset: 0
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR1
      bit_offset: 1
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR2
      bit_offset: 2
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR3
      bit_offset: 3
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR4
      bit_offset: 4
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR5
      bit_offset: 5
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR6
      bit_offset: 6
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR7
      bit_offset: 7
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR8
      bit_offset: 8
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR9
      bit_offset: 9
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR10
      bit_offset: 10
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR11
      bit_offset: 11
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR12
      bit_offset: 12
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR13
      bit_offset: 13
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR14
      bit_offset: 14
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR15
      bit_offset: 15
      bit_width: 1
      description: Port Reset bit
- !Module
  name: GPIOG
  description: General-purpose I/Os
  base_addr: 0x48001800
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MODER15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: MODER0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: GPIO port output speed           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OSPEEDR15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: OSPEEDR0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: GPIO port pull-up/pull-down           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PUPDR15
      bit_offset: 30
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR14
      bit_offset: 28
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR13
      bit_offset: 26
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR12
      bit_offset: 24
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR11
      bit_offset: 22
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR10
      bit_offset: 20
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR9
      bit_offset: 18
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR8
      bit_offset: 16
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR7
      bit_offset: 14
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR6
      bit_offset: 12
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR5
      bit_offset: 10
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR4
      bit_offset: 8
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR3
      bit_offset: 6
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR2
      bit_offset: 4
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR1
      bit_offset: 2
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
    - !Field
      name: PUPDR0
      bit_offset: 0
      bit_width: 2
      description: Port x configuration bits (y =               0..15)
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IDR15
      bit_offset: 15
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR14
      bit_offset: 14
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR13
      bit_offset: 13
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR12
      bit_offset: 12
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR11
      bit_offset: 11
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR10
      bit_offset: 10
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR9
      bit_offset: 9
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR8
      bit_offset: 8
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR7
      bit_offset: 7
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR6
      bit_offset: 6
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR5
      bit_offset: 5
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR4
      bit_offset: 4
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR3
      bit_offset: 3
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR2
      bit_offset: 2
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR1
      bit_offset: 1
      bit_width: 1
      description: Port input data (y =               0..15)
    - !Field
      name: IDR0
      bit_offset: 0
      bit_width: 1
      description: Port input data (y =               0..15)
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ODR15
      bit_offset: 15
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR14
      bit_offset: 14
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR13
      bit_offset: 13
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR12
      bit_offset: 12
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR11
      bit_offset: 11
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR10
      bit_offset: 10
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR9
      bit_offset: 9
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR8
      bit_offset: 8
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR7
      bit_offset: 7
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR6
      bit_offset: 6
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR5
      bit_offset: 5
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR4
      bit_offset: 4
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR3
      bit_offset: 3
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR2
      bit_offset: 2
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR1
      bit_offset: 1
      bit_width: 1
      description: Port output data (y =               0..15)
    - !Field
      name: ODR0
      bit_offset: 0
      bit_width: 1
      description: Port output data (y =               0..15)
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: GPIO port bit set/reset           register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: Port x reset bit y (y =               0..15)
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: Port x set bit y (y=               0..15)
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: Port x set bit y (y=               0..15)
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: GPIO port configuration lock           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: Port x lock bit y (y=               0..15)
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: GPIO alternate function low           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFRL7
      bit_offset: 28
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL6
      bit_offset: 24
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL5
      bit_offset: 20
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL4
      bit_offset: 16
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL3
      bit_offset: 12
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL2
      bit_offset: 8
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL1
      bit_offset: 4
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
    - !Field
      name: AFRL0
      bit_offset: 0
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 0..7)
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: GPIO alternate function high           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFRH15
      bit_offset: 28
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH14
      bit_offset: 24
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH13
      bit_offset: 20
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH12
      bit_offset: 16
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH11
      bit_offset: 12
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH10
      bit_offset: 8
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH9
      bit_offset: 4
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
    - !Field
      name: AFRH8
      bit_offset: 0
      bit_width: 4
      description: Alternate function selection for port x               bit y (y
        = 8..15)
  - !Register
    name: BRR
    addr: 0x28
    size_bits: 32
    description: GPIO port bit reset register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BR0
      bit_offset: 0
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR1
      bit_offset: 1
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR2
      bit_offset: 2
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR3
      bit_offset: 3
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR4
      bit_offset: 4
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR5
      bit_offset: 5
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR6
      bit_offset: 6
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR7
      bit_offset: 7
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR8
      bit_offset: 8
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR9
      bit_offset: 9
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR10
      bit_offset: 10
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR11
      bit_offset: 11
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR12
      bit_offset: 12
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR13
      bit_offset: 13
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR14
      bit_offset: 14
      bit_width: 1
      description: Port Reset bit
    - !Field
      name: BR15
      bit_offset: 15
      bit_width: 1
      description: Port Reset bit
- !Module
  name: TIM15
  description: General purpose timers
  base_addr: 0x40014000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: DITHEN
      bit_offset: 12
      bit_width: 1
      description: Dithering Enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OIS2
      bit_offset: 10
      bit_width: 1
      description: Output idle state 2 (OC2               output)
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: Capture/compare DMA               selection
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: Capture/compare control update               selection
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: Capture/compare preloaded               control
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection - bit               4:3
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: Slave mode selection - bit               3
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 2 DMA request               enable
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 DMA request               enable
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               enable
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 interrupt               enable
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 2 overcapture               flag
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 overcapture               flag
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: Capture/compare 2 interrupt               flag
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1 interrupt               flag
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare control update               generation
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: Capture/compare 2               generation
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1               generation
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 2 mode - bit               3
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 1 mode
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: OC2M
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: OC2PE
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: OC2FE
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: CC2S
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: OC1CE
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: Output Compare 1 preload               enable
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: Output Compare 1 fast               enable
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: IC2F
    - !Field
      name: IC2PSC
      bit_offset: 10
      bit_width: 2
      description: IC2PSC
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: CC2S
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: IC1PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: capture/compare enable           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: Capture/Compare 2 complementary output               polarity
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare 2 output               polarity
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 2 output               enable
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 1 complementary output               enable
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: Capture/Compare 1 output               enable
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
      read_allowed: true
      write_allowed: true
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIF Copy
      read_allowed: true
      write_allowed: false
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 8
      description: Repetition counter value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: Off-state selection for Idle               mode
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: Off-state selection for Run               mode
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
    - !Field
      name: BKDSRM
      bit_offset: 26
      bit_width: 1
      description: BKDSRM
    - !Field
      name: BKBID
      bit_offset: 28
      bit_width: 1
      description: BKBID
  - !Register
    name: DTR2
    addr: 0x54
    size_bits: 32
    description: timer Deadtime Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTGF
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
    - !Field
      name: DTAE
      bit_offset: 16
      bit_width: 1
      description: Deadtime Asymmetric Enable
    - !Field
      name: DTPE
      bit_offset: 17
      bit_width: 1
      description: Deadtime Preload Enable
  - !Register
    name: TISEL
    addr: 0x5c
    size_bits: 32
    description: TIM timer input selection           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: TI1[0] to TI1[15] input               selection
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: TI2[0] to TI2[15] input               selection
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: TIM alternate function option register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKCMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK COMP4 input polarity
    - !Field
      name: BKCMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK COMP3 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK COMP7 enable
    - !Field
      name: BKCMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK COMP6 enable
    - !Field
      name: BKCMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK COMP5 enable
    - !Field
      name: BKCMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK COMP4 enable
    - !Field
      name: BKCMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK COMP3 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: AF2
    addr: 0x64
    size_bits: 32
    description: TIM alternate function option register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OCRSEL
      bit_offset: 16
      bit_width: 3
      description: OCREF_CLR source selection
  - !Register
    name: DCR
    addr: 0x3dc
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x3e0
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 32
      description: DMA register for burst               accesses
- !Module
  name: TIM16
  description: General purpose timers
  base_addr: 0x40014400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: DITHEN
      bit_offset: 12
      bit_width: 1
      description: Dithering Enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: Capture/compare DMA               selection
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: Capture/compare control update               selection
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: Capture/compare preloaded               control
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 DMA request               enable
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 interrupt               enable
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 overcapture               flag
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1 interrupt               flag
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare control update               generation
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1               generation
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 1 mode
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: Output Compare 1 preload               enable
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: Output Compare 1 fast               enable
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: IC1PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: capture/compare enable           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 1 complementary output               enable
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: Capture/Compare 1 output               enable
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
      read_allowed: true
      write_allowed: true
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIF Copy
      read_allowed: true
      write_allowed: false
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 8
      description: Repetition counter value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: Off-state selection for Idle               mode
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: Off-state selection for Run               mode
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
    - !Field
      name: BKDSRM
      bit_offset: 26
      bit_width: 1
      description: BKDSRM
    - !Field
      name: BKBID
      bit_offset: 28
      bit_width: 1
      description: BKBID
  - !Register
    name: DTR2
    addr: 0x54
    size_bits: 32
    description: timer Deadtime Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTGF
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
    - !Field
      name: DTAE
      bit_offset: 16
      bit_width: 1
      description: Deadtime Asymmetric Enable
    - !Field
      name: DTPE
      bit_offset: 17
      bit_width: 1
      description: Deadtime Preload Enable
  - !Register
    name: TISEL
    addr: 0x5c
    size_bits: 32
    description: TIM timer input selection           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: TI1[0] to TI1[15] input               selection
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: TIM alternate function option register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKCMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK COMP4 input polarity
    - !Field
      name: BKCMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK COMP3 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK COMP7 enable
    - !Field
      name: BKCMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK COMP6 enable
    - !Field
      name: BKCMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK COMP5 enable
    - !Field
      name: BKCMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK COMP4 enable
    - !Field
      name: BKCMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK COMP3 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: AF2
    addr: 0x64
    size_bits: 32
    description: TIM alternate function option register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OCRSEL
      bit_offset: 16
      bit_width: 3
      description: OCREF_CLR source selection
  - !Register
    name: DCR
    addr: 0x3dc
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x3e0
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 32
      description: DMA register for burst               accesses
- !Module
  name: TIM17
  description: General purpose timers
  base_addr: 0x40014800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: DITHEN
      bit_offset: 12
      bit_width: 1
      description: Dithering Enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: Capture/compare DMA               selection
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: Capture/compare control update               selection
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: Capture/compare preloaded               control
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 DMA request               enable
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 interrupt               enable
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 overcapture               flag
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1 interrupt               flag
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare control update               generation
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1               generation
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 1 mode
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: Output Compare 1 preload               enable
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: Output Compare 1 fast               enable
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: IC1PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: capture/compare enable           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 1 complementary output               enable
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: Capture/Compare 1 output               enable
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
      read_allowed: true
      write_allowed: true
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIF Copy
      read_allowed: true
      write_allowed: false
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 8
      description: Repetition counter value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: Off-state selection for Idle               mode
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: Off-state selection for Run               mode
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
    - !Field
      name: BKDSRM
      bit_offset: 26
      bit_width: 1
      description: BKDSRM
    - !Field
      name: BKBID
      bit_offset: 28
      bit_width: 1
      description: BKBID
  - !Register
    name: DTR2
    addr: 0x54
    size_bits: 32
    description: timer Deadtime Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTGF
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
    - !Field
      name: DTAE
      bit_offset: 16
      bit_width: 1
      description: Deadtime Asymmetric Enable
    - !Field
      name: DTPE
      bit_offset: 17
      bit_width: 1
      description: Deadtime Preload Enable
  - !Register
    name: TISEL
    addr: 0x5c
    size_bits: 32
    description: TIM timer input selection           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: TI1[0] to TI1[15] input               selection
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: TIM alternate function option register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKCMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK COMP4 input polarity
    - !Field
      name: BKCMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK COMP3 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK COMP7 enable
    - !Field
      name: BKCMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK COMP6 enable
    - !Field
      name: BKCMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK COMP5 enable
    - !Field
      name: BKCMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK COMP4 enable
    - !Field
      name: BKCMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK COMP3 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: AF2
    addr: 0x64
    size_bits: 32
    description: TIM alternate function option register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OCRSEL
      bit_offset: 16
      bit_width: 3
      description: OCREF_CLR source selection
  - !Register
    name: DCR
    addr: 0x3dc
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x3e0
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 32
      description: DMA register for burst               accesses
- !Module
  name: TIM1
  description: Advanced-timers
  base_addr: 0x40012c00
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DITHEN
      bit_offset: 12
      bit_width: 1
      description: Dithering Enable
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: Center-aligned mode               selection
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MMS_3
      bit_offset: 25
      bit_width: 1
      description: Master mode selection - bit               3
    - !Field
      name: MMS2
      bit_offset: 20
      bit_width: 4
      description: Master mode selection 2
    - !Field
      name: OIS6
      bit_offset: 18
      bit_width: 1
      description: Output Idle state 6 (OC6               output)
    - !Field
      name: OIS5
      bit_offset: 16
      bit_width: 1
      description: Output Idle state 5 (OC5               output)
    - !Field
      name: OIS4N
      bit_offset: 15
      bit_width: 1
      description: Output Idle state 4 (OC4N               output)
    - !Field
      name: OIS4
      bit_offset: 14
      bit_width: 1
      description: Output Idle state 4
    - !Field
      name: OIS3N
      bit_offset: 13
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS3
      bit_offset: 12
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS2N
      bit_offset: 11
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS2
      bit_offset: 10
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: Capture/compare DMA               selection
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: Capture/compare control update               selection
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: Capture/compare preloaded               control
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMSPS
      bit_offset: 25
      bit_width: 1
      description: SMS Preload Source
    - !Field
      name: SMSPE
      bit_offset: 24
      bit_width: 1
      description: SMS Preload Enable
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection - bit               4:3
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: Slave mode selection - bit               3
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: OCCS
      bit_offset: 3
      bit_width: 1
      description: OCREF clear selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERRIE
      bit_offset: 23
      bit_width: 1
      description: Transition Error interrupt               enable
    - !Field
      name: IERRIE
      bit_offset: 22
      bit_width: 1
      description: Index Error interrupt               enable
    - !Field
      name: DIRIE
      bit_offset: 21
      bit_width: 1
      description: Direction Change interrupt               enable
    - !Field
      name: IDXIE
      bit_offset: 20
      bit_width: 1
      description: Index interrupt enable
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 DMA request               enable
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 DMA request               enable
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 2 DMA request               enable
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 DMA request               enable
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 4 interrupt               enable
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 3 interrupt               enable
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               enable
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 interrupt               enable
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERRF
      bit_offset: 23
      bit_width: 1
      description: Transition Error interrupt               flag
    - !Field
      name: IERRF
      bit_offset: 22
      bit_width: 1
      description: Index Error interrupt flag
    - !Field
      name: DIRF
      bit_offset: 21
      bit_width: 1
      description: Direction Change interrupt               flag
    - !Field
      name: IDXF
      bit_offset: 20
      bit_width: 1
      description: Index interrupt flag
    - !Field
      name: CC6IF
      bit_offset: 17
      bit_width: 1
      description: Compare 6 interrupt flag
    - !Field
      name: CC5IF
      bit_offset: 16
      bit_width: 1
      description: Compare 5 interrupt flag
    - !Field
      name: SBIF
      bit_offset: 13
      bit_width: 1
      description: System Break interrupt               flag
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 overcapture               flag
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 overcapture               flag
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: Capture/compare 2 overcapture               flag
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 overcapture               flag
    - !Field
      name: B2IF
      bit_offset: 8
      bit_width: 1
      description: Break 2 interrupt flag
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 4 interrupt               flag
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 3 interrupt               flag
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               flag
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1 interrupt               flag
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: B2G
      bit_offset: 8
      bit_width: 1
      description: Break 2 generation
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare control update               generation
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: Capture/compare 4               generation
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: Capture/compare 3               generation
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: Capture/compare 2               generation
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1               generation
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 2 mode - bit               3
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 1 mode - bit               3
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: Output Compare 2 clear               enable
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: Output Compare 2 mode
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: Output Compare 2 preload               enable
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: Output Compare 2 fast               enable
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 2               selection
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: Output Compare 1 clear               enable
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: Output Compare 1 preload               enable
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: Output Compare 1 fast               enable
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 2               selection
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: capture/compare mode register 2 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC4M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 4 mode - bit               3
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 3 mode - bit               3
    - !Field
      name: OC4CE
      bit_offset: 15
      bit_width: 1
      description: Output compare 4 clear               enable
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: Output compare 4 mode
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: Output compare 4 preload               enable
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: Output compare 4 fast               enable
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 4               selection
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: Output compare 3 clear               enable
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: Output compare 3 mode
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: Output compare 3 preload               enable
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: Output compare 3 fast               enable
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 3               selection
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: capture/compare mode register 2 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 4               selection
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: Capture/compare 3               selection
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: capture/compare enable           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC6P
      bit_offset: 21
      bit_width: 1
      description: Capture/Compare 6 output               polarity
    - !Field
      name: CC6E
      bit_offset: 20
      bit_width: 1
      description: Capture/Compare 6 output               enable
    - !Field
      name: CC5P
      bit_offset: 17
      bit_width: 1
      description: Capture/Compare 5 output               polarity
    - !Field
      name: CC5E
      bit_offset: 16
      bit_width: 1
      description: Capture/Compare 5 output               enable
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: Capture/Compare 4 complementary output               polarity
    - !Field
      name: CC4NE
      bit_offset: 14
      bit_width: 1
      description: Capture/Compare 4 complementary output               enable
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 output               enable
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC3NE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 3 complementary output               enable
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: Capture/Compare 3 output               enable
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: Capture/Compare 2 output               Polarity
    - !Field
      name: CC2NE
      bit_offset: 6
      bit_width: 1
      description: Capture/Compare 2 complementary output               enable
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare 2 output               Polarity
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 2 output               enable
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 1 complementary output               enable
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: Capture/Compare 1 output               enable
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    fields:
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIFCPY
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
      read_allowed: true
      write_allowed: true
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 16
      description: Repetition counter value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 2 value
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BK2ID
      bit_offset: 29
      bit_width: 1
      description: BK2ID
    - !Field
      name: BKBID
      bit_offset: 28
      bit_width: 1
      description: BKBID
    - !Field
      name: BK2DSRM
      bit_offset: 27
      bit_width: 1
      description: BK2DSRM
    - !Field
      name: BKDSRM
      bit_offset: 26
      bit_width: 1
      description: BKDSRM
    - !Field
      name: BK2P
      bit_offset: 25
      bit_width: 1
      description: Break 2 polarity
    - !Field
      name: BK2E
      bit_offset: 24
      bit_width: 1
      description: Break 2 Enable
    - !Field
      name: BK2F
      bit_offset: 20
      bit_width: 4
      description: Break 2 filter
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: Off-state selection for Run               mode
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: Off-state selection for Idle               mode
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
  - !Register
    name: CCR5
    addr: 0x48
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR5
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
    - !Field
      name: GC5C1
      bit_offset: 29
      bit_width: 1
      description: Group Channel 5 and Channel               1
    - !Field
      name: GC5C2
      bit_offset: 30
      bit_width: 1
      description: Group Channel 5 and Channel               2
    - !Field
      name: GC5C3
      bit_offset: 31
      bit_width: 1
      description: Group Channel 5 and Channel               3
  - !Register
    name: CCR6
    addr: 0x4c
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR6
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCMR3_Output
    addr: 0x50
    size_bits: 32
    description: capture/compare mode register 2 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC6M_bit3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 6 mode bit               3
    - !Field
      name: OC5M_bit3
      bit_offset: 16
      bit_width: 3
      description: Output Compare 5 mode bit               3
    - !Field
      name: OC6CE
      bit_offset: 15
      bit_width: 1
      description: Output compare 6 clear               enable
    - !Field
      name: OC6M
      bit_offset: 12
      bit_width: 3
      description: Output compare 6 mode
    - !Field
      name: OC6PE
      bit_offset: 11
      bit_width: 1
      description: Output compare 6 preload               enable
    - !Field
      name: OC6FE
      bit_offset: 10
      bit_width: 1
      description: Output compare 6 fast               enable
    - !Field
      name: OC5CE
      bit_offset: 7
      bit_width: 1
      description: Output compare 5 clear               enable
    - !Field
      name: OC5M
      bit_offset: 4
      bit_width: 3
      description: Output compare 5 mode
    - !Field
      name: OC5PE
      bit_offset: 3
      bit_width: 1
      description: Output compare 5 preload               enable
    - !Field
      name: OC5FE
      bit_offset: 2
      bit_width: 1
      description: Output compare 5 fast               enable
  - !Register
    name: DTR2
    addr: 0x54
    size_bits: 32
    description: timer Deadtime Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTPE
      bit_offset: 17
      bit_width: 1
      description: Deadtime Preload Enable
    - !Field
      name: DTAE
      bit_offset: 16
      bit_width: 1
      description: Deadtime Asymmetric Enable
    - !Field
      name: DTGF
      bit_offset: 0
      bit_width: 8
      description: Dead-time falling edge generator               setup
  - !Register
    name: ECR
    addr: 0x58
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IE
      bit_offset: 0
      bit_width: 1
      description: Index Enable
    - !Field
      name: IDIR
      bit_offset: 1
      bit_width: 2
      description: Index Direction
    - !Field
      name: IBLK
      bit_offset: 3
      bit_width: 2
      description: Index Blanking
    - !Field
      name: FIDX
      bit_offset: 5
      bit_width: 1
      description: First Index
    - !Field
      name: IPOS
      bit_offset: 6
      bit_width: 2
      description: Index Positioning
    - !Field
      name: PW
      bit_offset: 16
      bit_width: 8
      description: Pulse width
    - !Field
      name: PWPRSC
      bit_offset: 24
      bit_width: 3
      description: Pulse Width prescaler
  - !Register
    name: TISEL
    addr: 0x5c
    size_bits: 32
    description: TIM timer input selection           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: TI1[0] to TI1[15] input               selection
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: TI2[0] to TI2[15] input               selection
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: TI3[0] to TI3[15] input               selection
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: TI4[0] to TI4[15] input               selection
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: TIM alternate function option register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
    - !Field
      name: BKCMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK COMP4 input polarity
    - !Field
      name: BKCMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK COMP3 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK COMP7 enable
    - !Field
      name: BKCMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK COMP6 enable
    - !Field
      name: BKCMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK COMP5 enable
    - !Field
      name: BKCMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK COMP4 enable
    - !Field
      name: BKCMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK COMP3 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: AF2
    addr: 0x64
    size_bits: 32
    description: TIM alternate function option register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OCRSEL
      bit_offset: 16
      bit_width: 3
      description: OCREF_CLR source selection
    - !Field
      name: BK2CMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK2 COMP4 input polarity
    - !Field
      name: BK2CMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK2 COMP3 input polarity
    - !Field
      name: BK2CMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK2 COMP2 input polarity
    - !Field
      name: BK2CMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK2 COMP1 input polarity
    - !Field
      name: BK2INP
      bit_offset: 9
      bit_width: 1
      description: BRK2 BKIN input polarity
    - !Field
      name: BK2CMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK2 COMP7 enable
    - !Field
      name: BK2CMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK2 COMP6 enable
    - !Field
      name: BK2CMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK2 COMP5 enable
    - !Field
      name: BK2CMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK2 COMP4 enable
    - !Field
      name: BK2CMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK2 COMP3 enable
    - !Field
      name: BK2CMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK2 COMP2 enable
    - !Field
      name: BK2CMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK2 COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: DCR
    addr: 0x3dc
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x3e0
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 32
      description: DMA register for burst               accesses
- !Module
  name: TIM20
  description: Advanced-timers
  base_addr: 0x40015000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DITHEN
      bit_offset: 12
      bit_width: 1
      description: Dithering Enable
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: Center-aligned mode               selection
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MMS_3
      bit_offset: 25
      bit_width: 1
      description: Master mode selection - bit               3
    - !Field
      name: MMS2
      bit_offset: 20
      bit_width: 4
      description: Master mode selection 2
    - !Field
      name: OIS6
      bit_offset: 18
      bit_width: 1
      description: Output Idle state 6 (OC6               output)
    - !Field
      name: OIS5
      bit_offset: 16
      bit_width: 1
      description: Output Idle state 5 (OC5               output)
    - !Field
      name: OIS4N
      bit_offset: 15
      bit_width: 1
      description: Output Idle state 4 (OC4N               output)
    - !Field
      name: OIS4
      bit_offset: 14
      bit_width: 1
      description: Output Idle state 4
    - !Field
      name: OIS3N
      bit_offset: 13
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS3
      bit_offset: 12
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS2N
      bit_offset: 11
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS2
      bit_offset: 10
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: Capture/compare DMA               selection
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: Capture/compare control update               selection
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: Capture/compare preloaded               control
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMSPS
      bit_offset: 25
      bit_width: 1
      description: SMS Preload Source
    - !Field
      name: SMSPE
      bit_offset: 24
      bit_width: 1
      description: SMS Preload Enable
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection - bit               4:3
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: Slave mode selection - bit               3
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: OCCS
      bit_offset: 3
      bit_width: 1
      description: OCREF clear selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERRIE
      bit_offset: 23
      bit_width: 1
      description: Transition Error interrupt               enable
    - !Field
      name: IERRIE
      bit_offset: 22
      bit_width: 1
      description: Index Error interrupt               enable
    - !Field
      name: DIRIE
      bit_offset: 21
      bit_width: 1
      description: Direction Change interrupt               enable
    - !Field
      name: IDXIE
      bit_offset: 20
      bit_width: 1
      description: Index interrupt enable
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 DMA request               enable
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 DMA request               enable
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 2 DMA request               enable
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 DMA request               enable
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 4 interrupt               enable
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 3 interrupt               enable
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               enable
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 interrupt               enable
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERRF
      bit_offset: 23
      bit_width: 1
      description: Transition Error interrupt               flag
    - !Field
      name: IERRF
      bit_offset: 22
      bit_width: 1
      description: Index Error interrupt flag
    - !Field
      name: DIRF
      bit_offset: 21
      bit_width: 1
      description: Direction Change interrupt               flag
    - !Field
      name: IDXF
      bit_offset: 20
      bit_width: 1
      description: Index interrupt flag
    - !Field
      name: CC6IF
      bit_offset: 17
      bit_width: 1
      description: Compare 6 interrupt flag
    - !Field
      name: CC5IF
      bit_offset: 16
      bit_width: 1
      description: Compare 5 interrupt flag
    - !Field
      name: SBIF
      bit_offset: 13
      bit_width: 1
      description: System Break interrupt               flag
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 overcapture               flag
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 overcapture               flag
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: Capture/compare 2 overcapture               flag
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 overcapture               flag
    - !Field
      name: B2IF
      bit_offset: 8
      bit_width: 1
      description: Break 2 interrupt flag
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 4 interrupt               flag
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 3 interrupt               flag
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               flag
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1 interrupt               flag
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: B2G
      bit_offset: 8
      bit_width: 1
      description: Break 2 generation
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare control update               generation
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: Capture/compare 4               generation
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: Capture/compare 3               generation
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: Capture/compare 2               generation
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1               generation
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 2 mode - bit               3
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 1 mode - bit               3
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: Output Compare 2 clear               enable
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: Output Compare 2 mode
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: Output Compare 2 preload               enable
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: Output Compare 2 fast               enable
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 2               selection
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: Output Compare 1 clear               enable
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: Output Compare 1 preload               enable
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: Output Compare 1 fast               enable
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 2               selection
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: capture/compare mode register 2 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC4M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 4 mode - bit               3
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 3 mode - bit               3
    - !Field
      name: OC4CE
      bit_offset: 15
      bit_width: 1
      description: Output compare 4 clear               enable
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: Output compare 4 mode
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: Output compare 4 preload               enable
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: Output compare 4 fast               enable
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 4               selection
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: Output compare 3 clear               enable
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: Output compare 3 mode
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: Output compare 3 preload               enable
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: Output compare 3 fast               enable
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 3               selection
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: capture/compare mode register 2 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 4               selection
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: Capture/compare 3               selection
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: capture/compare enable           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC6P
      bit_offset: 21
      bit_width: 1
      description: Capture/Compare 6 output               polarity
    - !Field
      name: CC6E
      bit_offset: 20
      bit_width: 1
      description: Capture/Compare 6 output               enable
    - !Field
      name: CC5P
      bit_offset: 17
      bit_width: 1
      description: Capture/Compare 5 output               polarity
    - !Field
      name: CC5E
      bit_offset: 16
      bit_width: 1
      description: Capture/Compare 5 output               enable
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: Capture/Compare 4 complementary output               polarity
    - !Field
      name: CC4NE
      bit_offset: 14
      bit_width: 1
      description: Capture/Compare 4 complementary output               enable
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 output               enable
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC3NE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 3 complementary output               enable
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: Capture/Compare 3 output               enable
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: Capture/Compare 2 output               Polarity
    - !Field
      name: CC2NE
      bit_offset: 6
      bit_width: 1
      description: Capture/Compare 2 complementary output               enable
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare 2 output               Polarity
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 2 output               enable
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 1 complementary output               enable
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: Capture/Compare 1 output               enable
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    fields:
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIFCPY
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
      read_allowed: true
      write_allowed: true
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 16
      description: Repetition counter value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 2 value
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BK2ID
      bit_offset: 29
      bit_width: 1
      description: BK2ID
    - !Field
      name: BKBID
      bit_offset: 28
      bit_width: 1
      description: BKBID
    - !Field
      name: BK2DSRM
      bit_offset: 27
      bit_width: 1
      description: BK2DSRM
    - !Field
      name: BKDSRM
      bit_offset: 26
      bit_width: 1
      description: BKDSRM
    - !Field
      name: BK2P
      bit_offset: 25
      bit_width: 1
      description: Break 2 polarity
    - !Field
      name: BK2E
      bit_offset: 24
      bit_width: 1
      description: Break 2 Enable
    - !Field
      name: BK2F
      bit_offset: 20
      bit_width: 4
      description: Break 2 filter
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: Off-state selection for Run               mode
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: Off-state selection for Idle               mode
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
  - !Register
    name: CCR5
    addr: 0x48
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR5
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
    - !Field
      name: GC5C1
      bit_offset: 29
      bit_width: 1
      description: Group Channel 5 and Channel               1
    - !Field
      name: GC5C2
      bit_offset: 30
      bit_width: 1
      description: Group Channel 5 and Channel               2
    - !Field
      name: GC5C3
      bit_offset: 31
      bit_width: 1
      description: Group Channel 5 and Channel               3
  - !Register
    name: CCR6
    addr: 0x4c
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR6
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCMR3_Output
    addr: 0x50
    size_bits: 32
    description: capture/compare mode register 2 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC6M_bit3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 6 mode bit               3
    - !Field
      name: OC5M_bit3
      bit_offset: 16
      bit_width: 3
      description: Output Compare 5 mode bit               3
    - !Field
      name: OC6CE
      bit_offset: 15
      bit_width: 1
      description: Output compare 6 clear               enable
    - !Field
      name: OC6M
      bit_offset: 12
      bit_width: 3
      description: Output compare 6 mode
    - !Field
      name: OC6PE
      bit_offset: 11
      bit_width: 1
      description: Output compare 6 preload               enable
    - !Field
      name: OC6FE
      bit_offset: 10
      bit_width: 1
      description: Output compare 6 fast               enable
    - !Field
      name: OC5CE
      bit_offset: 7
      bit_width: 1
      description: Output compare 5 clear               enable
    - !Field
      name: OC5M
      bit_offset: 4
      bit_width: 3
      description: Output compare 5 mode
    - !Field
      name: OC5PE
      bit_offset: 3
      bit_width: 1
      description: Output compare 5 preload               enable
    - !Field
      name: OC5FE
      bit_offset: 2
      bit_width: 1
      description: Output compare 5 fast               enable
  - !Register
    name: DTR2
    addr: 0x54
    size_bits: 32
    description: timer Deadtime Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTPE
      bit_offset: 17
      bit_width: 1
      description: Deadtime Preload Enable
    - !Field
      name: DTAE
      bit_offset: 16
      bit_width: 1
      description: Deadtime Asymmetric Enable
    - !Field
      name: DTGF
      bit_offset: 0
      bit_width: 8
      description: Dead-time falling edge generator               setup
  - !Register
    name: ECR
    addr: 0x58
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IE
      bit_offset: 0
      bit_width: 1
      description: Index Enable
    - !Field
      name: IDIR
      bit_offset: 1
      bit_width: 2
      description: Index Direction
    - !Field
      name: IBLK
      bit_offset: 3
      bit_width: 2
      description: Index Blanking
    - !Field
      name: FIDX
      bit_offset: 5
      bit_width: 1
      description: First Index
    - !Field
      name: IPOS
      bit_offset: 6
      bit_width: 2
      description: Index Positioning
    - !Field
      name: PW
      bit_offset: 16
      bit_width: 8
      description: Pulse width
    - !Field
      name: PWPRSC
      bit_offset: 24
      bit_width: 3
      description: Pulse Width prescaler
  - !Register
    name: TISEL
    addr: 0x5c
    size_bits: 32
    description: TIM timer input selection           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: TI1[0] to TI1[15] input               selection
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: TI2[0] to TI2[15] input               selection
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: TI3[0] to TI3[15] input               selection
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: TI4[0] to TI4[15] input               selection
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: TIM alternate function option register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
    - !Field
      name: BKCMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK COMP4 input polarity
    - !Field
      name: BKCMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK COMP3 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK COMP7 enable
    - !Field
      name: BKCMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK COMP6 enable
    - !Field
      name: BKCMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK COMP5 enable
    - !Field
      name: BKCMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK COMP4 enable
    - !Field
      name: BKCMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK COMP3 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: AF2
    addr: 0x64
    size_bits: 32
    description: TIM alternate function option register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OCRSEL
      bit_offset: 16
      bit_width: 3
      description: OCREF_CLR source selection
    - !Field
      name: BK2CMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK2 COMP4 input polarity
    - !Field
      name: BK2CMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK2 COMP3 input polarity
    - !Field
      name: BK2CMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK2 COMP2 input polarity
    - !Field
      name: BK2CMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK2 COMP1 input polarity
    - !Field
      name: BK2INP
      bit_offset: 9
      bit_width: 1
      description: BRK2 BKIN input polarity
    - !Field
      name: BK2CMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK2 COMP7 enable
    - !Field
      name: BK2CMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK2 COMP6 enable
    - !Field
      name: BK2CMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK2 COMP5 enable
    - !Field
      name: BK2CMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK2 COMP4 enable
    - !Field
      name: BK2CMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK2 COMP3 enable
    - !Field
      name: BK2CMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK2 COMP2 enable
    - !Field
      name: BK2CMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK2 COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: DCR
    addr: 0x3dc
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x3e0
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 32
      description: DMA register for burst               accesses
- !Module
  name: TIM8
  description: Advanced-timers
  base_addr: 0x40013400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DITHEN
      bit_offset: 12
      bit_width: 1
      description: Dithering Enable
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: Center-aligned mode               selection
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MMS_3
      bit_offset: 25
      bit_width: 1
      description: Master mode selection - bit               3
    - !Field
      name: MMS2
      bit_offset: 20
      bit_width: 4
      description: Master mode selection 2
    - !Field
      name: OIS6
      bit_offset: 18
      bit_width: 1
      description: Output Idle state 6 (OC6               output)
    - !Field
      name: OIS5
      bit_offset: 16
      bit_width: 1
      description: Output Idle state 5 (OC5               output)
    - !Field
      name: OIS4N
      bit_offset: 15
      bit_width: 1
      description: Output Idle state 4 (OC4N               output)
    - !Field
      name: OIS4
      bit_offset: 14
      bit_width: 1
      description: Output Idle state 4
    - !Field
      name: OIS3N
      bit_offset: 13
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS3
      bit_offset: 12
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS2N
      bit_offset: 11
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS2
      bit_offset: 10
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: Capture/compare DMA               selection
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: Capture/compare control update               selection
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: Capture/compare preloaded               control
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMSPS
      bit_offset: 25
      bit_width: 1
      description: SMS Preload Source
    - !Field
      name: SMSPE
      bit_offset: 24
      bit_width: 1
      description: SMS Preload Enable
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection - bit               4:3
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: Slave mode selection - bit               3
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: OCCS
      bit_offset: 3
      bit_width: 1
      description: OCREF clear selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERRIE
      bit_offset: 23
      bit_width: 1
      description: Transition Error interrupt               enable
    - !Field
      name: IERRIE
      bit_offset: 22
      bit_width: 1
      description: Index Error interrupt               enable
    - !Field
      name: DIRIE
      bit_offset: 21
      bit_width: 1
      description: Direction Change interrupt               enable
    - !Field
      name: IDXIE
      bit_offset: 20
      bit_width: 1
      description: Index interrupt enable
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 DMA request               enable
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 DMA request               enable
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 2 DMA request               enable
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 DMA request               enable
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 4 interrupt               enable
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 3 interrupt               enable
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               enable
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 interrupt               enable
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERRF
      bit_offset: 23
      bit_width: 1
      description: Transition Error interrupt               flag
    - !Field
      name: IERRF
      bit_offset: 22
      bit_width: 1
      description: Index Error interrupt flag
    - !Field
      name: DIRF
      bit_offset: 21
      bit_width: 1
      description: Direction Change interrupt               flag
    - !Field
      name: IDXF
      bit_offset: 20
      bit_width: 1
      description: Index interrupt flag
    - !Field
      name: CC6IF
      bit_offset: 17
      bit_width: 1
      description: Compare 6 interrupt flag
    - !Field
      name: CC5IF
      bit_offset: 16
      bit_width: 1
      description: Compare 5 interrupt flag
    - !Field
      name: SBIF
      bit_offset: 13
      bit_width: 1
      description: System Break interrupt               flag
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 overcapture               flag
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 overcapture               flag
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: Capture/compare 2 overcapture               flag
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 overcapture               flag
    - !Field
      name: B2IF
      bit_offset: 8
      bit_width: 1
      description: Break 2 interrupt flag
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 4 interrupt               flag
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 3 interrupt               flag
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               flag
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1 interrupt               flag
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: B2G
      bit_offset: 8
      bit_width: 1
      description: Break 2 generation
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare control update               generation
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: Capture/compare 4               generation
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: Capture/compare 3               generation
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: Capture/compare 2               generation
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1               generation
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 2 mode - bit               3
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 1 mode - bit               3
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: Output Compare 2 clear               enable
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: Output Compare 2 mode
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: Output Compare 2 preload               enable
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: Output Compare 2 fast               enable
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 2               selection
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: Output Compare 1 clear               enable
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: Output Compare 1 preload               enable
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: Output Compare 1 fast               enable
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 2               selection
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: capture/compare mode register 2 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC4M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 4 mode - bit               3
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 3 mode - bit               3
    - !Field
      name: OC4CE
      bit_offset: 15
      bit_width: 1
      description: Output compare 4 clear               enable
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: Output compare 4 mode
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: Output compare 4 preload               enable
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: Output compare 4 fast               enable
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 4               selection
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: Output compare 3 clear               enable
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: Output compare 3 mode
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: Output compare 3 preload               enable
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: Output compare 3 fast               enable
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 3               selection
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: capture/compare mode register 2 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 4               selection
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: Capture/compare 3               selection
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: capture/compare enable           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC6P
      bit_offset: 21
      bit_width: 1
      description: Capture/Compare 6 output               polarity
    - !Field
      name: CC6E
      bit_offset: 20
      bit_width: 1
      description: Capture/Compare 6 output               enable
    - !Field
      name: CC5P
      bit_offset: 17
      bit_width: 1
      description: Capture/Compare 5 output               polarity
    - !Field
      name: CC5E
      bit_offset: 16
      bit_width: 1
      description: Capture/Compare 5 output               enable
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: Capture/Compare 4 complementary output               polarity
    - !Field
      name: CC4NE
      bit_offset: 14
      bit_width: 1
      description: Capture/Compare 4 complementary output               enable
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 output               enable
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC3NE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 3 complementary output               enable
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: Capture/Compare 3 output               enable
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: Capture/Compare 2 output               Polarity
    - !Field
      name: CC2NE
      bit_offset: 6
      bit_width: 1
      description: Capture/Compare 2 complementary output               enable
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare 2 output               Polarity
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 2 output               enable
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 1 complementary output               enable
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: Capture/Compare 1 output               enable
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    fields:
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIFCPY
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
      read_allowed: true
      write_allowed: true
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 16
      description: Repetition counter value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 2 value
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BK2ID
      bit_offset: 29
      bit_width: 1
      description: BK2ID
    - !Field
      name: BKBID
      bit_offset: 28
      bit_width: 1
      description: BKBID
    - !Field
      name: BK2DSRM
      bit_offset: 27
      bit_width: 1
      description: BK2DSRM
    - !Field
      name: BKDSRM
      bit_offset: 26
      bit_width: 1
      description: BKDSRM
    - !Field
      name: BK2P
      bit_offset: 25
      bit_width: 1
      description: Break 2 polarity
    - !Field
      name: BK2E
      bit_offset: 24
      bit_width: 1
      description: Break 2 Enable
    - !Field
      name: BK2F
      bit_offset: 20
      bit_width: 4
      description: Break 2 filter
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: Off-state selection for Run               mode
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: Off-state selection for Idle               mode
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
  - !Register
    name: CCR5
    addr: 0x48
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR5
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
    - !Field
      name: GC5C1
      bit_offset: 29
      bit_width: 1
      description: Group Channel 5 and Channel               1
    - !Field
      name: GC5C2
      bit_offset: 30
      bit_width: 1
      description: Group Channel 5 and Channel               2
    - !Field
      name: GC5C3
      bit_offset: 31
      bit_width: 1
      description: Group Channel 5 and Channel               3
  - !Register
    name: CCR6
    addr: 0x4c
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR6
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCMR3_Output
    addr: 0x50
    size_bits: 32
    description: capture/compare mode register 2 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC6M_bit3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 6 mode bit               3
    - !Field
      name: OC5M_bit3
      bit_offset: 16
      bit_width: 3
      description: Output Compare 5 mode bit               3
    - !Field
      name: OC6CE
      bit_offset: 15
      bit_width: 1
      description: Output compare 6 clear               enable
    - !Field
      name: OC6M
      bit_offset: 12
      bit_width: 3
      description: Output compare 6 mode
    - !Field
      name: OC6PE
      bit_offset: 11
      bit_width: 1
      description: Output compare 6 preload               enable
    - !Field
      name: OC6FE
      bit_offset: 10
      bit_width: 1
      description: Output compare 6 fast               enable
    - !Field
      name: OC5CE
      bit_offset: 7
      bit_width: 1
      description: Output compare 5 clear               enable
    - !Field
      name: OC5M
      bit_offset: 4
      bit_width: 3
      description: Output compare 5 mode
    - !Field
      name: OC5PE
      bit_offset: 3
      bit_width: 1
      description: Output compare 5 preload               enable
    - !Field
      name: OC5FE
      bit_offset: 2
      bit_width: 1
      description: Output compare 5 fast               enable
  - !Register
    name: DTR2
    addr: 0x54
    size_bits: 32
    description: timer Deadtime Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTPE
      bit_offset: 17
      bit_width: 1
      description: Deadtime Preload Enable
    - !Field
      name: DTAE
      bit_offset: 16
      bit_width: 1
      description: Deadtime Asymmetric Enable
    - !Field
      name: DTGF
      bit_offset: 0
      bit_width: 8
      description: Dead-time falling edge generator               setup
  - !Register
    name: ECR
    addr: 0x58
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IE
      bit_offset: 0
      bit_width: 1
      description: Index Enable
    - !Field
      name: IDIR
      bit_offset: 1
      bit_width: 2
      description: Index Direction
    - !Field
      name: IBLK
      bit_offset: 3
      bit_width: 2
      description: Index Blanking
    - !Field
      name: FIDX
      bit_offset: 5
      bit_width: 1
      description: First Index
    - !Field
      name: IPOS
      bit_offset: 6
      bit_width: 2
      description: Index Positioning
    - !Field
      name: PW
      bit_offset: 16
      bit_width: 8
      description: Pulse width
    - !Field
      name: PWPRSC
      bit_offset: 24
      bit_width: 3
      description: Pulse Width prescaler
  - !Register
    name: TISEL
    addr: 0x5c
    size_bits: 32
    description: TIM timer input selection           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: TI1[0] to TI1[15] input               selection
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: TI2[0] to TI2[15] input               selection
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: TI3[0] to TI3[15] input               selection
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: TI4[0] to TI4[15] input               selection
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: TIM alternate function option register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
    - !Field
      name: BKCMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK COMP4 input polarity
    - !Field
      name: BKCMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK COMP3 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK COMP7 enable
    - !Field
      name: BKCMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK COMP6 enable
    - !Field
      name: BKCMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK COMP5 enable
    - !Field
      name: BKCMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK COMP4 enable
    - !Field
      name: BKCMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK COMP3 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: AF2
    addr: 0x64
    size_bits: 32
    description: TIM alternate function option register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OCRSEL
      bit_offset: 16
      bit_width: 3
      description: OCREF_CLR source selection
    - !Field
      name: BK2CMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK2 COMP4 input polarity
    - !Field
      name: BK2CMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK2 COMP3 input polarity
    - !Field
      name: BK2CMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK2 COMP2 input polarity
    - !Field
      name: BK2CMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK2 COMP1 input polarity
    - !Field
      name: BK2INP
      bit_offset: 9
      bit_width: 1
      description: BRK2 BKIN input polarity
    - !Field
      name: BK2CMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK2 COMP7 enable
    - !Field
      name: BK2CMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK2 COMP6 enable
    - !Field
      name: BK2CMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK2 COMP5 enable
    - !Field
      name: BK2CMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK2 COMP4 enable
    - !Field
      name: BK2CMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK2 COMP3 enable
    - !Field
      name: BK2CMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK2 COMP2 enable
    - !Field
      name: BK2CMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK2 COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: DCR
    addr: 0x3dc
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x3e0
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 32
      description: DMA register for burst               accesses
- !Module
  name: TIM2
  description: Advanced-timers
  base_addr: 0x40000000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DITHEN
      bit_offset: 12
      bit_width: 1
      description: Dithering Enable
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: Center-aligned mode               selection
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MMS_3
      bit_offset: 25
      bit_width: 1
      description: Master mode selection - bit               3
    - !Field
      name: MMS2
      bit_offset: 20
      bit_width: 4
      description: Master mode selection 2
    - !Field
      name: OIS6
      bit_offset: 18
      bit_width: 1
      description: Output Idle state 6 (OC6               output)
    - !Field
      name: OIS5
      bit_offset: 16
      bit_width: 1
      description: Output Idle state 5 (OC5               output)
    - !Field
      name: OIS4N
      bit_offset: 15
      bit_width: 1
      description: Output Idle state 4 (OC4N               output)
    - !Field
      name: OIS4
      bit_offset: 14
      bit_width: 1
      description: Output Idle state 4
    - !Field
      name: OIS3N
      bit_offset: 13
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS3
      bit_offset: 12
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS2N
      bit_offset: 11
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS2
      bit_offset: 10
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: Capture/compare DMA               selection
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: Capture/compare control update               selection
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: Capture/compare preloaded               control
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMSPS
      bit_offset: 25
      bit_width: 1
      description: SMS Preload Source
    - !Field
      name: SMSPE
      bit_offset: 24
      bit_width: 1
      description: SMS Preload Enable
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection - bit               4:3
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: Slave mode selection - bit               3
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: OCCS
      bit_offset: 3
      bit_width: 1
      description: OCREF clear selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERRIE
      bit_offset: 23
      bit_width: 1
      description: Transition Error interrupt               enable
    - !Field
      name: IERRIE
      bit_offset: 22
      bit_width: 1
      description: Index Error interrupt               enable
    - !Field
      name: DIRIE
      bit_offset: 21
      bit_width: 1
      description: Direction Change interrupt               enable
    - !Field
      name: IDXIE
      bit_offset: 20
      bit_width: 1
      description: Index interrupt enable
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 DMA request               enable
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 DMA request               enable
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 2 DMA request               enable
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 DMA request               enable
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 4 interrupt               enable
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 3 interrupt               enable
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               enable
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 interrupt               enable
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERRF
      bit_offset: 23
      bit_width: 1
      description: Transition Error interrupt               flag
    - !Field
      name: IERRF
      bit_offset: 22
      bit_width: 1
      description: Index Error interrupt flag
    - !Field
      name: DIRF
      bit_offset: 21
      bit_width: 1
      description: Direction Change interrupt               flag
    - !Field
      name: IDXF
      bit_offset: 20
      bit_width: 1
      description: Index interrupt flag
    - !Field
      name: CC6IF
      bit_offset: 17
      bit_width: 1
      description: Compare 6 interrupt flag
    - !Field
      name: CC5IF
      bit_offset: 16
      bit_width: 1
      description: Compare 5 interrupt flag
    - !Field
      name: SBIF
      bit_offset: 13
      bit_width: 1
      description: System Break interrupt               flag
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 overcapture               flag
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 overcapture               flag
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: Capture/compare 2 overcapture               flag
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 overcapture               flag
    - !Field
      name: B2IF
      bit_offset: 8
      bit_width: 1
      description: Break 2 interrupt flag
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 4 interrupt               flag
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 3 interrupt               flag
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               flag
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1 interrupt               flag
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: B2G
      bit_offset: 8
      bit_width: 1
      description: Break 2 generation
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare control update               generation
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: Capture/compare 4               generation
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: Capture/compare 3               generation
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: Capture/compare 2               generation
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1               generation
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 2 mode - bit               3
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 1 mode - bit               3
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: Output Compare 2 clear               enable
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: Output Compare 2 mode
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: Output Compare 2 preload               enable
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: Output Compare 2 fast               enable
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 2               selection
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: Output Compare 1 clear               enable
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: Output Compare 1 preload               enable
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: Output Compare 1 fast               enable
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 2               selection
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: capture/compare mode register 2 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC4M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 4 mode - bit               3
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 3 mode - bit               3
    - !Field
      name: OC4CE
      bit_offset: 15
      bit_width: 1
      description: Output compare 4 clear               enable
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: Output compare 4 mode
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: Output compare 4 preload               enable
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: Output compare 4 fast               enable
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 4               selection
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: Output compare 3 clear               enable
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: Output compare 3 mode
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: Output compare 3 preload               enable
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: Output compare 3 fast               enable
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 3               selection
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: capture/compare mode register 2 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 4               selection
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: Capture/compare 3               selection
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: capture/compare enable           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC6P
      bit_offset: 21
      bit_width: 1
      description: Capture/Compare 6 output               polarity
    - !Field
      name: CC6E
      bit_offset: 20
      bit_width: 1
      description: Capture/Compare 6 output               enable
    - !Field
      name: CC5P
      bit_offset: 17
      bit_width: 1
      description: Capture/Compare 5 output               polarity
    - !Field
      name: CC5E
      bit_offset: 16
      bit_width: 1
      description: Capture/Compare 5 output               enable
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: Capture/Compare 4 complementary output               polarity
    - !Field
      name: CC4NE
      bit_offset: 14
      bit_width: 1
      description: Capture/Compare 4 complementary output               enable
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 output               enable
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC3NE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 3 complementary output               enable
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: Capture/Compare 3 output               enable
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: Capture/Compare 2 output               Polarity
    - !Field
      name: CC2NE
      bit_offset: 6
      bit_width: 1
      description: Capture/Compare 2 complementary output               enable
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare 2 output               Polarity
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 2 output               enable
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 1 complementary output               enable
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: Capture/Compare 1 output               enable
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIFCPY
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 16
      description: Repetition counter value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 2 value
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BK2ID
      bit_offset: 29
      bit_width: 1
      description: BK2ID
    - !Field
      name: BKBID
      bit_offset: 28
      bit_width: 1
      description: BKBID
    - !Field
      name: BK2DSRM
      bit_offset: 27
      bit_width: 1
      description: BK2DSRM
    - !Field
      name: BKDSRM
      bit_offset: 26
      bit_width: 1
      description: BKDSRM
    - !Field
      name: BK2P
      bit_offset: 25
      bit_width: 1
      description: Break 2 polarity
    - !Field
      name: BK2E
      bit_offset: 24
      bit_width: 1
      description: Break 2 Enable
    - !Field
      name: BK2F
      bit_offset: 20
      bit_width: 4
      description: Break 2 filter
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: Off-state selection for Run               mode
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: Off-state selection for Idle               mode
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
  - !Register
    name: CCR5
    addr: 0x48
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR5
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
    - !Field
      name: GC5C1
      bit_offset: 29
      bit_width: 1
      description: Group Channel 5 and Channel               1
    - !Field
      name: GC5C2
      bit_offset: 30
      bit_width: 1
      description: Group Channel 5 and Channel               2
    - !Field
      name: GC5C3
      bit_offset: 31
      bit_width: 1
      description: Group Channel 5 and Channel               3
  - !Register
    name: CCR6
    addr: 0x4c
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR6
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCMR3_Output
    addr: 0x50
    size_bits: 32
    description: capture/compare mode register 2 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC6M_bit3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 6 mode bit               3
    - !Field
      name: OC5M_bit3
      bit_offset: 16
      bit_width: 3
      description: Output Compare 5 mode bit               3
    - !Field
      name: OC6CE
      bit_offset: 15
      bit_width: 1
      description: Output compare 6 clear               enable
    - !Field
      name: OC6M
      bit_offset: 12
      bit_width: 3
      description: Output compare 6 mode
    - !Field
      name: OC6PE
      bit_offset: 11
      bit_width: 1
      description: Output compare 6 preload               enable
    - !Field
      name: OC6FE
      bit_offset: 10
      bit_width: 1
      description: Output compare 6 fast               enable
    - !Field
      name: OC5CE
      bit_offset: 7
      bit_width: 1
      description: Output compare 5 clear               enable
    - !Field
      name: OC5M
      bit_offset: 4
      bit_width: 3
      description: Output compare 5 mode
    - !Field
      name: OC5PE
      bit_offset: 3
      bit_width: 1
      description: Output compare 5 preload               enable
    - !Field
      name: OC5FE
      bit_offset: 2
      bit_width: 1
      description: Output compare 5 fast               enable
  - !Register
    name: DTR2
    addr: 0x54
    size_bits: 32
    description: timer Deadtime Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTPE
      bit_offset: 17
      bit_width: 1
      description: Deadtime Preload Enable
    - !Field
      name: DTAE
      bit_offset: 16
      bit_width: 1
      description: Deadtime Asymmetric Enable
    - !Field
      name: DTGF
      bit_offset: 0
      bit_width: 8
      description: Dead-time falling edge generator               setup
  - !Register
    name: ECR
    addr: 0x58
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IE
      bit_offset: 0
      bit_width: 1
      description: Index Enable
    - !Field
      name: IDIR
      bit_offset: 1
      bit_width: 2
      description: Index Direction
    - !Field
      name: IBLK
      bit_offset: 3
      bit_width: 2
      description: Index Blanking
    - !Field
      name: FIDX
      bit_offset: 5
      bit_width: 1
      description: First Index
    - !Field
      name: IPOS
      bit_offset: 6
      bit_width: 2
      description: Index Positioning
    - !Field
      name: PW
      bit_offset: 16
      bit_width: 8
      description: Pulse width
    - !Field
      name: PWPRSC
      bit_offset: 24
      bit_width: 3
      description: Pulse Width prescaler
  - !Register
    name: TISEL
    addr: 0x5c
    size_bits: 32
    description: TIM timer input selection           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: TI1[0] to TI1[15] input               selection
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: TI2[0] to TI2[15] input               selection
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: TI3[0] to TI3[15] input               selection
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: TI4[0] to TI4[15] input               selection
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: TIM alternate function option register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
    - !Field
      name: BKCMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK COMP4 input polarity
    - !Field
      name: BKCMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK COMP3 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK COMP7 enable
    - !Field
      name: BKCMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK COMP6 enable
    - !Field
      name: BKCMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK COMP5 enable
    - !Field
      name: BKCMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK COMP4 enable
    - !Field
      name: BKCMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK COMP3 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: AF2
    addr: 0x64
    size_bits: 32
    description: TIM alternate function option register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OCRSEL
      bit_offset: 16
      bit_width: 3
      description: OCREF_CLR source selection
    - !Field
      name: BK2CMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK2 COMP4 input polarity
    - !Field
      name: BK2CMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK2 COMP3 input polarity
    - !Field
      name: BK2CMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK2 COMP2 input polarity
    - !Field
      name: BK2CMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK2 COMP1 input polarity
    - !Field
      name: BK2INP
      bit_offset: 9
      bit_width: 1
      description: BRK2 BKIN input polarity
    - !Field
      name: BK2CMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK2 COMP7 enable
    - !Field
      name: BK2CMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK2 COMP6 enable
    - !Field
      name: BK2CMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK2 COMP5 enable
    - !Field
      name: BK2CMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK2 COMP4 enable
    - !Field
      name: BK2CMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK2 COMP3 enable
    - !Field
      name: BK2CMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK2 COMP2 enable
    - !Field
      name: BK2CMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK2 COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: DCR
    addr: 0x3dc
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x3e0
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 32
      description: DMA register for burst               accesses
- !Module
  name: TIM3
  description: Advanced-timers
  base_addr: 0x40000400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DITHEN
      bit_offset: 12
      bit_width: 1
      description: Dithering Enable
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: Center-aligned mode               selection
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MMS_3
      bit_offset: 25
      bit_width: 1
      description: Master mode selection - bit               3
    - !Field
      name: MMS2
      bit_offset: 20
      bit_width: 4
      description: Master mode selection 2
    - !Field
      name: OIS6
      bit_offset: 18
      bit_width: 1
      description: Output Idle state 6 (OC6               output)
    - !Field
      name: OIS5
      bit_offset: 16
      bit_width: 1
      description: Output Idle state 5 (OC5               output)
    - !Field
      name: OIS4N
      bit_offset: 15
      bit_width: 1
      description: Output Idle state 4 (OC4N               output)
    - !Field
      name: OIS4
      bit_offset: 14
      bit_width: 1
      description: Output Idle state 4
    - !Field
      name: OIS3N
      bit_offset: 13
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS3
      bit_offset: 12
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS2N
      bit_offset: 11
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS2
      bit_offset: 10
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: Capture/compare DMA               selection
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: Capture/compare control update               selection
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: Capture/compare preloaded               control
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMSPS
      bit_offset: 25
      bit_width: 1
      description: SMS Preload Source
    - !Field
      name: SMSPE
      bit_offset: 24
      bit_width: 1
      description: SMS Preload Enable
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection - bit               4:3
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: Slave mode selection - bit               3
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: OCCS
      bit_offset: 3
      bit_width: 1
      description: OCREF clear selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERRIE
      bit_offset: 23
      bit_width: 1
      description: Transition Error interrupt               enable
    - !Field
      name: IERRIE
      bit_offset: 22
      bit_width: 1
      description: Index Error interrupt               enable
    - !Field
      name: DIRIE
      bit_offset: 21
      bit_width: 1
      description: Direction Change interrupt               enable
    - !Field
      name: IDXIE
      bit_offset: 20
      bit_width: 1
      description: Index interrupt enable
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 DMA request               enable
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 DMA request               enable
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 2 DMA request               enable
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 DMA request               enable
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 4 interrupt               enable
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 3 interrupt               enable
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               enable
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 interrupt               enable
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERRF
      bit_offset: 23
      bit_width: 1
      description: Transition Error interrupt               flag
    - !Field
      name: IERRF
      bit_offset: 22
      bit_width: 1
      description: Index Error interrupt flag
    - !Field
      name: DIRF
      bit_offset: 21
      bit_width: 1
      description: Direction Change interrupt               flag
    - !Field
      name: IDXF
      bit_offset: 20
      bit_width: 1
      description: Index interrupt flag
    - !Field
      name: CC6IF
      bit_offset: 17
      bit_width: 1
      description: Compare 6 interrupt flag
    - !Field
      name: CC5IF
      bit_offset: 16
      bit_width: 1
      description: Compare 5 interrupt flag
    - !Field
      name: SBIF
      bit_offset: 13
      bit_width: 1
      description: System Break interrupt               flag
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 overcapture               flag
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 overcapture               flag
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: Capture/compare 2 overcapture               flag
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 overcapture               flag
    - !Field
      name: B2IF
      bit_offset: 8
      bit_width: 1
      description: Break 2 interrupt flag
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 4 interrupt               flag
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 3 interrupt               flag
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               flag
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1 interrupt               flag
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: B2G
      bit_offset: 8
      bit_width: 1
      description: Break 2 generation
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare control update               generation
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: Capture/compare 4               generation
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: Capture/compare 3               generation
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: Capture/compare 2               generation
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1               generation
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 2 mode - bit               3
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 1 mode - bit               3
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: Output Compare 2 clear               enable
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: Output Compare 2 mode
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: Output Compare 2 preload               enable
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: Output Compare 2 fast               enable
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 2               selection
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: Output Compare 1 clear               enable
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: Output Compare 1 preload               enable
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: Output Compare 1 fast               enable
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 2               selection
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: capture/compare mode register 2 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC4M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 4 mode - bit               3
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 3 mode - bit               3
    - !Field
      name: OC4CE
      bit_offset: 15
      bit_width: 1
      description: Output compare 4 clear               enable
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: Output compare 4 mode
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: Output compare 4 preload               enable
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: Output compare 4 fast               enable
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 4               selection
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: Output compare 3 clear               enable
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: Output compare 3 mode
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: Output compare 3 preload               enable
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: Output compare 3 fast               enable
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 3               selection
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: capture/compare mode register 2 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 4               selection
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: Capture/compare 3               selection
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: capture/compare enable           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC6P
      bit_offset: 21
      bit_width: 1
      description: Capture/Compare 6 output               polarity
    - !Field
      name: CC6E
      bit_offset: 20
      bit_width: 1
      description: Capture/Compare 6 output               enable
    - !Field
      name: CC5P
      bit_offset: 17
      bit_width: 1
      description: Capture/Compare 5 output               polarity
    - !Field
      name: CC5E
      bit_offset: 16
      bit_width: 1
      description: Capture/Compare 5 output               enable
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: Capture/Compare 4 complementary output               polarity
    - !Field
      name: CC4NE
      bit_offset: 14
      bit_width: 1
      description: Capture/Compare 4 complementary output               enable
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 output               enable
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC3NE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 3 complementary output               enable
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: Capture/Compare 3 output               enable
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: Capture/Compare 2 output               Polarity
    - !Field
      name: CC2NE
      bit_offset: 6
      bit_width: 1
      description: Capture/Compare 2 complementary output               enable
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare 2 output               Polarity
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 2 output               enable
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 1 complementary output               enable
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: Capture/Compare 1 output               enable
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIFCPY
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 16
      description: Repetition counter value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 2 value
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BK2ID
      bit_offset: 29
      bit_width: 1
      description: BK2ID
    - !Field
      name: BKBID
      bit_offset: 28
      bit_width: 1
      description: BKBID
    - !Field
      name: BK2DSRM
      bit_offset: 27
      bit_width: 1
      description: BK2DSRM
    - !Field
      name: BKDSRM
      bit_offset: 26
      bit_width: 1
      description: BKDSRM
    - !Field
      name: BK2P
      bit_offset: 25
      bit_width: 1
      description: Break 2 polarity
    - !Field
      name: BK2E
      bit_offset: 24
      bit_width: 1
      description: Break 2 Enable
    - !Field
      name: BK2F
      bit_offset: 20
      bit_width: 4
      description: Break 2 filter
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: Off-state selection for Run               mode
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: Off-state selection for Idle               mode
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
  - !Register
    name: CCR5
    addr: 0x48
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR5
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
    - !Field
      name: GC5C1
      bit_offset: 29
      bit_width: 1
      description: Group Channel 5 and Channel               1
    - !Field
      name: GC5C2
      bit_offset: 30
      bit_width: 1
      description: Group Channel 5 and Channel               2
    - !Field
      name: GC5C3
      bit_offset: 31
      bit_width: 1
      description: Group Channel 5 and Channel               3
  - !Register
    name: CCR6
    addr: 0x4c
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR6
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCMR3_Output
    addr: 0x50
    size_bits: 32
    description: capture/compare mode register 2 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC6M_bit3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 6 mode bit               3
    - !Field
      name: OC5M_bit3
      bit_offset: 16
      bit_width: 3
      description: Output Compare 5 mode bit               3
    - !Field
      name: OC6CE
      bit_offset: 15
      bit_width: 1
      description: Output compare 6 clear               enable
    - !Field
      name: OC6M
      bit_offset: 12
      bit_width: 3
      description: Output compare 6 mode
    - !Field
      name: OC6PE
      bit_offset: 11
      bit_width: 1
      description: Output compare 6 preload               enable
    - !Field
      name: OC6FE
      bit_offset: 10
      bit_width: 1
      description: Output compare 6 fast               enable
    - !Field
      name: OC5CE
      bit_offset: 7
      bit_width: 1
      description: Output compare 5 clear               enable
    - !Field
      name: OC5M
      bit_offset: 4
      bit_width: 3
      description: Output compare 5 mode
    - !Field
      name: OC5PE
      bit_offset: 3
      bit_width: 1
      description: Output compare 5 preload               enable
    - !Field
      name: OC5FE
      bit_offset: 2
      bit_width: 1
      description: Output compare 5 fast               enable
  - !Register
    name: DTR2
    addr: 0x54
    size_bits: 32
    description: timer Deadtime Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTPE
      bit_offset: 17
      bit_width: 1
      description: Deadtime Preload Enable
    - !Field
      name: DTAE
      bit_offset: 16
      bit_width: 1
      description: Deadtime Asymmetric Enable
    - !Field
      name: DTGF
      bit_offset: 0
      bit_width: 8
      description: Dead-time falling edge generator               setup
  - !Register
    name: ECR
    addr: 0x58
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IE
      bit_offset: 0
      bit_width: 1
      description: Index Enable
    - !Field
      name: IDIR
      bit_offset: 1
      bit_width: 2
      description: Index Direction
    - !Field
      name: IBLK
      bit_offset: 3
      bit_width: 2
      description: Index Blanking
    - !Field
      name: FIDX
      bit_offset: 5
      bit_width: 1
      description: First Index
    - !Field
      name: IPOS
      bit_offset: 6
      bit_width: 2
      description: Index Positioning
    - !Field
      name: PW
      bit_offset: 16
      bit_width: 8
      description: Pulse width
    - !Field
      name: PWPRSC
      bit_offset: 24
      bit_width: 3
      description: Pulse Width prescaler
  - !Register
    name: TISEL
    addr: 0x5c
    size_bits: 32
    description: TIM timer input selection           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: TI1[0] to TI1[15] input               selection
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: TI2[0] to TI2[15] input               selection
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: TI3[0] to TI3[15] input               selection
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: TI4[0] to TI4[15] input               selection
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: TIM alternate function option register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
    - !Field
      name: BKCMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK COMP4 input polarity
    - !Field
      name: BKCMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK COMP3 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK COMP7 enable
    - !Field
      name: BKCMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK COMP6 enable
    - !Field
      name: BKCMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK COMP5 enable
    - !Field
      name: BKCMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK COMP4 enable
    - !Field
      name: BKCMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK COMP3 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: AF2
    addr: 0x64
    size_bits: 32
    description: TIM alternate function option register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OCRSEL
      bit_offset: 16
      bit_width: 3
      description: OCREF_CLR source selection
    - !Field
      name: BK2CMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK2 COMP4 input polarity
    - !Field
      name: BK2CMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK2 COMP3 input polarity
    - !Field
      name: BK2CMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK2 COMP2 input polarity
    - !Field
      name: BK2CMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK2 COMP1 input polarity
    - !Field
      name: BK2INP
      bit_offset: 9
      bit_width: 1
      description: BRK2 BKIN input polarity
    - !Field
      name: BK2CMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK2 COMP7 enable
    - !Field
      name: BK2CMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK2 COMP6 enable
    - !Field
      name: BK2CMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK2 COMP5 enable
    - !Field
      name: BK2CMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK2 COMP4 enable
    - !Field
      name: BK2CMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK2 COMP3 enable
    - !Field
      name: BK2CMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK2 COMP2 enable
    - !Field
      name: BK2CMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK2 COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: DCR
    addr: 0x3dc
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x3e0
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 32
      description: DMA register for burst               accesses
- !Module
  name: TIM4
  description: Advanced-timers
  base_addr: 0x40000800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DITHEN
      bit_offset: 12
      bit_width: 1
      description: Dithering Enable
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: Center-aligned mode               selection
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MMS_3
      bit_offset: 25
      bit_width: 1
      description: Master mode selection - bit               3
    - !Field
      name: MMS2
      bit_offset: 20
      bit_width: 4
      description: Master mode selection 2
    - !Field
      name: OIS6
      bit_offset: 18
      bit_width: 1
      description: Output Idle state 6 (OC6               output)
    - !Field
      name: OIS5
      bit_offset: 16
      bit_width: 1
      description: Output Idle state 5 (OC5               output)
    - !Field
      name: OIS4N
      bit_offset: 15
      bit_width: 1
      description: Output Idle state 4 (OC4N               output)
    - !Field
      name: OIS4
      bit_offset: 14
      bit_width: 1
      description: Output Idle state 4
    - !Field
      name: OIS3N
      bit_offset: 13
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS3
      bit_offset: 12
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS2N
      bit_offset: 11
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS2
      bit_offset: 10
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: Capture/compare DMA               selection
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: Capture/compare control update               selection
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: Capture/compare preloaded               control
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMSPS
      bit_offset: 25
      bit_width: 1
      description: SMS Preload Source
    - !Field
      name: SMSPE
      bit_offset: 24
      bit_width: 1
      description: SMS Preload Enable
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection - bit               4:3
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: Slave mode selection - bit               3
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: OCCS
      bit_offset: 3
      bit_width: 1
      description: OCREF clear selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERRIE
      bit_offset: 23
      bit_width: 1
      description: Transition Error interrupt               enable
    - !Field
      name: IERRIE
      bit_offset: 22
      bit_width: 1
      description: Index Error interrupt               enable
    - !Field
      name: DIRIE
      bit_offset: 21
      bit_width: 1
      description: Direction Change interrupt               enable
    - !Field
      name: IDXIE
      bit_offset: 20
      bit_width: 1
      description: Index interrupt enable
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 DMA request               enable
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 DMA request               enable
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 2 DMA request               enable
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 DMA request               enable
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 4 interrupt               enable
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 3 interrupt               enable
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               enable
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 interrupt               enable
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERRF
      bit_offset: 23
      bit_width: 1
      description: Transition Error interrupt               flag
    - !Field
      name: IERRF
      bit_offset: 22
      bit_width: 1
      description: Index Error interrupt flag
    - !Field
      name: DIRF
      bit_offset: 21
      bit_width: 1
      description: Direction Change interrupt               flag
    - !Field
      name: IDXF
      bit_offset: 20
      bit_width: 1
      description: Index interrupt flag
    - !Field
      name: CC6IF
      bit_offset: 17
      bit_width: 1
      description: Compare 6 interrupt flag
    - !Field
      name: CC5IF
      bit_offset: 16
      bit_width: 1
      description: Compare 5 interrupt flag
    - !Field
      name: SBIF
      bit_offset: 13
      bit_width: 1
      description: System Break interrupt               flag
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 overcapture               flag
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 overcapture               flag
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: Capture/compare 2 overcapture               flag
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 overcapture               flag
    - !Field
      name: B2IF
      bit_offset: 8
      bit_width: 1
      description: Break 2 interrupt flag
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 4 interrupt               flag
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 3 interrupt               flag
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               flag
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1 interrupt               flag
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: B2G
      bit_offset: 8
      bit_width: 1
      description: Break 2 generation
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare control update               generation
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: Capture/compare 4               generation
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: Capture/compare 3               generation
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: Capture/compare 2               generation
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1               generation
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 2 mode - bit               3
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 1 mode - bit               3
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: Output Compare 2 clear               enable
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: Output Compare 2 mode
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: Output Compare 2 preload               enable
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: Output Compare 2 fast               enable
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 2               selection
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: Output Compare 1 clear               enable
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: Output Compare 1 preload               enable
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: Output Compare 1 fast               enable
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 2               selection
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: capture/compare mode register 2 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC4M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 4 mode - bit               3
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 3 mode - bit               3
    - !Field
      name: OC4CE
      bit_offset: 15
      bit_width: 1
      description: Output compare 4 clear               enable
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: Output compare 4 mode
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: Output compare 4 preload               enable
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: Output compare 4 fast               enable
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 4               selection
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: Output compare 3 clear               enable
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: Output compare 3 mode
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: Output compare 3 preload               enable
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: Output compare 3 fast               enable
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 3               selection
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: capture/compare mode register 2 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 4               selection
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: Capture/compare 3               selection
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: capture/compare enable           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC6P
      bit_offset: 21
      bit_width: 1
      description: Capture/Compare 6 output               polarity
    - !Field
      name: CC6E
      bit_offset: 20
      bit_width: 1
      description: Capture/Compare 6 output               enable
    - !Field
      name: CC5P
      bit_offset: 17
      bit_width: 1
      description: Capture/Compare 5 output               polarity
    - !Field
      name: CC5E
      bit_offset: 16
      bit_width: 1
      description: Capture/Compare 5 output               enable
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: Capture/Compare 4 complementary output               polarity
    - !Field
      name: CC4NE
      bit_offset: 14
      bit_width: 1
      description: Capture/Compare 4 complementary output               enable
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 output               enable
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC3NE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 3 complementary output               enable
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: Capture/Compare 3 output               enable
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: Capture/Compare 2 output               Polarity
    - !Field
      name: CC2NE
      bit_offset: 6
      bit_width: 1
      description: Capture/Compare 2 complementary output               enable
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare 2 output               Polarity
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 2 output               enable
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 1 complementary output               enable
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: Capture/Compare 1 output               enable
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIFCPY
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 16
      description: Repetition counter value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 2 value
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BK2ID
      bit_offset: 29
      bit_width: 1
      description: BK2ID
    - !Field
      name: BKBID
      bit_offset: 28
      bit_width: 1
      description: BKBID
    - !Field
      name: BK2DSRM
      bit_offset: 27
      bit_width: 1
      description: BK2DSRM
    - !Field
      name: BKDSRM
      bit_offset: 26
      bit_width: 1
      description: BKDSRM
    - !Field
      name: BK2P
      bit_offset: 25
      bit_width: 1
      description: Break 2 polarity
    - !Field
      name: BK2E
      bit_offset: 24
      bit_width: 1
      description: Break 2 Enable
    - !Field
      name: BK2F
      bit_offset: 20
      bit_width: 4
      description: Break 2 filter
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: Off-state selection for Run               mode
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: Off-state selection for Idle               mode
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
  - !Register
    name: CCR5
    addr: 0x48
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR5
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
    - !Field
      name: GC5C1
      bit_offset: 29
      bit_width: 1
      description: Group Channel 5 and Channel               1
    - !Field
      name: GC5C2
      bit_offset: 30
      bit_width: 1
      description: Group Channel 5 and Channel               2
    - !Field
      name: GC5C3
      bit_offset: 31
      bit_width: 1
      description: Group Channel 5 and Channel               3
  - !Register
    name: CCR6
    addr: 0x4c
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR6
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCMR3_Output
    addr: 0x50
    size_bits: 32
    description: capture/compare mode register 2 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC6M_bit3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 6 mode bit               3
    - !Field
      name: OC5M_bit3
      bit_offset: 16
      bit_width: 3
      description: Output Compare 5 mode bit               3
    - !Field
      name: OC6CE
      bit_offset: 15
      bit_width: 1
      description: Output compare 6 clear               enable
    - !Field
      name: OC6M
      bit_offset: 12
      bit_width: 3
      description: Output compare 6 mode
    - !Field
      name: OC6PE
      bit_offset: 11
      bit_width: 1
      description: Output compare 6 preload               enable
    - !Field
      name: OC6FE
      bit_offset: 10
      bit_width: 1
      description: Output compare 6 fast               enable
    - !Field
      name: OC5CE
      bit_offset: 7
      bit_width: 1
      description: Output compare 5 clear               enable
    - !Field
      name: OC5M
      bit_offset: 4
      bit_width: 3
      description: Output compare 5 mode
    - !Field
      name: OC5PE
      bit_offset: 3
      bit_width: 1
      description: Output compare 5 preload               enable
    - !Field
      name: OC5FE
      bit_offset: 2
      bit_width: 1
      description: Output compare 5 fast               enable
  - !Register
    name: DTR2
    addr: 0x54
    size_bits: 32
    description: timer Deadtime Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTPE
      bit_offset: 17
      bit_width: 1
      description: Deadtime Preload Enable
    - !Field
      name: DTAE
      bit_offset: 16
      bit_width: 1
      description: Deadtime Asymmetric Enable
    - !Field
      name: DTGF
      bit_offset: 0
      bit_width: 8
      description: Dead-time falling edge generator               setup
  - !Register
    name: ECR
    addr: 0x58
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IE
      bit_offset: 0
      bit_width: 1
      description: Index Enable
    - !Field
      name: IDIR
      bit_offset: 1
      bit_width: 2
      description: Index Direction
    - !Field
      name: IBLK
      bit_offset: 3
      bit_width: 2
      description: Index Blanking
    - !Field
      name: FIDX
      bit_offset: 5
      bit_width: 1
      description: First Index
    - !Field
      name: IPOS
      bit_offset: 6
      bit_width: 2
      description: Index Positioning
    - !Field
      name: PW
      bit_offset: 16
      bit_width: 8
      description: Pulse width
    - !Field
      name: PWPRSC
      bit_offset: 24
      bit_width: 3
      description: Pulse Width prescaler
  - !Register
    name: TISEL
    addr: 0x5c
    size_bits: 32
    description: TIM timer input selection           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: TI1[0] to TI1[15] input               selection
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: TI2[0] to TI2[15] input               selection
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: TI3[0] to TI3[15] input               selection
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: TI4[0] to TI4[15] input               selection
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: TIM alternate function option register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
    - !Field
      name: BKCMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK COMP4 input polarity
    - !Field
      name: BKCMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK COMP3 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK COMP7 enable
    - !Field
      name: BKCMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK COMP6 enable
    - !Field
      name: BKCMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK COMP5 enable
    - !Field
      name: BKCMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK COMP4 enable
    - !Field
      name: BKCMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK COMP3 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: AF2
    addr: 0x64
    size_bits: 32
    description: TIM alternate function option register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OCRSEL
      bit_offset: 16
      bit_width: 3
      description: OCREF_CLR source selection
    - !Field
      name: BK2CMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK2 COMP4 input polarity
    - !Field
      name: BK2CMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK2 COMP3 input polarity
    - !Field
      name: BK2CMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK2 COMP2 input polarity
    - !Field
      name: BK2CMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK2 COMP1 input polarity
    - !Field
      name: BK2INP
      bit_offset: 9
      bit_width: 1
      description: BRK2 BKIN input polarity
    - !Field
      name: BK2CMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK2 COMP7 enable
    - !Field
      name: BK2CMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK2 COMP6 enable
    - !Field
      name: BK2CMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK2 COMP5 enable
    - !Field
      name: BK2CMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK2 COMP4 enable
    - !Field
      name: BK2CMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK2 COMP3 enable
    - !Field
      name: BK2CMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK2 COMP2 enable
    - !Field
      name: BK2CMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK2 COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: DCR
    addr: 0x3dc
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x3e0
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 32
      description: DMA register for burst               accesses
- !Module
  name: TIM5
  description: Advanced-timers
  base_addr: 0x40000c00
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DITHEN
      bit_offset: 12
      bit_width: 1
      description: Dithering Enable
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: Center-aligned mode               selection
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MMS_3
      bit_offset: 25
      bit_width: 1
      description: Master mode selection - bit               3
    - !Field
      name: MMS2
      bit_offset: 20
      bit_width: 4
      description: Master mode selection 2
    - !Field
      name: OIS6
      bit_offset: 18
      bit_width: 1
      description: Output Idle state 6 (OC6               output)
    - !Field
      name: OIS5
      bit_offset: 16
      bit_width: 1
      description: Output Idle state 5 (OC5               output)
    - !Field
      name: OIS4N
      bit_offset: 15
      bit_width: 1
      description: Output Idle state 4 (OC4N               output)
    - !Field
      name: OIS4
      bit_offset: 14
      bit_width: 1
      description: Output Idle state 4
    - !Field
      name: OIS3N
      bit_offset: 13
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS3
      bit_offset: 12
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS2N
      bit_offset: 11
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS2
      bit_offset: 10
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: Capture/compare DMA               selection
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: Capture/compare control update               selection
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: Capture/compare preloaded               control
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMSPS
      bit_offset: 25
      bit_width: 1
      description: SMS Preload Source
    - !Field
      name: SMSPE
      bit_offset: 24
      bit_width: 1
      description: SMS Preload Enable
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection - bit               4:3
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: Slave mode selection - bit               3
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: OCCS
      bit_offset: 3
      bit_width: 1
      description: OCREF clear selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERRIE
      bit_offset: 23
      bit_width: 1
      description: Transition Error interrupt               enable
    - !Field
      name: IERRIE
      bit_offset: 22
      bit_width: 1
      description: Index Error interrupt               enable
    - !Field
      name: DIRIE
      bit_offset: 21
      bit_width: 1
      description: Direction Change interrupt               enable
    - !Field
      name: IDXIE
      bit_offset: 20
      bit_width: 1
      description: Index interrupt enable
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 DMA request               enable
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 DMA request               enable
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 2 DMA request               enable
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 DMA request               enable
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 4 interrupt               enable
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 3 interrupt               enable
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               enable
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 interrupt               enable
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERRF
      bit_offset: 23
      bit_width: 1
      description: Transition Error interrupt               flag
    - !Field
      name: IERRF
      bit_offset: 22
      bit_width: 1
      description: Index Error interrupt flag
    - !Field
      name: DIRF
      bit_offset: 21
      bit_width: 1
      description: Direction Change interrupt               flag
    - !Field
      name: IDXF
      bit_offset: 20
      bit_width: 1
      description: Index interrupt flag
    - !Field
      name: CC6IF
      bit_offset: 17
      bit_width: 1
      description: Compare 6 interrupt flag
    - !Field
      name: CC5IF
      bit_offset: 16
      bit_width: 1
      description: Compare 5 interrupt flag
    - !Field
      name: SBIF
      bit_offset: 13
      bit_width: 1
      description: System Break interrupt               flag
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 overcapture               flag
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 overcapture               flag
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: Capture/compare 2 overcapture               flag
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 1 overcapture               flag
    - !Field
      name: B2IF
      bit_offset: 8
      bit_width: 1
      description: Break 2 interrupt flag
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 4 interrupt               flag
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 3 interrupt               flag
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 2 interrupt               flag
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1 interrupt               flag
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: B2G
      bit_offset: 8
      bit_width: 1
      description: Break 2 generation
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare control update               generation
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: Capture/compare 4               generation
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: Capture/compare 3               generation
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: Capture/compare 2               generation
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: Capture/compare 1               generation
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 2 mode - bit               3
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 1 mode - bit               3
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: Output Compare 2 clear               enable
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: Output Compare 2 mode
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: Output Compare 2 preload               enable
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: Output Compare 2 fast               enable
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 2               selection
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: Output Compare 1 clear               enable
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: Output Compare 1 preload               enable
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: Output Compare 1 fast               enable
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: capture/compare mode register 1 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 2               selection
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 1               selection
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: capture/compare mode register 2 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC4M_3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 4 mode - bit               3
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 3 mode - bit               3
    - !Field
      name: OC4CE
      bit_offset: 15
      bit_width: 1
      description: Output compare 4 clear               enable
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: Output compare 4 mode
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: Output compare 4 preload               enable
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: Output compare 4 fast               enable
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 4               selection
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: Output compare 3 clear               enable
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: Output compare 3 mode
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: Output compare 3 preload               enable
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: Output compare 3 fast               enable
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: Capture/Compare 3               selection
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: capture/compare mode register 2 (input           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: Capture/Compare 4               selection
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: Capture/compare 3               selection
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: capture/compare enable           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC6P
      bit_offset: 21
      bit_width: 1
      description: Capture/Compare 6 output               polarity
    - !Field
      name: CC6E
      bit_offset: 20
      bit_width: 1
      description: Capture/Compare 6 output               enable
    - !Field
      name: CC5P
      bit_offset: 17
      bit_width: 1
      description: Capture/Compare 5 output               polarity
    - !Field
      name: CC5E
      bit_offset: 16
      bit_width: 1
      description: Capture/Compare 5 output               enable
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: Capture/Compare 4 complementary output               polarity
    - !Field
      name: CC4NE
      bit_offset: 14
      bit_width: 1
      description: Capture/Compare 4 complementary output               enable
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: Capture/Compare 4 output               enable
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC3NE
      bit_offset: 10
      bit_width: 1
      description: Capture/Compare 3 complementary output               enable
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: Capture/Compare 3 output               Polarity
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: Capture/Compare 3 output               enable
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: Capture/Compare 2 output               Polarity
    - !Field
      name: CC2NE
      bit_offset: 6
      bit_width: 1
      description: Capture/Compare 2 complementary output               enable
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: Capture/Compare 2 output               Polarity
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: Capture/Compare 2 output               enable
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: Capture/Compare 1 complementary output               enable
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: Capture/Compare 1 output               Polarity
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: Capture/Compare 1 output               enable
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIFCPY
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 16
      description: Repetition counter value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 2 value
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BK2ID
      bit_offset: 29
      bit_width: 1
      description: BK2ID
    - !Field
      name: BKBID
      bit_offset: 28
      bit_width: 1
      description: BKBID
    - !Field
      name: BK2DSRM
      bit_offset: 27
      bit_width: 1
      description: BK2DSRM
    - !Field
      name: BKDSRM
      bit_offset: 26
      bit_width: 1
      description: BKDSRM
    - !Field
      name: BK2P
      bit_offset: 25
      bit_width: 1
      description: Break 2 polarity
    - !Field
      name: BK2E
      bit_offset: 24
      bit_width: 1
      description: Break 2 Enable
    - !Field
      name: BK2F
      bit_offset: 20
      bit_width: 4
      description: Break 2 filter
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: Off-state selection for Run               mode
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: Off-state selection for Idle               mode
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
  - !Register
    name: CCR5
    addr: 0x48
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR5
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
    - !Field
      name: GC5C1
      bit_offset: 29
      bit_width: 1
      description: Group Channel 5 and Channel               1
    - !Field
      name: GC5C2
      bit_offset: 30
      bit_width: 1
      description: Group Channel 5 and Channel               2
    - !Field
      name: GC5C3
      bit_offset: 31
      bit_width: 1
      description: Group Channel 5 and Channel               3
  - !Register
    name: CCR6
    addr: 0x4c
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR6
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCMR3_Output
    addr: 0x50
    size_bits: 32
    description: capture/compare mode register 2 (output           mode)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC6M_bit3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 6 mode bit               3
    - !Field
      name: OC5M_bit3
      bit_offset: 16
      bit_width: 3
      description: Output Compare 5 mode bit               3
    - !Field
      name: OC6CE
      bit_offset: 15
      bit_width: 1
      description: Output compare 6 clear               enable
    - !Field
      name: OC6M
      bit_offset: 12
      bit_width: 3
      description: Output compare 6 mode
    - !Field
      name: OC6PE
      bit_offset: 11
      bit_width: 1
      description: Output compare 6 preload               enable
    - !Field
      name: OC6FE
      bit_offset: 10
      bit_width: 1
      description: Output compare 6 fast               enable
    - !Field
      name: OC5CE
      bit_offset: 7
      bit_width: 1
      description: Output compare 5 clear               enable
    - !Field
      name: OC5M
      bit_offset: 4
      bit_width: 3
      description: Output compare 5 mode
    - !Field
      name: OC5PE
      bit_offset: 3
      bit_width: 1
      description: Output compare 5 preload               enable
    - !Field
      name: OC5FE
      bit_offset: 2
      bit_width: 1
      description: Output compare 5 fast               enable
  - !Register
    name: DTR2
    addr: 0x54
    size_bits: 32
    description: timer Deadtime Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTPE
      bit_offset: 17
      bit_width: 1
      description: Deadtime Preload Enable
    - !Field
      name: DTAE
      bit_offset: 16
      bit_width: 1
      description: Deadtime Asymmetric Enable
    - !Field
      name: DTGF
      bit_offset: 0
      bit_width: 8
      description: Dead-time falling edge generator               setup
  - !Register
    name: ECR
    addr: 0x58
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IE
      bit_offset: 0
      bit_width: 1
      description: Index Enable
    - !Field
      name: IDIR
      bit_offset: 1
      bit_width: 2
      description: Index Direction
    - !Field
      name: IBLK
      bit_offset: 3
      bit_width: 2
      description: Index Blanking
    - !Field
      name: FIDX
      bit_offset: 5
      bit_width: 1
      description: First Index
    - !Field
      name: IPOS
      bit_offset: 6
      bit_width: 2
      description: Index Positioning
    - !Field
      name: PW
      bit_offset: 16
      bit_width: 8
      description: Pulse width
    - !Field
      name: PWPRSC
      bit_offset: 24
      bit_width: 3
      description: Pulse Width prescaler
  - !Register
    name: TISEL
    addr: 0x5c
    size_bits: 32
    description: TIM timer input selection           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: TI1[0] to TI1[15] input               selection
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: TI2[0] to TI2[15] input               selection
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: TI3[0] to TI3[15] input               selection
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: TI4[0] to TI4[15] input               selection
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: TIM alternate function option register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
    - !Field
      name: BKCMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK COMP4 input polarity
    - !Field
      name: BKCMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK COMP3 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK COMP7 enable
    - !Field
      name: BKCMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK COMP6 enable
    - !Field
      name: BKCMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK COMP5 enable
    - !Field
      name: BKCMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK COMP4 enable
    - !Field
      name: BKCMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK COMP3 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: AF2
    addr: 0x64
    size_bits: 32
    description: TIM alternate function option register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OCRSEL
      bit_offset: 16
      bit_width: 3
      description: OCREF_CLR source selection
    - !Field
      name: BK2CMP4P
      bit_offset: 13
      bit_width: 1
      description: BRK2 COMP4 input polarity
    - !Field
      name: BK2CMP3P
      bit_offset: 12
      bit_width: 1
      description: BRK2 COMP3 input polarity
    - !Field
      name: BK2CMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK2 COMP2 input polarity
    - !Field
      name: BK2CMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK2 COMP1 input polarity
    - !Field
      name: BK2INP
      bit_offset: 9
      bit_width: 1
      description: BRK2 BKIN input polarity
    - !Field
      name: BK2CMP7E
      bit_offset: 7
      bit_width: 1
      description: BRK2 COMP7 enable
    - !Field
      name: BK2CMP6E
      bit_offset: 6
      bit_width: 1
      description: BRK2 COMP6 enable
    - !Field
      name: BK2CMP5E
      bit_offset: 5
      bit_width: 1
      description: BRK2 COMP5 enable
    - !Field
      name: BK2CMP4E
      bit_offset: 4
      bit_width: 1
      description: BRK2 COMP4 enable
    - !Field
      name: BK2CMP3E
      bit_offset: 3
      bit_width: 1
      description: BRK2 COMP3 enable
    - !Field
      name: BK2CMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK2 COMP2 enable
    - !Field
      name: BK2CMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK2 COMP1 enable
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
  - !Register
    name: DCR
    addr: 0x3dc
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x3e0
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 32
      description: DMA register for burst               accesses
- !Module
  name: TIM6
  description: Basic-timers
  base_addr: 0x40001000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DITHEN
      bit_offset: 12
      bit_width: 1
      description: Dithering Enable
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    fields:
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIF Copy
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Low counter value
      read_allowed: true
      write_allowed: true
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Low Auto-reload value
- !Module
  name: TIM7
  description: Basic-timers
  base_addr: 0x40001400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DITHEN
      bit_offset: 12
      bit_width: 1
      description: Dithering Enable
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    fields:
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIF Copy
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Low counter value
      read_allowed: true
      write_allowed: true
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Low Auto-reload value
- !Module
  name: LPTIMER1
  description: Low power timer
  base_addr: 0x40007c00
  size: 0x400
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: Interrupt and Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DOWN
      bit_offset: 6
      bit_width: 1
      description: Counter direction change up to               down
    - !Field
      name: UP
      bit_offset: 5
      bit_width: 1
      description: Counter direction change down to               up
    - !Field
      name: ARROK
      bit_offset: 4
      bit_width: 1
      description: Autoreload register update               OK
    - !Field
      name: CMPOK
      bit_offset: 3
      bit_width: 1
      description: Compare register update OK
    - !Field
      name: EXTTRIG
      bit_offset: 2
      bit_width: 1
      description: External trigger edge               event
    - !Field
      name: ARRM
      bit_offset: 1
      bit_width: 1
      description: Autoreload match
    - !Field
      name: CMPM
      bit_offset: 0
      bit_width: 1
      description: Compare match
  - !Register
    name: ICR
    addr: 0x4
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DOWNCF
      bit_offset: 6
      bit_width: 1
      description: Direction change to down Clear               Flag
    - !Field
      name: UPCF
      bit_offset: 5
      bit_width: 1
      description: Direction change to UP Clear               Flag
    - !Field
      name: ARROKCF
      bit_offset: 4
      bit_width: 1
      description: Autoreload register update OK Clear               Flag
    - !Field
      name: CMPOKCF
      bit_offset: 3
      bit_width: 1
      description: Compare register update OK Clear               Flag
    - !Field
      name: EXTTRIGCF
      bit_offset: 2
      bit_width: 1
      description: External trigger valid edge Clear               Flag
    - !Field
      name: ARRMCF
      bit_offset: 1
      bit_width: 1
      description: Autoreload match Clear               Flag
    - !Field
      name: CMPMCF
      bit_offset: 0
      bit_width: 1
      description: compare match Clear Flag
  - !Register
    name: IER
    addr: 0x8
    size_bits: 32
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOWNIE
      bit_offset: 6
      bit_width: 1
      description: Direction change to down Interrupt               Enable
    - !Field
      name: UPIE
      bit_offset: 5
      bit_width: 1
      description: Direction change to UP Interrupt               Enable
    - !Field
      name: ARROKIE
      bit_offset: 4
      bit_width: 1
      description: Autoreload register update OK Interrupt               Enable
    - !Field
      name: CMPOKIE
      bit_offset: 3
      bit_width: 1
      description: Compare register update OK Interrupt               Enable
    - !Field
      name: EXTTRIGIE
      bit_offset: 2
      bit_width: 1
      description: External trigger valid edge Interrupt               Enable
    - !Field
      name: ARRMIE
      bit_offset: 1
      bit_width: 1
      description: Autoreload match Interrupt               Enable
    - !Field
      name: CMPMIE
      bit_offset: 0
      bit_width: 1
      description: Compare match Interrupt               Enable
  - !Register
    name: CFGR
    addr: 0xc
    size_bits: 32
    description: Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENC
      bit_offset: 24
      bit_width: 1
      description: Encoder mode enable
    - !Field
      name: COUNTMODE
      bit_offset: 23
      bit_width: 1
      description: counter mode enabled
    - !Field
      name: PRELOAD
      bit_offset: 22
      bit_width: 1
      description: Registers update mode
    - !Field
      name: WAVPOL
      bit_offset: 21
      bit_width: 1
      description: Waveform shape polarity
    - !Field
      name: WAVE
      bit_offset: 20
      bit_width: 1
      description: Waveform shape
    - !Field
      name: TIMOUT
      bit_offset: 19
      bit_width: 1
      description: Timeout enable
    - !Field
      name: TRIGEN
      bit_offset: 17
      bit_width: 2
      description: Trigger enable and               polarity
    - !Field
      name: TRIGSEL
      bit_offset: 13
      bit_width: 4
      description: Trigger selector
    - !Field
      name: PRESC
      bit_offset: 9
      bit_width: 3
      description: Clock prescaler
    - !Field
      name: TRGFLT
      bit_offset: 6
      bit_width: 2
      description: Configurable digital filter for               trigger
    - !Field
      name: CKFLT
      bit_offset: 3
      bit_width: 2
      description: Configurable digital filter for external               clock
    - !Field
      name: CKPOL
      bit_offset: 1
      bit_width: 2
      description: Clock Polarity
    - !Field
      name: CKSEL
      bit_offset: 0
      bit_width: 1
      description: Clock selector
  - !Register
    name: CR
    addr: 0x10
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSTARE
      bit_offset: 4
      bit_width: 1
      description: RSTARE
    - !Field
      name: COUNTRST
      bit_offset: 3
      bit_width: 1
      description: COUNTRST
    - !Field
      name: CNTSTRT
      bit_offset: 2
      bit_width: 1
      description: Timer start in continuous               mode
    - !Field
      name: SNGSTRT
      bit_offset: 1
      bit_width: 1
      description: LPTIM start in single mode
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: LPTIM Enable
  - !Register
    name: CMP
    addr: 0x14
    size_bits: 32
    description: Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Compare value
  - !Register
    name: ARR
    addr: 0x18
    size_bits: 32
    description: Autoreload Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto reload value
  - !Register
    name: CNT
    addr: 0x1c
    size_bits: 32
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
  - !Register
    name: OR
    addr: 0x20
    size_bits: 32
    description: option register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IN1
      bit_offset: 0
      bit_width: 1
      description: IN1
    - !Field
      name: IN2
      bit_offset: 1
      bit_width: 1
      description: IN2
    - !Field
      name: IN1_2_1
      bit_offset: 2
      bit_width: 2
      description: IN1_2_1
    - !Field
      name: IN2_2_1
      bit_offset: 4
      bit_width: 2
      description: IN2_2_1
- !Module
  name: USART1
  description: Universal synchronous asynchronous receiver       transmitter
  base_addr: 0x40013800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: RXFFIE
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: TXFEIE
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFOEN
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: M1
    - !Field
      name: EOBIE
      bit_offset: 27
      bit_width: 1
      description: End of Block interrupt               enable
    - !Field
      name: RTOIE
      bit_offset: 26
      bit_width: 1
      description: Receiver timeout interrupt               enable
    - !Field
      name: DEAT4
      bit_offset: 25
      bit_width: 1
      description: Driver Enable assertion               time
    - !Field
      name: DEAT3
      bit_offset: 24
      bit_width: 1
      description: DEAT3
    - !Field
      name: DEAT2
      bit_offset: 23
      bit_width: 1
      description: DEAT2
    - !Field
      name: DEAT1
      bit_offset: 22
      bit_width: 1
      description: DEAT1
    - !Field
      name: DEAT0
      bit_offset: 21
      bit_width: 1
      description: DEAT0
    - !Field
      name: DEDT4
      bit_offset: 20
      bit_width: 1
      description: Driver Enable de-assertion               time
    - !Field
      name: DEDT3
      bit_offset: 19
      bit_width: 1
      description: DEDT3
    - !Field
      name: DEDT2
      bit_offset: 18
      bit_width: 1
      description: DEDT2
    - !Field
      name: DEDT1
      bit_offset: 17
      bit_width: 1
      description: DEDT1
    - !Field
      name: DEDT0
      bit_offset: 16
      bit_width: 1
      description: DEDT0
    - !Field
      name: OVER8
      bit_offset: 15
      bit_width: 1
      description: Oversampling mode
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: Character match interrupt               enable
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission complete interrupt               enable
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD4_7
      bit_offset: 28
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: ADD0_3
      bit_offset: 24
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: RTOEN
      bit_offset: 23
      bit_width: 1
      description: Receiver timeout enable
    - !Field
      name: ABRMOD1
      bit_offset: 22
      bit_width: 1
      description: Auto baud rate mode
    - !Field
      name: ABRMOD0
      bit_offset: 21
      bit_width: 1
      description: ABRMOD0
    - !Field
      name: ABREN
      bit_offset: 20
      bit_width: 1
      description: Auto baud rate enable
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: TAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: TX pin active level               inversion
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: RX pin active level               inversion
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: LINEN
      bit_offset: 14
      bit_width: 1
      description: LIN mode enable
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: CLKEN
      bit_offset: 11
      bit_width: 1
      description: Clock enable
    - !Field
      name: CPOL
      bit_offset: 10
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 9
      bit_width: 1
      description: Clock phase
    - !Field
      name: LBCL
      bit_offset: 8
      bit_width: 1
      description: Last bit clock pulse
    - !Field
      name: LBDIE
      bit_offset: 6
      bit_width: 1
      description: LIN break detection interrupt               enable
    - !Field
      name: LBDL
      bit_offset: 5
      bit_width: 1
      description: LIN break detection length
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: 7-bit Address Detection/4-bit Address               Detection
    - !Field
      name: DIS_NSS
      bit_offset: 3
      bit_width: 1
      description: DIS_NSS
    - !Field
      name: SLVEN
      bit_offset: 0
      bit_width: 1
      description: SLVEN
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: TXFTCFG
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: RXFTIE
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: RXFTCFG
    - !Field
      name: TCBGTIE
      bit_offset: 24
      bit_width: 1
      description: TCBGTIE
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: TXFTIE
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: Wakeup from Stop mode interrupt               enable
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: Wakeup from Stop mode interrupt flag               selection
    - !Field
      name: SCARCNT
      bit_offset: 17
      bit_width: 3
      description: Smartcard auto-retry count
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: Driver enable polarity               selection
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: DMA Disable on Reception               Error
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: ONEBIT
      bit_offset: 11
      bit_width: 1
      description: One sample bit method               enable
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: SCEN
      bit_offset: 5
      bit_width: 1
      description: Smartcard mode enable
    - !Field
      name: NACK
      bit_offset: 4
      bit_width: 1
      description: Smartcard NACK enable
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: IRLP
      bit_offset: 2
      bit_width: 1
      description: Ir low-power
    - !Field
      name: IREN
      bit_offset: 1
      bit_width: 1
      description: Ir mode enable
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIV_Mantissa
      bit_offset: 4
      bit_width: 12
      description: DIV_Mantissa
    - !Field
      name: DIV_Fraction
      bit_offset: 0
      bit_width: 4
      description: DIV_Fraction
  - !Register
    name: GTPR
    addr: 0x10
    size_bits: 32
    description: Guard time and prescaler           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GT
      bit_offset: 8
      bit_width: 8
      description: Guard time value
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 8
      description: Prescaler value
  - !Register
    name: RTOR
    addr: 0x14
    size_bits: 32
    description: Receiver timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLEN
      bit_offset: 24
      bit_width: 8
      description: Block Length
    - !Field
      name: RTO
      bit_offset: 0
      bit_width: 24
      description: Receiver timeout value
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: Transmit data flush               request
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
    - !Field
      name: ABRRQ
      bit_offset: 0
      bit_width: 1
      description: Auto baud rate request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: Interrupt & status           register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFT
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFT
    - !Field
      name: TCBGT
      bit_offset: 25
      bit_width: 1
      description: TCBGT
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFF
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFE
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: ABRF
      bit_offset: 15
      bit_width: 1
      description: ABRF
    - !Field
      name: ABRE
      bit_offset: 14
      bit_width: 1
      description: ABRE
    - !Field
      name: UDR
      bit_offset: 13
      bit_width: 1
      description: UDR
    - !Field
      name: EOBF
      bit_offset: 12
      bit_width: 1
      description: EOBF
    - !Field
      name: RTOF
      bit_offset: 11
      bit_width: 1
      description: RTOF
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: LBDF
      bit_offset: 8
      bit_width: 1
      description: LBDF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: NF
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: Wakeup from Stop mode clear               flag
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: UDRCF
      bit_offset: 13
      bit_width: 1
      description: UDRCF
    - !Field
      name: EOBCF
      bit_offset: 12
      bit_width: 1
      description: End of block clear flag
    - !Field
      name: RTOCF
      bit_offset: 11
      bit_width: 1
      description: Receiver timeout clear               flag
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: LBDCF
      bit_offset: 8
      bit_width: 1
      description: LIN break detection clear               flag
    - !Field
      name: TCBGTCF
      bit_offset: 7
      bit_width: 1
      description: TCBGTCF
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: Transmission complete clear               flag
    - !Field
      name: TXFECF
      bit_offset: 5
      bit_width: 1
      description: TXFECF
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: Idle line detected clear               flag
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: USART prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: PRESCALER
- !Module
  name: USART2
  description: Universal synchronous asynchronous receiver       transmitter
  base_addr: 0x40004400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: RXFFIE
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: TXFEIE
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFOEN
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: M1
    - !Field
      name: EOBIE
      bit_offset: 27
      bit_width: 1
      description: End of Block interrupt               enable
    - !Field
      name: RTOIE
      bit_offset: 26
      bit_width: 1
      description: Receiver timeout interrupt               enable
    - !Field
      name: DEAT4
      bit_offset: 25
      bit_width: 1
      description: Driver Enable assertion               time
    - !Field
      name: DEAT3
      bit_offset: 24
      bit_width: 1
      description: DEAT3
    - !Field
      name: DEAT2
      bit_offset: 23
      bit_width: 1
      description: DEAT2
    - !Field
      name: DEAT1
      bit_offset: 22
      bit_width: 1
      description: DEAT1
    - !Field
      name: DEAT0
      bit_offset: 21
      bit_width: 1
      description: DEAT0
    - !Field
      name: DEDT4
      bit_offset: 20
      bit_width: 1
      description: Driver Enable de-assertion               time
    - !Field
      name: DEDT3
      bit_offset: 19
      bit_width: 1
      description: DEDT3
    - !Field
      name: DEDT2
      bit_offset: 18
      bit_width: 1
      description: DEDT2
    - !Field
      name: DEDT1
      bit_offset: 17
      bit_width: 1
      description: DEDT1
    - !Field
      name: DEDT0
      bit_offset: 16
      bit_width: 1
      description: DEDT0
    - !Field
      name: OVER8
      bit_offset: 15
      bit_width: 1
      description: Oversampling mode
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: Character match interrupt               enable
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission complete interrupt               enable
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD4_7
      bit_offset: 28
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: ADD0_3
      bit_offset: 24
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: RTOEN
      bit_offset: 23
      bit_width: 1
      description: Receiver timeout enable
    - !Field
      name: ABRMOD1
      bit_offset: 22
      bit_width: 1
      description: Auto baud rate mode
    - !Field
      name: ABRMOD0
      bit_offset: 21
      bit_width: 1
      description: ABRMOD0
    - !Field
      name: ABREN
      bit_offset: 20
      bit_width: 1
      description: Auto baud rate enable
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: TAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: TX pin active level               inversion
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: RX pin active level               inversion
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: LINEN
      bit_offset: 14
      bit_width: 1
      description: LIN mode enable
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: CLKEN
      bit_offset: 11
      bit_width: 1
      description: Clock enable
    - !Field
      name: CPOL
      bit_offset: 10
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 9
      bit_width: 1
      description: Clock phase
    - !Field
      name: LBCL
      bit_offset: 8
      bit_width: 1
      description: Last bit clock pulse
    - !Field
      name: LBDIE
      bit_offset: 6
      bit_width: 1
      description: LIN break detection interrupt               enable
    - !Field
      name: LBDL
      bit_offset: 5
      bit_width: 1
      description: LIN break detection length
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: 7-bit Address Detection/4-bit Address               Detection
    - !Field
      name: DIS_NSS
      bit_offset: 3
      bit_width: 1
      description: DIS_NSS
    - !Field
      name: SLVEN
      bit_offset: 0
      bit_width: 1
      description: SLVEN
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: TXFTCFG
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: RXFTIE
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: RXFTCFG
    - !Field
      name: TCBGTIE
      bit_offset: 24
      bit_width: 1
      description: TCBGTIE
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: TXFTIE
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: Wakeup from Stop mode interrupt               enable
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: Wakeup from Stop mode interrupt flag               selection
    - !Field
      name: SCARCNT
      bit_offset: 17
      bit_width: 3
      description: Smartcard auto-retry count
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: Driver enable polarity               selection
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: DMA Disable on Reception               Error
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: ONEBIT
      bit_offset: 11
      bit_width: 1
      description: One sample bit method               enable
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: SCEN
      bit_offset: 5
      bit_width: 1
      description: Smartcard mode enable
    - !Field
      name: NACK
      bit_offset: 4
      bit_width: 1
      description: Smartcard NACK enable
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: IRLP
      bit_offset: 2
      bit_width: 1
      description: Ir low-power
    - !Field
      name: IREN
      bit_offset: 1
      bit_width: 1
      description: Ir mode enable
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIV_Mantissa
      bit_offset: 4
      bit_width: 12
      description: DIV_Mantissa
    - !Field
      name: DIV_Fraction
      bit_offset: 0
      bit_width: 4
      description: DIV_Fraction
  - !Register
    name: GTPR
    addr: 0x10
    size_bits: 32
    description: Guard time and prescaler           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GT
      bit_offset: 8
      bit_width: 8
      description: Guard time value
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 8
      description: Prescaler value
  - !Register
    name: RTOR
    addr: 0x14
    size_bits: 32
    description: Receiver timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLEN
      bit_offset: 24
      bit_width: 8
      description: Block Length
    - !Field
      name: RTO
      bit_offset: 0
      bit_width: 24
      description: Receiver timeout value
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: Transmit data flush               request
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
    - !Field
      name: ABRRQ
      bit_offset: 0
      bit_width: 1
      description: Auto baud rate request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: Interrupt & status           register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFT
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFT
    - !Field
      name: TCBGT
      bit_offset: 25
      bit_width: 1
      description: TCBGT
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFF
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFE
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: ABRF
      bit_offset: 15
      bit_width: 1
      description: ABRF
    - !Field
      name: ABRE
      bit_offset: 14
      bit_width: 1
      description: ABRE
    - !Field
      name: UDR
      bit_offset: 13
      bit_width: 1
      description: UDR
    - !Field
      name: EOBF
      bit_offset: 12
      bit_width: 1
      description: EOBF
    - !Field
      name: RTOF
      bit_offset: 11
      bit_width: 1
      description: RTOF
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: LBDF
      bit_offset: 8
      bit_width: 1
      description: LBDF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: NF
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: Wakeup from Stop mode clear               flag
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: UDRCF
      bit_offset: 13
      bit_width: 1
      description: UDRCF
    - !Field
      name: EOBCF
      bit_offset: 12
      bit_width: 1
      description: End of block clear flag
    - !Field
      name: RTOCF
      bit_offset: 11
      bit_width: 1
      description: Receiver timeout clear               flag
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: LBDCF
      bit_offset: 8
      bit_width: 1
      description: LIN break detection clear               flag
    - !Field
      name: TCBGTCF
      bit_offset: 7
      bit_width: 1
      description: TCBGTCF
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: Transmission complete clear               flag
    - !Field
      name: TXFECF
      bit_offset: 5
      bit_width: 1
      description: TXFECF
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: Idle line detected clear               flag
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: USART prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: PRESCALER
- !Module
  name: USART3
  description: Universal synchronous asynchronous receiver       transmitter
  base_addr: 0x40004800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: RXFFIE
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: TXFEIE
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFOEN
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: M1
    - !Field
      name: EOBIE
      bit_offset: 27
      bit_width: 1
      description: End of Block interrupt               enable
    - !Field
      name: RTOIE
      bit_offset: 26
      bit_width: 1
      description: Receiver timeout interrupt               enable
    - !Field
      name: DEAT4
      bit_offset: 25
      bit_width: 1
      description: Driver Enable assertion               time
    - !Field
      name: DEAT3
      bit_offset: 24
      bit_width: 1
      description: DEAT3
    - !Field
      name: DEAT2
      bit_offset: 23
      bit_width: 1
      description: DEAT2
    - !Field
      name: DEAT1
      bit_offset: 22
      bit_width: 1
      description: DEAT1
    - !Field
      name: DEAT0
      bit_offset: 21
      bit_width: 1
      description: DEAT0
    - !Field
      name: DEDT4
      bit_offset: 20
      bit_width: 1
      description: Driver Enable de-assertion               time
    - !Field
      name: DEDT3
      bit_offset: 19
      bit_width: 1
      description: DEDT3
    - !Field
      name: DEDT2
      bit_offset: 18
      bit_width: 1
      description: DEDT2
    - !Field
      name: DEDT1
      bit_offset: 17
      bit_width: 1
      description: DEDT1
    - !Field
      name: DEDT0
      bit_offset: 16
      bit_width: 1
      description: DEDT0
    - !Field
      name: OVER8
      bit_offset: 15
      bit_width: 1
      description: Oversampling mode
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: Character match interrupt               enable
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission complete interrupt               enable
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD4_7
      bit_offset: 28
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: ADD0_3
      bit_offset: 24
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: RTOEN
      bit_offset: 23
      bit_width: 1
      description: Receiver timeout enable
    - !Field
      name: ABRMOD1
      bit_offset: 22
      bit_width: 1
      description: Auto baud rate mode
    - !Field
      name: ABRMOD0
      bit_offset: 21
      bit_width: 1
      description: ABRMOD0
    - !Field
      name: ABREN
      bit_offset: 20
      bit_width: 1
      description: Auto baud rate enable
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: TAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: TX pin active level               inversion
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: RX pin active level               inversion
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: LINEN
      bit_offset: 14
      bit_width: 1
      description: LIN mode enable
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: CLKEN
      bit_offset: 11
      bit_width: 1
      description: Clock enable
    - !Field
      name: CPOL
      bit_offset: 10
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 9
      bit_width: 1
      description: Clock phase
    - !Field
      name: LBCL
      bit_offset: 8
      bit_width: 1
      description: Last bit clock pulse
    - !Field
      name: LBDIE
      bit_offset: 6
      bit_width: 1
      description: LIN break detection interrupt               enable
    - !Field
      name: LBDL
      bit_offset: 5
      bit_width: 1
      description: LIN break detection length
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: 7-bit Address Detection/4-bit Address               Detection
    - !Field
      name: DIS_NSS
      bit_offset: 3
      bit_width: 1
      description: DIS_NSS
    - !Field
      name: SLVEN
      bit_offset: 0
      bit_width: 1
      description: SLVEN
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: TXFTCFG
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: RXFTIE
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: RXFTCFG
    - !Field
      name: TCBGTIE
      bit_offset: 24
      bit_width: 1
      description: TCBGTIE
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: TXFTIE
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: Wakeup from Stop mode interrupt               enable
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: Wakeup from Stop mode interrupt flag               selection
    - !Field
      name: SCARCNT
      bit_offset: 17
      bit_width: 3
      description: Smartcard auto-retry count
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: Driver enable polarity               selection
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: DMA Disable on Reception               Error
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: ONEBIT
      bit_offset: 11
      bit_width: 1
      description: One sample bit method               enable
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: SCEN
      bit_offset: 5
      bit_width: 1
      description: Smartcard mode enable
    - !Field
      name: NACK
      bit_offset: 4
      bit_width: 1
      description: Smartcard NACK enable
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: IRLP
      bit_offset: 2
      bit_width: 1
      description: Ir low-power
    - !Field
      name: IREN
      bit_offset: 1
      bit_width: 1
      description: Ir mode enable
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIV_Mantissa
      bit_offset: 4
      bit_width: 12
      description: DIV_Mantissa
    - !Field
      name: DIV_Fraction
      bit_offset: 0
      bit_width: 4
      description: DIV_Fraction
  - !Register
    name: GTPR
    addr: 0x10
    size_bits: 32
    description: Guard time and prescaler           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GT
      bit_offset: 8
      bit_width: 8
      description: Guard time value
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 8
      description: Prescaler value
  - !Register
    name: RTOR
    addr: 0x14
    size_bits: 32
    description: Receiver timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLEN
      bit_offset: 24
      bit_width: 8
      description: Block Length
    - !Field
      name: RTO
      bit_offset: 0
      bit_width: 24
      description: Receiver timeout value
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: Transmit data flush               request
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
    - !Field
      name: ABRRQ
      bit_offset: 0
      bit_width: 1
      description: Auto baud rate request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: Interrupt & status           register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFT
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFT
    - !Field
      name: TCBGT
      bit_offset: 25
      bit_width: 1
      description: TCBGT
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFF
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFE
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: ABRF
      bit_offset: 15
      bit_width: 1
      description: ABRF
    - !Field
      name: ABRE
      bit_offset: 14
      bit_width: 1
      description: ABRE
    - !Field
      name: UDR
      bit_offset: 13
      bit_width: 1
      description: UDR
    - !Field
      name: EOBF
      bit_offset: 12
      bit_width: 1
      description: EOBF
    - !Field
      name: RTOF
      bit_offset: 11
      bit_width: 1
      description: RTOF
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: LBDF
      bit_offset: 8
      bit_width: 1
      description: LBDF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: NF
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: Wakeup from Stop mode clear               flag
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: UDRCF
      bit_offset: 13
      bit_width: 1
      description: UDRCF
    - !Field
      name: EOBCF
      bit_offset: 12
      bit_width: 1
      description: End of block clear flag
    - !Field
      name: RTOCF
      bit_offset: 11
      bit_width: 1
      description: Receiver timeout clear               flag
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: LBDCF
      bit_offset: 8
      bit_width: 1
      description: LIN break detection clear               flag
    - !Field
      name: TCBGTCF
      bit_offset: 7
      bit_width: 1
      description: TCBGTCF
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: Transmission complete clear               flag
    - !Field
      name: TXFECF
      bit_offset: 5
      bit_width: 1
      description: TXFECF
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: Idle line detected clear               flag
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: USART prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: PRESCALER
- !Module
  name: UART4
  description: Universal synchronous asynchronous receiver       transmitter
  base_addr: 0x40004c00
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: RXFFIE
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: TXFEIE
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFOEN
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: M1
    - !Field
      name: EOBIE
      bit_offset: 27
      bit_width: 1
      description: End of Block interrupt               enable
    - !Field
      name: RTOIE
      bit_offset: 26
      bit_width: 1
      description: Receiver timeout interrupt               enable
    - !Field
      name: DEAT4
      bit_offset: 25
      bit_width: 1
      description: Driver Enable assertion               time
    - !Field
      name: DEAT3
      bit_offset: 24
      bit_width: 1
      description: DEAT3
    - !Field
      name: DEAT2
      bit_offset: 23
      bit_width: 1
      description: DEAT2
    - !Field
      name: DEAT1
      bit_offset: 22
      bit_width: 1
      description: DEAT1
    - !Field
      name: DEAT0
      bit_offset: 21
      bit_width: 1
      description: DEAT0
    - !Field
      name: DEDT4
      bit_offset: 20
      bit_width: 1
      description: Driver Enable de-assertion               time
    - !Field
      name: DEDT3
      bit_offset: 19
      bit_width: 1
      description: DEDT3
    - !Field
      name: DEDT2
      bit_offset: 18
      bit_width: 1
      description: DEDT2
    - !Field
      name: DEDT1
      bit_offset: 17
      bit_width: 1
      description: DEDT1
    - !Field
      name: DEDT0
      bit_offset: 16
      bit_width: 1
      description: DEDT0
    - !Field
      name: OVER8
      bit_offset: 15
      bit_width: 1
      description: Oversampling mode
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: Character match interrupt               enable
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission complete interrupt               enable
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD4_7
      bit_offset: 28
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: ADD0_3
      bit_offset: 24
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: RTOEN
      bit_offset: 23
      bit_width: 1
      description: Receiver timeout enable
    - !Field
      name: ABRMOD1
      bit_offset: 22
      bit_width: 1
      description: Auto baud rate mode
    - !Field
      name: ABRMOD0
      bit_offset: 21
      bit_width: 1
      description: ABRMOD0
    - !Field
      name: ABREN
      bit_offset: 20
      bit_width: 1
      description: Auto baud rate enable
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: TAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: TX pin active level               inversion
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: RX pin active level               inversion
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: LINEN
      bit_offset: 14
      bit_width: 1
      description: LIN mode enable
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: CLKEN
      bit_offset: 11
      bit_width: 1
      description: Clock enable
    - !Field
      name: CPOL
      bit_offset: 10
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 9
      bit_width: 1
      description: Clock phase
    - !Field
      name: LBCL
      bit_offset: 8
      bit_width: 1
      description: Last bit clock pulse
    - !Field
      name: LBDIE
      bit_offset: 6
      bit_width: 1
      description: LIN break detection interrupt               enable
    - !Field
      name: LBDL
      bit_offset: 5
      bit_width: 1
      description: LIN break detection length
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: 7-bit Address Detection/4-bit Address               Detection
    - !Field
      name: DIS_NSS
      bit_offset: 3
      bit_width: 1
      description: DIS_NSS
    - !Field
      name: SLVEN
      bit_offset: 0
      bit_width: 1
      description: SLVEN
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: TXFTCFG
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: RXFTIE
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: RXFTCFG
    - !Field
      name: TCBGTIE
      bit_offset: 24
      bit_width: 1
      description: TCBGTIE
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: TXFTIE
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: Wakeup from Stop mode interrupt               enable
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: Wakeup from Stop mode interrupt flag               selection
    - !Field
      name: SCARCNT
      bit_offset: 17
      bit_width: 3
      description: Smartcard auto-retry count
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: Driver enable polarity               selection
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: DMA Disable on Reception               Error
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: ONEBIT
      bit_offset: 11
      bit_width: 1
      description: One sample bit method               enable
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: SCEN
      bit_offset: 5
      bit_width: 1
      description: Smartcard mode enable
    - !Field
      name: NACK
      bit_offset: 4
      bit_width: 1
      description: Smartcard NACK enable
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: IRLP
      bit_offset: 2
      bit_width: 1
      description: Ir low-power
    - !Field
      name: IREN
      bit_offset: 1
      bit_width: 1
      description: Ir mode enable
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIV_Mantissa
      bit_offset: 4
      bit_width: 12
      description: DIV_Mantissa
    - !Field
      name: DIV_Fraction
      bit_offset: 0
      bit_width: 4
      description: DIV_Fraction
  - !Register
    name: GTPR
    addr: 0x10
    size_bits: 32
    description: Guard time and prescaler           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GT
      bit_offset: 8
      bit_width: 8
      description: Guard time value
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 8
      description: Prescaler value
  - !Register
    name: RTOR
    addr: 0x14
    size_bits: 32
    description: Receiver timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLEN
      bit_offset: 24
      bit_width: 8
      description: Block Length
    - !Field
      name: RTO
      bit_offset: 0
      bit_width: 24
      description: Receiver timeout value
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: Transmit data flush               request
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
    - !Field
      name: ABRRQ
      bit_offset: 0
      bit_width: 1
      description: Auto baud rate request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: Interrupt & status           register
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFT
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFT
    - !Field
      name: TCBGT
      bit_offset: 25
      bit_width: 1
      description: TCBGT
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFF
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFE
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: ABRF
      bit_offset: 15
      bit_width: 1
      description: ABRF
    - !Field
      name: ABRE
      bit_offset: 14
      bit_width: 1
      description: ABRE
    - !Field
      name: UDR
      bit_offset: 13
      bit_width: 1
      description: UDR
    - !Field
      name: EOBF
      bit_offset: 12
      bit_width: 1
      description: EOBF
    - !Field
      name: RTOF
      bit_offset: 11
      bit_width: 1
      description: RTOF
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: LBDF
      bit_offset: 8
      bit_width: 1
      description: LBDF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: NF
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: Wakeup from Stop mode clear               flag
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: UDRCF
      bit_offset: 13
      bit_width: 1
      description: UDRCF
    - !Field
      name: EOBCF
      bit_offset: 12
      bit_width: 1
      description: End of block clear flag
    - !Field
      name: RTOCF
      bit_offset: 11
      bit_width: 1
      description: Receiver timeout clear               flag
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: LBDCF
      bit_offset: 8
      bit_width: 1
      description: LIN break detection clear               flag
    - !Field
      name: TCBGTCF
      bit_offset: 7
      bit_width: 1
      description: TCBGTCF
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: Transmission complete clear               flag
    - !Field
      name: TXFECF
      bit_offset: 5
      bit_width: 1
      description: TXFECF
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: Idle line detected clear               flag
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: USART prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: PRESCALER
- !Module
  name: UART5
  description: Universal synchronous asynchronous receiver       transmitter
  base_addr: 0x40005000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: RXFFIE
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: TXFEIE
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFOEN
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: M1
    - !Field
      name: EOBIE
      bit_offset: 27
      bit_width: 1
      description: End of Block interrupt               enable
    - !Field
      name: RTOIE
      bit_offset: 26
      bit_width: 1
      description: Receiver timeout interrupt               enable
    - !Field
      name: DEAT4
      bit_offset: 25
      bit_width: 1
      description: Driver Enable assertion               time
    - !Field
      name: DEAT3
      bit_offset: 24
      bit_width: 1
      description: DEAT3
    - !Field
      name: DEAT2
      bit_offset: 23
      bit_width: 1
      description: DEAT2
    - !Field
      name: DEAT1
      bit_offset: 22
      bit_width: 1
      description: DEAT1
    - !Field
      name: DEAT0
      bit_offset: 21
      bit_width: 1
      description: DEAT0
    - !Field
      name: DEDT4
      bit_offset: 20
      bit_width: 1
      description: Driver Enable de-assertion               time
    - !Field
      name: DEDT3
      bit_offset: 19
      bit_width: 1
      description: DEDT3
    - !Field
      name: DEDT2
      bit_offset: 18
      bit_width: 1
      description: DEDT2
    - !Field
      name: DEDT1
      bit_offset: 17
      bit_width: 1
      description: DEDT1
    - !Field
      name: DEDT0
      bit_offset: 16
      bit_width: 1
      description: DEDT0
    - !Field
      name: OVER8
      bit_offset: 15
      bit_width: 1
      description: Oversampling mode
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: Character match interrupt               enable
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission complete interrupt               enable
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD4_7
      bit_offset: 28
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: ADD0_3
      bit_offset: 24
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: RTOEN
      bit_offset: 23
      bit_width: 1
      description: Receiver timeout enable
    - !Field
      name: ABRMOD1
      bit_offset: 22
      bit_width: 1
      description: Auto baud rate mode
    - !Field
      name: ABRMOD0
      bit_offset: 21
      bit_width: 1
      description: ABRMOD0
    - !Field
      name: ABREN
      bit_offset: 20
      bit_width: 1
      description: Auto baud rate enable
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: TAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: TX pin active level               inversion
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: RX pin active level               inversion
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: LINEN
      bit_offset: 14
      bit_width: 1
      description: LIN mode enable
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: CLKEN
      bit_offset: 11
      bit_width: 1
      description: Clock enable
    - !Field
      name: CPOL
      bit_offset: 10
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 9
      bit_width: 1
      description: Clock phase
    - !Field
      name: LBCL
      bit_offset: 8
      bit_width: 1
      description: Last bit clock pulse
    - !Field
      name: LBDIE
      bit_offset: 6
      bit_width: 1
      description: LIN break detection interrupt               enable
    - !Field
      name: LBDL
      bit_offset: 5
      bit_width: 1
      description: LIN break detection length
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: 7-bit Address Detection/4-bit Address               Detection
    - !Field
      name: DIS_NSS
      bit_offset: 3
      bit_width: 1
      description: DIS_NSS
    - !Field
      name: SLVEN
      bit_offset: 0
      bit_width: 1
      description: SLVEN
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: TXFTCFG
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: RXFTIE
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: RXFTCFG
    - !Field
      name: TCBGTIE
      bit_offset: 24
      bit_width: 1
      description: TCBGTIE
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: TXFTIE
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: Wakeup from Stop mode interrupt               enable
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: Wakeup from Stop mode interrupt flag               selection
    - !Field
      name: SCARCNT
      bit_offset: 17
      bit_width: 3
      description: Smartcard auto-retry count
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: Driver enable polarity               selection
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: DMA Disable on Reception               Error
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: ONEBIT
      bit_offset: 11
      bit_width: 1
      description: One sample bit method               enable
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: SCEN
      bit_offset: 5
      bit_width: 1
      description: Smartcard mode enable
    - !Field
      name: NACK
      bit_offset: 4
      bit_width: 1
      description: Smartcard NACK enable
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: IRLP
      bit_offset: 2
      bit_width: 1
      description: Ir low-power
    - !Field
      name: IREN
      bit_offset: 1
      bit_width: 1
      description: Ir mode enable
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIV_Mantissa
      bit_offset: 4
      bit_width: 12
      description: DIV_Mantissa
    - !Field
      name: DIV_Fraction
      bit_offset: 0
      bit_width: 4
      description: DIV_Fraction
  - !Register
    name: GTPR
    addr: 0x10
    size_bits: 32
    description: Guard time and prescaler           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GT
      bit_offset: 8
      bit_width: 8
      description: Guard time value
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 8
      description: Prescaler value
  - !Register
    name: RTOR
    addr: 0x14
    size_bits: 32
    description: Receiver timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLEN
      bit_offset: 24
      bit_width: 8
      description: Block Length
    - !Field
      name: RTO
      bit_offset: 0
      bit_width: 24
      description: Receiver timeout value
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: Transmit data flush               request
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
    - !Field
      name: ABRRQ
      bit_offset: 0
      bit_width: 1
      description: Auto baud rate request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: Interrupt & status           register
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFT
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFT
    - !Field
      name: TCBGT
      bit_offset: 25
      bit_width: 1
      description: TCBGT
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFF
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFE
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: ABRF
      bit_offset: 15
      bit_width: 1
      description: ABRF
    - !Field
      name: ABRE
      bit_offset: 14
      bit_width: 1
      description: ABRE
    - !Field
      name: UDR
      bit_offset: 13
      bit_width: 1
      description: UDR
    - !Field
      name: EOBF
      bit_offset: 12
      bit_width: 1
      description: EOBF
    - !Field
      name: RTOF
      bit_offset: 11
      bit_width: 1
      description: RTOF
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: LBDF
      bit_offset: 8
      bit_width: 1
      description: LBDF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: NF
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: Wakeup from Stop mode clear               flag
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: UDRCF
      bit_offset: 13
      bit_width: 1
      description: UDRCF
    - !Field
      name: EOBCF
      bit_offset: 12
      bit_width: 1
      description: End of block clear flag
    - !Field
      name: RTOCF
      bit_offset: 11
      bit_width: 1
      description: Receiver timeout clear               flag
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: LBDCF
      bit_offset: 8
      bit_width: 1
      description: LIN break detection clear               flag
    - !Field
      name: TCBGTCF
      bit_offset: 7
      bit_width: 1
      description: TCBGTCF
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: Transmission complete clear               flag
    - !Field
      name: TXFECF
      bit_offset: 5
      bit_width: 1
      description: TXFECF
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: Idle line detected clear               flag
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: USART prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: PRESCALER
- !Module
  name: LPUART1
  description: Universal synchronous asynchronous receiver       transmitter
  base_addr: 0x40008000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: RXFFIE
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: TXFEIE
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFOEN
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: Word length
    - !Field
      name: DEAT4
      bit_offset: 25
      bit_width: 1
      description: Driver Enable assertion               time
    - !Field
      name: DEAT3
      bit_offset: 24
      bit_width: 1
      description: DEAT3
    - !Field
      name: DEAT2
      bit_offset: 23
      bit_width: 1
      description: DEAT2
    - !Field
      name: DEAT1
      bit_offset: 22
      bit_width: 1
      description: DEAT1
    - !Field
      name: DEAT0
      bit_offset: 21
      bit_width: 1
      description: DEAT0
    - !Field
      name: DEDT4
      bit_offset: 20
      bit_width: 1
      description: Driver Enable de-assertion               time
    - !Field
      name: DEDT3
      bit_offset: 19
      bit_width: 1
      description: DEDT3
    - !Field
      name: DEDT2
      bit_offset: 18
      bit_width: 1
      description: DEDT2
    - !Field
      name: DEDT1
      bit_offset: 17
      bit_width: 1
      description: DEDT1
    - !Field
      name: DEDT0
      bit_offset: 16
      bit_width: 1
      description: DEDT0
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: Character match interrupt               enable
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission complete interrupt               enable
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD4_7
      bit_offset: 28
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: ADD0_3
      bit_offset: 24
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: TAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: TX pin active level               inversion
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: RX pin active level               inversion
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: 7-bit Address Detection/4-bit Address               Detection
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: TXFTCFG
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: RXFTIE
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: RXFTCFG
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: TXFTIE
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: Wakeup from Stop mode interrupt               enable
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: Wakeup from Stop mode interrupt flag               selection
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: Driver enable polarity               selection
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: DMA Disable on Reception               Error
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRR
      bit_offset: 0
      bit_width: 20
      description: BRR
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: TXFRQ
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: Interrupt & status           register
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFT
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFT
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFF
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFE
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: NF
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: Wakeup from Stop mode clear               flag
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: Transmission complete clear               flag
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: Idle line detected clear               flag
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: Prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: PRESCALER
- !Module
  name: SPI1
  description: Serial peripheral interface/Inter-IC       sound
  base_addr: 0x40013000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BIDIMODE
      bit_offset: 15
      bit_width: 1
      description: Bidirectional data mode               enable
    - !Field
      name: BIDIOE
      bit_offset: 14
      bit_width: 1
      description: Output enable in bidirectional               mode
    - !Field
      name: CRCEN
      bit_offset: 13
      bit_width: 1
      description: Hardware CRC calculation               enable
    - !Field
      name: CRCNEXT
      bit_offset: 12
      bit_width: 1
      description: CRC transfer next
    - !Field
      name: DFF
      bit_offset: 11
      bit_width: 1
      description: Data frame format
    - !Field
      name: RXONLY
      bit_offset: 10
      bit_width: 1
      description: Receive only
    - !Field
      name: SSM
      bit_offset: 9
      bit_width: 1
      description: Software slave management
    - !Field
      name: SSI
      bit_offset: 8
      bit_width: 1
      description: Internal slave select
    - !Field
      name: LSBFIRST
      bit_offset: 7
      bit_width: 1
      description: Frame format
    - !Field
      name: SPE
      bit_offset: 6
      bit_width: 1
      description: SPI enable
    - !Field
      name: BR
      bit_offset: 3
      bit_width: 3
      description: Baud rate control
    - !Field
      name: MSTR
      bit_offset: 2
      bit_width: 1
      description: Master selection
    - !Field
      name: CPOL
      bit_offset: 1
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 0
      bit_width: 1
      description: Clock phase
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x700
    fields:
    - !Field
      name: RXDMAEN
      bit_offset: 0
      bit_width: 1
      description: Rx buffer DMA enable
    - !Field
      name: TXDMAEN
      bit_offset: 1
      bit_width: 1
      description: Tx buffer DMA enable
    - !Field
      name: SSOE
      bit_offset: 2
      bit_width: 1
      description: SS output enable
    - !Field
      name: NSSP
      bit_offset: 3
      bit_width: 1
      description: NSS pulse management
    - !Field
      name: FRF
      bit_offset: 4
      bit_width: 1
      description: Frame format
    - !Field
      name: ERRIE
      bit_offset: 5
      bit_width: 1
      description: Error interrupt enable
    - !Field
      name: RXNEIE
      bit_offset: 6
      bit_width: 1
      description: RX buffer not empty interrupt               enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: Tx buffer empty interrupt               enable
    - !Field
      name: DS
      bit_offset: 8
      bit_width: 4
      description: Data size
    - !Field
      name: FRXTH
      bit_offset: 12
      bit_width: 1
      description: FIFO reception threshold
    - !Field
      name: LDMA_RX
      bit_offset: 13
      bit_width: 1
      description: Last DMA transfer for               reception
    - !Field
      name: LDMA_TX
      bit_offset: 14
      bit_width: 1
      description: Last DMA transfer for               transmission
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: status register
    reset_value: 0x2
    fields:
    - !Field
      name: RXNE
      bit_offset: 0
      bit_width: 1
      description: Receive buffer not empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXE
      bit_offset: 1
      bit_width: 1
      description: Transmit buffer empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRCERR
      bit_offset: 4
      bit_width: 1
      description: CRC error flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODF
      bit_offset: 5
      bit_width: 1
      description: Mode fault
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR
      bit_offset: 6
      bit_width: 1
      description: Overrun flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: BSY
      bit_offset: 7
      bit_width: 1
      description: Busy flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIFRFE
      bit_offset: 8
      bit_width: 1
      description: TI frame format error
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRLVL
      bit_offset: 9
      bit_width: 2
      description: FIFO reception level
      read_allowed: true
      write_allowed: false
    - !Field
      name: FTLVL
      bit_offset: 11
      bit_width: 2
      description: FIFO transmission level
      read_allowed: true
      write_allowed: false
  - !Register
    name: DR
    addr: 0xc
    size_bits: 32
    description: data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DR
      bit_offset: 0
      bit_width: 16
      description: Data register
  - !Register
    name: CRCPR
    addr: 0x10
    size_bits: 32
    description: CRC polynomial register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: CRCPOLY
      bit_offset: 0
      bit_width: 16
      description: CRC polynomial register
  - !Register
    name: RXCRCR
    addr: 0x14
    size_bits: 32
    description: RX CRC register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RxCRC
      bit_offset: 0
      bit_width: 16
      description: Rx CRC register
  - !Register
    name: TXCRCR
    addr: 0x18
    size_bits: 32
    description: TX CRC register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TxCRC
      bit_offset: 0
      bit_width: 16
      description: Tx CRC register
  - !Register
    name: I2SCFGR
    addr: 0x1c
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHLEN
      bit_offset: 0
      bit_width: 1
      description: CHLEN
    - !Field
      name: DATLEN
      bit_offset: 1
      bit_width: 2
      description: DATLEN
    - !Field
      name: CKPOL
      bit_offset: 3
      bit_width: 1
      description: CKPOL
    - !Field
      name: I2SSTD
      bit_offset: 4
      bit_width: 2
      description: I2SSTD
    - !Field
      name: PCMSYNC
      bit_offset: 7
      bit_width: 1
      description: PCMSYNC
    - !Field
      name: I2SCFG
      bit_offset: 8
      bit_width: 2
      description: I2SCFG
    - !Field
      name: I2SE
      bit_offset: 10
      bit_width: 1
      description: I2SE
    - !Field
      name: I2SMOD
      bit_offset: 11
      bit_width: 1
      description: I2SMOD
  - !Register
    name: I2SPR
    addr: 0x20
    size_bits: 32
    description: prescaler register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: I2SDIV
      bit_offset: 0
      bit_width: 8
      description: I2SDIV
    - !Field
      name: ODD
      bit_offset: 8
      bit_width: 1
      description: ODD
    - !Field
      name: MCKOE
      bit_offset: 9
      bit_width: 1
      description: MCKOE
- !Module
  name: SPI4
  description: Serial peripheral interface/Inter-IC       sound
  base_addr: 0x40013c00
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x700
    fields:
    - !Field
      name: BIDIMODE
      bit_offset: 15
      bit_width: 1
      description: Bidirectional data mode               enable
    - !Field
      name: BIDIOE
      bit_offset: 14
      bit_width: 1
      description: Output enable in bidirectional               mode
    - !Field
      name: CRCEN
      bit_offset: 13
      bit_width: 1
      description: Hardware CRC calculation               enable
    - !Field
      name: CRCNEXT
      bit_offset: 12
      bit_width: 1
      description: CRC transfer next
    - !Field
      name: DFF
      bit_offset: 11
      bit_width: 1
      description: Data frame format
    - !Field
      name: RXONLY
      bit_offset: 10
      bit_width: 1
      description: Receive only
    - !Field
      name: SSM
      bit_offset: 9
      bit_width: 1
      description: Software slave management
    - !Field
      name: SSI
      bit_offset: 8
      bit_width: 1
      description: Internal slave select
    - !Field
      name: LSBFIRST
      bit_offset: 7
      bit_width: 1
      description: Frame format
    - !Field
      name: SPE
      bit_offset: 6
      bit_width: 1
      description: SPI enable
    - !Field
      name: BR
      bit_offset: 3
      bit_width: 3
      description: Baud rate control
    - !Field
      name: MSTR
      bit_offset: 2
      bit_width: 1
      description: Master selection
    - !Field
      name: CPOL
      bit_offset: 1
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 0
      bit_width: 1
      description: Clock phase
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXDMAEN
      bit_offset: 0
      bit_width: 1
      description: Rx buffer DMA enable
    - !Field
      name: TXDMAEN
      bit_offset: 1
      bit_width: 1
      description: Tx buffer DMA enable
    - !Field
      name: SSOE
      bit_offset: 2
      bit_width: 1
      description: SS output enable
    - !Field
      name: NSSP
      bit_offset: 3
      bit_width: 1
      description: NSS pulse management
    - !Field
      name: FRF
      bit_offset: 4
      bit_width: 1
      description: Frame format
    - !Field
      name: ERRIE
      bit_offset: 5
      bit_width: 1
      description: Error interrupt enable
    - !Field
      name: RXNEIE
      bit_offset: 6
      bit_width: 1
      description: RX buffer not empty interrupt               enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: Tx buffer empty interrupt               enable
    - !Field
      name: DS
      bit_offset: 8
      bit_width: 4
      description: Data size
    - !Field
      name: FRXTH
      bit_offset: 12
      bit_width: 1
      description: FIFO reception threshold
    - !Field
      name: LDMA_RX
      bit_offset: 13
      bit_width: 1
      description: Last DMA transfer for               reception
    - !Field
      name: LDMA_TX
      bit_offset: 14
      bit_width: 1
      description: Last DMA transfer for               transmission
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: status register
    reset_value: 0x2
    fields:
    - !Field
      name: RXNE
      bit_offset: 0
      bit_width: 1
      description: Receive buffer not empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXE
      bit_offset: 1
      bit_width: 1
      description: Transmit buffer empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRCERR
      bit_offset: 4
      bit_width: 1
      description: CRC error flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODF
      bit_offset: 5
      bit_width: 1
      description: Mode fault
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR
      bit_offset: 6
      bit_width: 1
      description: Overrun flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: BSY
      bit_offset: 7
      bit_width: 1
      description: Busy flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIFRFE
      bit_offset: 8
      bit_width: 1
      description: TI frame format error
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRLVL
      bit_offset: 9
      bit_width: 2
      description: FIFO reception level
      read_allowed: true
      write_allowed: false
    - !Field
      name: FTLVL
      bit_offset: 11
      bit_width: 2
      description: FIFO transmission level
      read_allowed: true
      write_allowed: false
  - !Register
    name: DR
    addr: 0xc
    size_bits: 32
    description: data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DR
      bit_offset: 0
      bit_width: 16
      description: Data register
  - !Register
    name: CRCPR
    addr: 0x10
    size_bits: 32
    description: CRC polynomial register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: CRCPOLY
      bit_offset: 0
      bit_width: 16
      description: CRC polynomial register
  - !Register
    name: RXCRCR
    addr: 0x14
    size_bits: 32
    description: RX CRC register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RxCRC
      bit_offset: 0
      bit_width: 16
      description: Rx CRC register
  - !Register
    name: TXCRCR
    addr: 0x18
    size_bits: 32
    description: TX CRC register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TxCRC
      bit_offset: 0
      bit_width: 16
      description: Tx CRC register
  - !Register
    name: I2SCFGR
    addr: 0x1c
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHLEN
      bit_offset: 0
      bit_width: 1
      description: CHLEN
    - !Field
      name: DATLEN
      bit_offset: 1
      bit_width: 2
      description: DATLEN
    - !Field
      name: CKPOL
      bit_offset: 3
      bit_width: 1
      description: CKPOL
    - !Field
      name: I2SSTD
      bit_offset: 4
      bit_width: 2
      description: I2SSTD
    - !Field
      name: PCMSYNC
      bit_offset: 7
      bit_width: 1
      description: PCMSYNC
    - !Field
      name: I2SCFG
      bit_offset: 8
      bit_width: 2
      description: I2SCFG
    - !Field
      name: I2SE
      bit_offset: 10
      bit_width: 1
      description: I2SE
    - !Field
      name: I2SMOD
      bit_offset: 11
      bit_width: 1
      description: I2SMOD
  - !Register
    name: I2SPR
    addr: 0x20
    size_bits: 32
    description: prescaler register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: I2SDIV
      bit_offset: 0
      bit_width: 8
      description: I2SDIV
    - !Field
      name: ODD
      bit_offset: 8
      bit_width: 1
      description: ODD
    - !Field
      name: MCKOE
      bit_offset: 9
      bit_width: 1
      description: MCKOE
- !Module
  name: SPI3
  description: Serial peripheral interface/Inter-IC       sound
  base_addr: 0x40003c00
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x700
    fields:
    - !Field
      name: BIDIMODE
      bit_offset: 15
      bit_width: 1
      description: Bidirectional data mode               enable
    - !Field
      name: BIDIOE
      bit_offset: 14
      bit_width: 1
      description: Output enable in bidirectional               mode
    - !Field
      name: CRCEN
      bit_offset: 13
      bit_width: 1
      description: Hardware CRC calculation               enable
    - !Field
      name: CRCNEXT
      bit_offset: 12
      bit_width: 1
      description: CRC transfer next
    - !Field
      name: DFF
      bit_offset: 11
      bit_width: 1
      description: Data frame format
    - !Field
      name: RXONLY
      bit_offset: 10
      bit_width: 1
      description: Receive only
    - !Field
      name: SSM
      bit_offset: 9
      bit_width: 1
      description: Software slave management
    - !Field
      name: SSI
      bit_offset: 8
      bit_width: 1
      description: Internal slave select
    - !Field
      name: LSBFIRST
      bit_offset: 7
      bit_width: 1
      description: Frame format
    - !Field
      name: SPE
      bit_offset: 6
      bit_width: 1
      description: SPI enable
    - !Field
      name: BR
      bit_offset: 3
      bit_width: 3
      description: Baud rate control
    - !Field
      name: MSTR
      bit_offset: 2
      bit_width: 1
      description: Master selection
    - !Field
      name: CPOL
      bit_offset: 1
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 0
      bit_width: 1
      description: Clock phase
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXDMAEN
      bit_offset: 0
      bit_width: 1
      description: Rx buffer DMA enable
    - !Field
      name: TXDMAEN
      bit_offset: 1
      bit_width: 1
      description: Tx buffer DMA enable
    - !Field
      name: SSOE
      bit_offset: 2
      bit_width: 1
      description: SS output enable
    - !Field
      name: NSSP
      bit_offset: 3
      bit_width: 1
      description: NSS pulse management
    - !Field
      name: FRF
      bit_offset: 4
      bit_width: 1
      description: Frame format
    - !Field
      name: ERRIE
      bit_offset: 5
      bit_width: 1
      description: Error interrupt enable
    - !Field
      name: RXNEIE
      bit_offset: 6
      bit_width: 1
      description: RX buffer not empty interrupt               enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: Tx buffer empty interrupt               enable
    - !Field
      name: DS
      bit_offset: 8
      bit_width: 4
      description: Data size
    - !Field
      name: FRXTH
      bit_offset: 12
      bit_width: 1
      description: FIFO reception threshold
    - !Field
      name: LDMA_RX
      bit_offset: 13
      bit_width: 1
      description: Last DMA transfer for               reception
    - !Field
      name: LDMA_TX
      bit_offset: 14
      bit_width: 1
      description: Last DMA transfer for               transmission
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: status register
    reset_value: 0x2
    fields:
    - !Field
      name: RXNE
      bit_offset: 0
      bit_width: 1
      description: Receive buffer not empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXE
      bit_offset: 1
      bit_width: 1
      description: Transmit buffer empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRCERR
      bit_offset: 4
      bit_width: 1
      description: CRC error flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODF
      bit_offset: 5
      bit_width: 1
      description: Mode fault
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR
      bit_offset: 6
      bit_width: 1
      description: Overrun flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: BSY
      bit_offset: 7
      bit_width: 1
      description: Busy flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIFRFE
      bit_offset: 8
      bit_width: 1
      description: TI frame format error
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRLVL
      bit_offset: 9
      bit_width: 2
      description: FIFO reception level
      read_allowed: true
      write_allowed: false
    - !Field
      name: FTLVL
      bit_offset: 11
      bit_width: 2
      description: FIFO transmission level
      read_allowed: true
      write_allowed: false
  - !Register
    name: DR
    addr: 0xc
    size_bits: 32
    description: data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DR
      bit_offset: 0
      bit_width: 16
      description: Data register
  - !Register
    name: CRCPR
    addr: 0x10
    size_bits: 32
    description: CRC polynomial register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: CRCPOLY
      bit_offset: 0
      bit_width: 16
      description: CRC polynomial register
  - !Register
    name: RXCRCR
    addr: 0x14
    size_bits: 32
    description: RX CRC register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RxCRC
      bit_offset: 0
      bit_width: 16
      description: Rx CRC register
  - !Register
    name: TXCRCR
    addr: 0x18
    size_bits: 32
    description: TX CRC register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TxCRC
      bit_offset: 0
      bit_width: 16
      description: Tx CRC register
  - !Register
    name: I2SCFGR
    addr: 0x1c
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHLEN
      bit_offset: 0
      bit_width: 1
      description: CHLEN
    - !Field
      name: DATLEN
      bit_offset: 1
      bit_width: 2
      description: DATLEN
    - !Field
      name: CKPOL
      bit_offset: 3
      bit_width: 1
      description: CKPOL
    - !Field
      name: I2SSTD
      bit_offset: 4
      bit_width: 2
      description: I2SSTD
    - !Field
      name: PCMSYNC
      bit_offset: 7
      bit_width: 1
      description: PCMSYNC
    - !Field
      name: I2SCFG
      bit_offset: 8
      bit_width: 2
      description: I2SCFG
    - !Field
      name: I2SE
      bit_offset: 10
      bit_width: 1
      description: I2SE
    - !Field
      name: I2SMOD
      bit_offset: 11
      bit_width: 1
      description: I2SMOD
  - !Register
    name: I2SPR
    addr: 0x20
    size_bits: 32
    description: prescaler register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: I2SDIV
      bit_offset: 0
      bit_width: 8
      description: I2SDIV
    - !Field
      name: ODD
      bit_offset: 8
      bit_width: 1
      description: ODD
    - !Field
      name: MCKOE
      bit_offset: 9
      bit_width: 1
      description: MCKOE
- !Module
  name: SPI2
  description: Serial peripheral interface/Inter-IC       sound
  base_addr: 0x40003800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x700
    fields:
    - !Field
      name: BIDIMODE
      bit_offset: 15
      bit_width: 1
      description: Bidirectional data mode               enable
    - !Field
      name: BIDIOE
      bit_offset: 14
      bit_width: 1
      description: Output enable in bidirectional               mode
    - !Field
      name: CRCEN
      bit_offset: 13
      bit_width: 1
      description: Hardware CRC calculation               enable
    - !Field
      name: CRCNEXT
      bit_offset: 12
      bit_width: 1
      description: CRC transfer next
    - !Field
      name: DFF
      bit_offset: 11
      bit_width: 1
      description: Data frame format
    - !Field
      name: RXONLY
      bit_offset: 10
      bit_width: 1
      description: Receive only
    - !Field
      name: SSM
      bit_offset: 9
      bit_width: 1
      description: Software slave management
    - !Field
      name: SSI
      bit_offset: 8
      bit_width: 1
      description: Internal slave select
    - !Field
      name: LSBFIRST
      bit_offset: 7
      bit_width: 1
      description: Frame format
    - !Field
      name: SPE
      bit_offset: 6
      bit_width: 1
      description: SPI enable
    - !Field
      name: BR
      bit_offset: 3
      bit_width: 3
      description: Baud rate control
    - !Field
      name: MSTR
      bit_offset: 2
      bit_width: 1
      description: Master selection
    - !Field
      name: CPOL
      bit_offset: 1
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 0
      bit_width: 1
      description: Clock phase
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXDMAEN
      bit_offset: 0
      bit_width: 1
      description: Rx buffer DMA enable
    - !Field
      name: TXDMAEN
      bit_offset: 1
      bit_width: 1
      description: Tx buffer DMA enable
    - !Field
      name: SSOE
      bit_offset: 2
      bit_width: 1
      description: SS output enable
    - !Field
      name: NSSP
      bit_offset: 3
      bit_width: 1
      description: NSS pulse management
    - !Field
      name: FRF
      bit_offset: 4
      bit_width: 1
      description: Frame format
    - !Field
      name: ERRIE
      bit_offset: 5
      bit_width: 1
      description: Error interrupt enable
    - !Field
      name: RXNEIE
      bit_offset: 6
      bit_width: 1
      description: RX buffer not empty interrupt               enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: Tx buffer empty interrupt               enable
    - !Field
      name: DS
      bit_offset: 8
      bit_width: 4
      description: Data size
    - !Field
      name: FRXTH
      bit_offset: 12
      bit_width: 1
      description: FIFO reception threshold
    - !Field
      name: LDMA_RX
      bit_offset: 13
      bit_width: 1
      description: Last DMA transfer for               reception
    - !Field
      name: LDMA_TX
      bit_offset: 14
      bit_width: 1
      description: Last DMA transfer for               transmission
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: status register
    reset_value: 0x2
    fields:
    - !Field
      name: RXNE
      bit_offset: 0
      bit_width: 1
      description: Receive buffer not empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXE
      bit_offset: 1
      bit_width: 1
      description: Transmit buffer empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRCERR
      bit_offset: 4
      bit_width: 1
      description: CRC error flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODF
      bit_offset: 5
      bit_width: 1
      description: Mode fault
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR
      bit_offset: 6
      bit_width: 1
      description: Overrun flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: BSY
      bit_offset: 7
      bit_width: 1
      description: Busy flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIFRFE
      bit_offset: 8
      bit_width: 1
      description: TI frame format error
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRLVL
      bit_offset: 9
      bit_width: 2
      description: FIFO reception level
      read_allowed: true
      write_allowed: false
    - !Field
      name: FTLVL
      bit_offset: 11
      bit_width: 2
      description: FIFO transmission level
      read_allowed: true
      write_allowed: false
  - !Register
    name: DR
    addr: 0xc
    size_bits: 32
    description: data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DR
      bit_offset: 0
      bit_width: 16
      description: Data register
  - !Register
    name: CRCPR
    addr: 0x10
    size_bits: 32
    description: CRC polynomial register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: CRCPOLY
      bit_offset: 0
      bit_width: 16
      description: CRC polynomial register
  - !Register
    name: RXCRCR
    addr: 0x14
    size_bits: 32
    description: RX CRC register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RxCRC
      bit_offset: 0
      bit_width: 16
      description: Rx CRC register
  - !Register
    name: TXCRCR
    addr: 0x18
    size_bits: 32
    description: TX CRC register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TxCRC
      bit_offset: 0
      bit_width: 16
      description: Tx CRC register
  - !Register
    name: I2SCFGR
    addr: 0x1c
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHLEN
      bit_offset: 0
      bit_width: 1
      description: CHLEN
    - !Field
      name: DATLEN
      bit_offset: 1
      bit_width: 2
      description: DATLEN
    - !Field
      name: CKPOL
      bit_offset: 3
      bit_width: 1
      description: CKPOL
    - !Field
      name: I2SSTD
      bit_offset: 4
      bit_width: 2
      description: I2SSTD
    - !Field
      name: PCMSYNC
      bit_offset: 7
      bit_width: 1
      description: PCMSYNC
    - !Field
      name: I2SCFG
      bit_offset: 8
      bit_width: 2
      description: I2SCFG
    - !Field
      name: I2SE
      bit_offset: 10
      bit_width: 1
      description: I2SE
    - !Field
      name: I2SMOD
      bit_offset: 11
      bit_width: 1
      description: I2SMOD
  - !Register
    name: I2SPR
    addr: 0x20
    size_bits: 32
    description: prescaler register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: I2SDIV
      bit_offset: 0
      bit_width: 8
      description: I2SDIV
    - !Field
      name: ODD
      bit_offset: 8
      bit_width: 1
      description: ODD
    - !Field
      name: MCKOE
      bit_offset: 9
      bit_width: 1
      description: MCKOE
- !Module
  name: EXTI
  description: External interrupt/event       controller
  base_addr: 0x40010400
  size: 0x400
  registers:
  - !Register
    name: IMR1
    addr: 0x0
    size_bits: 32
    description: Interrupt mask register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff820000
    fields:
    - !Field
      name: IM0
      bit_offset: 0
      bit_width: 1
      description: Interrupt Mask on line 0
    - !Field
      name: IM1
      bit_offset: 1
      bit_width: 1
      description: Interrupt Mask on line 1
    - !Field
      name: IM2
      bit_offset: 2
      bit_width: 1
      description: Interrupt Mask on line 2
    - !Field
      name: IM3
      bit_offset: 3
      bit_width: 1
      description: Interrupt Mask on line 3
    - !Field
      name: IM4
      bit_offset: 4
      bit_width: 1
      description: Interrupt Mask on line 4
    - !Field
      name: IM5
      bit_offset: 5
      bit_width: 1
      description: Interrupt Mask on line 5
    - !Field
      name: IM6
      bit_offset: 6
      bit_width: 1
      description: Interrupt Mask on line 6
    - !Field
      name: IM7
      bit_offset: 7
      bit_width: 1
      description: Interrupt Mask on line 7
    - !Field
      name: IM8
      bit_offset: 8
      bit_width: 1
      description: Interrupt Mask on line 8
    - !Field
      name: IM9
      bit_offset: 9
      bit_width: 1
      description: Interrupt Mask on line 9
    - !Field
      name: IM10
      bit_offset: 10
      bit_width: 1
      description: Interrupt Mask on line 10
    - !Field
      name: IM11
      bit_offset: 11
      bit_width: 1
      description: Interrupt Mask on line 11
    - !Field
      name: IM12
      bit_offset: 12
      bit_width: 1
      description: Interrupt Mask on line 12
    - !Field
      name: IM13
      bit_offset: 13
      bit_width: 1
      description: Interrupt Mask on line 13
    - !Field
      name: IM14
      bit_offset: 14
      bit_width: 1
      description: Interrupt Mask on line 14
    - !Field
      name: IM15
      bit_offset: 15
      bit_width: 1
      description: Interrupt Mask on line 15
    - !Field
      name: IM16
      bit_offset: 16
      bit_width: 1
      description: Interrupt Mask on line 16
    - !Field
      name: IM17
      bit_offset: 17
      bit_width: 1
      description: Interrupt Mask on line 17
    - !Field
      name: IM18
      bit_offset: 18
      bit_width: 1
      description: Interrupt Mask on line 18
    - !Field
      name: IM19
      bit_offset: 19
      bit_width: 1
      description: Interrupt Mask on line 19
    - !Field
      name: IM20
      bit_offset: 20
      bit_width: 1
      description: Interrupt Mask on line 20
    - !Field
      name: IM21
      bit_offset: 21
      bit_width: 1
      description: Interrupt Mask on line 21
    - !Field
      name: IM22
      bit_offset: 22
      bit_width: 1
      description: Interrupt Mask on line 22
    - !Field
      name: IM23
      bit_offset: 23
      bit_width: 1
      description: Interrupt Mask on line 23
    - !Field
      name: IM24
      bit_offset: 24
      bit_width: 1
      description: Interrupt Mask on line 24
    - !Field
      name: IM25
      bit_offset: 25
      bit_width: 1
      description: Interrupt Mask on line 25
    - !Field
      name: IM26
      bit_offset: 26
      bit_width: 1
      description: Interrupt Mask on line 26
    - !Field
      name: IM27
      bit_offset: 27
      bit_width: 1
      description: Interrupt Mask on line 27
    - !Field
      name: IM28
      bit_offset: 28
      bit_width: 1
      description: Interrupt Mask on line 28
    - !Field
      name: IM29
      bit_offset: 29
      bit_width: 1
      description: Interrupt Mask on line 29
    - !Field
      name: IM30
      bit_offset: 30
      bit_width: 1
      description: Interrupt Mask on line 30
    - !Field
      name: IM31
      bit_offset: 31
      bit_width: 1
      description: Interrupt Mask on line 31
  - !Register
    name: EMR1
    addr: 0x4
    size_bits: 32
    description: Event mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EM0
      bit_offset: 0
      bit_width: 1
      description: Event Mask on line 0
    - !Field
      name: EM1
      bit_offset: 1
      bit_width: 1
      description: Event Mask on line 1
    - !Field
      name: EM2
      bit_offset: 2
      bit_width: 1
      description: Event Mask on line 2
    - !Field
      name: EM3
      bit_offset: 3
      bit_width: 1
      description: Event Mask on line 3
    - !Field
      name: EM4
      bit_offset: 4
      bit_width: 1
      description: Event Mask on line 4
    - !Field
      name: EM5
      bit_offset: 5
      bit_width: 1
      description: Event Mask on line 5
    - !Field
      name: EM6
      bit_offset: 6
      bit_width: 1
      description: Event Mask on line 6
    - !Field
      name: EM7
      bit_offset: 7
      bit_width: 1
      description: Event Mask on line 7
    - !Field
      name: EM8
      bit_offset: 8
      bit_width: 1
      description: Event Mask on line 8
    - !Field
      name: EM9
      bit_offset: 9
      bit_width: 1
      description: Event Mask on line 9
    - !Field
      name: EM10
      bit_offset: 10
      bit_width: 1
      description: Event Mask on line 10
    - !Field
      name: EM11
      bit_offset: 11
      bit_width: 1
      description: Event Mask on line 11
    - !Field
      name: EM12
      bit_offset: 12
      bit_width: 1
      description: Event Mask on line 12
    - !Field
      name: EM13
      bit_offset: 13
      bit_width: 1
      description: Event Mask on line 13
    - !Field
      name: EM14
      bit_offset: 14
      bit_width: 1
      description: Event Mask on line 14
    - !Field
      name: EM15
      bit_offset: 15
      bit_width: 1
      description: Event Mask on line 15
    - !Field
      name: EM16
      bit_offset: 16
      bit_width: 1
      description: Event Mask on line 16
    - !Field
      name: EM17
      bit_offset: 17
      bit_width: 1
      description: Event Mask on line 17
    - !Field
      name: EM18
      bit_offset: 18
      bit_width: 1
      description: Event Mask on line 18
    - !Field
      name: EM19
      bit_offset: 19
      bit_width: 1
      description: Event Mask on line 19
    - !Field
      name: EM20
      bit_offset: 20
      bit_width: 1
      description: Event Mask on line 20
    - !Field
      name: EM21
      bit_offset: 21
      bit_width: 1
      description: Event Mask on line 21
    - !Field
      name: EM22
      bit_offset: 22
      bit_width: 1
      description: Event Mask on line 22
    - !Field
      name: EM23
      bit_offset: 23
      bit_width: 1
      description: Event Mask on line 23
    - !Field
      name: EM24
      bit_offset: 24
      bit_width: 1
      description: Event Mask on line 24
    - !Field
      name: EM25
      bit_offset: 25
      bit_width: 1
      description: Event Mask on line 25
    - !Field
      name: EM26
      bit_offset: 26
      bit_width: 1
      description: Event Mask on line 26
    - !Field
      name: EM27
      bit_offset: 27
      bit_width: 1
      description: Event Mask on line 27
    - !Field
      name: EM28
      bit_offset: 28
      bit_width: 1
      description: Event Mask on line 28
    - !Field
      name: EM29
      bit_offset: 29
      bit_width: 1
      description: Event Mask on line 29
    - !Field
      name: EM30
      bit_offset: 30
      bit_width: 1
      description: Event Mask on line 30
    - !Field
      name: EM31
      bit_offset: 31
      bit_width: 1
      description: Event Mask on line 31
  - !Register
    name: RTSR1
    addr: 0x8
    size_bits: 32
    description: Rising Trigger selection           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RT0
      bit_offset: 0
      bit_width: 1
      description: Rising trigger event configuration of               line 0
    - !Field
      name: RT1
      bit_offset: 1
      bit_width: 1
      description: Rising trigger event configuration of               line 1
    - !Field
      name: RT2
      bit_offset: 2
      bit_width: 1
      description: Rising trigger event configuration of               line 2
    - !Field
      name: RT3
      bit_offset: 3
      bit_width: 1
      description: Rising trigger event configuration of               line 3
    - !Field
      name: RT4
      bit_offset: 4
      bit_width: 1
      description: Rising trigger event configuration of               line 4
    - !Field
      name: RT5
      bit_offset: 5
      bit_width: 1
      description: Rising trigger event configuration of               line 5
    - !Field
      name: RT6
      bit_offset: 6
      bit_width: 1
      description: Rising trigger event configuration of               line 6
    - !Field
      name: RT7
      bit_offset: 7
      bit_width: 1
      description: Rising trigger event configuration of               line 7
    - !Field
      name: RT8
      bit_offset: 8
      bit_width: 1
      description: Rising trigger event configuration of               line 8
    - !Field
      name: RT9
      bit_offset: 9
      bit_width: 1
      description: Rising trigger event configuration of               line 9
    - !Field
      name: RT10
      bit_offset: 10
      bit_width: 1
      description: Rising trigger event configuration of               line 10
    - !Field
      name: RT11
      bit_offset: 11
      bit_width: 1
      description: Rising trigger event configuration of               line 11
    - !Field
      name: RT12
      bit_offset: 12
      bit_width: 1
      description: Rising trigger event configuration of               line 12
    - !Field
      name: RT13
      bit_offset: 13
      bit_width: 1
      description: Rising trigger event configuration of               line 13
    - !Field
      name: RT14
      bit_offset: 14
      bit_width: 1
      description: Rising trigger event configuration of               line 14
    - !Field
      name: RT15
      bit_offset: 15
      bit_width: 1
      description: Rising trigger event configuration of               line 15
    - !Field
      name: RT16
      bit_offset: 16
      bit_width: 1
      description: Rising trigger event configuration of               line 16
    - !Field
      name: RT18
      bit_offset: 18
      bit_width: 1
      description: Rising trigger event configuration of               line 18
    - !Field
      name: RT19
      bit_offset: 19
      bit_width: 1
      description: Rising trigger event configuration of               line 19
    - !Field
      name: RT20
      bit_offset: 20
      bit_width: 1
      description: Rising trigger event configuration of               line 20
    - !Field
      name: RT21
      bit_offset: 21
      bit_width: 1
      description: Rising trigger event configuration of               line 21
    - !Field
      name: RT22
      bit_offset: 22
      bit_width: 1
      description: Rising trigger event configuration of               line 22
    - !Field
      name: RT
      bit_offset: 29
      bit_width: 3
      description: RT
  - !Register
    name: FTSR1
    addr: 0xc
    size_bits: 32
    description: Falling Trigger selection           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FT0
      bit_offset: 0
      bit_width: 1
      description: Falling trigger event configuration of               line 0
    - !Field
      name: FT1
      bit_offset: 1
      bit_width: 1
      description: Falling trigger event configuration of               line 1
    - !Field
      name: FT2
      bit_offset: 2
      bit_width: 1
      description: Falling trigger event configuration of               line 2
    - !Field
      name: FT3
      bit_offset: 3
      bit_width: 1
      description: Falling trigger event configuration of               line 3
    - !Field
      name: FT4
      bit_offset: 4
      bit_width: 1
      description: Falling trigger event configuration of               line 4
    - !Field
      name: FT5
      bit_offset: 5
      bit_width: 1
      description: Falling trigger event configuration of               line 5
    - !Field
      name: FT6
      bit_offset: 6
      bit_width: 1
      description: Falling trigger event configuration of               line 6
    - !Field
      name: FT7
      bit_offset: 7
      bit_width: 1
      description: Falling trigger event configuration of               line 7
    - !Field
      name: FT8
      bit_offset: 8
      bit_width: 1
      description: Falling trigger event configuration of               line 8
    - !Field
      name: FT9
      bit_offset: 9
      bit_width: 1
      description: Falling trigger event configuration of               line 9
    - !Field
      name: FT10
      bit_offset: 10
      bit_width: 1
      description: Falling trigger event configuration of               line 10
    - !Field
      name: FT11
      bit_offset: 11
      bit_width: 1
      description: Falling trigger event configuration of               line 11
    - !Field
      name: FT12
      bit_offset: 12
      bit_width: 1
      description: Falling trigger event configuration of               line 12
    - !Field
      name: FT13
      bit_offset: 13
      bit_width: 1
      description: Falling trigger event configuration of               line 13
    - !Field
      name: FT14
      bit_offset: 14
      bit_width: 1
      description: Falling trigger event configuration of               line 14
    - !Field
      name: FT15
      bit_offset: 15
      bit_width: 1
      description: Falling trigger event configuration of               line 15
    - !Field
      name: FT16
      bit_offset: 16
      bit_width: 1
      description: Falling trigger event configuration of               line 16
    - !Field
      name: FT18
      bit_offset: 18
      bit_width: 1
      description: Falling trigger event configuration of               line 18
    - !Field
      name: FT19
      bit_offset: 19
      bit_width: 1
      description: Falling trigger event configuration of               line 19
    - !Field
      name: FT20
      bit_offset: 20
      bit_width: 1
      description: Falling trigger event configuration of               line 20
    - !Field
      name: FT21
      bit_offset: 21
      bit_width: 1
      description: Falling trigger event configuration of               line 21
    - !Field
      name: FT22
      bit_offset: 22
      bit_width: 1
      description: Falling trigger event configuration of               line 22
  - !Register
    name: SWIER1
    addr: 0x10
    size_bits: 32
    description: Software interrupt event           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SWI0
      bit_offset: 0
      bit_width: 1
      description: Software Interrupt on line               0
    - !Field
      name: SWI1
      bit_offset: 1
      bit_width: 1
      description: Software Interrupt on line               1
    - !Field
      name: SWI2
      bit_offset: 2
      bit_width: 1
      description: Software Interrupt on line               2
    - !Field
      name: SWI3
      bit_offset: 3
      bit_width: 1
      description: Software Interrupt on line               3
    - !Field
      name: SWI4
      bit_offset: 4
      bit_width: 1
      description: Software Interrupt on line               4
    - !Field
      name: SWI5
      bit_offset: 5
      bit_width: 1
      description: Software Interrupt on line               5
    - !Field
      name: SWI6
      bit_offset: 6
      bit_width: 1
      description: Software Interrupt on line               6
    - !Field
      name: SWI7
      bit_offset: 7
      bit_width: 1
      description: Software Interrupt on line               7
    - !Field
      name: SWI8
      bit_offset: 8
      bit_width: 1
      description: Software Interrupt on line               8
    - !Field
      name: SWI9
      bit_offset: 9
      bit_width: 1
      description: Software Interrupt on line               9
    - !Field
      name: SWI10
      bit_offset: 10
      bit_width: 1
      description: Software Interrupt on line               10
    - !Field
      name: SWI11
      bit_offset: 11
      bit_width: 1
      description: Software Interrupt on line               11
    - !Field
      name: SWI12
      bit_offset: 12
      bit_width: 1
      description: Software Interrupt on line               12
    - !Field
      name: SWI13
      bit_offset: 13
      bit_width: 1
      description: Software Interrupt on line               13
    - !Field
      name: SWI14
      bit_offset: 14
      bit_width: 1
      description: Software Interrupt on line               14
    - !Field
      name: SWI15
      bit_offset: 15
      bit_width: 1
      description: Software Interrupt on line               15
    - !Field
      name: SWI16
      bit_offset: 16
      bit_width: 1
      description: Software Interrupt on line               16
    - !Field
      name: SWI18
      bit_offset: 18
      bit_width: 1
      description: Software Interrupt on line               18
    - !Field
      name: SWI19
      bit_offset: 19
      bit_width: 1
      description: Software Interrupt on line               19
    - !Field
      name: SWI20
      bit_offset: 20
      bit_width: 1
      description: Software Interrupt on line               20
    - !Field
      name: SWI21
      bit_offset: 21
      bit_width: 1
      description: Software Interrupt on line               21
    - !Field
      name: SWI22
      bit_offset: 22
      bit_width: 1
      description: Software Interrupt on line               22
  - !Register
    name: PR1
    addr: 0x14
    size_bits: 32
    description: Pending register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIF0
      bit_offset: 0
      bit_width: 1
      description: Pending bit 0
    - !Field
      name: PIF1
      bit_offset: 1
      bit_width: 1
      description: Pending bit 1
    - !Field
      name: PIF2
      bit_offset: 2
      bit_width: 1
      description: Pending bit 2
    - !Field
      name: PIF3
      bit_offset: 3
      bit_width: 1
      description: Pending bit 3
    - !Field
      name: PIF4
      bit_offset: 4
      bit_width: 1
      description: Pending bit 4
    - !Field
      name: PIF5
      bit_offset: 5
      bit_width: 1
      description: Pending bit 5
    - !Field
      name: PIF6
      bit_offset: 6
      bit_width: 1
      description: Pending bit 6
    - !Field
      name: PIF7
      bit_offset: 7
      bit_width: 1
      description: Pending bit 7
    - !Field
      name: PIF8
      bit_offset: 8
      bit_width: 1
      description: Pending bit 8
    - !Field
      name: PIF9
      bit_offset: 9
      bit_width: 1
      description: Pending bit 9
    - !Field
      name: PIF10
      bit_offset: 10
      bit_width: 1
      description: Pending bit 10
    - !Field
      name: PIF11
      bit_offset: 11
      bit_width: 1
      description: Pending bit 11
    - !Field
      name: PIF12
      bit_offset: 12
      bit_width: 1
      description: Pending bit 12
    - !Field
      name: PIF13
      bit_offset: 13
      bit_width: 1
      description: Pending bit 13
    - !Field
      name: PIF14
      bit_offset: 14
      bit_width: 1
      description: Pending bit 14
    - !Field
      name: PIF15
      bit_offset: 15
      bit_width: 1
      description: Pending bit 15
    - !Field
      name: PIF16
      bit_offset: 16
      bit_width: 1
      description: Pending bit 16
    - !Field
      name: PIF18
      bit_offset: 18
      bit_width: 1
      description: Pending bit 18
    - !Field
      name: PIF19
      bit_offset: 19
      bit_width: 1
      description: Pending bit 19
    - !Field
      name: PIF20
      bit_offset: 20
      bit_width: 1
      description: Pending bit 20
    - !Field
      name: PIF21
      bit_offset: 21
      bit_width: 1
      description: Pending bit 21
    - !Field
      name: PIF22
      bit_offset: 22
      bit_width: 1
      description: Pending bit 22
  - !Register
    name: IMR2
    addr: 0x20
    size_bits: 32
    description: Interrupt mask register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff87
    fields:
    - !Field
      name: IM32
      bit_offset: 0
      bit_width: 1
      description: Interrupt Mask on external/internal line               32
    - !Field
      name: IM33
      bit_offset: 1
      bit_width: 1
      description: Interrupt Mask on external/internal line               33
    - !Field
      name: IM34
      bit_offset: 2
      bit_width: 1
      description: Interrupt Mask on external/internal line               34
    - !Field
      name: IM35
      bit_offset: 3
      bit_width: 1
      description: Interrupt Mask on external/internal line               35
    - !Field
      name: IM36
      bit_offset: 4
      bit_width: 1
      description: Interrupt Mask on external/internal line               36
    - !Field
      name: IM37
      bit_offset: 5
      bit_width: 1
      description: Interrupt Mask on external/internal line               37
    - !Field
      name: IM38
      bit_offset: 6
      bit_width: 1
      description: Interrupt Mask on external/internal line               38
    - !Field
      name: IM39
      bit_offset: 7
      bit_width: 1
      description: Interrupt Mask on external/internal line               39
    - !Field
      name: IM40
      bit_offset: 8
      bit_width: 1
      description: Interrupt Mask on external/internal line               40
    - !Field
      name: IM41
      bit_offset: 9
      bit_width: 1
      description: Interrupt Mask on external/internal line               41
    - !Field
      name: IM42
      bit_offset: 10
      bit_width: 1
      description: Interrupt Mask on external/internal line               42
    - !Field
      name: IM43
      bit_offset: 11
      bit_width: 1
      description: Interrupt Mask on external/internal line               43
  - !Register
    name: EMR2
    addr: 0x24
    size_bits: 32
    description: Event mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EM32
      bit_offset: 0
      bit_width: 1
      description: Event mask on external/internal line               32
    - !Field
      name: EM33
      bit_offset: 1
      bit_width: 1
      description: Event mask on external/internal line               33
    - !Field
      name: EM34
      bit_offset: 2
      bit_width: 1
      description: Event mask on external/internal line               34
    - !Field
      name: EM35
      bit_offset: 3
      bit_width: 1
      description: Event mask on external/internal line               35
    - !Field
      name: EM36
      bit_offset: 4
      bit_width: 1
      description: Event mask on external/internal line               36
    - !Field
      name: EM37
      bit_offset: 5
      bit_width: 1
      description: Event mask on external/internal line               37
    - !Field
      name: EM38
      bit_offset: 6
      bit_width: 1
      description: Event mask on external/internal line               38
    - !Field
      name: EM39
      bit_offset: 7
      bit_width: 1
      description: Event mask on external/internal line               39
    - !Field
      name: EM40
      bit_offset: 8
      bit_width: 1
      description: Event mask on external/internal line               40
  - !Register
    name: RTSR2
    addr: 0x28
    size_bits: 32
    description: Rising Trigger selection           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RT32
      bit_offset: 0
      bit_width: 1
      description: Rising trigger event configuration bit               of line 32
    - !Field
      name: RT33
      bit_offset: 1
      bit_width: 1
      description: Rising trigger event configuration bit               of line 32
    - !Field
      name: RT38
      bit_offset: 6
      bit_width: 1
      description: Rising trigger event configuration bit               of line 38
    - !Field
      name: RT39
      bit_offset: 7
      bit_width: 1
      description: Rising trigger event configuration bit               of line 39
    - !Field
      name: RT40
      bit_offset: 8
      bit_width: 1
      description: Rising trigger event configuration bit               of line 40
    - !Field
      name: RT41
      bit_offset: 9
      bit_width: 1
      description: Rising trigger event configuration bit               of line 41
  - !Register
    name: FTSR2
    addr: 0x2c
    size_bits: 32
    description: Falling Trigger selection           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FT35
      bit_offset: 3
      bit_width: 1
      description: Falling trigger event configuration bit               of line 35
    - !Field
      name: FT36
      bit_offset: 4
      bit_width: 1
      description: Falling trigger event configuration bit               of line 36
    - !Field
      name: FT37
      bit_offset: 5
      bit_width: 1
      description: Falling trigger event configuration bit               of line 37
    - !Field
      name: FT38
      bit_offset: 6
      bit_width: 1
      description: Falling trigger event configuration bit               of line 38
  - !Register
    name: SWIER2
    addr: 0x30
    size_bits: 32
    description: Software interrupt event           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SWI35
      bit_offset: 3
      bit_width: 1
      description: Software interrupt on line               35
    - !Field
      name: SWI36
      bit_offset: 4
      bit_width: 1
      description: Software interrupt on line               36
    - !Field
      name: SWI37
      bit_offset: 5
      bit_width: 1
      description: Software interrupt on line               37
    - !Field
      name: SWI38
      bit_offset: 6
      bit_width: 1
      description: Software interrupt on line               38
  - !Register
    name: PR2
    addr: 0x34
    size_bits: 32
    description: Pending register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIF35
      bit_offset: 3
      bit_width: 1
      description: Pending interrupt flag on line               35
    - !Field
      name: PIF36
      bit_offset: 4
      bit_width: 1
      description: Pending interrupt flag on line               36
    - !Field
      name: PIF37
      bit_offset: 5
      bit_width: 1
      description: Pending interrupt flag on line               37
    - !Field
      name: PIF38
      bit_offset: 6
      bit_width: 1
      description: Pending interrupt flag on line               38
- !Module
  name: RTC
  description: Real-time clock
  base_addr: 0x40002800
  size: 0x400
  registers:
  - !Register
    name: TR
    addr: 0x0
    size_bits: 32
    description: time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PM
      bit_offset: 22
      bit_width: 1
      description: AM/PM notation
    - !Field
      name: HT
      bit_offset: 20
      bit_width: 2
      description: Hour tens in BCD format
    - !Field
      name: HU
      bit_offset: 16
      bit_width: 4
      description: Hour units in BCD format
    - !Field
      name: MNT
      bit_offset: 12
      bit_width: 3
      description: Minute tens in BCD format
    - !Field
      name: MNU
      bit_offset: 8
      bit_width: 4
      description: Minute units in BCD format
    - !Field
      name: ST
      bit_offset: 4
      bit_width: 3
      description: Second tens in BCD format
    - !Field
      name: SU
      bit_offset: 0
      bit_width: 4
      description: Second units in BCD format
  - !Register
    name: DR
    addr: 0x4
    size_bits: 32
    description: date register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2101
    fields:
    - !Field
      name: YT
      bit_offset: 20
      bit_width: 4
      description: Year tens in BCD format
    - !Field
      name: YU
      bit_offset: 16
      bit_width: 4
      description: Year units in BCD format
    - !Field
      name: WDU
      bit_offset: 13
      bit_width: 3
      description: Week day units
    - !Field
      name: MT
      bit_offset: 12
      bit_width: 1
      description: Month tens in BCD format
    - !Field
      name: MU
      bit_offset: 8
      bit_width: 4
      description: Month units in BCD format
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 2
      description: Date tens in BCD format
    - !Field
      name: DU
      bit_offset: 0
      bit_width: 4
      description: Date units in BCD format
  - !Register
    name: SSR
    addr: 0x8
    size_bits: 32
    description: sub second register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SS
      bit_offset: 0
      bit_width: 16
      description: Sub second value
  - !Register
    name: ICSR
    addr: 0xc
    size_bits: 32
    description: initialization and status           register
    reset_value: 0x7
    fields:
    - !Field
      name: ALRAWF
      bit_offset: 0
      bit_width: 1
      description: Alarm A write flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALRBWF
      bit_offset: 1
      bit_width: 1
      description: Alarm B write flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: WUTWF
      bit_offset: 2
      bit_width: 1
      description: Wakeup timer write flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: SHPF
      bit_offset: 3
      bit_width: 1
      description: Shift operation pending
      read_allowed: true
      write_allowed: true
    - !Field
      name: INITS
      bit_offset: 4
      bit_width: 1
      description: Initialization status flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: RSF
      bit_offset: 5
      bit_width: 1
      description: Registers synchronization               flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: INITF
      bit_offset: 6
      bit_width: 1
      description: Initialization flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: INIT
      bit_offset: 7
      bit_width: 1
      description: Initialization mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECALPF
      bit_offset: 16
      bit_width: 1
      description: Recalibration pending Flag
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRER
    addr: 0x10
    size_bits: 32
    description: prescaler register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f00ff
    fields:
    - !Field
      name: PREDIV_A
      bit_offset: 16
      bit_width: 7
      description: Asynchronous prescaler               factor
    - !Field
      name: PREDIV_S
      bit_offset: 0
      bit_width: 15
      description: Synchronous prescaler               factor
  - !Register
    name: WUTR
    addr: 0x14
    size_bits: 32
    description: wakeup timer register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: WUT
      bit_offset: 0
      bit_width: 16
      description: Wakeup auto-reload value               bits
  - !Register
    name: CR
    addr: 0x18
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WCKSEL
      bit_offset: 0
      bit_width: 3
      description: Wakeup clock selection
    - !Field
      name: TSEDGE
      bit_offset: 3
      bit_width: 1
      description: Time-stamp event active               edge
    - !Field
      name: REFCKON
      bit_offset: 4
      bit_width: 1
      description: Reference clock detection enable (50 or               60 Hz)
    - !Field
      name: BYPSHAD
      bit_offset: 5
      bit_width: 1
      description: Bypass the shadow               registers
    - !Field
      name: FMT
      bit_offset: 6
      bit_width: 1
      description: Hour format
    - !Field
      name: ALRAE
      bit_offset: 8
      bit_width: 1
      description: Alarm A enable
    - !Field
      name: ALRBE
      bit_offset: 9
      bit_width: 1
      description: Alarm B enable
    - !Field
      name: WUTE
      bit_offset: 10
      bit_width: 1
      description: Wakeup timer enable
    - !Field
      name: TSE
      bit_offset: 11
      bit_width: 1
      description: Time stamp enable
    - !Field
      name: ALRAIE
      bit_offset: 12
      bit_width: 1
      description: Alarm A interrupt enable
    - !Field
      name: ALRBIE
      bit_offset: 13
      bit_width: 1
      description: Alarm B interrupt enable
    - !Field
      name: WUTIE
      bit_offset: 14
      bit_width: 1
      description: Wakeup timer interrupt               enable
    - !Field
      name: TSIE
      bit_offset: 15
      bit_width: 1
      description: Time-stamp interrupt               enable
    - !Field
      name: ADD1H
      bit_offset: 16
      bit_width: 1
      description: Add 1 hour (summer time               change)
    - !Field
      name: SUB1H
      bit_offset: 17
      bit_width: 1
      description: Subtract 1 hour (winter time               change)
    - !Field
      name: BKP
      bit_offset: 18
      bit_width: 1
      description: Backup
    - !Field
      name: COSEL
      bit_offset: 19
      bit_width: 1
      description: Calibration output               selection
    - !Field
      name: POL
      bit_offset: 20
      bit_width: 1
      description: Output polarity
    - !Field
      name: OSEL
      bit_offset: 21
      bit_width: 2
      description: Output selection
    - !Field
      name: COE
      bit_offset: 23
      bit_width: 1
      description: Calibration output enable
    - !Field
      name: ITSE
      bit_offset: 24
      bit_width: 1
      description: timestamp on internal event               enable
    - !Field
      name: TAMPTS
      bit_offset: 25
      bit_width: 1
      description: TAMPTS
    - !Field
      name: TAMPOE
      bit_offset: 26
      bit_width: 1
      description: TAMPOE
    - !Field
      name: TAMPALRM_PU
      bit_offset: 29
      bit_width: 1
      description: TAMPALRM_PU
    - !Field
      name: TAMPALRM_TYPE
      bit_offset: 30
      bit_width: 1
      description: TAMPALRM_TYPE
    - !Field
      name: OUT2EN
      bit_offset: 31
      bit_width: 1
      description: OUT2EN
  - !Register
    name: WPR
    addr: 0x24
    size_bits: 32
    description: write protection register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Write protection key
  - !Register
    name: CALR
    addr: 0x28
    size_bits: 32
    description: calibration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALP
      bit_offset: 15
      bit_width: 1
      description: Increase frequency of RTC by 488.5               ppm
    - !Field
      name: CALW8
      bit_offset: 14
      bit_width: 1
      description: Use an 8-second calibration cycle               period
    - !Field
      name: CALW16
      bit_offset: 13
      bit_width: 1
      description: Use a 16-second calibration cycle               period
    - !Field
      name: CALM
      bit_offset: 0
      bit_width: 9
      description: Calibration minus
  - !Register
    name: SHIFTR
    addr: 0x2c
    size_bits: 32
    description: shift control register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ADD1S
      bit_offset: 31
      bit_width: 1
      description: Add one second
    - !Field
      name: SUBFS
      bit_offset: 0
      bit_width: 15
      description: Subtract a fraction of a               second
  - !Register
    name: TSTR
    addr: 0x30
    size_bits: 32
    description: time stamp time register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SU
      bit_offset: 0
      bit_width: 4
      description: Second units in BCD format
    - !Field
      name: ST
      bit_offset: 4
      bit_width: 3
      description: Second tens in BCD format
    - !Field
      name: MNU
      bit_offset: 8
      bit_width: 4
      description: Minute units in BCD format
    - !Field
      name: MNT
      bit_offset: 12
      bit_width: 3
      description: Minute tens in BCD format
    - !Field
      name: HU
      bit_offset: 16
      bit_width: 4
      description: Hour units in BCD format
    - !Field
      name: HT
      bit_offset: 20
      bit_width: 2
      description: Hour tens in BCD format
    - !Field
      name: PM
      bit_offset: 22
      bit_width: 1
      description: AM/PM notation
  - !Register
    name: TSDR
    addr: 0x34
    size_bits: 32
    description: time stamp date register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WDU
      bit_offset: 13
      bit_width: 3
      description: Week day units
    - !Field
      name: MT
      bit_offset: 12
      bit_width: 1
      description: Month tens in BCD format
    - !Field
      name: MU
      bit_offset: 8
      bit_width: 4
      description: Month units in BCD format
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 2
      description: Date tens in BCD format
    - !Field
      name: DU
      bit_offset: 0
      bit_width: 4
      description: Date units in BCD format
  - !Register
    name: TSSSR
    addr: 0x38
    size_bits: 32
    description: timestamp sub second register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SS
      bit_offset: 0
      bit_width: 16
      description: Sub second value
  - !Register
    name: ALRMAR
    addr: 0x40
    size_bits: 32
    description: alarm A register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSK4
      bit_offset: 31
      bit_width: 1
      description: Alarm A date mask
    - !Field
      name: WDSEL
      bit_offset: 30
      bit_width: 1
      description: Week day selection
    - !Field
      name: DT
      bit_offset: 28
      bit_width: 2
      description: Date tens in BCD format
    - !Field
      name: DU
      bit_offset: 24
      bit_width: 4
      description: Date units or day in BCD               format
    - !Field
      name: MSK3
      bit_offset: 23
      bit_width: 1
      description: Alarm A hours mask
    - !Field
      name: PM
      bit_offset: 22
      bit_width: 1
      description: AM/PM notation
    - !Field
      name: HT
      bit_offset: 20
      bit_width: 2
      description: Hour tens in BCD format
    - !Field
      name: HU
      bit_offset: 16
      bit_width: 4
      description: Hour units in BCD format
    - !Field
      name: MSK2
      bit_offset: 15
      bit_width: 1
      description: Alarm A minutes mask
    - !Field
      name: MNT
      bit_offset: 12
      bit_width: 3
      description: Minute tens in BCD format
    - !Field
      name: MNU
      bit_offset: 8
      bit_width: 4
      description: Minute units in BCD format
    - !Field
      name: MSK1
      bit_offset: 7
      bit_width: 1
      description: Alarm A seconds mask
    - !Field
      name: ST
      bit_offset: 4
      bit_width: 3
      description: Second tens in BCD format
    - !Field
      name: SU
      bit_offset: 0
      bit_width: 4
      description: Second units in BCD format
  - !Register
    name: ALRMASSR
    addr: 0x44
    size_bits: 32
    description: alarm A sub second register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASKSS
      bit_offset: 24
      bit_width: 4
      description: Mask the most-significant bits starting               at this bit
    - !Field
      name: SS
      bit_offset: 0
      bit_width: 15
      description: Sub seconds value
  - !Register
    name: ALRMBR
    addr: 0x48
    size_bits: 32
    description: alarm B register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSK4
      bit_offset: 31
      bit_width: 1
      description: Alarm B date mask
    - !Field
      name: WDSEL
      bit_offset: 30
      bit_width: 1
      description: Week day selection
    - !Field
      name: DT
      bit_offset: 28
      bit_width: 2
      description: Date tens in BCD format
    - !Field
      name: DU
      bit_offset: 24
      bit_width: 4
      description: Date units or day in BCD               format
    - !Field
      name: MSK3
      bit_offset: 23
      bit_width: 1
      description: Alarm B hours mask
    - !Field
      name: PM
      bit_offset: 22
      bit_width: 1
      description: AM/PM notation
    - !Field
      name: HT
      bit_offset: 20
      bit_width: 2
      description: Hour tens in BCD format
    - !Field
      name: HU
      bit_offset: 16
      bit_width: 4
      description: Hour units in BCD format
    - !Field
      name: MSK2
      bit_offset: 15
      bit_width: 1
      description: Alarm B minutes mask
    - !Field
      name: MNT
      bit_offset: 12
      bit_width: 3
      description: Minute tens in BCD format
    - !Field
      name: MNU
      bit_offset: 8
      bit_width: 4
      description: Minute units in BCD format
    - !Field
      name: MSK1
      bit_offset: 7
      bit_width: 1
      description: Alarm B seconds mask
    - !Field
      name: ST
      bit_offset: 4
      bit_width: 3
      description: Second tens in BCD format
    - !Field
      name: SU
      bit_offset: 0
      bit_width: 4
      description: Second units in BCD format
  - !Register
    name: ALRMBSSR
    addr: 0x4c
    size_bits: 32
    description: alarm B sub second register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASKSS
      bit_offset: 24
      bit_width: 4
      description: Mask the most-significant bits starting               at this bit
    - !Field
      name: SS
      bit_offset: 0
      bit_width: 15
      description: Sub seconds value
  - !Register
    name: SR
    addr: 0x50
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ALRAF
      bit_offset: 0
      bit_width: 1
      description: ALRAF
    - !Field
      name: ALRBF
      bit_offset: 1
      bit_width: 1
      description: ALRBF
    - !Field
      name: WUTF
      bit_offset: 2
      bit_width: 1
      description: WUTF
    - !Field
      name: TSF
      bit_offset: 3
      bit_width: 1
      description: TSF
    - !Field
      name: TSOVF
      bit_offset: 4
      bit_width: 1
      description: TSOVF
    - !Field
      name: ITSF
      bit_offset: 5
      bit_width: 1
      description: ITSF
  - !Register
    name: MISR
    addr: 0x54
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ALRAMF
      bit_offset: 0
      bit_width: 1
      description: ALRAMF
    - !Field
      name: ALRBMF
      bit_offset: 1
      bit_width: 1
      description: ALRBMF
    - !Field
      name: WUTMF
      bit_offset: 2
      bit_width: 1
      description: WUTMF
    - !Field
      name: TSMF
      bit_offset: 3
      bit_width: 1
      description: TSMF
    - !Field
      name: TSOVMF
      bit_offset: 4
      bit_width: 1
      description: TSOVMF
    - !Field
      name: ITSMF
      bit_offset: 5
      bit_width: 1
      description: ITSMF
  - !Register
    name: SCR
    addr: 0x5c
    size_bits: 32
    description: status register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CALRAF
      bit_offset: 0
      bit_width: 1
      description: CALRAF
    - !Field
      name: CALRBF
      bit_offset: 1
      bit_width: 1
      description: CALRBF
    - !Field
      name: CWUTF
      bit_offset: 2
      bit_width: 1
      description: CWUTF
    - !Field
      name: CTSF
      bit_offset: 3
      bit_width: 1
      description: CTSF
    - !Field
      name: CTSOVF
      bit_offset: 4
      bit_width: 1
      description: CTSOVF
    - !Field
      name: CITSF
      bit_offset: 5
      bit_width: 1
      description: CITSF
- !Module
  name: FMC
  description: Flexible memory controller
  base_addr: 0xa0000000
  size: 0x400
  registers:
  - !Register
    name: BCR1
    addr: 0x0
    size_bits: 32
    description: SRAM/NOR-Flash chip-select control register           1
    read_allowed: true
    write_allowed: true
    reset_value: 0x30d0
    fields:
    - !Field
      name: MBKEN
      bit_offset: 0
      bit_width: 1
      description: MBKEN
    - !Field
      name: MUXEN
      bit_offset: 1
      bit_width: 1
      description: MUXEN
    - !Field
      name: MTYP
      bit_offset: 2
      bit_width: 2
      description: MTYP
    - !Field
      name: MWID
      bit_offset: 4
      bit_width: 2
      description: MWID
    - !Field
      name: FACCEN
      bit_offset: 6
      bit_width: 1
      description: FACCEN
    - !Field
      name: BURSTEN
      bit_offset: 8
      bit_width: 1
      description: BURSTEN
    - !Field
      name: WAITPOL
      bit_offset: 9
      bit_width: 1
      description: WAITPOL
    - !Field
      name: WAITCFG
      bit_offset: 11
      bit_width: 1
      description: WAITCFG
    - !Field
      name: WREN
      bit_offset: 12
      bit_width: 1
      description: WREN
    - !Field
      name: WAITEN
      bit_offset: 13
      bit_width: 1
      description: WAITEN
    - !Field
      name: EXTMOD
      bit_offset: 14
      bit_width: 1
      description: EXTMOD
    - !Field
      name: ASYNCWAIT
      bit_offset: 15
      bit_width: 1
      description: ASYNCWAIT
    - !Field
      name: CPSIZE
      bit_offset: 16
      bit_width: 3
      description: CPSIZE
    - !Field
      name: CBURSTRW
      bit_offset: 19
      bit_width: 1
      description: CBURSTRW
    - !Field
      name: CCLKEN
      bit_offset: 20
      bit_width: 1
      description: CCLKEN
    - !Field
      name: WFDIS
      bit_offset: 21
      bit_width: 1
      description: WFDIS
    - !Field
      name: NBLSET
      bit_offset: 22
      bit_width: 2
      description: NBLSET
  - !Register
    name: BTR1
    addr: 0x4
    size_bits: 32
    description: SRAM/NOR-Flash chip-select timing register           1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DATAHLD
      bit_offset: 30
      bit_width: 2
      description: DATAHLD
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: ACCMOD
    - !Field
      name: DATLAT
      bit_offset: 24
      bit_width: 4
      description: DATLAT
    - !Field
      name: CLKDIV
      bit_offset: 20
      bit_width: 4
      description: CLKDIV
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: BUSTURN
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: DATAST
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: ADDHLD
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: ADDSET
  - !Register
    name: BCR2
    addr: 0x8
    size_bits: 32
    description: SRAM/NOR-Flash chip-select control register           2
    read_allowed: true
    write_allowed: true
    reset_value: 0x30d0
    fields:
    - !Field
      name: MBKEN
      bit_offset: 0
      bit_width: 1
      description: MBKEN
    - !Field
      name: MUXEN
      bit_offset: 1
      bit_width: 1
      description: MUXEN
    - !Field
      name: MTYP
      bit_offset: 2
      bit_width: 2
      description: MTYP
    - !Field
      name: MWID
      bit_offset: 4
      bit_width: 2
      description: MWID
    - !Field
      name: FACCEN
      bit_offset: 6
      bit_width: 1
      description: FACCEN
    - !Field
      name: BURSTEN
      bit_offset: 8
      bit_width: 1
      description: BURSTEN
    - !Field
      name: WAITPOL
      bit_offset: 9
      bit_width: 1
      description: WAITPOL
    - !Field
      name: WAITCFG
      bit_offset: 11
      bit_width: 1
      description: WAITCFG
    - !Field
      name: WREN
      bit_offset: 12
      bit_width: 1
      description: WREN
    - !Field
      name: WAITEN
      bit_offset: 13
      bit_width: 1
      description: WAITEN
    - !Field
      name: EXTMOD
      bit_offset: 14
      bit_width: 1
      description: EXTMOD
    - !Field
      name: ASYNCWAIT
      bit_offset: 15
      bit_width: 1
      description: ASYNCWAIT
    - !Field
      name: CPSIZE
      bit_offset: 16
      bit_width: 3
      description: CPSIZE
    - !Field
      name: CBURSTRW
      bit_offset: 19
      bit_width: 1
      description: CBURSTRW
    - !Field
      name: CCLKEN
      bit_offset: 20
      bit_width: 1
      description: CCLKEN
    - !Field
      name: WFDIS
      bit_offset: 21
      bit_width: 1
      description: WFDIS
    - !Field
      name: NBLSET
      bit_offset: 22
      bit_width: 2
      description: NBLSET
  - !Register
    name: BTR2
    addr: 0xc
    size_bits: 32
    description: SRAM/NOR-Flash chip-select timing register           2
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DATAHLD
      bit_offset: 30
      bit_width: 2
      description: DATAHLD
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: ACCMOD
    - !Field
      name: DATLAT
      bit_offset: 24
      bit_width: 4
      description: DATLAT
    - !Field
      name: CLKDIV
      bit_offset: 20
      bit_width: 4
      description: CLKDIV
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: BUSTURN
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: DATAST
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: ADDHLD
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: ADDSET
  - !Register
    name: BCR3
    addr: 0x10
    size_bits: 32
    description: SRAM/NOR-Flash chip-select control register           3
    read_allowed: true
    write_allowed: true
    reset_value: 0x30d0
    fields:
    - !Field
      name: MBKEN
      bit_offset: 0
      bit_width: 1
      description: MBKEN
    - !Field
      name: MUXEN
      bit_offset: 1
      bit_width: 1
      description: MUXEN
    - !Field
      name: MTYP
      bit_offset: 2
      bit_width: 2
      description: MTYP
    - !Field
      name: MWID
      bit_offset: 4
      bit_width: 2
      description: MWID
    - !Field
      name: FACCEN
      bit_offset: 6
      bit_width: 1
      description: FACCEN
    - !Field
      name: BURSTEN
      bit_offset: 8
      bit_width: 1
      description: BURSTEN
    - !Field
      name: WAITPOL
      bit_offset: 9
      bit_width: 1
      description: WAITPOL
    - !Field
      name: WAITCFG
      bit_offset: 11
      bit_width: 1
      description: WAITCFG
    - !Field
      name: WREN
      bit_offset: 12
      bit_width: 1
      description: WREN
    - !Field
      name: WAITEN
      bit_offset: 13
      bit_width: 1
      description: WAITEN
    - !Field
      name: EXTMOD
      bit_offset: 14
      bit_width: 1
      description: EXTMOD
    - !Field
      name: ASYNCWAIT
      bit_offset: 15
      bit_width: 1
      description: ASYNCWAIT
    - !Field
      name: CPSIZE
      bit_offset: 16
      bit_width: 3
      description: CPSIZE
    - !Field
      name: CBURSTRW
      bit_offset: 19
      bit_width: 1
      description: CBURSTRW
    - !Field
      name: CCLKEN
      bit_offset: 20
      bit_width: 1
      description: CCLKEN
    - !Field
      name: WFDIS
      bit_offset: 21
      bit_width: 1
      description: WFDIS
    - !Field
      name: NBLSET
      bit_offset: 22
      bit_width: 2
      description: NBLSET
  - !Register
    name: BTR3
    addr: 0x14
    size_bits: 32
    description: SRAM/NOR-Flash chip-select timing register           3
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DATAHLD
      bit_offset: 30
      bit_width: 2
      description: DATAHLD
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: ACCMOD
    - !Field
      name: DATLAT
      bit_offset: 24
      bit_width: 4
      description: DATLAT
    - !Field
      name: CLKDIV
      bit_offset: 20
      bit_width: 4
      description: CLKDIV
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: BUSTURN
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: DATAST
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: ADDHLD
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: ADDSET
  - !Register
    name: BCR4
    addr: 0x18
    size_bits: 32
    description: SRAM/NOR-Flash chip-select control register           4
    read_allowed: true
    write_allowed: true
    reset_value: 0x30d0
    fields:
    - !Field
      name: MBKEN
      bit_offset: 0
      bit_width: 1
      description: MBKEN
    - !Field
      name: MUXEN
      bit_offset: 1
      bit_width: 1
      description: MUXEN
    - !Field
      name: MTYP
      bit_offset: 2
      bit_width: 2
      description: MTYP
    - !Field
      name: MWID
      bit_offset: 4
      bit_width: 2
      description: MWID
    - !Field
      name: FACCEN
      bit_offset: 6
      bit_width: 1
      description: FACCEN
    - !Field
      name: BURSTEN
      bit_offset: 8
      bit_width: 1
      description: BURSTEN
    - !Field
      name: WAITPOL
      bit_offset: 9
      bit_width: 1
      description: WAITPOL
    - !Field
      name: WAITCFG
      bit_offset: 11
      bit_width: 1
      description: WAITCFG
    - !Field
      name: WREN
      bit_offset: 12
      bit_width: 1
      description: WREN
    - !Field
      name: WAITEN
      bit_offset: 13
      bit_width: 1
      description: WAITEN
    - !Field
      name: EXTMOD
      bit_offset: 14
      bit_width: 1
      description: EXTMOD
    - !Field
      name: ASYNCWAIT
      bit_offset: 15
      bit_width: 1
      description: ASYNCWAIT
    - !Field
      name: CPSIZE
      bit_offset: 16
      bit_width: 3
      description: CPSIZE
    - !Field
      name: CBURSTRW
      bit_offset: 19
      bit_width: 1
      description: CBURSTRW
    - !Field
      name: CCLKEN
      bit_offset: 20
      bit_width: 1
      description: CCLKEN
    - !Field
      name: WFDIS
      bit_offset: 21
      bit_width: 1
      description: WFDIS
    - !Field
      name: NBLSET
      bit_offset: 22
      bit_width: 2
      description: NBLSET
  - !Register
    name: BTR4
    addr: 0x1c
    size_bits: 32
    description: SRAM/NOR-Flash chip-select timing register           4
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DATAHLD
      bit_offset: 30
      bit_width: 2
      description: DATAHLD
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: ACCMOD
    - !Field
      name: DATLAT
      bit_offset: 24
      bit_width: 4
      description: DATLAT
    - !Field
      name: CLKDIV
      bit_offset: 20
      bit_width: 4
      description: CLKDIV
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: BUSTURN
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: DATAST
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: ADDHLD
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: ADDSET
  - !Register
    name: PCSCNTR
    addr: 0x20
    size_bits: 32
    description: PSRAM chip select counter           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSCOUNT
      bit_offset: 0
      bit_width: 16
      description: CSCOUNT
    - !Field
      name: CNTB1EN
      bit_offset: 16
      bit_width: 1
      description: CNTB1EN
    - !Field
      name: CNTB2EN
      bit_offset: 17
      bit_width: 1
      description: CNTB2EN
    - !Field
      name: CNTB3EN
      bit_offset: 18
      bit_width: 1
      description: CNTB3EN
    - !Field
      name: CNTB4EN
      bit_offset: 19
      bit_width: 1
      description: CNTB4EN
  - !Register
    name: PCR
    addr: 0x80
    size_bits: 32
    description: PC Card/NAND Flash control register           3
    read_allowed: true
    write_allowed: true
    reset_value: 0x18
    fields:
    - !Field
      name: ECCPS
      bit_offset: 17
      bit_width: 3
      description: ECCPS
    - !Field
      name: TAR
      bit_offset: 13
      bit_width: 4
      description: TAR
    - !Field
      name: TCLR
      bit_offset: 9
      bit_width: 4
      description: TCLR
    - !Field
      name: ECCEN
      bit_offset: 6
      bit_width: 1
      description: ECCEN
    - !Field
      name: PWID
      bit_offset: 4
      bit_width: 2
      description: PWID
    - !Field
      name: PTYP
      bit_offset: 3
      bit_width: 1
      description: PTYP
    - !Field
      name: PBKEN
      bit_offset: 2
      bit_width: 1
      description: PBKEN
    - !Field
      name: PWAITEN
      bit_offset: 1
      bit_width: 1
      description: PWAITEN
  - !Register
    name: SR
    addr: 0x84
    size_bits: 32
    description: FIFO status and interrupt register           3
    reset_value: 0x40
    fields:
    - !Field
      name: FEMPT
      bit_offset: 6
      bit_width: 1
      description: FEMPT
      read_allowed: true
      write_allowed: false
    - !Field
      name: IFEN
      bit_offset: 5
      bit_width: 1
      description: IFEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: ILEN
      bit_offset: 4
      bit_width: 1
      description: ILEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: IREN
      bit_offset: 3
      bit_width: 1
      description: IREN
      read_allowed: true
      write_allowed: true
    - !Field
      name: IFS
      bit_offset: 2
      bit_width: 1
      description: IFS
      read_allowed: true
      write_allowed: true
    - !Field
      name: ILS
      bit_offset: 1
      bit_width: 1
      description: ILS
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRS
      bit_offset: 0
      bit_width: 1
      description: IRS
      read_allowed: true
      write_allowed: true
  - !Register
    name: PMEM
    addr: 0x88
    size_bits: 32
    description: Common memory space timing register           3
    read_allowed: true
    write_allowed: true
    reset_value: 0xfcfcfcfc
    fields:
    - !Field
      name: MEMHIZx
      bit_offset: 24
      bit_width: 8
      description: MEMHIZx
    - !Field
      name: MEMHOLDx
      bit_offset: 16
      bit_width: 8
      description: MEMHOLDx
    - !Field
      name: MEMWAITx
      bit_offset: 8
      bit_width: 8
      description: MEMWAITx
    - !Field
      name: MEMSETx
      bit_offset: 0
      bit_width: 8
      description: MEMSETx
  - !Register
    name: PATT
    addr: 0x8c
    size_bits: 32
    description: Attribute memory space timing register           3
    read_allowed: true
    write_allowed: true
    reset_value: 0xfcfcfcfc
    fields:
    - !Field
      name: ATTHIZx
      bit_offset: 24
      bit_width: 8
      description: ATTHIZx
    - !Field
      name: ATTHOLDx
      bit_offset: 16
      bit_width: 8
      description: ATTHOLDx
    - !Field
      name: ATTWAITx
      bit_offset: 8
      bit_width: 8
      description: ATTWAITx
    - !Field
      name: ATTSETx
      bit_offset: 0
      bit_width: 8
      description: ATTSETx
  - !Register
    name: ECCR
    addr: 0x94
    size_bits: 32
    description: ECC result register 3
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ECCx
      bit_offset: 0
      bit_width: 32
      description: ECCx
  - !Register
    name: BWTR1
    addr: 0x104
    size_bits: 32
    description: SRAM/NOR-Flash write timing registers           1
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffff
    fields:
    - !Field
      name: DATAHLD
      bit_offset: 30
      bit_width: 2
      description: DATAHLD
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: ACCMOD
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: BUSTURN
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: DATAST
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: ADDHLD
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: ADDSET
  - !Register
    name: BWTR2
    addr: 0x10c
    size_bits: 32
    description: SRAM/NOR-Flash write timing registers           2
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffff
    fields:
    - !Field
      name: DATAHLD
      bit_offset: 30
      bit_width: 2
      description: DATAHLD
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: ACCMOD
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: BUSTURN
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: DATAST
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: ADDHLD
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: ADDSET
  - !Register
    name: BWTR3
    addr: 0x114
    size_bits: 32
    description: SRAM/NOR-Flash write timing registers           3
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffff
    fields:
    - !Field
      name: DATAHLD
      bit_offset: 30
      bit_width: 2
      description: DATAHLD
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: ACCMOD
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: BUSTURN
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: DATAST
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: ADDHLD
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: ADDSET
  - !Register
    name: BWTR4
    addr: 0x11c
    size_bits: 32
    description: SRAM/NOR-Flash write timing registers           4
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffff
    fields:
    - !Field
      name: DATAHLD
      bit_offset: 30
      bit_width: 2
      description: DATAHLD
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: ACCMOD
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: BUSTURN
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: DATAST
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: ADDHLD
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: ADDSET
- !Module
  name: DMA1
  description: DMA controller
  base_addr: 0x40020000
  size: 0x400
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: interrupt status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF8
      bit_offset: 31
      bit_width: 1
      description: TEIF8
    - !Field
      name: HTIF8
      bit_offset: 30
      bit_width: 1
      description: HTIF8
    - !Field
      name: TCIF8
      bit_offset: 29
      bit_width: 1
      description: TCIF8
    - !Field
      name: GIF8
      bit_offset: 28
      bit_width: 1
      description: GIF8
    - !Field
      name: TEIF7
      bit_offset: 27
      bit_width: 1
      description: TEIF7
    - !Field
      name: HTIF7
      bit_offset: 26
      bit_width: 1
      description: HTIF7
    - !Field
      name: TCIF7
      bit_offset: 25
      bit_width: 1
      description: TCIF7
    - !Field
      name: GIF7
      bit_offset: 24
      bit_width: 1
      description: GIF7
    - !Field
      name: TEIF6
      bit_offset: 23
      bit_width: 1
      description: TEIF6
    - !Field
      name: HTIF6
      bit_offset: 22
      bit_width: 1
      description: HTIF6
    - !Field
      name: TCIF6
      bit_offset: 21
      bit_width: 1
      description: TCIF6
    - !Field
      name: GIF6
      bit_offset: 20
      bit_width: 1
      description: GIF6
    - !Field
      name: TEIF5
      bit_offset: 19
      bit_width: 1
      description: TEIF5
    - !Field
      name: HTIF5
      bit_offset: 18
      bit_width: 1
      description: HTIF5
    - !Field
      name: TCIF5
      bit_offset: 17
      bit_width: 1
      description: TCIF5
    - !Field
      name: GIF5
      bit_offset: 16
      bit_width: 1
      description: GIF5
    - !Field
      name: TEIF4
      bit_offset: 15
      bit_width: 1
      description: TEIF4
    - !Field
      name: HTIF4
      bit_offset: 14
      bit_width: 1
      description: HTIF4
    - !Field
      name: TCIF4
      bit_offset: 13
      bit_width: 1
      description: TCIF4
    - !Field
      name: GIF4
      bit_offset: 12
      bit_width: 1
      description: GIF4
    - !Field
      name: TEIF3
      bit_offset: 11
      bit_width: 1
      description: TEIF3
    - !Field
      name: HTIF3
      bit_offset: 10
      bit_width: 1
      description: HTIF3
    - !Field
      name: TCIF3
      bit_offset: 9
      bit_width: 1
      description: TCIF3
    - !Field
      name: GIF3
      bit_offset: 8
      bit_width: 1
      description: GIF3
    - !Field
      name: TEIF2
      bit_offset: 7
      bit_width: 1
      description: TEIF2
    - !Field
      name: HTIF2
      bit_offset: 6
      bit_width: 1
      description: HTIF2
    - !Field
      name: TCIF2
      bit_offset: 5
      bit_width: 1
      description: TCIF2
    - !Field
      name: GIF2
      bit_offset: 4
      bit_width: 1
      description: GIF2
    - !Field
      name: TEIF1
      bit_offset: 3
      bit_width: 1
      description: TEIF1
    - !Field
      name: HTIF1
      bit_offset: 2
      bit_width: 1
      description: HTIF1
    - !Field
      name: TCIF1
      bit_offset: 1
      bit_width: 1
      description: TCIF1
    - !Field
      name: GIF1
      bit_offset: 0
      bit_width: 1
      description: GIF1
  - !Register
    name: IFCR
    addr: 0x4
    size_bits: 32
    description: DMA interrupt flag clear           register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TEIF8
      bit_offset: 31
      bit_width: 1
      description: TEIF8
    - !Field
      name: HTIF8
      bit_offset: 30
      bit_width: 1
      description: HTIF8
    - !Field
      name: TCIF8
      bit_offset: 29
      bit_width: 1
      description: TCIF8
    - !Field
      name: GIF8
      bit_offset: 28
      bit_width: 1
      description: GIF8
    - !Field
      name: TEIF7
      bit_offset: 27
      bit_width: 1
      description: TEIF7
    - !Field
      name: HTIF7
      bit_offset: 26
      bit_width: 1
      description: HTIF7
    - !Field
      name: TCIF7
      bit_offset: 25
      bit_width: 1
      description: TCIF7
    - !Field
      name: GIF7
      bit_offset: 24
      bit_width: 1
      description: GIF7
    - !Field
      name: TEIF6
      bit_offset: 23
      bit_width: 1
      description: TEIF6
    - !Field
      name: HTIF6
      bit_offset: 22
      bit_width: 1
      description: HTIF6
    - !Field
      name: TCIF6
      bit_offset: 21
      bit_width: 1
      description: TCIF6
    - !Field
      name: GIF6
      bit_offset: 20
      bit_width: 1
      description: GIF6
    - !Field
      name: TEIF5
      bit_offset: 19
      bit_width: 1
      description: TEIF5
    - !Field
      name: HTIF5
      bit_offset: 18
      bit_width: 1
      description: HTIF5
    - !Field
      name: TCIF5
      bit_offset: 17
      bit_width: 1
      description: TCIF5
    - !Field
      name: GIF5
      bit_offset: 16
      bit_width: 1
      description: GIF5
    - !Field
      name: TEIF4
      bit_offset: 15
      bit_width: 1
      description: TEIF4
    - !Field
      name: HTIF4
      bit_offset: 14
      bit_width: 1
      description: HTIF4
    - !Field
      name: TCIF4
      bit_offset: 13
      bit_width: 1
      description: TCIF4
    - !Field
      name: GIF4
      bit_offset: 12
      bit_width: 1
      description: GIF4
    - !Field
      name: TEIF3
      bit_offset: 11
      bit_width: 1
      description: TEIF3
    - !Field
      name: HTIF3
      bit_offset: 10
      bit_width: 1
      description: HTIF3
    - !Field
      name: TCIF3
      bit_offset: 9
      bit_width: 1
      description: TCIF3
    - !Field
      name: GIF3
      bit_offset: 8
      bit_width: 1
      description: GIF3
    - !Field
      name: TEIF2
      bit_offset: 7
      bit_width: 1
      description: TEIF2
    - !Field
      name: HTIF2
      bit_offset: 6
      bit_width: 1
      description: HTIF2
    - !Field
      name: TCIF2
      bit_offset: 5
      bit_width: 1
      description: TCIF2
    - !Field
      name: GIF2
      bit_offset: 4
      bit_width: 1
      description: GIF2
    - !Field
      name: TEIF1
      bit_offset: 3
      bit_width: 1
      description: TEIF1
    - !Field
      name: HTIF1
      bit_offset: 2
      bit_width: 1
      description: HTIF1
    - !Field
      name: TCIF1
      bit_offset: 1
      bit_width: 1
      description: TCIF1
    - !Field
      name: GIF1
      bit_offset: 0
      bit_width: 1
      description: GIF1
  - !Register
    name: CCR1
    addr: 0x8
    size_bits: 32
    description: DMA channel 1 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CCR2
    addr: 0x1c
    size_bits: 32
    description: DMA channel 2 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CCR3
    addr: 0x30
    size_bits: 32
    description: DMA channel 3 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CCR4
    addr: 0x44
    size_bits: 32
    description: DMA channel 3 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CCR5
    addr: 0x58
    size_bits: 32
    description: DMA channel 4 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CCR6
    addr: 0x6c
    size_bits: 32
    description: DMA channel 5 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CCR7
    addr: 0x80
    size_bits: 32
    description: DMA channel 6 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CCR8
    addr: 0x94
    size_bits: 32
    description: DMA channel 7 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CNDTR1
    addr: 0xc
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CNDTR2
    addr: 0x20
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CNDTR3
    addr: 0x34
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CNDTR4
    addr: 0x48
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CNDTR5
    addr: 0x5c
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CNDTR6
    addr: 0x70
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CNDTR7
    addr: 0x84
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CNDTR8
    addr: 0x98
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CPAR1
    addr: 0x10
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CPAR2
    addr: 0x24
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CPAR3
    addr: 0x38
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CPAR4
    addr: 0x4c
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CPAR5
    addr: 0x60
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CPAR6
    addr: 0x74
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CPAR7
    addr: 0x88
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CPAR8
    addr: 0x9c
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CMAR1
    addr: 0x14
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
  - !Register
    name: CMAR2
    addr: 0x28
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
  - !Register
    name: CMAR3
    addr: 0x3c
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
  - !Register
    name: CMAR4
    addr: 0x50
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
  - !Register
    name: CMAR5
    addr: 0x64
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
  - !Register
    name: CMAR6
    addr: 0x78
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
  - !Register
    name: CMAR7
    addr: 0x8c
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
  - !Register
    name: CMAR8
    addr: 0xa0
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
- !Module
  name: DMA2
  description: DMA controller
  base_addr: 0x40020400
  size: 0x400
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: interrupt status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF8
      bit_offset: 31
      bit_width: 1
      description: TEIF8
    - !Field
      name: HTIF8
      bit_offset: 30
      bit_width: 1
      description: HTIF8
    - !Field
      name: TCIF8
      bit_offset: 29
      bit_width: 1
      description: TCIF8
    - !Field
      name: GIF8
      bit_offset: 28
      bit_width: 1
      description: GIF8
    - !Field
      name: TEIF7
      bit_offset: 27
      bit_width: 1
      description: TEIF7
    - !Field
      name: HTIF7
      bit_offset: 26
      bit_width: 1
      description: HTIF7
    - !Field
      name: TCIF7
      bit_offset: 25
      bit_width: 1
      description: TCIF7
    - !Field
      name: GIF7
      bit_offset: 24
      bit_width: 1
      description: GIF7
    - !Field
      name: TEIF6
      bit_offset: 23
      bit_width: 1
      description: TEIF6
    - !Field
      name: HTIF6
      bit_offset: 22
      bit_width: 1
      description: HTIF6
    - !Field
      name: TCIF6
      bit_offset: 21
      bit_width: 1
      description: TCIF6
    - !Field
      name: GIF6
      bit_offset: 20
      bit_width: 1
      description: GIF6
    - !Field
      name: TEIF5
      bit_offset: 19
      bit_width: 1
      description: TEIF5
    - !Field
      name: HTIF5
      bit_offset: 18
      bit_width: 1
      description: HTIF5
    - !Field
      name: TCIF5
      bit_offset: 17
      bit_width: 1
      description: TCIF5
    - !Field
      name: GIF5
      bit_offset: 16
      bit_width: 1
      description: GIF5
    - !Field
      name: TEIF4
      bit_offset: 15
      bit_width: 1
      description: TEIF4
    - !Field
      name: HTIF4
      bit_offset: 14
      bit_width: 1
      description: HTIF4
    - !Field
      name: TCIF4
      bit_offset: 13
      bit_width: 1
      description: TCIF4
    - !Field
      name: GIF4
      bit_offset: 12
      bit_width: 1
      description: GIF4
    - !Field
      name: TEIF3
      bit_offset: 11
      bit_width: 1
      description: TEIF3
    - !Field
      name: HTIF3
      bit_offset: 10
      bit_width: 1
      description: HTIF3
    - !Field
      name: TCIF3
      bit_offset: 9
      bit_width: 1
      description: TCIF3
    - !Field
      name: GIF3
      bit_offset: 8
      bit_width: 1
      description: GIF3
    - !Field
      name: TEIF2
      bit_offset: 7
      bit_width: 1
      description: TEIF2
    - !Field
      name: HTIF2
      bit_offset: 6
      bit_width: 1
      description: HTIF2
    - !Field
      name: TCIF2
      bit_offset: 5
      bit_width: 1
      description: TCIF2
    - !Field
      name: GIF2
      bit_offset: 4
      bit_width: 1
      description: GIF2
    - !Field
      name: TEIF1
      bit_offset: 3
      bit_width: 1
      description: TEIF1
    - !Field
      name: HTIF1
      bit_offset: 2
      bit_width: 1
      description: HTIF1
    - !Field
      name: TCIF1
      bit_offset: 1
      bit_width: 1
      description: TCIF1
    - !Field
      name: GIF1
      bit_offset: 0
      bit_width: 1
      description: GIF1
  - !Register
    name: IFCR
    addr: 0x4
    size_bits: 32
    description: DMA interrupt flag clear           register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TEIF8
      bit_offset: 31
      bit_width: 1
      description: TEIF8
    - !Field
      name: HTIF8
      bit_offset: 30
      bit_width: 1
      description: HTIF8
    - !Field
      name: TCIF8
      bit_offset: 29
      bit_width: 1
      description: TCIF8
    - !Field
      name: GIF8
      bit_offset: 28
      bit_width: 1
      description: GIF8
    - !Field
      name: TEIF7
      bit_offset: 27
      bit_width: 1
      description: TEIF7
    - !Field
      name: HTIF7
      bit_offset: 26
      bit_width: 1
      description: HTIF7
    - !Field
      name: TCIF7
      bit_offset: 25
      bit_width: 1
      description: TCIF7
    - !Field
      name: GIF7
      bit_offset: 24
      bit_width: 1
      description: GIF7
    - !Field
      name: TEIF6
      bit_offset: 23
      bit_width: 1
      description: TEIF6
    - !Field
      name: HTIF6
      bit_offset: 22
      bit_width: 1
      description: HTIF6
    - !Field
      name: TCIF6
      bit_offset: 21
      bit_width: 1
      description: TCIF6
    - !Field
      name: GIF6
      bit_offset: 20
      bit_width: 1
      description: GIF6
    - !Field
      name: TEIF5
      bit_offset: 19
      bit_width: 1
      description: TEIF5
    - !Field
      name: HTIF5
      bit_offset: 18
      bit_width: 1
      description: HTIF5
    - !Field
      name: TCIF5
      bit_offset: 17
      bit_width: 1
      description: TCIF5
    - !Field
      name: GIF5
      bit_offset: 16
      bit_width: 1
      description: GIF5
    - !Field
      name: TEIF4
      bit_offset: 15
      bit_width: 1
      description: TEIF4
    - !Field
      name: HTIF4
      bit_offset: 14
      bit_width: 1
      description: HTIF4
    - !Field
      name: TCIF4
      bit_offset: 13
      bit_width: 1
      description: TCIF4
    - !Field
      name: GIF4
      bit_offset: 12
      bit_width: 1
      description: GIF4
    - !Field
      name: TEIF3
      bit_offset: 11
      bit_width: 1
      description: TEIF3
    - !Field
      name: HTIF3
      bit_offset: 10
      bit_width: 1
      description: HTIF3
    - !Field
      name: TCIF3
      bit_offset: 9
      bit_width: 1
      description: TCIF3
    - !Field
      name: GIF3
      bit_offset: 8
      bit_width: 1
      description: GIF3
    - !Field
      name: TEIF2
      bit_offset: 7
      bit_width: 1
      description: TEIF2
    - !Field
      name: HTIF2
      bit_offset: 6
      bit_width: 1
      description: HTIF2
    - !Field
      name: TCIF2
      bit_offset: 5
      bit_width: 1
      description: TCIF2
    - !Field
      name: GIF2
      bit_offset: 4
      bit_width: 1
      description: GIF2
    - !Field
      name: TEIF1
      bit_offset: 3
      bit_width: 1
      description: TEIF1
    - !Field
      name: HTIF1
      bit_offset: 2
      bit_width: 1
      description: HTIF1
    - !Field
      name: TCIF1
      bit_offset: 1
      bit_width: 1
      description: TCIF1
    - !Field
      name: GIF1
      bit_offset: 0
      bit_width: 1
      description: GIF1
  - !Register
    name: CCR1
    addr: 0x8
    size_bits: 32
    description: DMA channel 1 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CCR2
    addr: 0x1c
    size_bits: 32
    description: DMA channel 2 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CCR3
    addr: 0x30
    size_bits: 32
    description: DMA channel 3 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CCR4
    addr: 0x44
    size_bits: 32
    description: DMA channel 3 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CCR5
    addr: 0x58
    size_bits: 32
    description: DMA channel 4 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CCR6
    addr: 0x6c
    size_bits: 32
    description: DMA channel 5 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CCR7
    addr: 0x80
    size_bits: 32
    description: DMA channel 6 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CCR8
    addr: 0x94
    size_bits: 32
    description: DMA channel 7 configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: TCIE
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: HTIE
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: TEIE
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: CIRC
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: PINC
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: MINC
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: PSIZE
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: MSIZE
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: PL
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: MEM2MEM
  - !Register
    name: CNDTR1
    addr: 0xc
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CNDTR2
    addr: 0x20
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CNDTR3
    addr: 0x34
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CNDTR4
    addr: 0x48
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CNDTR5
    addr: 0x5c
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CNDTR6
    addr: 0x70
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CNDTR7
    addr: 0x84
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CNDTR8
    addr: 0x98
    size_bits: 32
    description: channel x number of data to transfer           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: Number of data items to               transfer
  - !Register
    name: CPAR1
    addr: 0x10
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CPAR2
    addr: 0x24
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CPAR3
    addr: 0x38
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CPAR4
    addr: 0x4c
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CPAR5
    addr: 0x60
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CPAR6
    addr: 0x74
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CPAR7
    addr: 0x88
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CPAR8
    addr: 0x9c
    size_bits: 32
    description: DMA channel x peripheral address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: CMAR1
    addr: 0x14
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
  - !Register
    name: CMAR2
    addr: 0x28
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
  - !Register
    name: CMAR3
    addr: 0x3c
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
  - !Register
    name: CMAR4
    addr: 0x50
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
  - !Register
    name: CMAR5
    addr: 0x64
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
  - !Register
    name: CMAR6
    addr: 0x78
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
  - !Register
    name: CMAR7
    addr: 0x8c
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
  - !Register
    name: CMAR8
    addr: 0xa0
    size_bits: 32
    description: DMA channel x memory address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: Memory 1 address (used in case of Double               buffer mode)
- !Module
  name: DMAMUX
  description: DMAMUX
  base_addr: 0x40020800
  size: 0x400
  registers:
  - !Register
    name: C0CR
    addr: 0x0
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C1CR
    addr: 0x4
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C2CR
    addr: 0x8
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C3CR
    addr: 0xc
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C4CR
    addr: 0x10
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C5CR
    addr: 0x14
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C6CR
    addr: 0x18
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C7CR
    addr: 0x1c
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C8CR
    addr: 0x20
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C9CR
    addr: 0x24
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C10CR
    addr: 0x28
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C11CR
    addr: 0x2c
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C12CR
    addr: 0x30
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C13CR
    addr: 0x34
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C14CR
    addr: 0x38
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: C15CR
    addr: 0x3c
    size_bits: 32
    description: DMAMux - DMA request line multiplexer           channel x control
      register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 7
      description: Input DMA request line               selected
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at synchronization               event overrun
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: Event generation               enable/disable
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: Synchronous operating mode               enable/disable
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: 'Synchronization event type selector               Defines the
        synchronization event on the selected               synchronization input:'
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to forward               Defines the number
        of DMA requests forwarded before               output event is generated.
        In synchronous mode, it               also defines the number of DMA requests
        to forward               after a synchronization event, then stop forwarding.               The
        actual number of DMA requests forwarded is               NBREQ+1. Note: This
        field can only be written when               both SE and EGE bits are reset.'
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: Synchronization input               selected
  - !Register
    name: RG0CR
    addr: 0x100
    size_bits: 32
    description: DMAMux - DMA request generator channel x           control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: DMA request trigger input               selected
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at trigger event               overrun
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: DMA request generator channel               enable/disable
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: DMA request generator trigger event type               selection
        Defines the trigger event on the selected               DMA request trigger
        input
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to generate               Defines the number
        of DMA requests generated after a               trigger event, then stop generating.
        The actual               number of generated DMA requests is GNBREQ+1. Note:               This
        field can only be written when GE bit is               reset.'
  - !Register
    name: RG1CR
    addr: 0x104
    size_bits: 32
    description: DMAMux - DMA request generator channel x           control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: DMA request trigger input               selected
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at trigger event               overrun
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: DMA request generator channel               enable/disable
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: DMA request generator trigger event type               selection
        Defines the trigger event on the selected               DMA request trigger
        input
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to generate               Defines the number
        of DMA requests generated after a               trigger event, then stop generating.
        The actual               number of generated DMA requests is GNBREQ+1. Note:               This
        field can only be written when GE bit is               reset.'
  - !Register
    name: RG2CR
    addr: 0x108
    size_bits: 32
    description: DMAMux - DMA request generator channel x           control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: DMA request trigger input               selected
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at trigger event               overrun
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: DMA request generator channel               enable/disable
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: DMA request generator trigger event type               selection
        Defines the trigger event on the selected               DMA request trigger
        input
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to generate               Defines the number
        of DMA requests generated after a               trigger event, then stop generating.
        The actual               number of generated DMA requests is GNBREQ+1. Note:               This
        field can only be written when GE bit is               reset.'
  - !Register
    name: RG3CR
    addr: 0x10c
    size_bits: 32
    description: DMAMux - DMA request generator channel x           control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: DMA request trigger input               selected
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: Interrupt enable at trigger event               overrun
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: DMA request generator channel               enable/disable
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: DMA request generator trigger event type               selection
        Defines the trigger event on the selected               DMA request trigger
        input
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: 'Number of DMA requests to generate               Defines the number
        of DMA requests generated after a               trigger event, then stop generating.
        The actual               number of generated DMA requests is GNBREQ+1. Note:               This
        field can only be written when GE bit is               reset.'
  - !Register
    name: RGSR
    addr: 0x140
    size_bits: 32
    description: DMAMux - DMA request generator status           register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OF
      bit_offset: 0
      bit_width: 4
      description: Trigger event overrun flag The flag is               set when a
        trigger event occurs on DMA request               generator channel x, while
        the DMA request generator               counter value is lower than GNBREQ.
        The flag is               cleared by writing 1 to the corresponding COFx bit
        in               DMAMUX_RGCFR register.
  - !Register
    name: RGCFR
    addr: 0x144
    size_bits: 32
    description: DMAMux - DMA request generator clear flag           register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: COF
      bit_offset: 0
      bit_width: 4
      description: Clear trigger event overrun flag Upon               setting, this
        bit clears the corresponding overrun               flag OFx in the DMAMUX_RGCSR
        register.
  - !Register
    name: CSR
    addr: 0x80
    size_bits: 32
    description: DMAMUX request line multiplexer interrupt           channel status
      register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SOF
      bit_offset: 0
      bit_width: 16
      description: Synchronization overrun event               flag
  - !Register
    name: CFR
    addr: 0x84
    size_bits: 32
    description: DMAMUX request line multiplexer interrupt           clear flag register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CSOF
      bit_offset: 0
      bit_width: 16
      description: Clear synchronization overrun event               flag
- !Module
  name: SYSCFG
  description: System configuration controller
  base_addr: 0x40010000
  size: 0x2a
  registers:
  - !Register
    name: MEMRMP
    addr: 0x0
    size_bits: 32
    description: Remap Memory register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MEM_MODE
      bit_offset: 0
      bit_width: 3
      description: Memory mapping selection
    - !Field
      name: FB_mode
      bit_offset: 8
      bit_width: 1
      description: User Flash Bank mode
  - !Register
    name: CFGR1
    addr: 0x4
    size_bits: 32
    description: peripheral mode configuration           register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7c000001
    fields:
    - !Field
      name: BOOSTEN
      bit_offset: 8
      bit_width: 1
      description: BOOSTEN
    - !Field
      name: ANASWVDD
      bit_offset: 9
      bit_width: 1
      description: GPIO analog switch control voltage               selection
    - !Field
      name: I2C_PB6_FMP
      bit_offset: 16
      bit_width: 1
      description: FM+ drive capability on               PB6
    - !Field
      name: I2C_PB7_FMP
      bit_offset: 17
      bit_width: 1
      description: FM+ drive capability on               PB6
    - !Field
      name: I2C_PB8_FMP
      bit_offset: 18
      bit_width: 1
      description: FM+ drive capability on               PB6
    - !Field
      name: I2C_PB9_FMP
      bit_offset: 19
      bit_width: 1
      description: FM+ drive capability on               PB6
    - !Field
      name: I2C1_FMP
      bit_offset: 20
      bit_width: 1
      description: I2C1 FM+ drive capability               enable
    - !Field
      name: I2C2_FMP
      bit_offset: 21
      bit_width: 1
      description: I2C1 FM+ drive capability               enable
    - !Field
      name: I2C3_FMP
      bit_offset: 22
      bit_width: 1
      description: I2C1 FM+ drive capability               enable
    - !Field
      name: I2C4_FMP
      bit_offset: 23
      bit_width: 1
      description: I2C1 FM+ drive capability               enable
    - !Field
      name: FPU_IE
      bit_offset: 26
      bit_width: 6
      description: FPU Interrupts Enable
  - !Register
    name: EXTICR1
    addr: 0x8
    size_bits: 32
    description: external interrupt configuration register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXTI3
      bit_offset: 12
      bit_width: 4
      description: EXTI x configuration (x = 0 to               3)
    - !Field
      name: EXTI2
      bit_offset: 8
      bit_width: 4
      description: EXTI x configuration (x = 0 to               3)
    - !Field
      name: EXTI1
      bit_offset: 4
      bit_width: 4
      description: EXTI x configuration (x = 0 to               3)
    - !Field
      name: EXTI0
      bit_offset: 0
      bit_width: 4
      description: EXTI x configuration (x = 0 to               3)
  - !Register
    name: EXTICR2
    addr: 0xc
    size_bits: 32
    description: external interrupt configuration register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXTI7
      bit_offset: 12
      bit_width: 4
      description: EXTI x configuration (x = 4 to               7)
    - !Field
      name: EXTI6
      bit_offset: 8
      bit_width: 4
      description: EXTI x configuration (x = 4 to               7)
    - !Field
      name: EXTI5
      bit_offset: 4
      bit_width: 4
      description: EXTI x configuration (x = 4 to               7)
    - !Field
      name: EXTI4
      bit_offset: 0
      bit_width: 4
      description: EXTI x configuration (x = 4 to               7)
  - !Register
    name: EXTICR3
    addr: 0x10
    size_bits: 32
    description: external interrupt configuration register           3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXTI11
      bit_offset: 12
      bit_width: 4
      description: EXTI x configuration (x = 8 to               11)
    - !Field
      name: EXTI10
      bit_offset: 8
      bit_width: 4
      description: EXTI10
    - !Field
      name: EXTI9
      bit_offset: 4
      bit_width: 4
      description: EXTI x configuration (x = 8 to               11)
    - !Field
      name: EXTI8
      bit_offset: 0
      bit_width: 4
      description: EXTI x configuration (x = 8 to               11)
  - !Register
    name: EXTICR4
    addr: 0x14
    size_bits: 32
    description: external interrupt configuration register           4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXTI15
      bit_offset: 12
      bit_width: 4
      description: EXTI x configuration (x = 12 to               15)
    - !Field
      name: EXTI14
      bit_offset: 8
      bit_width: 4
      description: EXTI x configuration (x = 12 to               15)
    - !Field
      name: EXTI13
      bit_offset: 4
      bit_width: 4
      description: EXTI x configuration (x = 12 to               15)
    - !Field
      name: EXTI12
      bit_offset: 0
      bit_width: 4
      description: EXTI x configuration (x = 12 to               15)
  - !Register
    name: SCSR
    addr: 0x18
    size_bits: 32
    description: CCM SRAM control and status           register
    fields:
    - !Field
      name: CCMER
      bit_offset: 0
      bit_width: 1
      description: CCM SRAM Erase
      read_allowed: true
      write_allowed: true
    - !Field
      name: CCMBSY
      bit_offset: 1
      bit_width: 1
      description: CCM SRAM busy by erase operation
      read_allowed: true
      write_allowed: false
  - !Register
    name: CFGR2
    addr: 0x1c
    size_bits: 32
    description: configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLL
      bit_offset: 0
      bit_width: 1
      description: Core Lockup Lock
    - !Field
      name: SPL
      bit_offset: 1
      bit_width: 1
      description: SRAM Parity Lock
    - !Field
      name: PVDL
      bit_offset: 2
      bit_width: 1
      description: PVD Lock
    - !Field
      name: ECCL
      bit_offset: 3
      bit_width: 1
      description: ECC Lock
    - !Field
      name: SPF
      bit_offset: 8
      bit_width: 1
      description: SRAM Parity Flag
  - !Register
    name: SWPR
    addr: 0x20
    size_bits: 32
    description: SRAM Write protection register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: Page0_WP
      bit_offset: 0
      bit_width: 1
      description: Write protection
    - !Field
      name: Page1_WP
      bit_offset: 1
      bit_width: 1
      description: Write protection
    - !Field
      name: Page2_WP
      bit_offset: 2
      bit_width: 1
      description: Write protection
    - !Field
      name: Page3_WP
      bit_offset: 3
      bit_width: 1
      description: Write protection
    - !Field
      name: Page4_WP
      bit_offset: 4
      bit_width: 1
      description: Write protection
    - !Field
      name: Page5_WP
      bit_offset: 5
      bit_width: 1
      description: Write protection
    - !Field
      name: Page6_WP
      bit_offset: 6
      bit_width: 1
      description: Write protection
    - !Field
      name: Page7_WP
      bit_offset: 7
      bit_width: 1
      description: Write protection
    - !Field
      name: Page8_WP
      bit_offset: 8
      bit_width: 1
      description: Write protection
    - !Field
      name: Page9_WP
      bit_offset: 9
      bit_width: 1
      description: Write protection
    - !Field
      name: Page10_WP
      bit_offset: 10
      bit_width: 1
      description: Write protection
    - !Field
      name: Page11_WP
      bit_offset: 11
      bit_width: 1
      description: Write protection
    - !Field
      name: Page12_WP
      bit_offset: 12
      bit_width: 1
      description: Write protection
    - !Field
      name: Page13_WP
      bit_offset: 13
      bit_width: 1
      description: Write protection
    - !Field
      name: Page14_WP
      bit_offset: 14
      bit_width: 1
      description: Write protection
    - !Field
      name: Page15_WP
      bit_offset: 15
      bit_width: 1
      description: Write protection
    - !Field
      name: Page16_WP
      bit_offset: 16
      bit_width: 1
      description: Write protection
    - !Field
      name: Page17_WP
      bit_offset: 17
      bit_width: 1
      description: Write protection
    - !Field
      name: Page18_WP
      bit_offset: 18
      bit_width: 1
      description: Write protection
    - !Field
      name: Page19_WP
      bit_offset: 19
      bit_width: 1
      description: Write protection
    - !Field
      name: Page20_WP
      bit_offset: 20
      bit_width: 1
      description: Write protection
    - !Field
      name: Page21_WP
      bit_offset: 21
      bit_width: 1
      description: Write protection
    - !Field
      name: Page22_WP
      bit_offset: 22
      bit_width: 1
      description: Write protection
    - !Field
      name: Page23_WP
      bit_offset: 23
      bit_width: 1
      description: Write protection
    - !Field
      name: Page24_WP
      bit_offset: 24
      bit_width: 1
      description: Write protection
    - !Field
      name: Page25_WP
      bit_offset: 25
      bit_width: 1
      description: Write protection
    - !Field
      name: Page26_WP
      bit_offset: 26
      bit_width: 1
      description: Write protection
    - !Field
      name: Page27_WP
      bit_offset: 27
      bit_width: 1
      description: Write protection
    - !Field
      name: Page28_WP
      bit_offset: 28
      bit_width: 1
      description: Write protection
    - !Field
      name: Page29_WP
      bit_offset: 29
      bit_width: 1
      description: Write protection
    - !Field
      name: Page30_WP
      bit_offset: 30
      bit_width: 1
      description: Write protection
    - !Field
      name: Page31_WP
      bit_offset: 31
      bit_width: 1
      description: Write protection
  - !Register
    name: SKR
    addr: 0x24
    size_bits: 32
    description: SRAM2 Key Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: SRAM2 Key for software               erase
- !Module
  name: VREFBUF
  description: Voltage reference buffer
  base_addr: 0x40010030
  size: 0x1d0
  registers:
  - !Register
    name: VREFBUF_CSR
    addr: 0x0
    size_bits: 32
    description: VREF_BUF Control and Status           Register
    reset_value: 0x2
    fields:
    - !Field
      name: ENVR
      bit_offset: 0
      bit_width: 1
      description: Enable Voltage Reference
      read_allowed: true
      write_allowed: true
    - !Field
      name: HIZ
      bit_offset: 1
      bit_width: 1
      description: High impedence mode for the               VREF_BUF
      read_allowed: true
      write_allowed: true
    - !Field
      name: VRR
      bit_offset: 3
      bit_width: 1
      description: Voltage reference buffer ready
      read_allowed: true
      write_allowed: false
    - !Field
      name: VRS
      bit_offset: 4
      bit_width: 2
      description: Voltage reference scale
      read_allowed: true
      write_allowed: true
  - !Register
    name: VREFBUF_CCR
    addr: 0x4
    size_bits: 32
    description: VREF_BUF Calibration Control           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIM
      bit_offset: 0
      bit_width: 6
      description: Trimming code
- !Module
  name: COMP
  description: Comparator control and status register
  base_addr: 0x40010200
  size: 0x100
  registers:
  - !Register
    name: COMP_C1CSR
    addr: 0x0
    size_bits: 32
    description: Comparator control/status           register
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP_DEGLITCH_EN
      bit_offset: 1
      bit_width: 1
      description: COMP_DEGLITCH_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: INMSEL
      bit_offset: 4
      bit_width: 3
      description: INMSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: INPSEL
      bit_offset: 8
      bit_width: 1
      description: INPSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: POL
      bit_offset: 15
      bit_width: 1
      description: POL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST
      bit_offset: 16
      bit_width: 3
      description: HYST
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLANKSEL
      bit_offset: 19
      bit_width: 3
      description: BLANKSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRGEN
      bit_offset: 22
      bit_width: 1
      description: BRGEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCALEN
      bit_offset: 23
      bit_width: 1
      description: SCALEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: VALUE
      bit_offset: 30
      bit_width: 1
      description: VALUE
      read_allowed: true
      write_allowed: false
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMP_C2CSR
    addr: 0x4
    size_bits: 32
    description: Comparator control/status           register
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP_DEGLITCH_EN
      bit_offset: 1
      bit_width: 1
      description: COMP_DEGLITCH_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: INMSEL
      bit_offset: 4
      bit_width: 3
      description: INMSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: INPSEL
      bit_offset: 8
      bit_width: 1
      description: INPSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: POL
      bit_offset: 15
      bit_width: 1
      description: POL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST
      bit_offset: 16
      bit_width: 3
      description: HYST
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLANKSEL
      bit_offset: 19
      bit_width: 3
      description: BLANKSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRGEN
      bit_offset: 22
      bit_width: 1
      description: BRGEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCALEN
      bit_offset: 23
      bit_width: 1
      description: SCALEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: VALUE
      bit_offset: 30
      bit_width: 1
      description: VALUE
      read_allowed: true
      write_allowed: false
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMP_C3CSR
    addr: 0x8
    size_bits: 32
    description: Comparator control/status           register
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP_DEGLITCH_EN
      bit_offset: 1
      bit_width: 1
      description: COMP_DEGLITCH_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: INMSEL
      bit_offset: 4
      bit_width: 3
      description: INMSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: INPSEL
      bit_offset: 8
      bit_width: 1
      description: INPSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: POL
      bit_offset: 15
      bit_width: 1
      description: POL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST
      bit_offset: 16
      bit_width: 3
      description: HYST
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLANKSEL
      bit_offset: 19
      bit_width: 3
      description: BLANKSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRGEN
      bit_offset: 22
      bit_width: 1
      description: BRGEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCALEN
      bit_offset: 23
      bit_width: 1
      description: SCALEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: VALUE
      bit_offset: 30
      bit_width: 1
      description: VALUE
      read_allowed: true
      write_allowed: false
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMP_C4CSR
    addr: 0xc
    size_bits: 32
    description: Comparator control/status           register
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP_DEGLITCH_EN
      bit_offset: 1
      bit_width: 1
      description: COMP_DEGLITCH_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: INMSEL
      bit_offset: 4
      bit_width: 3
      description: INMSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: INPSEL
      bit_offset: 8
      bit_width: 1
      description: INPSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: POL
      bit_offset: 15
      bit_width: 1
      description: POL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST
      bit_offset: 16
      bit_width: 3
      description: HYST
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLANKSEL
      bit_offset: 19
      bit_width: 3
      description: BLANKSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRGEN
      bit_offset: 22
      bit_width: 1
      description: BRGEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCALEN
      bit_offset: 23
      bit_width: 1
      description: SCALEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: VALUE
      bit_offset: 30
      bit_width: 1
      description: VALUE
      read_allowed: true
      write_allowed: false
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMP_C5CSR
    addr: 0x10
    size_bits: 32
    description: Comparator control/status           register
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP_DEGLITCH_EN
      bit_offset: 1
      bit_width: 1
      description: COMP_DEGLITCH_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: INMSEL
      bit_offset: 4
      bit_width: 3
      description: INMSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: INPSEL
      bit_offset: 8
      bit_width: 1
      description: INPSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: POL
      bit_offset: 15
      bit_width: 1
      description: POL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST
      bit_offset: 16
      bit_width: 3
      description: HYST
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLANKSEL
      bit_offset: 19
      bit_width: 3
      description: BLANKSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRGEN
      bit_offset: 22
      bit_width: 1
      description: BRGEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCALEN
      bit_offset: 23
      bit_width: 1
      description: SCALEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: VALUE
      bit_offset: 30
      bit_width: 1
      description: VALUE
      read_allowed: true
      write_allowed: false
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMP_C6CSR
    addr: 0x14
    size_bits: 32
    description: Comparator control/status           register
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP_DEGLITCH_EN
      bit_offset: 1
      bit_width: 1
      description: COMP_DEGLITCH_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: INMSEL
      bit_offset: 4
      bit_width: 3
      description: INMSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: INPSEL
      bit_offset: 8
      bit_width: 1
      description: INPSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: POL
      bit_offset: 15
      bit_width: 1
      description: POL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST
      bit_offset: 16
      bit_width: 3
      description: HYST
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLANKSEL
      bit_offset: 19
      bit_width: 3
      description: BLANKSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRGEN
      bit_offset: 22
      bit_width: 1
      description: BRGEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCALEN
      bit_offset: 23
      bit_width: 1
      description: SCALEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: VALUE
      bit_offset: 30
      bit_width: 1
      description: VALUE
      read_allowed: true
      write_allowed: false
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMP_C7CSR
    addr: 0x18
    size_bits: 32
    description: Comparator control/status           register
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP_DEGLITCH_EN
      bit_offset: 1
      bit_width: 1
      description: COMP_DEGLITCH_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: INMSEL
      bit_offset: 4
      bit_width: 3
      description: INMSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: INPSEL
      bit_offset: 8
      bit_width: 1
      description: INPSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: POL
      bit_offset: 15
      bit_width: 1
      description: POL
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST
      bit_offset: 16
      bit_width: 3
      description: HYST
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLANKSEL
      bit_offset: 19
      bit_width: 3
      description: BLANKSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRGEN
      bit_offset: 22
      bit_width: 1
      description: BRGEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCALEN
      bit_offset: 23
      bit_width: 1
      description: SCALEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: VALUE
      bit_offset: 30
      bit_width: 1
      description: VALUE
      read_allowed: true
      write_allowed: false
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
      read_allowed: true
      write_allowed: true
- !Module
  name: OPAMP
  description: Operational amplifiers
  base_addr: 0x40010300
  size: 0x100
  registers:
  - !Register
    name: OPAMP1_CSR
    addr: 0x0
    size_bits: 32
    description: OPAMP1 control/status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPAEN
      bit_offset: 0
      bit_width: 1
      description: Operational amplifier               Enable
    - !Field
      name: FORCE_VP
      bit_offset: 1
      bit_width: 1
      description: FORCE_VP
    - !Field
      name: VP_SEL
      bit_offset: 2
      bit_width: 2
      description: VP_SEL
    - !Field
      name: USERTRIM
      bit_offset: 4
      bit_width: 1
      description: USERTRIM
    - !Field
      name: VM_SEL
      bit_offset: 5
      bit_width: 2
      description: VM_SEL
    - !Field
      name: OPAHSM
      bit_offset: 7
      bit_width: 1
      description: OPAHSM
    - !Field
      name: OPAINTOEN
      bit_offset: 8
      bit_width: 1
      description: OPAINTOEN
    - !Field
      name: CALON
      bit_offset: 11
      bit_width: 1
      description: CALON
    - !Field
      name: CALSEL
      bit_offset: 12
      bit_width: 2
      description: CALSEL
    - !Field
      name: PGA_GAIN
      bit_offset: 14
      bit_width: 5
      description: PGA_GAIN
    - !Field
      name: TRIMOFFSETP
      bit_offset: 19
      bit_width: 5
      description: TRIMOFFSETP
    - !Field
      name: TRIMOFFSETN
      bit_offset: 24
      bit_width: 5
      description: TRIMOFFSETN
    - !Field
      name: CALOUT
      bit_offset: 30
      bit_width: 1
      description: CALOUT
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
  - !Register
    name: OPAMP2_CSR
    addr: 0x4
    size_bits: 32
    description: OPAMP2 control/status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPAEN
      bit_offset: 0
      bit_width: 1
      description: Operational amplifier               Enable
    - !Field
      name: FORCE_VP
      bit_offset: 1
      bit_width: 1
      description: FORCE_VP
    - !Field
      name: VP_SEL
      bit_offset: 2
      bit_width: 2
      description: VP_SEL
    - !Field
      name: USERTRIM
      bit_offset: 4
      bit_width: 1
      description: USERTRIM
    - !Field
      name: VM_SEL
      bit_offset: 5
      bit_width: 2
      description: VM_SEL
    - !Field
      name: OPAHSM
      bit_offset: 7
      bit_width: 1
      description: OPAHSM
    - !Field
      name: OPAINTOEN
      bit_offset: 8
      bit_width: 1
      description: OPAINTOEN
    - !Field
      name: CALON
      bit_offset: 11
      bit_width: 1
      description: CALON
    - !Field
      name: CALSEL
      bit_offset: 12
      bit_width: 2
      description: CALSEL
    - !Field
      name: PGA_GAIN
      bit_offset: 14
      bit_width: 5
      description: PGA_GAIN
    - !Field
      name: TRIMOFFSETP
      bit_offset: 19
      bit_width: 5
      description: TRIMOFFSETP
    - !Field
      name: TRIMOFFSETN
      bit_offset: 24
      bit_width: 5
      description: TRIMOFFSETN
    - !Field
      name: CALOUT
      bit_offset: 30
      bit_width: 1
      description: CALOUT
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
  - !Register
    name: OPAMP3_CSR
    addr: 0x8
    size_bits: 32
    description: OPAMP3 control/status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPAEN
      bit_offset: 0
      bit_width: 1
      description: Operational amplifier               Enable
    - !Field
      name: FORCE_VP
      bit_offset: 1
      bit_width: 1
      description: FORCE_VP
    - !Field
      name: VP_SEL
      bit_offset: 2
      bit_width: 2
      description: VP_SEL
    - !Field
      name: USERTRIM
      bit_offset: 4
      bit_width: 1
      description: USERTRIM
    - !Field
      name: VM_SEL
      bit_offset: 5
      bit_width: 2
      description: VM_SEL
    - !Field
      name: OPAHSM
      bit_offset: 7
      bit_width: 1
      description: OPAHSM
    - !Field
      name: OPAINTOEN
      bit_offset: 8
      bit_width: 1
      description: OPAINTOEN
    - !Field
      name: CALON
      bit_offset: 11
      bit_width: 1
      description: CALON
    - !Field
      name: CALSEL
      bit_offset: 12
      bit_width: 2
      description: CALSEL
    - !Field
      name: PGA_GAIN
      bit_offset: 14
      bit_width: 5
      description: PGA_GAIN
    - !Field
      name: TRIMOFFSETP
      bit_offset: 19
      bit_width: 5
      description: TRIMOFFSETP
    - !Field
      name: TRIMOFFSETN
      bit_offset: 24
      bit_width: 5
      description: TRIMOFFSETN
    - !Field
      name: CALOUT
      bit_offset: 30
      bit_width: 1
      description: CALOUT
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
  - !Register
    name: OPAMP4_CSR
    addr: 0xc
    size_bits: 32
    description: OPAMP4 control/status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPAEN
      bit_offset: 0
      bit_width: 1
      description: Operational amplifier               Enable
    - !Field
      name: FORCE_VP
      bit_offset: 1
      bit_width: 1
      description: FORCE_VP
    - !Field
      name: VP_SEL
      bit_offset: 2
      bit_width: 2
      description: VP_SEL
    - !Field
      name: USERTRIM
      bit_offset: 4
      bit_width: 1
      description: USERTRIM
    - !Field
      name: VM_SEL
      bit_offset: 5
      bit_width: 2
      description: VM_SEL
    - !Field
      name: OPAHSM
      bit_offset: 7
      bit_width: 1
      description: OPAHSM
    - !Field
      name: OPAINTOEN
      bit_offset: 8
      bit_width: 1
      description: OPAINTOEN
    - !Field
      name: CALON
      bit_offset: 11
      bit_width: 1
      description: CALON
    - !Field
      name: CALSEL
      bit_offset: 12
      bit_width: 2
      description: CALSEL
    - !Field
      name: PGA_GAIN
      bit_offset: 14
      bit_width: 5
      description: PGA_GAIN
    - !Field
      name: TRIMOFFSETP
      bit_offset: 19
      bit_width: 5
      description: TRIMOFFSETP
    - !Field
      name: TRIMOFFSETN
      bit_offset: 24
      bit_width: 5
      description: TRIMOFFSETN
    - !Field
      name: CALOUT
      bit_offset: 30
      bit_width: 1
      description: CALOUT
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
  - !Register
    name: OPAMP5_CSR
    addr: 0x10
    size_bits: 32
    description: OPAMP5 control/status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPAEN
      bit_offset: 0
      bit_width: 1
      description: Operational amplifier               Enable
    - !Field
      name: FORCE_VP
      bit_offset: 1
      bit_width: 1
      description: FORCE_VP
    - !Field
      name: VP_SEL
      bit_offset: 2
      bit_width: 2
      description: VP_SEL
    - !Field
      name: USERTRIM
      bit_offset: 4
      bit_width: 1
      description: USERTRIM
    - !Field
      name: VM_SEL
      bit_offset: 5
      bit_width: 2
      description: VM_SEL
    - !Field
      name: OPAHSM
      bit_offset: 7
      bit_width: 1
      description: OPAHSM
    - !Field
      name: OPAINTOEN
      bit_offset: 8
      bit_width: 1
      description: OPAINTOEN
    - !Field
      name: CALON
      bit_offset: 11
      bit_width: 1
      description: CALON
    - !Field
      name: CALSEL
      bit_offset: 12
      bit_width: 2
      description: CALSEL
    - !Field
      name: PGA_GAIN
      bit_offset: 14
      bit_width: 5
      description: PGA_GAIN
    - !Field
      name: TRIMOFFSETP
      bit_offset: 19
      bit_width: 5
      description: TRIMOFFSETP
    - !Field
      name: TRIMOFFSETN
      bit_offset: 24
      bit_width: 5
      description: TRIMOFFSETN
    - !Field
      name: CALOUT
      bit_offset: 30
      bit_width: 1
      description: CALOUT
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
  - !Register
    name: OPAMP6_CSR
    addr: 0x14
    size_bits: 32
    description: OPAMP6 control/status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPAEN
      bit_offset: 0
      bit_width: 1
      description: Operational amplifier               Enable
    - !Field
      name: FORCE_VP
      bit_offset: 1
      bit_width: 1
      description: FORCE_VP
    - !Field
      name: VP_SEL
      bit_offset: 2
      bit_width: 2
      description: VP_SEL
    - !Field
      name: USERTRIM
      bit_offset: 4
      bit_width: 1
      description: USERTRIM
    - !Field
      name: VM_SEL
      bit_offset: 5
      bit_width: 2
      description: VM_SEL
    - !Field
      name: OPAHSM
      bit_offset: 7
      bit_width: 1
      description: OPAHSM
    - !Field
      name: OPAINTOEN
      bit_offset: 8
      bit_width: 1
      description: OPAINTOEN
    - !Field
      name: CALON
      bit_offset: 11
      bit_width: 1
      description: CALON
    - !Field
      name: CALSEL
      bit_offset: 12
      bit_width: 2
      description: CALSEL
    - !Field
      name: PGA_GAIN
      bit_offset: 14
      bit_width: 5
      description: PGA_GAIN
    - !Field
      name: TRIMOFFSETP
      bit_offset: 19
      bit_width: 5
      description: TRIMOFFSETP
    - !Field
      name: TRIMOFFSETN
      bit_offset: 24
      bit_width: 5
      description: TRIMOFFSETN
    - !Field
      name: CALOUT
      bit_offset: 30
      bit_width: 1
      description: CALOUT
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
  - !Register
    name: OPAMP1_TCMR
    addr: 0x18
    size_bits: 32
    description: OPAMP1 control/status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VMS_SEL
      bit_offset: 0
      bit_width: 1
      description: VMS_SEL
    - !Field
      name: VPS_SEL
      bit_offset: 1
      bit_width: 2
      description: VPS_SEL
    - !Field
      name: T1CM_EN
      bit_offset: 3
      bit_width: 1
      description: T1CM_EN
    - !Field
      name: T8CM_EN
      bit_offset: 4
      bit_width: 1
      description: T8CM_EN
    - !Field
      name: T20CM_EN
      bit_offset: 5
      bit_width: 1
      description: T20CM_EN
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
  - !Register
    name: OPAMP2_TCMR
    addr: 0x1c
    size_bits: 32
    description: OPAMP2 control/status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VMS_SEL
      bit_offset: 0
      bit_width: 1
      description: VMS_SEL
    - !Field
      name: VPS_SEL
      bit_offset: 1
      bit_width: 2
      description: VPS_SEL
    - !Field
      name: T1CM_EN
      bit_offset: 3
      bit_width: 1
      description: T1CM_EN
    - !Field
      name: T8CM_EN
      bit_offset: 4
      bit_width: 1
      description: T8CM_EN
    - !Field
      name: T20CM_EN
      bit_offset: 5
      bit_width: 1
      description: T20CM_EN
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
  - !Register
    name: OPAMP3_TCMR
    addr: 0x20
    size_bits: 32
    description: OPAMP3 control/status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VMS_SEL
      bit_offset: 0
      bit_width: 1
      description: VMS_SEL
    - !Field
      name: VPS_SEL
      bit_offset: 1
      bit_width: 2
      description: VPS_SEL
    - !Field
      name: T1CM_EN
      bit_offset: 3
      bit_width: 1
      description: T1CM_EN
    - !Field
      name: T8CM_EN
      bit_offset: 4
      bit_width: 1
      description: T8CM_EN
    - !Field
      name: T20CM_EN
      bit_offset: 5
      bit_width: 1
      description: T20CM_EN
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
  - !Register
    name: OPAMP4_TCMR
    addr: 0x24
    size_bits: 32
    description: OPAMP4 control/status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VMS_SEL
      bit_offset: 0
      bit_width: 1
      description: VMS_SEL
    - !Field
      name: VPS_SEL
      bit_offset: 1
      bit_width: 2
      description: VPS_SEL
    - !Field
      name: T1CM_EN
      bit_offset: 3
      bit_width: 1
      description: T1CM_EN
    - !Field
      name: T8CM_EN
      bit_offset: 4
      bit_width: 1
      description: T8CM_EN
    - !Field
      name: T20CM_EN
      bit_offset: 5
      bit_width: 1
      description: T20CM_EN
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
  - !Register
    name: OPAMP5_TCMR
    addr: 0x28
    size_bits: 32
    description: OPAMP5 control/status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VMS_SEL
      bit_offset: 0
      bit_width: 1
      description: VMS_SEL
    - !Field
      name: VPS_SEL
      bit_offset: 1
      bit_width: 2
      description: VPS_SEL
    - !Field
      name: T1CM_EN
      bit_offset: 3
      bit_width: 1
      description: T1CM_EN
    - !Field
      name: T8CM_EN
      bit_offset: 4
      bit_width: 1
      description: T8CM_EN
    - !Field
      name: T20CM_EN
      bit_offset: 5
      bit_width: 1
      description: T20CM_EN
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
  - !Register
    name: OPAMP6_TCMR
    addr: 0x2c
    size_bits: 32
    description: OPAMP6 control/status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VMS_SEL
      bit_offset: 0
      bit_width: 1
      description: VMS_SEL
    - !Field
      name: VPS_SEL
      bit_offset: 1
      bit_width: 2
      description: VPS_SEL
    - !Field
      name: T1CM_EN
      bit_offset: 3
      bit_width: 1
      description: T1CM_EN
    - !Field
      name: T8CM_EN
      bit_offset: 4
      bit_width: 1
      description: T8CM_EN
    - !Field
      name: T20CM_EN
      bit_offset: 5
      bit_width: 1
      description: T20CM_EN
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: LOCK
- !Module
  name: QUADSPI
  description: QuadSPI interface
  base_addr: 0xa0001000
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 24
      bit_width: 8
      description: Clock prescaler
    - !Field
      name: PMM
      bit_offset: 23
      bit_width: 1
      description: Polling match mode
    - !Field
      name: APMS
      bit_offset: 22
      bit_width: 1
      description: Automatic poll mode stop
    - !Field
      name: TOIE
      bit_offset: 20
      bit_width: 1
      description: TimeOut interrupt enable
    - !Field
      name: SMIE
      bit_offset: 19
      bit_width: 1
      description: Status match interrupt               enable
    - !Field
      name: FTIE
      bit_offset: 18
      bit_width: 1
      description: FIFO threshold interrupt               enable
    - !Field
      name: TCIE
      bit_offset: 17
      bit_width: 1
      description: Transfer complete interrupt               enable
    - !Field
      name: TEIE
      bit_offset: 16
      bit_width: 1
      description: Transfer error interrupt               enable
    - !Field
      name: FTHRES
      bit_offset: 8
      bit_width: 5
      description: IFO threshold level
    - !Field
      name: FSEL
      bit_offset: 7
      bit_width: 1
      description: FSEL
    - !Field
      name: DFM
      bit_offset: 6
      bit_width: 1
      description: DFM
    - !Field
      name: SSHIFT
      bit_offset: 4
      bit_width: 1
      description: Sample shift
    - !Field
      name: TCEN
      bit_offset: 3
      bit_width: 1
      description: Timeout counter enable
    - !Field
      name: DMAEN
      bit_offset: 2
      bit_width: 1
      description: DMA enable
    - !Field
      name: ABORT
      bit_offset: 1
      bit_width: 1
      description: Abort request
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Enable
  - !Register
    name: DCR
    addr: 0x4
    size_bits: 32
    description: device configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSIZE
      bit_offset: 16
      bit_width: 5
      description: FLASH memory size
    - !Field
      name: CSHT
      bit_offset: 8
      bit_width: 3
      description: Chip select high time
    - !Field
      name: CKMODE
      bit_offset: 0
      bit_width: 1
      description: Mode 0 / mode 3
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FLEVEL
      bit_offset: 8
      bit_width: 5
      description: FIFO level
    - !Field
      name: BUSY
      bit_offset: 5
      bit_width: 1
      description: Busy
    - !Field
      name: TOF
      bit_offset: 4
      bit_width: 1
      description: Timeout flag
    - !Field
      name: SMF
      bit_offset: 3
      bit_width: 1
      description: Status match flag
    - !Field
      name: FTF
      bit_offset: 2
      bit_width: 1
      description: FIFO threshold flag
    - !Field
      name: TCF
      bit_offset: 1
      bit_width: 1
      description: Transfer complete flag
    - !Field
      name: TEF
      bit_offset: 0
      bit_width: 1
      description: Transfer error flag
  - !Register
    name: FCR
    addr: 0xc
    size_bits: 32
    description: flag clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTOF
      bit_offset: 4
      bit_width: 1
      description: Clear timeout flag
    - !Field
      name: CSMF
      bit_offset: 3
      bit_width: 1
      description: Clear status match flag
    - !Field
      name: CTCF
      bit_offset: 1
      bit_width: 1
      description: Clear transfer complete               flag
    - !Field
      name: CTEF
      bit_offset: 0
      bit_width: 1
      description: Clear transfer error flag
  - !Register
    name: DLR
    addr: 0x10
    size_bits: 32
    description: data length register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DL
      bit_offset: 0
      bit_width: 32
      description: Data length
  - !Register
    name: CCR
    addr: 0x14
    size_bits: 32
    description: communication configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DDRM
      bit_offset: 31
      bit_width: 1
      description: Double data rate mode
    - !Field
      name: SIOO
      bit_offset: 28
      bit_width: 1
      description: Send instruction only once               mode
    - !Field
      name: FMODE
      bit_offset: 26
      bit_width: 2
      description: Functional mode
    - !Field
      name: DMODE
      bit_offset: 24
      bit_width: 2
      description: Data mode
    - !Field
      name: DCYC
      bit_offset: 18
      bit_width: 5
      description: Number of dummy cycles
    - !Field
      name: ABSIZE
      bit_offset: 16
      bit_width: 2
      description: Alternate bytes size
    - !Field
      name: ABMODE
      bit_offset: 14
      bit_width: 2
      description: Alternate bytes mode
    - !Field
      name: ADSIZE
      bit_offset: 12
      bit_width: 2
      description: Address size
    - !Field
      name: ADMODE
      bit_offset: 10
      bit_width: 2
      description: Address mode
    - !Field
      name: IMODE
      bit_offset: 8
      bit_width: 2
      description: Instruction mode
    - !Field
      name: INSTRUCTION
      bit_offset: 0
      bit_width: 8
      description: Instruction
  - !Register
    name: AR
    addr: 0x18
    size_bits: 32
    description: address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: ABR
    addr: 0x1c
    size_bits: 32
    description: ABR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ALTERNATE
      bit_offset: 0
      bit_width: 32
      description: ALTERNATE
  - !Register
    name: DR
    addr: 0x20
    size_bits: 32
    description: data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: PSMKR
    addr: 0x24
    size_bits: 32
    description: polling status mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASK
      bit_offset: 0
      bit_width: 32
      description: Status mask
  - !Register
    name: PSMAR
    addr: 0x28
    size_bits: 32
    description: polling status match register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: Status match
  - !Register
    name: PIR
    addr: 0x2c
    size_bits: 32
    description: polling interval register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTERVAL
      bit_offset: 0
      bit_width: 16
      description: Polling interval
  - !Register
    name: LPTR
    addr: 0x30
    size_bits: 32
    description: low-power timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUT
      bit_offset: 0
      bit_width: 16
      description: Timeout period
- !Module
  name: DAC1
  description: Digital-to-analog converter
  base_addr: 0x50000800
  size: 0x400
  registers:
  - !Register
    name: DAC_CR
    addr: 0x0
    size_bits: 32
    description: DAC control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN1
      bit_offset: 0
      bit_width: 1
      description: DAC channel1 enable This bit is set and               cleared by
        software to enable/disable DAC               channel1.
    - !Field
      name: TEN1
      bit_offset: 1
      bit_width: 1
      description: DAC channel1 trigger               enable
    - !Field
      name: TSEL1
      bit_offset: 2
      bit_width: 4
      description: 'DAC channel1 trigger selection These               bits select
        the external event used to trigger DAC               channel1. Note: Only
        used if bit TEN1 = 1 (DAC               channel1 trigger enabled).'
    - !Field
      name: WAVE1
      bit_offset: 6
      bit_width: 2
      description: 'DAC channel1 noise/triangle wave               generation enable
        These bits are set and cleared by               software. Note: Only used
        if bit TEN1 = 1 (DAC               channel1 trigger enabled).'
    - !Field
      name: MAMP1
      bit_offset: 8
      bit_width: 4
      description: 'DAC channel1 mask/amplitude selector               These bits
        are written by software to select mask in               wave generation mode
        or amplitude in triangle               generation mode. = 1011: Unmask bits[11:0]
        of LFSR/               triangle amplitude equal to 4095'
    - !Field
      name: DMAEN1
      bit_offset: 12
      bit_width: 1
      description: DAC channel1 DMA enable This bit is set               and cleared
        by software.
    - !Field
      name: DMAUDRIE1
      bit_offset: 13
      bit_width: 1
      description: DAC channel1 DMA Underrun Interrupt               enable This bit
        is set and cleared by               software.
    - !Field
      name: CEN1
      bit_offset: 14
      bit_width: 1
      description: DAC Channel 1 calibration enable This               bit is set
        and cleared by software to enable/disable               DAC channel 1 calibration,
        it can be written only if               bit EN1=0 into DAC_CR (the calibration
        mode can be               entered/exit only when the DAC channel is disabled)               Otherwise,
        the write operation is               ignored.
    - !Field
      name: EN2
      bit_offset: 16
      bit_width: 1
      description: DAC channel2 enable This bit is set and               cleared by
        software to enable/disable DAC               channel2.
    - !Field
      name: TEN2
      bit_offset: 17
      bit_width: 1
      description: DAC channel2 trigger               enable
    - !Field
      name: TSEL2
      bit_offset: 18
      bit_width: 4
      description: 'DAC channel2 trigger selection These               bits select
        the external event used to trigger DAC               channel2 Note: Only used
        if bit TEN2 = 1 (DAC               channel2 trigger enabled).'
    - !Field
      name: WAVE2
      bit_offset: 22
      bit_width: 2
      description: 'DAC channel2 noise/triangle wave               generation enable
        These bits are set/reset by               software. 1x: Triangle wave generation
        enabled Note:               Only used if bit TEN2 = 1 (DAC channel2 trigger               enabled)'
    - !Field
      name: MAMP2
      bit_offset: 24
      bit_width: 4
      description: 'DAC channel2 mask/amplitude selector               These bits
        are written by software to select mask in               wave generation mode
        or amplitude in triangle               generation mode. = 1011: Unmask bits[11:0]
        of LFSR/               triangle amplitude equal to 4095'
    - !Field
      name: DMAEN2
      bit_offset: 28
      bit_width: 1
      description: DAC channel2 DMA enable This bit is set               and cleared
        by software.
    - !Field
      name: DMAUDRIE2
      bit_offset: 29
      bit_width: 1
      description: DAC channel2 DMA underrun interrupt               enable This bit
        is set and cleared by               software.
    - !Field
      name: CEN2
      bit_offset: 30
      bit_width: 1
      description: DAC Channel 2 calibration enable This               bit is set
        and cleared by software to enable/disable               DAC channel 2 calibration,
        it can be written only if               bit EN2=0 into DAC_CR (the calibration
        mode can be               entered/exit only when the DAC channel is disabled)               Otherwise,
        the write operation is               ignored.
  - !Register
    name: DAC_SWTRGR
    addr: 0x4
    size_bits: 32
    description: DAC software trigger register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SWTRIG1
      bit_offset: 0
      bit_width: 1
      description: 'DAC channel1 software trigger This bit               is set by
        software to trigger the DAC in software               trigger mode. Note:
        This bit is cleared by hardware               (one APB1 clock cycle later)
        once the DAC_DHR1               register value has been loaded into the DAC_DOR1               register.'
    - !Field
      name: SWTRIG2
      bit_offset: 1
      bit_width: 1
      description: 'DAC channel2 software trigger This bit               is set by
        software to trigger the DAC in software               trigger mode. Note:
        This bit is cleared by hardware               (one APB1 clock cycle later)
        once the DAC_DHR2               register value has been loaded into the DAC_DOR2               register.'
    - !Field
      name: SWTRIGB1
      bit_offset: 16
      bit_width: 1
      description: DAC channel1 software trigger               B
    - !Field
      name: SWTRIGB2
      bit_offset: 17
      bit_width: 1
      description: DAC channel2 software trigger               B
  - !Register
    name: DAC_DHR12R1
    addr: 0x8
    size_bits: 32
    description: DAC channel1 12-bit right-aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 12
      description: DAC channel1 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC1DHRB
      bit_offset: 16
      bit_width: 12
      description: DAC channel1 12-bit right-aligned data               B
  - !Register
    name: DAC_DHR12L1
    addr: 0xc
    size_bits: 32
    description: DAC channel1 12-bit left aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 4
      bit_width: 12
      description: DAC channel1 12-bit left-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC1DHRB
      bit_offset: 20
      bit_width: 12
      description: DAC channel1 12-bit left-aligned data               B
  - !Register
    name: DAC_DHR8R1
    addr: 0x10
    size_bits: 32
    description: DAC channel1 8-bit right aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 8
      description: DAC channel1 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel1.
    - !Field
      name: DACC1DHRB
      bit_offset: 8
      bit_width: 8
      description: DAC channel1 8-bit right-aligned               data
  - !Register
    name: DAC_DHR12R2
    addr: 0x14
    size_bits: 32
    description: DAC channel2 12-bit right aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 0
      bit_width: 12
      description: DAC channel2 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel2.
    - !Field
      name: DACC2DHRB
      bit_offset: 16
      bit_width: 12
      description: DAC channel2 12-bit right-aligned               data
  - !Register
    name: DAC_DHR12L2
    addr: 0x18
    size_bits: 32
    description: DAC channel2 12-bit left aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 4
      bit_width: 12
      description: DAC channel2 12-bit left-aligned data               These bits
        are written by software which specify               12-bit data for DAC channel2.
    - !Field
      name: DACC2DHRB
      bit_offset: 20
      bit_width: 12
      description: DAC channel2 12-bit left-aligned data               B
  - !Register
    name: DAC_DHR8R2
    addr: 0x1c
    size_bits: 32
    description: DAC channel2 8-bit right-aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 0
      bit_width: 8
      description: DAC channel2 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel2.
    - !Field
      name: DACC2DHRB
      bit_offset: 8
      bit_width: 8
      description: DAC channel2 8-bit right-aligned               data
  - !Register
    name: DAC_DHR12RD
    addr: 0x20
    size_bits: 32
    description: Dual DAC 12-bit right-aligned data holding           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 12
      description: DAC channel1 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC2DHR
      bit_offset: 16
      bit_width: 12
      description: DAC channel2 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel2.
  - !Register
    name: DAC_DHR12LD
    addr: 0x24
    size_bits: 32
    description: DUAL DAC 12-bit left aligned data holding           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 4
      bit_width: 12
      description: DAC channel1 12-bit left-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC2DHR
      bit_offset: 20
      bit_width: 12
      description: DAC channel2 12-bit left-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel2.
  - !Register
    name: DAC_DHR8RD
    addr: 0x28
    size_bits: 32
    description: DUAL DAC 8-bit right aligned data holding           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 8
      description: DAC channel1 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel1.
    - !Field
      name: DACC2DHR
      bit_offset: 8
      bit_width: 8
      description: DAC channel2 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel2.
  - !Register
    name: DAC_DOR1
    addr: 0x2c
    size_bits: 32
    description: DAC channel1 data output           register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DACC1DOR
      bit_offset: 0
      bit_width: 12
      description: DAC channel1 data output These bits are               read-only,
        they contain data output for DAC               channel1.
    - !Field
      name: DACC1DORB
      bit_offset: 16
      bit_width: 12
      description: DAC channel1 data output
  - !Register
    name: DAC_DOR2
    addr: 0x30
    size_bits: 32
    description: DAC channel2 data output           register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DACC2DOR
      bit_offset: 0
      bit_width: 12
      description: DAC channel2 data output These bits are               read-only,
        they contain data output for DAC               channel2.
    - !Field
      name: DACC2DORB
      bit_offset: 16
      bit_width: 12
      description: DAC channel2 data output
  - !Register
    name: DAC_SR
    addr: 0x34
    size_bits: 32
    description: DAC status register
    fields:
    - !Field
      name: DAC1RDY
      bit_offset: 11
      bit_width: 1
      description: DAC channel1 ready status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DORSTAT1
      bit_offset: 12
      bit_width: 1
      description: DAC channel1 output register status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMAUDR1
      bit_offset: 13
      bit_width: 1
      description: DAC channel1 DMA underrun flag This bit               is set by
        hardware and cleared by software (by               writing it to 1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAL_FLAG1
      bit_offset: 14
      bit_width: 1
      description: DAC Channel 1 calibration offset status               This bit
        is set and cleared by hardware
      read_allowed: true
      write_allowed: false
    - !Field
      name: BWST1
      bit_offset: 15
      bit_width: 1
      description: DAC Channel 1 busy writing sample time               flag This
        bit is systematically set just after Sample               & Hold mode enable
        and is set each time the               software writes the register DAC_SHSR1,
        It is cleared               by hardware when the write operation of DAC_SHSR1
        is               complete. (It takes about 3LSI periods of               synchronization).
      read_allowed: true
      write_allowed: false
    - !Field
      name: DAC2RDY
      bit_offset: 27
      bit_width: 1
      description: DAC channel 2 ready status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DORSTAT2
      bit_offset: 28
      bit_width: 1
      description: DAC channel 2 output register status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMAUDR2
      bit_offset: 29
      bit_width: 1
      description: DAC channel2 DMA underrun flag This bit               is set by
        hardware and cleared by software (by               writing it to 1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAL_FLAG2
      bit_offset: 30
      bit_width: 1
      description: DAC Channel 2 calibration offset status               This bit
        is set and cleared by hardware
      read_allowed: true
      write_allowed: false
    - !Field
      name: BWST2
      bit_offset: 31
      bit_width: 1
      description: DAC Channel 2 busy writing sample time               flag This
        bit is systematically set just after Sample               & Hold mode enable
        and is set each time the               software writes the register DAC_SHSR2,
        It is cleared               by hardware when the write operation of DAC_SHSR2
        is               complete. (It takes about 3 LSI periods of               synchronization).
      read_allowed: true
      write_allowed: false
  - !Register
    name: DAC_CCR
    addr: 0x38
    size_bits: 32
    description: DAC calibration control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OTRIM1
      bit_offset: 0
      bit_width: 5
      description: DAC Channel 1 offset trimming               value
    - !Field
      name: OTRIM2
      bit_offset: 16
      bit_width: 5
      description: DAC Channel 2 offset trimming               value
  - !Register
    name: DAC_MCR
    addr: 0x3c
    size_bits: 32
    description: DAC mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE1
      bit_offset: 0
      bit_width: 3
      description: 'DAC Channel 1 mode These bits can be               written only
        when the DAC is disabled and not in the               calibration mode (when
        bit EN1=0 and bit CEN1 =0 in               the DAC_CR register). If EN1=1
        or CEN1 =1 the write               operation is ignored. They can be set and
        cleared by               software to select the DAC Channel 1 mode: DAC               Channel
        1 in normal Mode DAC Channel 1 in sample               &amp; hold mode'
    - !Field
      name: DMADOUBLE1
      bit_offset: 8
      bit_width: 1
      description: DAC Channel1 DMA double data               mode
    - !Field
      name: SINFORMAT1
      bit_offset: 9
      bit_width: 1
      description: Enable signed format for DAC               channel1
    - !Field
      name: HFSEL
      bit_offset: 14
      bit_width: 2
      description: High frequency interface mode               selection
    - !Field
      name: MODE2
      bit_offset: 16
      bit_width: 3
      description: 'DAC Channel 2 mode These bits can be               written only
        when the DAC is disabled and not in the               calibration mode (when
        bit EN2=0 and bit CEN2 =0 in               the DAC_CR register). If EN2=1
        or CEN2 =1 the write               operation is ignored. They can be set and
        cleared by               software to select the DAC Channel 2 mode: DAC               Channel
        2 in normal Mode DAC Channel 2 in sample               &amp; hold mode'
    - !Field
      name: DMADOUBLE2
      bit_offset: 24
      bit_width: 1
      description: DAC Channel2 DMA double data               mode
    - !Field
      name: SINFORMAT2
      bit_offset: 25
      bit_width: 1
      description: Enable signed format for DAC               channel2
  - !Register
    name: DAC_SHSR1
    addr: 0x40
    size_bits: 32
    description: DAC Sample and Hold sample time register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSAMPLE1
      bit_offset: 0
      bit_width: 10
      description: DAC Channel 1 sample Time (only valid in               sample &amp;
        hold mode) These bits can be written               when the DAC channel1 is
        disabled or also during               normal operation. in the latter case,
        the write can               be done only when BWSTx of DAC_SR register is
        low, If               BWSTx=1, the write operation is               ignored.
  - !Register
    name: DAC_SHSR2
    addr: 0x44
    size_bits: 32
    description: DAC Sample and Hold sample time register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSAMPLE2
      bit_offset: 0
      bit_width: 10
      description: DAC Channel 2 sample Time (only valid in               sample &amp;
        hold mode) These bits can be written               when the DAC channel2 is
        disabled or also during               normal operation. in the latter case,
        the write can               be done only when BWSTx of DAC_SR register is
        low, if               BWSTx=1, the write operation is               ignored.
  - !Register
    name: DAC_SHHR
    addr: 0x48
    size_bits: 32
    description: DAC Sample and Hold hold time           register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10001
    fields:
    - !Field
      name: THOLD1
      bit_offset: 0
      bit_width: 10
      description: DAC Channel 1 hold Time (only valid in               sample &amp;
        hold mode) Hold time= (THOLD[9:0]) x               T LSI
    - !Field
      name: THOLD2
      bit_offset: 16
      bit_width: 10
      description: DAC Channel 2 hold time (only valid in               sample &amp;
        hold mode). Hold time= (THOLD[9:0])               x T LSI
  - !Register
    name: DAC_SHRR
    addr: 0x4c
    size_bits: 32
    description: DAC Sample and Hold refresh time           register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10001
    fields:
    - !Field
      name: TREFRESH1
      bit_offset: 0
      bit_width: 8
      description: DAC Channel 1 refresh Time (only valid               in sample
        &amp; hold mode) Refresh time=               (TREFRESH[7:0]) x T LSI
    - !Field
      name: TREFRESH2
      bit_offset: 16
      bit_width: 8
      description: DAC Channel 2 refresh Time (only valid               in sample
        &amp; hold mode) Refresh time=               (TREFRESH[7:0]) x T LSI
  - !Register
    name: DAC_STR1
    addr: 0x58
    size_bits: 32
    description: Sawtooth register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRSTDATA1
      bit_offset: 0
      bit_width: 12
      description: DAC Channel 1 Sawtooth reset               value
    - !Field
      name: STDIR1
      bit_offset: 12
      bit_width: 1
      description: DAC Channel1 Sawtooth direction               setting
    - !Field
      name: STINCDATA1
      bit_offset: 16
      bit_width: 16
      description: DAC CH1 Sawtooth increment value (12.4               bit format)
  - !Register
    name: DAC_STR2
    addr: 0x5c
    size_bits: 32
    description: Sawtooth register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRSTDATA2
      bit_offset: 0
      bit_width: 12
      description: DAC Channel 2 Sawtooth reset               value
    - !Field
      name: STDIR2
      bit_offset: 12
      bit_width: 1
      description: DAC Channel2 Sawtooth direction               setting
    - !Field
      name: STINCDATA2
      bit_offset: 16
      bit_width: 16
      description: DAC CH2 Sawtooth increment value (12.4               bit format)
  - !Register
    name: DAC_STMODR
    addr: 0x60
    size_bits: 32
    description: Sawtooth Mode register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRSTTRIGSEL1
      bit_offset: 0
      bit_width: 4
      description: DAC Channel 1 Sawtooth Reset trigger               selection
    - !Field
      name: STINCTRIGSEL1
      bit_offset: 8
      bit_width: 4
      description: DAC Channel 1 Sawtooth Increment trigger               selection
    - !Field
      name: STRSTTRIGSEL2
      bit_offset: 16
      bit_width: 4
      description: DAC Channel 1 Sawtooth Reset trigger               selection
    - !Field
      name: STINCTRIGSEL2
      bit_offset: 24
      bit_width: 4
      description: DAC Channel 2 Sawtooth Increment trigger               selection
- !Module
  name: DAC2
  description: Digital-to-analog converter
  base_addr: 0x50000c00
  size: 0x400
  registers:
  - !Register
    name: DAC_CR
    addr: 0x0
    size_bits: 32
    description: DAC control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN1
      bit_offset: 0
      bit_width: 1
      description: DAC channel1 enable This bit is set and               cleared by
        software to enable/disable DAC               channel1.
    - !Field
      name: TEN1
      bit_offset: 1
      bit_width: 1
      description: DAC channel1 trigger               enable
    - !Field
      name: TSEL1
      bit_offset: 2
      bit_width: 4
      description: 'DAC channel1 trigger selection These               bits select
        the external event used to trigger DAC               channel1. Note: Only
        used if bit TEN1 = 1 (DAC               channel1 trigger enabled).'
    - !Field
      name: WAVE1
      bit_offset: 6
      bit_width: 2
      description: 'DAC channel1 noise/triangle wave               generation enable
        These bits are set and cleared by               software. Note: Only used
        if bit TEN1 = 1 (DAC               channel1 trigger enabled).'
    - !Field
      name: MAMP1
      bit_offset: 8
      bit_width: 4
      description: 'DAC channel1 mask/amplitude selector               These bits
        are written by software to select mask in               wave generation mode
        or amplitude in triangle               generation mode. = 1011: Unmask bits[11:0]
        of LFSR/               triangle amplitude equal to 4095'
    - !Field
      name: DMAEN1
      bit_offset: 12
      bit_width: 1
      description: DAC channel1 DMA enable This bit is set               and cleared
        by software.
    - !Field
      name: DMAUDRIE1
      bit_offset: 13
      bit_width: 1
      description: DAC channel1 DMA Underrun Interrupt               enable This bit
        is set and cleared by               software.
    - !Field
      name: CEN1
      bit_offset: 14
      bit_width: 1
      description: DAC Channel 1 calibration enable This               bit is set
        and cleared by software to enable/disable               DAC channel 1 calibration,
        it can be written only if               bit EN1=0 into DAC_CR (the calibration
        mode can be               entered/exit only when the DAC channel is disabled)               Otherwise,
        the write operation is               ignored.
    - !Field
      name: EN2
      bit_offset: 16
      bit_width: 1
      description: DAC channel2 enable This bit is set and               cleared by
        software to enable/disable DAC               channel2.
    - !Field
      name: TEN2
      bit_offset: 17
      bit_width: 1
      description: DAC channel2 trigger               enable
    - !Field
      name: TSEL2
      bit_offset: 18
      bit_width: 4
      description: 'DAC channel2 trigger selection These               bits select
        the external event used to trigger DAC               channel2 Note: Only used
        if bit TEN2 = 1 (DAC               channel2 trigger enabled).'
    - !Field
      name: WAVE2
      bit_offset: 22
      bit_width: 2
      description: 'DAC channel2 noise/triangle wave               generation enable
        These bits are set/reset by               software. 1x: Triangle wave generation
        enabled Note:               Only used if bit TEN2 = 1 (DAC channel2 trigger               enabled)'
    - !Field
      name: MAMP2
      bit_offset: 24
      bit_width: 4
      description: 'DAC channel2 mask/amplitude selector               These bits
        are written by software to select mask in               wave generation mode
        or amplitude in triangle               generation mode. = 1011: Unmask bits[11:0]
        of LFSR/               triangle amplitude equal to 4095'
    - !Field
      name: DMAEN2
      bit_offset: 28
      bit_width: 1
      description: DAC channel2 DMA enable This bit is set               and cleared
        by software.
    - !Field
      name: DMAUDRIE2
      bit_offset: 29
      bit_width: 1
      description: DAC channel2 DMA underrun interrupt               enable This bit
        is set and cleared by               software.
    - !Field
      name: CEN2
      bit_offset: 30
      bit_width: 1
      description: DAC Channel 2 calibration enable This               bit is set
        and cleared by software to enable/disable               DAC channel 2 calibration,
        it can be written only if               bit EN2=0 into DAC_CR (the calibration
        mode can be               entered/exit only when the DAC channel is disabled)               Otherwise,
        the write operation is               ignored.
  - !Register
    name: DAC_SWTRGR
    addr: 0x4
    size_bits: 32
    description: DAC software trigger register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SWTRIG1
      bit_offset: 0
      bit_width: 1
      description: 'DAC channel1 software trigger This bit               is set by
        software to trigger the DAC in software               trigger mode. Note:
        This bit is cleared by hardware               (one APB1 clock cycle later)
        once the DAC_DHR1               register value has been loaded into the DAC_DOR1               register.'
    - !Field
      name: SWTRIG2
      bit_offset: 1
      bit_width: 1
      description: 'DAC channel2 software trigger This bit               is set by
        software to trigger the DAC in software               trigger mode. Note:
        This bit is cleared by hardware               (one APB1 clock cycle later)
        once the DAC_DHR2               register value has been loaded into the DAC_DOR2               register.'
    - !Field
      name: SWTRIGB1
      bit_offset: 16
      bit_width: 1
      description: DAC channel1 software trigger               B
    - !Field
      name: SWTRIGB2
      bit_offset: 17
      bit_width: 1
      description: DAC channel2 software trigger               B
  - !Register
    name: DAC_DHR12R1
    addr: 0x8
    size_bits: 32
    description: DAC channel1 12-bit right-aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 12
      description: DAC channel1 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC1DHRB
      bit_offset: 16
      bit_width: 12
      description: DAC channel1 12-bit right-aligned data               B
  - !Register
    name: DAC_DHR12L1
    addr: 0xc
    size_bits: 32
    description: DAC channel1 12-bit left aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 4
      bit_width: 12
      description: DAC channel1 12-bit left-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC1DHRB
      bit_offset: 20
      bit_width: 12
      description: DAC channel1 12-bit left-aligned data               B
  - !Register
    name: DAC_DHR8R1
    addr: 0x10
    size_bits: 32
    description: DAC channel1 8-bit right aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 8
      description: DAC channel1 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel1.
    - !Field
      name: DACC1DHRB
      bit_offset: 8
      bit_width: 8
      description: DAC channel1 8-bit right-aligned               data
  - !Register
    name: DAC_DHR12R2
    addr: 0x14
    size_bits: 32
    description: DAC channel2 12-bit right aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 0
      bit_width: 12
      description: DAC channel2 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel2.
    - !Field
      name: DACC2DHRB
      bit_offset: 16
      bit_width: 12
      description: DAC channel2 12-bit right-aligned               data
  - !Register
    name: DAC_DHR12L2
    addr: 0x18
    size_bits: 32
    description: DAC channel2 12-bit left aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 4
      bit_width: 12
      description: DAC channel2 12-bit left-aligned data               These bits
        are written by software which specify               12-bit data for DAC channel2.
    - !Field
      name: DACC2DHRB
      bit_offset: 20
      bit_width: 12
      description: DAC channel2 12-bit left-aligned data               B
  - !Register
    name: DAC_DHR8R2
    addr: 0x1c
    size_bits: 32
    description: DAC channel2 8-bit right-aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 0
      bit_width: 8
      description: DAC channel2 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel2.
    - !Field
      name: DACC2DHRB
      bit_offset: 8
      bit_width: 8
      description: DAC channel2 8-bit right-aligned               data
  - !Register
    name: DAC_DHR12RD
    addr: 0x20
    size_bits: 32
    description: Dual DAC 12-bit right-aligned data holding           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 12
      description: DAC channel1 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC2DHR
      bit_offset: 16
      bit_width: 12
      description: DAC channel2 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel2.
  - !Register
    name: DAC_DHR12LD
    addr: 0x24
    size_bits: 32
    description: DUAL DAC 12-bit left aligned data holding           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 4
      bit_width: 12
      description: DAC channel1 12-bit left-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC2DHR
      bit_offset: 20
      bit_width: 12
      description: DAC channel2 12-bit left-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel2.
  - !Register
    name: DAC_DHR8RD
    addr: 0x28
    size_bits: 32
    description: DUAL DAC 8-bit right aligned data holding           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 8
      description: DAC channel1 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel1.
    - !Field
      name: DACC2DHR
      bit_offset: 8
      bit_width: 8
      description: DAC channel2 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel2.
  - !Register
    name: DAC_DOR1
    addr: 0x2c
    size_bits: 32
    description: DAC channel1 data output           register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DACC1DOR
      bit_offset: 0
      bit_width: 12
      description: DAC channel1 data output These bits are               read-only,
        they contain data output for DAC               channel1.
    - !Field
      name: DACC1DORB
      bit_offset: 16
      bit_width: 12
      description: DAC channel1 data output
  - !Register
    name: DAC_DOR2
    addr: 0x30
    size_bits: 32
    description: DAC channel2 data output           register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DACC2DOR
      bit_offset: 0
      bit_width: 12
      description: DAC channel2 data output These bits are               read-only,
        they contain data output for DAC               channel2.
    - !Field
      name: DACC2DORB
      bit_offset: 16
      bit_width: 12
      description: DAC channel2 data output
  - !Register
    name: DAC_SR
    addr: 0x34
    size_bits: 32
    description: DAC status register
    fields:
    - !Field
      name: DAC1RDY
      bit_offset: 11
      bit_width: 1
      description: DAC channel1 ready status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DORSTAT1
      bit_offset: 12
      bit_width: 1
      description: DAC channel1 output register status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMAUDR1
      bit_offset: 13
      bit_width: 1
      description: DAC channel1 DMA underrun flag This bit               is set by
        hardware and cleared by software (by               writing it to 1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAL_FLAG1
      bit_offset: 14
      bit_width: 1
      description: DAC Channel 1 calibration offset status               This bit
        is set and cleared by hardware
      read_allowed: true
      write_allowed: false
    - !Field
      name: BWST1
      bit_offset: 15
      bit_width: 1
      description: DAC Channel 1 busy writing sample time               flag This
        bit is systematically set just after Sample               & Hold mode enable
        and is set each time the               software writes the register DAC_SHSR1,
        It is cleared               by hardware when the write operation of DAC_SHSR1
        is               complete. (It takes about 3LSI periods of               synchronization).
      read_allowed: true
      write_allowed: false
    - !Field
      name: DAC2RDY
      bit_offset: 27
      bit_width: 1
      description: DAC channel 2 ready status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DORSTAT2
      bit_offset: 28
      bit_width: 1
      description: DAC channel 2 output register status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMAUDR2
      bit_offset: 29
      bit_width: 1
      description: DAC channel2 DMA underrun flag This bit               is set by
        hardware and cleared by software (by               writing it to 1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAL_FLAG2
      bit_offset: 30
      bit_width: 1
      description: DAC Channel 2 calibration offset status               This bit
        is set and cleared by hardware
      read_allowed: true
      write_allowed: false
    - !Field
      name: BWST2
      bit_offset: 31
      bit_width: 1
      description: DAC Channel 2 busy writing sample time               flag This
        bit is systematically set just after Sample               & Hold mode enable
        and is set each time the               software writes the register DAC_SHSR2,
        It is cleared               by hardware when the write operation of DAC_SHSR2
        is               complete. (It takes about 3 LSI periods of               synchronization).
      read_allowed: true
      write_allowed: false
  - !Register
    name: DAC_CCR
    addr: 0x38
    size_bits: 32
    description: DAC calibration control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OTRIM1
      bit_offset: 0
      bit_width: 5
      description: DAC Channel 1 offset trimming               value
    - !Field
      name: OTRIM2
      bit_offset: 16
      bit_width: 5
      description: DAC Channel 2 offset trimming               value
  - !Register
    name: DAC_MCR
    addr: 0x3c
    size_bits: 32
    description: DAC mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE1
      bit_offset: 0
      bit_width: 3
      description: 'DAC Channel 1 mode These bits can be               written only
        when the DAC is disabled and not in the               calibration mode (when
        bit EN1=0 and bit CEN1 =0 in               the DAC_CR register). If EN1=1
        or CEN1 =1 the write               operation is ignored. They can be set and
        cleared by               software to select the DAC Channel 1 mode: DAC               Channel
        1 in normal Mode DAC Channel 1 in sample               &amp; hold mode'
    - !Field
      name: DMADOUBLE1
      bit_offset: 8
      bit_width: 1
      description: DAC Channel1 DMA double data               mode
    - !Field
      name: SINFORMAT1
      bit_offset: 9
      bit_width: 1
      description: Enable signed format for DAC               channel1
    - !Field
      name: HFSEL
      bit_offset: 14
      bit_width: 2
      description: High frequency interface mode               selection
    - !Field
      name: MODE2
      bit_offset: 16
      bit_width: 3
      description: 'DAC Channel 2 mode These bits can be               written only
        when the DAC is disabled and not in the               calibration mode (when
        bit EN2=0 and bit CEN2 =0 in               the DAC_CR register). If EN2=1
        or CEN2 =1 the write               operation is ignored. They can be set and
        cleared by               software to select the DAC Channel 2 mode: DAC               Channel
        2 in normal Mode DAC Channel 2 in sample               &amp; hold mode'
    - !Field
      name: DMADOUBLE2
      bit_offset: 24
      bit_width: 1
      description: DAC Channel2 DMA double data               mode
    - !Field
      name: SINFORMAT2
      bit_offset: 25
      bit_width: 1
      description: Enable signed format for DAC               channel2
  - !Register
    name: DAC_SHSR1
    addr: 0x40
    size_bits: 32
    description: DAC Sample and Hold sample time register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSAMPLE1
      bit_offset: 0
      bit_width: 10
      description: DAC Channel 1 sample Time (only valid in               sample &amp;
        hold mode) These bits can be written               when the DAC channel1 is
        disabled or also during               normal operation. in the latter case,
        the write can               be done only when BWSTx of DAC_SR register is
        low, If               BWSTx=1, the write operation is               ignored.
  - !Register
    name: DAC_SHSR2
    addr: 0x44
    size_bits: 32
    description: DAC Sample and Hold sample time register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSAMPLE2
      bit_offset: 0
      bit_width: 10
      description: DAC Channel 2 sample Time (only valid in               sample &amp;
        hold mode) These bits can be written               when the DAC channel2 is
        disabled or also during               normal operation. in the latter case,
        the write can               be done only when BWSTx of DAC_SR register is
        low, if               BWSTx=1, the write operation is               ignored.
  - !Register
    name: DAC_SHHR
    addr: 0x48
    size_bits: 32
    description: DAC Sample and Hold hold time           register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10001
    fields:
    - !Field
      name: THOLD1
      bit_offset: 0
      bit_width: 10
      description: DAC Channel 1 hold Time (only valid in               sample &amp;
        hold mode) Hold time= (THOLD[9:0]) x               T LSI
    - !Field
      name: THOLD2
      bit_offset: 16
      bit_width: 10
      description: DAC Channel 2 hold time (only valid in               sample &amp;
        hold mode). Hold time= (THOLD[9:0])               x T LSI
  - !Register
    name: DAC_SHRR
    addr: 0x4c
    size_bits: 32
    description: DAC Sample and Hold refresh time           register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10001
    fields:
    - !Field
      name: TREFRESH1
      bit_offset: 0
      bit_width: 8
      description: DAC Channel 1 refresh Time (only valid               in sample
        &amp; hold mode) Refresh time=               (TREFRESH[7:0]) x T LSI
    - !Field
      name: TREFRESH2
      bit_offset: 16
      bit_width: 8
      description: DAC Channel 2 refresh Time (only valid               in sample
        &amp; hold mode) Refresh time=               (TREFRESH[7:0]) x T LSI
  - !Register
    name: DAC_STR1
    addr: 0x58
    size_bits: 32
    description: Sawtooth register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRSTDATA1
      bit_offset: 0
      bit_width: 12
      description: DAC Channel 1 Sawtooth reset               value
    - !Field
      name: STDIR1
      bit_offset: 12
      bit_width: 1
      description: DAC Channel1 Sawtooth direction               setting
    - !Field
      name: STINCDATA1
      bit_offset: 16
      bit_width: 16
      description: DAC CH1 Sawtooth increment value (12.4               bit format)
  - !Register
    name: DAC_STR2
    addr: 0x5c
    size_bits: 32
    description: Sawtooth register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRSTDATA2
      bit_offset: 0
      bit_width: 12
      description: DAC Channel 2 Sawtooth reset               value
    - !Field
      name: STDIR2
      bit_offset: 12
      bit_width: 1
      description: DAC Channel2 Sawtooth direction               setting
    - !Field
      name: STINCDATA2
      bit_offset: 16
      bit_width: 16
      description: DAC CH2 Sawtooth increment value (12.4               bit format)
  - !Register
    name: DAC_STMODR
    addr: 0x60
    size_bits: 32
    description: Sawtooth Mode register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRSTTRIGSEL1
      bit_offset: 0
      bit_width: 4
      description: DAC Channel 1 Sawtooth Reset trigger               selection
    - !Field
      name: STINCTRIGSEL1
      bit_offset: 8
      bit_width: 4
      description: DAC Channel 1 Sawtooth Increment trigger               selection
    - !Field
      name: STRSTTRIGSEL2
      bit_offset: 16
      bit_width: 4
      description: DAC Channel 1 Sawtooth Reset trigger               selection
    - !Field
      name: STINCTRIGSEL2
      bit_offset: 24
      bit_width: 4
      description: DAC Channel 2 Sawtooth Increment trigger               selection
- !Module
  name: DAC3
  description: Digital-to-analog converter
  base_addr: 0x50001000
  size: 0x400
  registers:
  - !Register
    name: DAC_CR
    addr: 0x0
    size_bits: 32
    description: DAC control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN1
      bit_offset: 0
      bit_width: 1
      description: DAC channel1 enable This bit is set and               cleared by
        software to enable/disable DAC               channel1.
    - !Field
      name: TEN1
      bit_offset: 1
      bit_width: 1
      description: DAC channel1 trigger               enable
    - !Field
      name: TSEL1
      bit_offset: 2
      bit_width: 4
      description: 'DAC channel1 trigger selection These               bits select
        the external event used to trigger DAC               channel1. Note: Only
        used if bit TEN1 = 1 (DAC               channel1 trigger enabled).'
    - !Field
      name: WAVE1
      bit_offset: 6
      bit_width: 2
      description: 'DAC channel1 noise/triangle wave               generation enable
        These bits are set and cleared by               software. Note: Only used
        if bit TEN1 = 1 (DAC               channel1 trigger enabled).'
    - !Field
      name: MAMP1
      bit_offset: 8
      bit_width: 4
      description: 'DAC channel1 mask/amplitude selector               These bits
        are written by software to select mask in               wave generation mode
        or amplitude in triangle               generation mode. = 1011: Unmask bits[11:0]
        of LFSR/               triangle amplitude equal to 4095'
    - !Field
      name: DMAEN1
      bit_offset: 12
      bit_width: 1
      description: DAC channel1 DMA enable This bit is set               and cleared
        by software.
    - !Field
      name: DMAUDRIE1
      bit_offset: 13
      bit_width: 1
      description: DAC channel1 DMA Underrun Interrupt               enable This bit
        is set and cleared by               software.
    - !Field
      name: CEN1
      bit_offset: 14
      bit_width: 1
      description: DAC Channel 1 calibration enable This               bit is set
        and cleared by software to enable/disable               DAC channel 1 calibration,
        it can be written only if               bit EN1=0 into DAC_CR (the calibration
        mode can be               entered/exit only when the DAC channel is disabled)               Otherwise,
        the write operation is               ignored.
    - !Field
      name: EN2
      bit_offset: 16
      bit_width: 1
      description: DAC channel2 enable This bit is set and               cleared by
        software to enable/disable DAC               channel2.
    - !Field
      name: TEN2
      bit_offset: 17
      bit_width: 1
      description: DAC channel2 trigger               enable
    - !Field
      name: TSEL2
      bit_offset: 18
      bit_width: 4
      description: 'DAC channel2 trigger selection These               bits select
        the external event used to trigger DAC               channel2 Note: Only used
        if bit TEN2 = 1 (DAC               channel2 trigger enabled).'
    - !Field
      name: WAVE2
      bit_offset: 22
      bit_width: 2
      description: 'DAC channel2 noise/triangle wave               generation enable
        These bits are set/reset by               software. 1x: Triangle wave generation
        enabled Note:               Only used if bit TEN2 = 1 (DAC channel2 trigger               enabled)'
    - !Field
      name: MAMP2
      bit_offset: 24
      bit_width: 4
      description: 'DAC channel2 mask/amplitude selector               These bits
        are written by software to select mask in               wave generation mode
        or amplitude in triangle               generation mode. = 1011: Unmask bits[11:0]
        of LFSR/               triangle amplitude equal to 4095'
    - !Field
      name: DMAEN2
      bit_offset: 28
      bit_width: 1
      description: DAC channel2 DMA enable This bit is set               and cleared
        by software.
    - !Field
      name: DMAUDRIE2
      bit_offset: 29
      bit_width: 1
      description: DAC channel2 DMA underrun interrupt               enable This bit
        is set and cleared by               software.
    - !Field
      name: CEN2
      bit_offset: 30
      bit_width: 1
      description: DAC Channel 2 calibration enable This               bit is set
        and cleared by software to enable/disable               DAC channel 2 calibration,
        it can be written only if               bit EN2=0 into DAC_CR (the calibration
        mode can be               entered/exit only when the DAC channel is disabled)               Otherwise,
        the write operation is               ignored.
  - !Register
    name: DAC_SWTRGR
    addr: 0x4
    size_bits: 32
    description: DAC software trigger register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SWTRIG1
      bit_offset: 0
      bit_width: 1
      description: 'DAC channel1 software trigger This bit               is set by
        software to trigger the DAC in software               trigger mode. Note:
        This bit is cleared by hardware               (one APB1 clock cycle later)
        once the DAC_DHR1               register value has been loaded into the DAC_DOR1               register.'
    - !Field
      name: SWTRIG2
      bit_offset: 1
      bit_width: 1
      description: 'DAC channel2 software trigger This bit               is set by
        software to trigger the DAC in software               trigger mode. Note:
        This bit is cleared by hardware               (one APB1 clock cycle later)
        once the DAC_DHR2               register value has been loaded into the DAC_DOR2               register.'
    - !Field
      name: SWTRIGB1
      bit_offset: 16
      bit_width: 1
      description: DAC channel1 software trigger               B
    - !Field
      name: SWTRIGB2
      bit_offset: 17
      bit_width: 1
      description: DAC channel2 software trigger               B
  - !Register
    name: DAC_DHR12R1
    addr: 0x8
    size_bits: 32
    description: DAC channel1 12-bit right-aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 12
      description: DAC channel1 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC1DHRB
      bit_offset: 16
      bit_width: 12
      description: DAC channel1 12-bit right-aligned data               B
  - !Register
    name: DAC_DHR12L1
    addr: 0xc
    size_bits: 32
    description: DAC channel1 12-bit left aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 4
      bit_width: 12
      description: DAC channel1 12-bit left-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC1DHRB
      bit_offset: 20
      bit_width: 12
      description: DAC channel1 12-bit left-aligned data               B
  - !Register
    name: DAC_DHR8R1
    addr: 0x10
    size_bits: 32
    description: DAC channel1 8-bit right aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 8
      description: DAC channel1 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel1.
    - !Field
      name: DACC1DHRB
      bit_offset: 8
      bit_width: 8
      description: DAC channel1 8-bit right-aligned               data
  - !Register
    name: DAC_DHR12R2
    addr: 0x14
    size_bits: 32
    description: DAC channel2 12-bit right aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 0
      bit_width: 12
      description: DAC channel2 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel2.
    - !Field
      name: DACC2DHRB
      bit_offset: 16
      bit_width: 12
      description: DAC channel2 12-bit right-aligned               data
  - !Register
    name: DAC_DHR12L2
    addr: 0x18
    size_bits: 32
    description: DAC channel2 12-bit left aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 4
      bit_width: 12
      description: DAC channel2 12-bit left-aligned data               These bits
        are written by software which specify               12-bit data for DAC channel2.
    - !Field
      name: DACC2DHRB
      bit_offset: 20
      bit_width: 12
      description: DAC channel2 12-bit left-aligned data               B
  - !Register
    name: DAC_DHR8R2
    addr: 0x1c
    size_bits: 32
    description: DAC channel2 8-bit right-aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 0
      bit_width: 8
      description: DAC channel2 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel2.
    - !Field
      name: DACC2DHRB
      bit_offset: 8
      bit_width: 8
      description: DAC channel2 8-bit right-aligned               data
  - !Register
    name: DAC_DHR12RD
    addr: 0x20
    size_bits: 32
    description: Dual DAC 12-bit right-aligned data holding           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 12
      description: DAC channel1 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC2DHR
      bit_offset: 16
      bit_width: 12
      description: DAC channel2 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel2.
  - !Register
    name: DAC_DHR12LD
    addr: 0x24
    size_bits: 32
    description: DUAL DAC 12-bit left aligned data holding           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 4
      bit_width: 12
      description: DAC channel1 12-bit left-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC2DHR
      bit_offset: 20
      bit_width: 12
      description: DAC channel2 12-bit left-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel2.
  - !Register
    name: DAC_DHR8RD
    addr: 0x28
    size_bits: 32
    description: DUAL DAC 8-bit right aligned data holding           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 8
      description: DAC channel1 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel1.
    - !Field
      name: DACC2DHR
      bit_offset: 8
      bit_width: 8
      description: DAC channel2 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel2.
  - !Register
    name: DAC_DOR1
    addr: 0x2c
    size_bits: 32
    description: DAC channel1 data output           register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DACC1DOR
      bit_offset: 0
      bit_width: 12
      description: DAC channel1 data output These bits are               read-only,
        they contain data output for DAC               channel1.
    - !Field
      name: DACC1DORB
      bit_offset: 16
      bit_width: 12
      description: DAC channel1 data output
  - !Register
    name: DAC_DOR2
    addr: 0x30
    size_bits: 32
    description: DAC channel2 data output           register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DACC2DOR
      bit_offset: 0
      bit_width: 12
      description: DAC channel2 data output These bits are               read-only,
        they contain data output for DAC               channel2.
    - !Field
      name: DACC2DORB
      bit_offset: 16
      bit_width: 12
      description: DAC channel2 data output
  - !Register
    name: DAC_SR
    addr: 0x34
    size_bits: 32
    description: DAC status register
    fields:
    - !Field
      name: DAC1RDY
      bit_offset: 11
      bit_width: 1
      description: DAC channel1 ready status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DORSTAT1
      bit_offset: 12
      bit_width: 1
      description: DAC channel1 output register status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMAUDR1
      bit_offset: 13
      bit_width: 1
      description: DAC channel1 DMA underrun flag This bit               is set by
        hardware and cleared by software (by               writing it to 1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAL_FLAG1
      bit_offset: 14
      bit_width: 1
      description: DAC Channel 1 calibration offset status               This bit
        is set and cleared by hardware
      read_allowed: true
      write_allowed: false
    - !Field
      name: BWST1
      bit_offset: 15
      bit_width: 1
      description: DAC Channel 1 busy writing sample time               flag This
        bit is systematically set just after Sample               & Hold mode enable
        and is set each time the               software writes the register DAC_SHSR1,
        It is cleared               by hardware when the write operation of DAC_SHSR1
        is               complete. (It takes about 3LSI periods of               synchronization).
      read_allowed: true
      write_allowed: false
    - !Field
      name: DAC2RDY
      bit_offset: 27
      bit_width: 1
      description: DAC channel 2 ready status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DORSTAT2
      bit_offset: 28
      bit_width: 1
      description: DAC channel 2 output register status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMAUDR2
      bit_offset: 29
      bit_width: 1
      description: DAC channel2 DMA underrun flag This bit               is set by
        hardware and cleared by software (by               writing it to 1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAL_FLAG2
      bit_offset: 30
      bit_width: 1
      description: DAC Channel 2 calibration offset status               This bit
        is set and cleared by hardware
      read_allowed: true
      write_allowed: false
    - !Field
      name: BWST2
      bit_offset: 31
      bit_width: 1
      description: DAC Channel 2 busy writing sample time               flag This
        bit is systematically set just after Sample               & Hold mode enable
        and is set each time the               software writes the register DAC_SHSR2,
        It is cleared               by hardware when the write operation of DAC_SHSR2
        is               complete. (It takes about 3 LSI periods of               synchronization).
      read_allowed: true
      write_allowed: false
  - !Register
    name: DAC_CCR
    addr: 0x38
    size_bits: 32
    description: DAC calibration control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OTRIM1
      bit_offset: 0
      bit_width: 5
      description: DAC Channel 1 offset trimming               value
    - !Field
      name: OTRIM2
      bit_offset: 16
      bit_width: 5
      description: DAC Channel 2 offset trimming               value
  - !Register
    name: DAC_MCR
    addr: 0x3c
    size_bits: 32
    description: DAC mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE1
      bit_offset: 0
      bit_width: 3
      description: 'DAC Channel 1 mode These bits can be               written only
        when the DAC is disabled and not in the               calibration mode (when
        bit EN1=0 and bit CEN1 =0 in               the DAC_CR register). If EN1=1
        or CEN1 =1 the write               operation is ignored. They can be set and
        cleared by               software to select the DAC Channel 1 mode: DAC               Channel
        1 in normal Mode DAC Channel 1 in sample               &amp; hold mode'
    - !Field
      name: DMADOUBLE1
      bit_offset: 8
      bit_width: 1
      description: DAC Channel1 DMA double data               mode
    - !Field
      name: SINFORMAT1
      bit_offset: 9
      bit_width: 1
      description: Enable signed format for DAC               channel1
    - !Field
      name: HFSEL
      bit_offset: 14
      bit_width: 2
      description: High frequency interface mode               selection
    - !Field
      name: MODE2
      bit_offset: 16
      bit_width: 3
      description: 'DAC Channel 2 mode These bits can be               written only
        when the DAC is disabled and not in the               calibration mode (when
        bit EN2=0 and bit CEN2 =0 in               the DAC_CR register). If EN2=1
        or CEN2 =1 the write               operation is ignored. They can be set and
        cleared by               software to select the DAC Channel 2 mode: DAC               Channel
        2 in normal Mode DAC Channel 2 in sample               &amp; hold mode'
    - !Field
      name: DMADOUBLE2
      bit_offset: 24
      bit_width: 1
      description: DAC Channel2 DMA double data               mode
    - !Field
      name: SINFORMAT2
      bit_offset: 25
      bit_width: 1
      description: Enable signed format for DAC               channel2
  - !Register
    name: DAC_SHSR1
    addr: 0x40
    size_bits: 32
    description: DAC Sample and Hold sample time register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSAMPLE1
      bit_offset: 0
      bit_width: 10
      description: DAC Channel 1 sample Time (only valid in               sample &amp;
        hold mode) These bits can be written               when the DAC channel1 is
        disabled or also during               normal operation. in the latter case,
        the write can               be done only when BWSTx of DAC_SR register is
        low, If               BWSTx=1, the write operation is               ignored.
  - !Register
    name: DAC_SHSR2
    addr: 0x44
    size_bits: 32
    description: DAC Sample and Hold sample time register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSAMPLE2
      bit_offset: 0
      bit_width: 10
      description: DAC Channel 2 sample Time (only valid in               sample &amp;
        hold mode) These bits can be written               when the DAC channel2 is
        disabled or also during               normal operation. in the latter case,
        the write can               be done only when BWSTx of DAC_SR register is
        low, if               BWSTx=1, the write operation is               ignored.
  - !Register
    name: DAC_SHHR
    addr: 0x48
    size_bits: 32
    description: DAC Sample and Hold hold time           register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10001
    fields:
    - !Field
      name: THOLD1
      bit_offset: 0
      bit_width: 10
      description: DAC Channel 1 hold Time (only valid in               sample &amp;
        hold mode) Hold time= (THOLD[9:0]) x               T LSI
    - !Field
      name: THOLD2
      bit_offset: 16
      bit_width: 10
      description: DAC Channel 2 hold time (only valid in               sample &amp;
        hold mode). Hold time= (THOLD[9:0])               x T LSI
  - !Register
    name: DAC_SHRR
    addr: 0x4c
    size_bits: 32
    description: DAC Sample and Hold refresh time           register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10001
    fields:
    - !Field
      name: TREFRESH1
      bit_offset: 0
      bit_width: 8
      description: DAC Channel 1 refresh Time (only valid               in sample
        &amp; hold mode) Refresh time=               (TREFRESH[7:0]) x T LSI
    - !Field
      name: TREFRESH2
      bit_offset: 16
      bit_width: 8
      description: DAC Channel 2 refresh Time (only valid               in sample
        &amp; hold mode) Refresh time=               (TREFRESH[7:0]) x T LSI
  - !Register
    name: DAC_STR1
    addr: 0x58
    size_bits: 32
    description: Sawtooth register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRSTDATA1
      bit_offset: 0
      bit_width: 12
      description: DAC Channel 1 Sawtooth reset               value
    - !Field
      name: STDIR1
      bit_offset: 12
      bit_width: 1
      description: DAC Channel1 Sawtooth direction               setting
    - !Field
      name: STINCDATA1
      bit_offset: 16
      bit_width: 16
      description: DAC CH1 Sawtooth increment value (12.4               bit format)
  - !Register
    name: DAC_STR2
    addr: 0x5c
    size_bits: 32
    description: Sawtooth register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRSTDATA2
      bit_offset: 0
      bit_width: 12
      description: DAC Channel 2 Sawtooth reset               value
    - !Field
      name: STDIR2
      bit_offset: 12
      bit_width: 1
      description: DAC Channel2 Sawtooth direction               setting
    - !Field
      name: STINCDATA2
      bit_offset: 16
      bit_width: 16
      description: DAC CH2 Sawtooth increment value (12.4               bit format)
  - !Register
    name: DAC_STMODR
    addr: 0x60
    size_bits: 32
    description: Sawtooth Mode register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRSTTRIGSEL1
      bit_offset: 0
      bit_width: 4
      description: DAC Channel 1 Sawtooth Reset trigger               selection
    - !Field
      name: STINCTRIGSEL1
      bit_offset: 8
      bit_width: 4
      description: DAC Channel 1 Sawtooth Increment trigger               selection
    - !Field
      name: STRSTTRIGSEL2
      bit_offset: 16
      bit_width: 4
      description: DAC Channel 1 Sawtooth Reset trigger               selection
    - !Field
      name: STINCTRIGSEL2
      bit_offset: 24
      bit_width: 4
      description: DAC Channel 2 Sawtooth Increment trigger               selection
- !Module
  name: DAC4
  description: Digital-to-analog converter
  base_addr: 0x50001400
  size: 0x400
  registers:
  - !Register
    name: DAC_CR
    addr: 0x0
    size_bits: 32
    description: DAC control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN1
      bit_offset: 0
      bit_width: 1
      description: DAC channel1 enable This bit is set and               cleared by
        software to enable/disable DAC               channel1.
    - !Field
      name: TEN1
      bit_offset: 1
      bit_width: 1
      description: DAC channel1 trigger               enable
    - !Field
      name: TSEL1
      bit_offset: 2
      bit_width: 4
      description: 'DAC channel1 trigger selection These               bits select
        the external event used to trigger DAC               channel1. Note: Only
        used if bit TEN1 = 1 (DAC               channel1 trigger enabled).'
    - !Field
      name: WAVE1
      bit_offset: 6
      bit_width: 2
      description: 'DAC channel1 noise/triangle wave               generation enable
        These bits are set and cleared by               software. Note: Only used
        if bit TEN1 = 1 (DAC               channel1 trigger enabled).'
    - !Field
      name: MAMP1
      bit_offset: 8
      bit_width: 4
      description: 'DAC channel1 mask/amplitude selector               These bits
        are written by software to select mask in               wave generation mode
        or amplitude in triangle               generation mode. = 1011: Unmask bits[11:0]
        of LFSR/               triangle amplitude equal to 4095'
    - !Field
      name: DMAEN1
      bit_offset: 12
      bit_width: 1
      description: DAC channel1 DMA enable This bit is set               and cleared
        by software.
    - !Field
      name: DMAUDRIE1
      bit_offset: 13
      bit_width: 1
      description: DAC channel1 DMA Underrun Interrupt               enable This bit
        is set and cleared by               software.
    - !Field
      name: CEN1
      bit_offset: 14
      bit_width: 1
      description: DAC Channel 1 calibration enable This               bit is set
        and cleared by software to enable/disable               DAC channel 1 calibration,
        it can be written only if               bit EN1=0 into DAC_CR (the calibration
        mode can be               entered/exit only when the DAC channel is disabled)               Otherwise,
        the write operation is               ignored.
    - !Field
      name: EN2
      bit_offset: 16
      bit_width: 1
      description: DAC channel2 enable This bit is set and               cleared by
        software to enable/disable DAC               channel2.
    - !Field
      name: TEN2
      bit_offset: 17
      bit_width: 1
      description: DAC channel2 trigger               enable
    - !Field
      name: TSEL2
      bit_offset: 18
      bit_width: 4
      description: 'DAC channel2 trigger selection These               bits select
        the external event used to trigger DAC               channel2 Note: Only used
        if bit TEN2 = 1 (DAC               channel2 trigger enabled).'
    - !Field
      name: WAVE2
      bit_offset: 22
      bit_width: 2
      description: 'DAC channel2 noise/triangle wave               generation enable
        These bits are set/reset by               software. 1x: Triangle wave generation
        enabled Note:               Only used if bit TEN2 = 1 (DAC channel2 trigger               enabled)'
    - !Field
      name: MAMP2
      bit_offset: 24
      bit_width: 4
      description: 'DAC channel2 mask/amplitude selector               These bits
        are written by software to select mask in               wave generation mode
        or amplitude in triangle               generation mode. = 1011: Unmask bits[11:0]
        of LFSR/               triangle amplitude equal to 4095'
    - !Field
      name: DMAEN2
      bit_offset: 28
      bit_width: 1
      description: DAC channel2 DMA enable This bit is set               and cleared
        by software.
    - !Field
      name: DMAUDRIE2
      bit_offset: 29
      bit_width: 1
      description: DAC channel2 DMA underrun interrupt               enable This bit
        is set and cleared by               software.
    - !Field
      name: CEN2
      bit_offset: 30
      bit_width: 1
      description: DAC Channel 2 calibration enable This               bit is set
        and cleared by software to enable/disable               DAC channel 2 calibration,
        it can be written only if               bit EN2=0 into DAC_CR (the calibration
        mode can be               entered/exit only when the DAC channel is disabled)               Otherwise,
        the write operation is               ignored.
  - !Register
    name: DAC_SWTRGR
    addr: 0x4
    size_bits: 32
    description: DAC software trigger register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SWTRIG1
      bit_offset: 0
      bit_width: 1
      description: 'DAC channel1 software trigger This bit               is set by
        software to trigger the DAC in software               trigger mode. Note:
        This bit is cleared by hardware               (one APB1 clock cycle later)
        once the DAC_DHR1               register value has been loaded into the DAC_DOR1               register.'
    - !Field
      name: SWTRIG2
      bit_offset: 1
      bit_width: 1
      description: 'DAC channel2 software trigger This bit               is set by
        software to trigger the DAC in software               trigger mode. Note:
        This bit is cleared by hardware               (one APB1 clock cycle later)
        once the DAC_DHR2               register value has been loaded into the DAC_DOR2               register.'
    - !Field
      name: SWTRIGB1
      bit_offset: 16
      bit_width: 1
      description: DAC channel1 software trigger               B
    - !Field
      name: SWTRIGB2
      bit_offset: 17
      bit_width: 1
      description: DAC channel2 software trigger               B
  - !Register
    name: DAC_DHR12R1
    addr: 0x8
    size_bits: 32
    description: DAC channel1 12-bit right-aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 12
      description: DAC channel1 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC1DHRB
      bit_offset: 16
      bit_width: 12
      description: DAC channel1 12-bit right-aligned data               B
  - !Register
    name: DAC_DHR12L1
    addr: 0xc
    size_bits: 32
    description: DAC channel1 12-bit left aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 4
      bit_width: 12
      description: DAC channel1 12-bit left-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC1DHRB
      bit_offset: 20
      bit_width: 12
      description: DAC channel1 12-bit left-aligned data               B
  - !Register
    name: DAC_DHR8R1
    addr: 0x10
    size_bits: 32
    description: DAC channel1 8-bit right aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 8
      description: DAC channel1 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel1.
    - !Field
      name: DACC1DHRB
      bit_offset: 8
      bit_width: 8
      description: DAC channel1 8-bit right-aligned               data
  - !Register
    name: DAC_DHR12R2
    addr: 0x14
    size_bits: 32
    description: DAC channel2 12-bit right aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 0
      bit_width: 12
      description: DAC channel2 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel2.
    - !Field
      name: DACC2DHRB
      bit_offset: 16
      bit_width: 12
      description: DAC channel2 12-bit right-aligned               data
  - !Register
    name: DAC_DHR12L2
    addr: 0x18
    size_bits: 32
    description: DAC channel2 12-bit left aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 4
      bit_width: 12
      description: DAC channel2 12-bit left-aligned data               These bits
        are written by software which specify               12-bit data for DAC channel2.
    - !Field
      name: DACC2DHRB
      bit_offset: 20
      bit_width: 12
      description: DAC channel2 12-bit left-aligned data               B
  - !Register
    name: DAC_DHR8R2
    addr: 0x1c
    size_bits: 32
    description: DAC channel2 8-bit right-aligned data           holding register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 0
      bit_width: 8
      description: DAC channel2 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel2.
    - !Field
      name: DACC2DHRB
      bit_offset: 8
      bit_width: 8
      description: DAC channel2 8-bit right-aligned               data
  - !Register
    name: DAC_DHR12RD
    addr: 0x20
    size_bits: 32
    description: Dual DAC 12-bit right-aligned data holding           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 12
      description: DAC channel1 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC2DHR
      bit_offset: 16
      bit_width: 12
      description: DAC channel2 12-bit right-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel2.
  - !Register
    name: DAC_DHR12LD
    addr: 0x24
    size_bits: 32
    description: DUAL DAC 12-bit left aligned data holding           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 4
      bit_width: 12
      description: DAC channel1 12-bit left-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel1.
    - !Field
      name: DACC2DHR
      bit_offset: 20
      bit_width: 12
      description: DAC channel2 12-bit left-aligned data               These bits
        are written by software which specifies               12-bit data for DAC
        channel2.
  - !Register
    name: DAC_DHR8RD
    addr: 0x28
    size_bits: 32
    description: DUAL DAC 8-bit right aligned data holding           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 8
      description: DAC channel1 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel1.
    - !Field
      name: DACC2DHR
      bit_offset: 8
      bit_width: 8
      description: DAC channel2 8-bit right-aligned data               These bits
        are written by software which specifies               8-bit data for DAC channel2.
  - !Register
    name: DAC_DOR1
    addr: 0x2c
    size_bits: 32
    description: DAC channel1 data output           register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DACC1DOR
      bit_offset: 0
      bit_width: 12
      description: DAC channel1 data output These bits are               read-only,
        they contain data output for DAC               channel1.
    - !Field
      name: DACC1DORB
      bit_offset: 16
      bit_width: 12
      description: DAC channel1 data output
  - !Register
    name: DAC_DOR2
    addr: 0x30
    size_bits: 32
    description: DAC channel2 data output           register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DACC2DOR
      bit_offset: 0
      bit_width: 12
      description: DAC channel2 data output These bits are               read-only,
        they contain data output for DAC               channel2.
    - !Field
      name: DACC2DORB
      bit_offset: 16
      bit_width: 12
      description: DAC channel2 data output
  - !Register
    name: DAC_SR
    addr: 0x34
    size_bits: 32
    description: DAC status register
    fields:
    - !Field
      name: DAC1RDY
      bit_offset: 11
      bit_width: 1
      description: DAC channel1 ready status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DORSTAT1
      bit_offset: 12
      bit_width: 1
      description: DAC channel1 output register status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMAUDR1
      bit_offset: 13
      bit_width: 1
      description: DAC channel1 DMA underrun flag This bit               is set by
        hardware and cleared by software (by               writing it to 1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAL_FLAG1
      bit_offset: 14
      bit_width: 1
      description: DAC Channel 1 calibration offset status               This bit
        is set and cleared by hardware
      read_allowed: true
      write_allowed: false
    - !Field
      name: BWST1
      bit_offset: 15
      bit_width: 1
      description: DAC Channel 1 busy writing sample time               flag This
        bit is systematically set just after Sample               & Hold mode enable
        and is set each time the               software writes the register DAC_SHSR1,
        It is cleared               by hardware when the write operation of DAC_SHSR1
        is               complete. (It takes about 3LSI periods of               synchronization).
      read_allowed: true
      write_allowed: false
    - !Field
      name: DAC2RDY
      bit_offset: 27
      bit_width: 1
      description: DAC channel 2 ready status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DORSTAT2
      bit_offset: 28
      bit_width: 1
      description: DAC channel 2 output register status               bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMAUDR2
      bit_offset: 29
      bit_width: 1
      description: DAC channel2 DMA underrun flag This bit               is set by
        hardware and cleared by software (by               writing it to 1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAL_FLAG2
      bit_offset: 30
      bit_width: 1
      description: DAC Channel 2 calibration offset status               This bit
        is set and cleared by hardware
      read_allowed: true
      write_allowed: false
    - !Field
      name: BWST2
      bit_offset: 31
      bit_width: 1
      description: DAC Channel 2 busy writing sample time               flag This
        bit is systematically set just after Sample               & Hold mode enable
        and is set each time the               software writes the register DAC_SHSR2,
        It is cleared               by hardware when the write operation of DAC_SHSR2
        is               complete. (It takes about 3 LSI periods of               synchronization).
      read_allowed: true
      write_allowed: false
  - !Register
    name: DAC_CCR
    addr: 0x38
    size_bits: 32
    description: DAC calibration control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OTRIM1
      bit_offset: 0
      bit_width: 5
      description: DAC Channel 1 offset trimming               value
    - !Field
      name: OTRIM2
      bit_offset: 16
      bit_width: 5
      description: DAC Channel 2 offset trimming               value
  - !Register
    name: DAC_MCR
    addr: 0x3c
    size_bits: 32
    description: DAC mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE1
      bit_offset: 0
      bit_width: 3
      description: 'DAC Channel 1 mode These bits can be               written only
        when the DAC is disabled and not in the               calibration mode (when
        bit EN1=0 and bit CEN1 =0 in               the DAC_CR register). If EN1=1
        or CEN1 =1 the write               operation is ignored. They can be set and
        cleared by               software to select the DAC Channel 1 mode: DAC               Channel
        1 in normal Mode DAC Channel 1 in sample               &amp; hold mode'
    - !Field
      name: DMADOUBLE1
      bit_offset: 8
      bit_width: 1
      description: DAC Channel1 DMA double data               mode
    - !Field
      name: SINFORMAT1
      bit_offset: 9
      bit_width: 1
      description: Enable signed format for DAC               channel1
    - !Field
      name: HFSEL
      bit_offset: 14
      bit_width: 2
      description: High frequency interface mode               selection
    - !Field
      name: MODE2
      bit_offset: 16
      bit_width: 3
      description: 'DAC Channel 2 mode These bits can be               written only
        when the DAC is disabled and not in the               calibration mode (when
        bit EN2=0 and bit CEN2 =0 in               the DAC_CR register). If EN2=1
        or CEN2 =1 the write               operation is ignored. They can be set and
        cleared by               software to select the DAC Channel 2 mode: DAC               Channel
        2 in normal Mode DAC Channel 2 in sample               &amp; hold mode'
    - !Field
      name: DMADOUBLE2
      bit_offset: 24
      bit_width: 1
      description: DAC Channel2 DMA double data               mode
    - !Field
      name: SINFORMAT2
      bit_offset: 25
      bit_width: 1
      description: Enable signed format for DAC               channel2
  - !Register
    name: DAC_SHSR1
    addr: 0x40
    size_bits: 32
    description: DAC Sample and Hold sample time register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSAMPLE1
      bit_offset: 0
      bit_width: 10
      description: DAC Channel 1 sample Time (only valid in               sample &amp;
        hold mode) These bits can be written               when the DAC channel1 is
        disabled or also during               normal operation. in the latter case,
        the write can               be done only when BWSTx of DAC_SR register is
        low, If               BWSTx=1, the write operation is               ignored.
  - !Register
    name: DAC_SHSR2
    addr: 0x44
    size_bits: 32
    description: DAC Sample and Hold sample time register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSAMPLE2
      bit_offset: 0
      bit_width: 10
      description: DAC Channel 2 sample Time (only valid in               sample &amp;
        hold mode) These bits can be written               when the DAC channel2 is
        disabled or also during               normal operation. in the latter case,
        the write can               be done only when BWSTx of DAC_SR register is
        low, if               BWSTx=1, the write operation is               ignored.
  - !Register
    name: DAC_SHHR
    addr: 0x48
    size_bits: 32
    description: DAC Sample and Hold hold time           register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10001
    fields:
    - !Field
      name: THOLD1
      bit_offset: 0
      bit_width: 10
      description: DAC Channel 1 hold Time (only valid in               sample &amp;
        hold mode) Hold time= (THOLD[9:0]) x               T LSI
    - !Field
      name: THOLD2
      bit_offset: 16
      bit_width: 10
      description: DAC Channel 2 hold time (only valid in               sample &amp;
        hold mode). Hold time= (THOLD[9:0])               x T LSI
  - !Register
    name: DAC_SHRR
    addr: 0x4c
    size_bits: 32
    description: DAC Sample and Hold refresh time           register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10001
    fields:
    - !Field
      name: TREFRESH1
      bit_offset: 0
      bit_width: 8
      description: DAC Channel 1 refresh Time (only valid               in sample
        &amp; hold mode) Refresh time=               (TREFRESH[7:0]) x T LSI
    - !Field
      name: TREFRESH2
      bit_offset: 16
      bit_width: 8
      description: DAC Channel 2 refresh Time (only valid               in sample
        &amp; hold mode) Refresh time=               (TREFRESH[7:0]) x T LSI
  - !Register
    name: DAC_STR1
    addr: 0x58
    size_bits: 32
    description: Sawtooth register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRSTDATA1
      bit_offset: 0
      bit_width: 12
      description: DAC Channel 1 Sawtooth reset               value
    - !Field
      name: STDIR1
      bit_offset: 12
      bit_width: 1
      description: DAC Channel1 Sawtooth direction               setting
    - !Field
      name: STINCDATA1
      bit_offset: 16
      bit_width: 16
      description: DAC CH1 Sawtooth increment value (12.4               bit format)
  - !Register
    name: DAC_STR2
    addr: 0x5c
    size_bits: 32
    description: Sawtooth register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRSTDATA2
      bit_offset: 0
      bit_width: 12
      description: DAC Channel 2 Sawtooth reset               value
    - !Field
      name: STDIR2
      bit_offset: 12
      bit_width: 1
      description: DAC Channel2 Sawtooth direction               setting
    - !Field
      name: STINCDATA2
      bit_offset: 16
      bit_width: 16
      description: DAC CH2 Sawtooth increment value (12.4               bit format)
  - !Register
    name: DAC_STMODR
    addr: 0x60
    size_bits: 32
    description: Sawtooth Mode register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRSTTRIGSEL1
      bit_offset: 0
      bit_width: 4
      description: DAC Channel 1 Sawtooth Reset trigger               selection
    - !Field
      name: STINCTRIGSEL1
      bit_offset: 8
      bit_width: 4
      description: DAC Channel 1 Sawtooth Increment trigger               selection
    - !Field
      name: STRSTTRIGSEL2
      bit_offset: 16
      bit_width: 4
      description: DAC Channel 1 Sawtooth Reset trigger               selection
    - !Field
      name: STINCTRIGSEL2
      bit_offset: 24
      bit_width: 4
      description: DAC Channel 2 Sawtooth Increment trigger               selection
- !Module
  name: ADC1
  description: Analog-to-Digital Converter
  base_addr: 0x50000000
  size: 0xd0
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: interrupt and status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVF
      bit_offset: 10
      bit_width: 1
      description: JQOVF
    - !Field
      name: AWD3
      bit_offset: 9
      bit_width: 1
      description: AWD3
    - !Field
      name: AWD2
      bit_offset: 8
      bit_width: 1
      description: AWD2
    - !Field
      name: AWD1
      bit_offset: 7
      bit_width: 1
      description: AWD1
    - !Field
      name: JEOS
      bit_offset: 6
      bit_width: 1
      description: JEOS
    - !Field
      name: JEOC
      bit_offset: 5
      bit_width: 1
      description: JEOC
    - !Field
      name: OVR
      bit_offset: 4
      bit_width: 1
      description: OVR
    - !Field
      name: EOS
      bit_offset: 3
      bit_width: 1
      description: EOS
    - !Field
      name: EOC
      bit_offset: 2
      bit_width: 1
      description: EOC
    - !Field
      name: EOSMP
      bit_offset: 1
      bit_width: 1
      description: EOSMP
    - !Field
      name: ADRDY
      bit_offset: 0
      bit_width: 1
      description: ADRDY
  - !Register
    name: IER
    addr: 0x4
    size_bits: 32
    description: interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVFIE
      bit_offset: 10
      bit_width: 1
      description: JQOVFIE
    - !Field
      name: AWD3IE
      bit_offset: 9
      bit_width: 1
      description: AWD3IE
    - !Field
      name: AWD2IE
      bit_offset: 8
      bit_width: 1
      description: AWD2IE
    - !Field
      name: AWD1IE
      bit_offset: 7
      bit_width: 1
      description: AWD1IE
    - !Field
      name: JEOSIE
      bit_offset: 6
      bit_width: 1
      description: JEOSIE
    - !Field
      name: JEOCIE
      bit_offset: 5
      bit_width: 1
      description: JEOCIE
    - !Field
      name: OVRIE
      bit_offset: 4
      bit_width: 1
      description: OVRIE
    - !Field
      name: EOSIE
      bit_offset: 3
      bit_width: 1
      description: EOSIE
    - !Field
      name: EOCIE
      bit_offset: 2
      bit_width: 1
      description: EOCIE
    - !Field
      name: EOSMPIE
      bit_offset: 1
      bit_width: 1
      description: EOSMPIE
    - !Field
      name: ADRDYIE
      bit_offset: 0
      bit_width: 1
      description: ADRDYIE
  - !Register
    name: CR
    addr: 0x8
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: ADCAL
      bit_offset: 31
      bit_width: 1
      description: ADCAL
    - !Field
      name: ADCALDIF
      bit_offset: 30
      bit_width: 1
      description: ADCALDIF
    - !Field
      name: DEEPPWD
      bit_offset: 29
      bit_width: 1
      description: DEEPPWD
    - !Field
      name: ADVREGEN
      bit_offset: 28
      bit_width: 1
      description: ADVREGEN
    - !Field
      name: JADSTP
      bit_offset: 5
      bit_width: 1
      description: JADSTP
    - !Field
      name: ADSTP
      bit_offset: 4
      bit_width: 1
      description: ADSTP
    - !Field
      name: JADSTART
      bit_offset: 3
      bit_width: 1
      description: JADSTART
    - !Field
      name: ADSTART
      bit_offset: 2
      bit_width: 1
      description: ADSTART
    - !Field
      name: ADDIS
      bit_offset: 1
      bit_width: 1
      description: ADDIS
    - !Field
      name: ADEN
      bit_offset: 0
      bit_width: 1
      description: ADEN
  - !Register
    name: CFGR
    addr: 0xc
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000000
    fields:
    - !Field
      name: JQDIS
      bit_offset: 31
      bit_width: 1
      description: Injected Queue disable
    - !Field
      name: AWDCH1CH
      bit_offset: 26
      bit_width: 5
      description: AWDCH1CH
    - !Field
      name: JAUTO
      bit_offset: 25
      bit_width: 1
      description: JAUTO
    - !Field
      name: JAWD1EN
      bit_offset: 24
      bit_width: 1
      description: JAWD1EN
    - !Field
      name: AWD1EN
      bit_offset: 23
      bit_width: 1
      description: AWD1EN
    - !Field
      name: AWD1SGL
      bit_offset: 22
      bit_width: 1
      description: AWD1SGL
    - !Field
      name: JQM
      bit_offset: 21
      bit_width: 1
      description: JQM
    - !Field
      name: JDISCEN
      bit_offset: 20
      bit_width: 1
      description: JDISCEN
    - !Field
      name: DISCNUM
      bit_offset: 17
      bit_width: 3
      description: DISCNUM
    - !Field
      name: DISCEN
      bit_offset: 16
      bit_width: 1
      description: DISCEN
    - !Field
      name: ALIGN
      bit_offset: 15
      bit_width: 1
      description: ALIGN
    - !Field
      name: AUTDLY
      bit_offset: 14
      bit_width: 1
      description: AUTDLY
    - !Field
      name: CONT
      bit_offset: 13
      bit_width: 1
      description: CONT
    - !Field
      name: OVRMOD
      bit_offset: 12
      bit_width: 1
      description: OVRMOD
    - !Field
      name: EXTEN
      bit_offset: 10
      bit_width: 2
      description: EXTEN
    - !Field
      name: EXTSEL
      bit_offset: 6
      bit_width: 4
      description: EXTSEL
    - !Field
      name: ALIGN_5
      bit_offset: 5
      bit_width: 1
      description: ALIGN_5
    - !Field
      name: RES
      bit_offset: 3
      bit_width: 2
      description: RES
    - !Field
      name: DMACFG
      bit_offset: 1
      bit_width: 1
      description: DMACFG
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMAEN
  - !Register
    name: CFGR2
    addr: 0x10
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMPTRIG
      bit_offset: 27
      bit_width: 1
      description: SMPTRIG
    - !Field
      name: BULB
      bit_offset: 26
      bit_width: 1
      description: BULB
    - !Field
      name: SWTRIG
      bit_offset: 25
      bit_width: 1
      description: SWTRIG
    - !Field
      name: GCOMP
      bit_offset: 16
      bit_width: 1
      description: GCOMP
    - !Field
      name: ROVSM
      bit_offset: 10
      bit_width: 1
      description: EXTEN
    - !Field
      name: TROVS
      bit_offset: 9
      bit_width: 1
      description: Triggered Regular               Oversampling
    - !Field
      name: OVSS
      bit_offset: 5
      bit_width: 4
      description: ALIGN
    - !Field
      name: OVSR
      bit_offset: 2
      bit_width: 3
      description: RES
    - !Field
      name: JOVSE
      bit_offset: 1
      bit_width: 1
      description: DMACFG
    - !Field
      name: ROVSE
      bit_offset: 0
      bit_width: 1
      description: DMAEN
  - !Register
    name: SMPR1
    addr: 0x14
    size_bits: 32
    description: sample time register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP9
      bit_offset: 27
      bit_width: 3
      description: SMP9
    - !Field
      name: SMP8
      bit_offset: 24
      bit_width: 3
      description: SMP8
    - !Field
      name: SMP7
      bit_offset: 21
      bit_width: 3
      description: SMP7
    - !Field
      name: SMP6
      bit_offset: 18
      bit_width: 3
      description: SMP6
    - !Field
      name: SMP5
      bit_offset: 15
      bit_width: 3
      description: SMP5
    - !Field
      name: SMP4
      bit_offset: 12
      bit_width: 3
      description: SMP4
    - !Field
      name: SMP3
      bit_offset: 9
      bit_width: 3
      description: SMP3
    - !Field
      name: SMP2
      bit_offset: 6
      bit_width: 3
      description: SMP2
    - !Field
      name: SMP1
      bit_offset: 3
      bit_width: 3
      description: SMP1
    - !Field
      name: SMPPLUS
      bit_offset: 31
      bit_width: 1
      description: Addition of one clock cycle to the               sampling time
    - !Field
      name: SMP0
      bit_offset: 0
      bit_width: 3
      description: SMP0
  - !Register
    name: SMPR2
    addr: 0x18
    size_bits: 32
    description: sample time register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP18
      bit_offset: 24
      bit_width: 3
      description: SMP18
    - !Field
      name: SMP17
      bit_offset: 21
      bit_width: 3
      description: SMP17
    - !Field
      name: SMP16
      bit_offset: 18
      bit_width: 3
      description: SMP16
    - !Field
      name: SMP15
      bit_offset: 15
      bit_width: 3
      description: SMP15
    - !Field
      name: SMP14
      bit_offset: 12
      bit_width: 3
      description: SMP14
    - !Field
      name: SMP13
      bit_offset: 9
      bit_width: 3
      description: SMP13
    - !Field
      name: SMP12
      bit_offset: 6
      bit_width: 3
      description: SMP12
    - !Field
      name: SMP11
      bit_offset: 3
      bit_width: 3
      description: SMP11
    - !Field
      name: SMP10
      bit_offset: 0
      bit_width: 3
      description: SMP10
  - !Register
    name: TR1
    addr: 0x20
    size_bits: 32
    description: watchdog threshold register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff0000
    fields:
    - !Field
      name: HT1
      bit_offset: 16
      bit_width: 12
      description: HT1
    - !Field
      name: AWDFILT
      bit_offset: 12
      bit_width: 3
      description: AWDFILT
    - !Field
      name: LT1
      bit_offset: 0
      bit_width: 12
      description: LT1
  - !Register
    name: TR2
    addr: 0x24
    size_bits: 32
    description: watchdog threshold register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff0000
    fields:
    - !Field
      name: HT2
      bit_offset: 16
      bit_width: 8
      description: HT2
    - !Field
      name: LT2
      bit_offset: 0
      bit_width: 8
      description: LT2
  - !Register
    name: TR3
    addr: 0x28
    size_bits: 32
    description: watchdog threshold register 3
    read_allowed: true
    write_allowed: true
    reset_value: 0xff0000
    fields:
    - !Field
      name: HT3
      bit_offset: 16
      bit_width: 8
      description: HT3
    - !Field
      name: LT3
      bit_offset: 0
      bit_width: 8
      description: LT3
  - !Register
    name: SQR1
    addr: 0x30
    size_bits: 32
    description: regular sequence register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ4
      bit_offset: 24
      bit_width: 5
      description: SQ4
    - !Field
      name: SQ3
      bit_offset: 18
      bit_width: 5
      description: SQ3
    - !Field
      name: SQ2
      bit_offset: 12
      bit_width: 5
      description: SQ2
    - !Field
      name: SQ1
      bit_offset: 6
      bit_width: 5
      description: SQ1
    - !Field
      name: L
      bit_offset: 0
      bit_width: 4
      description: Regular channel sequence               length
  - !Register
    name: SQR2
    addr: 0x34
    size_bits: 32
    description: regular sequence register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ9
      bit_offset: 24
      bit_width: 5
      description: SQ9
    - !Field
      name: SQ8
      bit_offset: 18
      bit_width: 5
      description: SQ8
    - !Field
      name: SQ7
      bit_offset: 12
      bit_width: 5
      description: SQ7
    - !Field
      name: SQ6
      bit_offset: 6
      bit_width: 5
      description: SQ6
    - !Field
      name: SQ5
      bit_offset: 0
      bit_width: 5
      description: SQ5
  - !Register
    name: SQR3
    addr: 0x38
    size_bits: 32
    description: regular sequence register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ14
      bit_offset: 24
      bit_width: 5
      description: SQ14
    - !Field
      name: SQ13
      bit_offset: 18
      bit_width: 5
      description: SQ13
    - !Field
      name: SQ12
      bit_offset: 12
      bit_width: 5
      description: SQ12
    - !Field
      name: SQ11
      bit_offset: 6
      bit_width: 5
      description: SQ11
    - !Field
      name: SQ10
      bit_offset: 0
      bit_width: 5
      description: SQ10
  - !Register
    name: SQR4
    addr: 0x3c
    size_bits: 32
    description: regular sequence register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ16
      bit_offset: 6
      bit_width: 5
      description: SQ16
    - !Field
      name: SQ15
      bit_offset: 0
      bit_width: 5
      description: SQ15
  - !Register
    name: DR
    addr: 0x40
    size_bits: 32
    description: regular Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 16
      description: Regular Data converted
  - !Register
    name: JSQR
    addr: 0x4c
    size_bits: 32
    description: injected sequence register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JSQ4
      bit_offset: 27
      bit_width: 5
      description: JSQ4
    - !Field
      name: JSQ3
      bit_offset: 21
      bit_width: 5
      description: JSQ3
    - !Field
      name: JSQ2
      bit_offset: 15
      bit_width: 5
      description: JSQ2
    - !Field
      name: JSQ1
      bit_offset: 9
      bit_width: 5
      description: JSQ1
    - !Field
      name: JEXTEN
      bit_offset: 7
      bit_width: 2
      description: JEXTEN
    - !Field
      name: JEXTSEL
      bit_offset: 2
      bit_width: 5
      description: JEXTSEL
    - !Field
      name: JL
      bit_offset: 0
      bit_width: 2
      description: JL
  - !Register
    name: OFR1
    addr: 0x60
    size_bits: 32
    description: offset register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR2
    addr: 0x64
    size_bits: 32
    description: offset register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR3
    addr: 0x68
    size_bits: 32
    description: offset register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR4
    addr: 0x6c
    size_bits: 32
    description: offset register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: JDR1
    addr: 0x80
    size_bits: 32
    description: injected data register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA1
      bit_offset: 0
      bit_width: 16
      description: JDATA1
  - !Register
    name: JDR2
    addr: 0x84
    size_bits: 32
    description: injected data register 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA2
      bit_offset: 0
      bit_width: 16
      description: JDATA2
  - !Register
    name: JDR3
    addr: 0x88
    size_bits: 32
    description: injected data register 3
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA3
      bit_offset: 0
      bit_width: 16
      description: JDATA3
  - !Register
    name: JDR4
    addr: 0x8c
    size_bits: 32
    description: injected data register 4
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA4
      bit_offset: 0
      bit_width: 16
      description: JDATA4
  - !Register
    name: AWD2CR
    addr: 0xa0
    size_bits: 32
    description: Analog Watchdog 2 Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD2CH
      bit_offset: 0
      bit_width: 19
      description: AWD2CH
  - !Register
    name: AWD3CR
    addr: 0xa4
    size_bits: 32
    description: Analog Watchdog 3 Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD3CH
      bit_offset: 0
      bit_width: 19
      description: AWD3CH
  - !Register
    name: DIFSEL
    addr: 0xb0
    size_bits: 32
    description: Differential Mode Selection Register           2
    fields:
    - !Field
      name: DIFSEL_0
      bit_offset: 0
      bit_width: 1
      description: Differential mode for channels               0
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIFSEL_1_18
      bit_offset: 1
      bit_width: 18
      description: Differential mode for channels 15 to               1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CALFACT
    addr: 0xb4
    size_bits: 32
    description: Calibration Factors
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALFACT_D
      bit_offset: 16
      bit_width: 7
      description: CALFACT_D
    - !Field
      name: CALFACT_S
      bit_offset: 0
      bit_width: 7
      description: CALFACT_S
  - !Register
    name: GCOMP
    addr: 0xc0
    size_bits: 32
    description: Gain compensation Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GCOMPCOEFF
      bit_offset: 0
      bit_width: 14
      description: GCOMPCOEFF
- !Module
  name: ADC2
  description: Analog-to-Digital Converter
  base_addr: 0x50000100
  size: 0xd0
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: interrupt and status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVF
      bit_offset: 10
      bit_width: 1
      description: JQOVF
    - !Field
      name: AWD3
      bit_offset: 9
      bit_width: 1
      description: AWD3
    - !Field
      name: AWD2
      bit_offset: 8
      bit_width: 1
      description: AWD2
    - !Field
      name: AWD1
      bit_offset: 7
      bit_width: 1
      description: AWD1
    - !Field
      name: JEOS
      bit_offset: 6
      bit_width: 1
      description: JEOS
    - !Field
      name: JEOC
      bit_offset: 5
      bit_width: 1
      description: JEOC
    - !Field
      name: OVR
      bit_offset: 4
      bit_width: 1
      description: OVR
    - !Field
      name: EOS
      bit_offset: 3
      bit_width: 1
      description: EOS
    - !Field
      name: EOC
      bit_offset: 2
      bit_width: 1
      description: EOC
    - !Field
      name: EOSMP
      bit_offset: 1
      bit_width: 1
      description: EOSMP
    - !Field
      name: ADRDY
      bit_offset: 0
      bit_width: 1
      description: ADRDY
  - !Register
    name: IER
    addr: 0x4
    size_bits: 32
    description: interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVFIE
      bit_offset: 10
      bit_width: 1
      description: JQOVFIE
    - !Field
      name: AWD3IE
      bit_offset: 9
      bit_width: 1
      description: AWD3IE
    - !Field
      name: AWD2IE
      bit_offset: 8
      bit_width: 1
      description: AWD2IE
    - !Field
      name: AWD1IE
      bit_offset: 7
      bit_width: 1
      description: AWD1IE
    - !Field
      name: JEOSIE
      bit_offset: 6
      bit_width: 1
      description: JEOSIE
    - !Field
      name: JEOCIE
      bit_offset: 5
      bit_width: 1
      description: JEOCIE
    - !Field
      name: OVRIE
      bit_offset: 4
      bit_width: 1
      description: OVRIE
    - !Field
      name: EOSIE
      bit_offset: 3
      bit_width: 1
      description: EOSIE
    - !Field
      name: EOCIE
      bit_offset: 2
      bit_width: 1
      description: EOCIE
    - !Field
      name: EOSMPIE
      bit_offset: 1
      bit_width: 1
      description: EOSMPIE
    - !Field
      name: ADRDYIE
      bit_offset: 0
      bit_width: 1
      description: ADRDYIE
  - !Register
    name: CR
    addr: 0x8
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: ADCAL
      bit_offset: 31
      bit_width: 1
      description: ADCAL
    - !Field
      name: ADCALDIF
      bit_offset: 30
      bit_width: 1
      description: ADCALDIF
    - !Field
      name: DEEPPWD
      bit_offset: 29
      bit_width: 1
      description: DEEPPWD
    - !Field
      name: ADVREGEN
      bit_offset: 28
      bit_width: 1
      description: ADVREGEN
    - !Field
      name: JADSTP
      bit_offset: 5
      bit_width: 1
      description: JADSTP
    - !Field
      name: ADSTP
      bit_offset: 4
      bit_width: 1
      description: ADSTP
    - !Field
      name: JADSTART
      bit_offset: 3
      bit_width: 1
      description: JADSTART
    - !Field
      name: ADSTART
      bit_offset: 2
      bit_width: 1
      description: ADSTART
    - !Field
      name: ADDIS
      bit_offset: 1
      bit_width: 1
      description: ADDIS
    - !Field
      name: ADEN
      bit_offset: 0
      bit_width: 1
      description: ADEN
  - !Register
    name: CFGR
    addr: 0xc
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000000
    fields:
    - !Field
      name: JQDIS
      bit_offset: 31
      bit_width: 1
      description: Injected Queue disable
    - !Field
      name: AWDCH1CH
      bit_offset: 26
      bit_width: 5
      description: AWDCH1CH
    - !Field
      name: JAUTO
      bit_offset: 25
      bit_width: 1
      description: JAUTO
    - !Field
      name: JAWD1EN
      bit_offset: 24
      bit_width: 1
      description: JAWD1EN
    - !Field
      name: AWD1EN
      bit_offset: 23
      bit_width: 1
      description: AWD1EN
    - !Field
      name: AWD1SGL
      bit_offset: 22
      bit_width: 1
      description: AWD1SGL
    - !Field
      name: JQM
      bit_offset: 21
      bit_width: 1
      description: JQM
    - !Field
      name: JDISCEN
      bit_offset: 20
      bit_width: 1
      description: JDISCEN
    - !Field
      name: DISCNUM
      bit_offset: 17
      bit_width: 3
      description: DISCNUM
    - !Field
      name: DISCEN
      bit_offset: 16
      bit_width: 1
      description: DISCEN
    - !Field
      name: ALIGN
      bit_offset: 15
      bit_width: 1
      description: ALIGN
    - !Field
      name: AUTDLY
      bit_offset: 14
      bit_width: 1
      description: AUTDLY
    - !Field
      name: CONT
      bit_offset: 13
      bit_width: 1
      description: CONT
    - !Field
      name: OVRMOD
      bit_offset: 12
      bit_width: 1
      description: OVRMOD
    - !Field
      name: EXTEN
      bit_offset: 10
      bit_width: 2
      description: EXTEN
    - !Field
      name: EXTSEL
      bit_offset: 6
      bit_width: 4
      description: EXTSEL
    - !Field
      name: ALIGN_5
      bit_offset: 5
      bit_width: 1
      description: ALIGN_5
    - !Field
      name: RES
      bit_offset: 3
      bit_width: 2
      description: RES
    - !Field
      name: DMACFG
      bit_offset: 1
      bit_width: 1
      description: DMACFG
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMAEN
  - !Register
    name: CFGR2
    addr: 0x10
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMPTRIG
      bit_offset: 27
      bit_width: 1
      description: SMPTRIG
    - !Field
      name: BULB
      bit_offset: 26
      bit_width: 1
      description: BULB
    - !Field
      name: SWTRIG
      bit_offset: 25
      bit_width: 1
      description: SWTRIG
    - !Field
      name: GCOMP
      bit_offset: 16
      bit_width: 1
      description: GCOMP
    - !Field
      name: ROVSM
      bit_offset: 10
      bit_width: 1
      description: EXTEN
    - !Field
      name: TROVS
      bit_offset: 9
      bit_width: 1
      description: Triggered Regular               Oversampling
    - !Field
      name: OVSS
      bit_offset: 5
      bit_width: 4
      description: ALIGN
    - !Field
      name: OVSR
      bit_offset: 2
      bit_width: 3
      description: RES
    - !Field
      name: JOVSE
      bit_offset: 1
      bit_width: 1
      description: DMACFG
    - !Field
      name: ROVSE
      bit_offset: 0
      bit_width: 1
      description: DMAEN
  - !Register
    name: SMPR1
    addr: 0x14
    size_bits: 32
    description: sample time register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP9
      bit_offset: 27
      bit_width: 3
      description: SMP9
    - !Field
      name: SMP8
      bit_offset: 24
      bit_width: 3
      description: SMP8
    - !Field
      name: SMP7
      bit_offset: 21
      bit_width: 3
      description: SMP7
    - !Field
      name: SMP6
      bit_offset: 18
      bit_width: 3
      description: SMP6
    - !Field
      name: SMP5
      bit_offset: 15
      bit_width: 3
      description: SMP5
    - !Field
      name: SMP4
      bit_offset: 12
      bit_width: 3
      description: SMP4
    - !Field
      name: SMP3
      bit_offset: 9
      bit_width: 3
      description: SMP3
    - !Field
      name: SMP2
      bit_offset: 6
      bit_width: 3
      description: SMP2
    - !Field
      name: SMP1
      bit_offset: 3
      bit_width: 3
      description: SMP1
    - !Field
      name: SMPPLUS
      bit_offset: 31
      bit_width: 1
      description: Addition of one clock cycle to the               sampling time
    - !Field
      name: SMP0
      bit_offset: 0
      bit_width: 3
      description: SMP0
  - !Register
    name: SMPR2
    addr: 0x18
    size_bits: 32
    description: sample time register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP18
      bit_offset: 24
      bit_width: 3
      description: SMP18
    - !Field
      name: SMP17
      bit_offset: 21
      bit_width: 3
      description: SMP17
    - !Field
      name: SMP16
      bit_offset: 18
      bit_width: 3
      description: SMP16
    - !Field
      name: SMP15
      bit_offset: 15
      bit_width: 3
      description: SMP15
    - !Field
      name: SMP14
      bit_offset: 12
      bit_width: 3
      description: SMP14
    - !Field
      name: SMP13
      bit_offset: 9
      bit_width: 3
      description: SMP13
    - !Field
      name: SMP12
      bit_offset: 6
      bit_width: 3
      description: SMP12
    - !Field
      name: SMP11
      bit_offset: 3
      bit_width: 3
      description: SMP11
    - !Field
      name: SMP10
      bit_offset: 0
      bit_width: 3
      description: SMP10
  - !Register
    name: TR1
    addr: 0x20
    size_bits: 32
    description: watchdog threshold register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff0000
    fields:
    - !Field
      name: HT1
      bit_offset: 16
      bit_width: 12
      description: HT1
    - !Field
      name: AWDFILT
      bit_offset: 12
      bit_width: 3
      description: AWDFILT
    - !Field
      name: LT1
      bit_offset: 0
      bit_width: 12
      description: LT1
  - !Register
    name: TR2
    addr: 0x24
    size_bits: 32
    description: watchdog threshold register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff0000
    fields:
    - !Field
      name: HT2
      bit_offset: 16
      bit_width: 8
      description: HT2
    - !Field
      name: LT2
      bit_offset: 0
      bit_width: 8
      description: LT2
  - !Register
    name: TR3
    addr: 0x28
    size_bits: 32
    description: watchdog threshold register 3
    read_allowed: true
    write_allowed: true
    reset_value: 0xff0000
    fields:
    - !Field
      name: HT3
      bit_offset: 16
      bit_width: 8
      description: HT3
    - !Field
      name: LT3
      bit_offset: 0
      bit_width: 8
      description: LT3
  - !Register
    name: SQR1
    addr: 0x30
    size_bits: 32
    description: regular sequence register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ4
      bit_offset: 24
      bit_width: 5
      description: SQ4
    - !Field
      name: SQ3
      bit_offset: 18
      bit_width: 5
      description: SQ3
    - !Field
      name: SQ2
      bit_offset: 12
      bit_width: 5
      description: SQ2
    - !Field
      name: SQ1
      bit_offset: 6
      bit_width: 5
      description: SQ1
    - !Field
      name: L
      bit_offset: 0
      bit_width: 4
      description: Regular channel sequence               length
  - !Register
    name: SQR2
    addr: 0x34
    size_bits: 32
    description: regular sequence register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ9
      bit_offset: 24
      bit_width: 5
      description: SQ9
    - !Field
      name: SQ8
      bit_offset: 18
      bit_width: 5
      description: SQ8
    - !Field
      name: SQ7
      bit_offset: 12
      bit_width: 5
      description: SQ7
    - !Field
      name: SQ6
      bit_offset: 6
      bit_width: 5
      description: SQ6
    - !Field
      name: SQ5
      bit_offset: 0
      bit_width: 5
      description: SQ5
  - !Register
    name: SQR3
    addr: 0x38
    size_bits: 32
    description: regular sequence register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ14
      bit_offset: 24
      bit_width: 5
      description: SQ14
    - !Field
      name: SQ13
      bit_offset: 18
      bit_width: 5
      description: SQ13
    - !Field
      name: SQ12
      bit_offset: 12
      bit_width: 5
      description: SQ12
    - !Field
      name: SQ11
      bit_offset: 6
      bit_width: 5
      description: SQ11
    - !Field
      name: SQ10
      bit_offset: 0
      bit_width: 5
      description: SQ10
  - !Register
    name: SQR4
    addr: 0x3c
    size_bits: 32
    description: regular sequence register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ16
      bit_offset: 6
      bit_width: 5
      description: SQ16
    - !Field
      name: SQ15
      bit_offset: 0
      bit_width: 5
      description: SQ15
  - !Register
    name: DR
    addr: 0x40
    size_bits: 32
    description: regular Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 16
      description: Regular Data converted
  - !Register
    name: JSQR
    addr: 0x4c
    size_bits: 32
    description: injected sequence register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JSQ4
      bit_offset: 27
      bit_width: 5
      description: JSQ4
    - !Field
      name: JSQ3
      bit_offset: 21
      bit_width: 5
      description: JSQ3
    - !Field
      name: JSQ2
      bit_offset: 15
      bit_width: 5
      description: JSQ2
    - !Field
      name: JSQ1
      bit_offset: 9
      bit_width: 5
      description: JSQ1
    - !Field
      name: JEXTEN
      bit_offset: 7
      bit_width: 2
      description: JEXTEN
    - !Field
      name: JEXTSEL
      bit_offset: 2
      bit_width: 5
      description: JEXTSEL
    - !Field
      name: JL
      bit_offset: 0
      bit_width: 2
      description: JL
  - !Register
    name: OFR1
    addr: 0x60
    size_bits: 32
    description: offset register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR2
    addr: 0x64
    size_bits: 32
    description: offset register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR3
    addr: 0x68
    size_bits: 32
    description: offset register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR4
    addr: 0x6c
    size_bits: 32
    description: offset register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: JDR1
    addr: 0x80
    size_bits: 32
    description: injected data register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA1
      bit_offset: 0
      bit_width: 16
      description: JDATA1
  - !Register
    name: JDR2
    addr: 0x84
    size_bits: 32
    description: injected data register 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA2
      bit_offset: 0
      bit_width: 16
      description: JDATA2
  - !Register
    name: JDR3
    addr: 0x88
    size_bits: 32
    description: injected data register 3
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA3
      bit_offset: 0
      bit_width: 16
      description: JDATA3
  - !Register
    name: JDR4
    addr: 0x8c
    size_bits: 32
    description: injected data register 4
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA4
      bit_offset: 0
      bit_width: 16
      description: JDATA4
  - !Register
    name: AWD2CR
    addr: 0xa0
    size_bits: 32
    description: Analog Watchdog 2 Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD2CH
      bit_offset: 0
      bit_width: 19
      description: AWD2CH
  - !Register
    name: AWD3CR
    addr: 0xa4
    size_bits: 32
    description: Analog Watchdog 3 Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD3CH
      bit_offset: 0
      bit_width: 19
      description: AWD3CH
  - !Register
    name: DIFSEL
    addr: 0xb0
    size_bits: 32
    description: Differential Mode Selection Register           2
    fields:
    - !Field
      name: DIFSEL_0
      bit_offset: 0
      bit_width: 1
      description: Differential mode for channels               0
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIFSEL_1_18
      bit_offset: 1
      bit_width: 18
      description: Differential mode for channels 15 to               1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CALFACT
    addr: 0xb4
    size_bits: 32
    description: Calibration Factors
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALFACT_D
      bit_offset: 16
      bit_width: 7
      description: CALFACT_D
    - !Field
      name: CALFACT_S
      bit_offset: 0
      bit_width: 7
      description: CALFACT_S
  - !Register
    name: GCOMP
    addr: 0xc0
    size_bits: 32
    description: Gain compensation Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GCOMPCOEFF
      bit_offset: 0
      bit_width: 14
      description: GCOMPCOEFF
- !Module
  name: ADC3
  description: Analog-to-Digital Converter
  base_addr: 0x50000400
  size: 0xd0
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: interrupt and status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVF
      bit_offset: 10
      bit_width: 1
      description: JQOVF
    - !Field
      name: AWD3
      bit_offset: 9
      bit_width: 1
      description: AWD3
    - !Field
      name: AWD2
      bit_offset: 8
      bit_width: 1
      description: AWD2
    - !Field
      name: AWD1
      bit_offset: 7
      bit_width: 1
      description: AWD1
    - !Field
      name: JEOS
      bit_offset: 6
      bit_width: 1
      description: JEOS
    - !Field
      name: JEOC
      bit_offset: 5
      bit_width: 1
      description: JEOC
    - !Field
      name: OVR
      bit_offset: 4
      bit_width: 1
      description: OVR
    - !Field
      name: EOS
      bit_offset: 3
      bit_width: 1
      description: EOS
    - !Field
      name: EOC
      bit_offset: 2
      bit_width: 1
      description: EOC
    - !Field
      name: EOSMP
      bit_offset: 1
      bit_width: 1
      description: EOSMP
    - !Field
      name: ADRDY
      bit_offset: 0
      bit_width: 1
      description: ADRDY
  - !Register
    name: IER
    addr: 0x4
    size_bits: 32
    description: interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVFIE
      bit_offset: 10
      bit_width: 1
      description: JQOVFIE
    - !Field
      name: AWD3IE
      bit_offset: 9
      bit_width: 1
      description: AWD3IE
    - !Field
      name: AWD2IE
      bit_offset: 8
      bit_width: 1
      description: AWD2IE
    - !Field
      name: AWD1IE
      bit_offset: 7
      bit_width: 1
      description: AWD1IE
    - !Field
      name: JEOSIE
      bit_offset: 6
      bit_width: 1
      description: JEOSIE
    - !Field
      name: JEOCIE
      bit_offset: 5
      bit_width: 1
      description: JEOCIE
    - !Field
      name: OVRIE
      bit_offset: 4
      bit_width: 1
      description: OVRIE
    - !Field
      name: EOSIE
      bit_offset: 3
      bit_width: 1
      description: EOSIE
    - !Field
      name: EOCIE
      bit_offset: 2
      bit_width: 1
      description: EOCIE
    - !Field
      name: EOSMPIE
      bit_offset: 1
      bit_width: 1
      description: EOSMPIE
    - !Field
      name: ADRDYIE
      bit_offset: 0
      bit_width: 1
      description: ADRDYIE
  - !Register
    name: CR
    addr: 0x8
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20002000
    fields:
    - !Field
      name: ADCAL
      bit_offset: 31
      bit_width: 1
      description: ADCAL
    - !Field
      name: ADCALDIF
      bit_offset: 30
      bit_width: 1
      description: ADCALDIF
    - !Field
      name: DEEPPWD
      bit_offset: 29
      bit_width: 1
      description: DEEPPWD
    - !Field
      name: ADVREGEN
      bit_offset: 28
      bit_width: 1
      description: ADVREGEN
    - !Field
      name: JADSTP
      bit_offset: 5
      bit_width: 1
      description: JADSTP
    - !Field
      name: ADSTP
      bit_offset: 4
      bit_width: 1
      description: ADSTP
    - !Field
      name: JADSTART
      bit_offset: 3
      bit_width: 1
      description: JADSTART
    - !Field
      name: ADSTART
      bit_offset: 2
      bit_width: 1
      description: ADSTART
    - !Field
      name: ADDIS
      bit_offset: 1
      bit_width: 1
      description: ADDIS
    - !Field
      name: ADEN
      bit_offset: 0
      bit_width: 1
      description: ADEN
  - !Register
    name: CFGR
    addr: 0xc
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000000
    fields:
    - !Field
      name: JQDIS
      bit_offset: 31
      bit_width: 1
      description: Injected Queue disable
    - !Field
      name: AWDCH1CH
      bit_offset: 26
      bit_width: 5
      description: AWDCH1CH
    - !Field
      name: JAUTO
      bit_offset: 25
      bit_width: 1
      description: JAUTO
    - !Field
      name: JAWD1EN
      bit_offset: 24
      bit_width: 1
      description: JAWD1EN
    - !Field
      name: AWD1EN
      bit_offset: 23
      bit_width: 1
      description: AWD1EN
    - !Field
      name: AWD1SGL
      bit_offset: 22
      bit_width: 1
      description: AWD1SGL
    - !Field
      name: JQM
      bit_offset: 21
      bit_width: 1
      description: JQM
    - !Field
      name: JDISCEN
      bit_offset: 20
      bit_width: 1
      description: JDISCEN
    - !Field
      name: DISCNUM
      bit_offset: 17
      bit_width: 3
      description: DISCNUM
    - !Field
      name: DISCEN
      bit_offset: 16
      bit_width: 1
      description: DISCEN
    - !Field
      name: ALIGN
      bit_offset: 15
      bit_width: 1
      description: ALIGN
    - !Field
      name: AUTDLY
      bit_offset: 14
      bit_width: 1
      description: AUTDLY
    - !Field
      name: CONT
      bit_offset: 13
      bit_width: 1
      description: CONT
    - !Field
      name: OVRMOD
      bit_offset: 12
      bit_width: 1
      description: OVRMOD
    - !Field
      name: EXTEN
      bit_offset: 10
      bit_width: 2
      description: EXTEN
    - !Field
      name: EXTSEL
      bit_offset: 6
      bit_width: 4
      description: EXTSEL
    - !Field
      name: ALIGN_5
      bit_offset: 5
      bit_width: 1
      description: ALIGN_5
    - !Field
      name: RES
      bit_offset: 3
      bit_width: 2
      description: RES
    - !Field
      name: DMACFG
      bit_offset: 1
      bit_width: 1
      description: DMACFG
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMAEN
  - !Register
    name: CFGR2
    addr: 0x10
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMPTRIG
      bit_offset: 27
      bit_width: 1
      description: SMPTRIG
    - !Field
      name: BULB
      bit_offset: 26
      bit_width: 1
      description: BULB
    - !Field
      name: SWTRIG
      bit_offset: 25
      bit_width: 1
      description: SWTRIG
    - !Field
      name: GCOMP
      bit_offset: 16
      bit_width: 1
      description: GCOMP
    - !Field
      name: ROVSM
      bit_offset: 10
      bit_width: 1
      description: EXTEN
    - !Field
      name: TROVS
      bit_offset: 9
      bit_width: 1
      description: Triggered Regular               Oversampling
    - !Field
      name: OVSS
      bit_offset: 5
      bit_width: 4
      description: ALIGN
    - !Field
      name: OVSR
      bit_offset: 2
      bit_width: 3
      description: RES
    - !Field
      name: JOVSE
      bit_offset: 1
      bit_width: 1
      description: DMACFG
    - !Field
      name: ROVSE
      bit_offset: 0
      bit_width: 1
      description: DMAEN
  - !Register
    name: SMPR1
    addr: 0x14
    size_bits: 32
    description: sample time register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP9
      bit_offset: 27
      bit_width: 3
      description: SMP9
    - !Field
      name: SMP8
      bit_offset: 24
      bit_width: 3
      description: SMP8
    - !Field
      name: SMP7
      bit_offset: 21
      bit_width: 3
      description: SMP7
    - !Field
      name: SMP6
      bit_offset: 18
      bit_width: 3
      description: SMP6
    - !Field
      name: SMP5
      bit_offset: 15
      bit_width: 3
      description: SMP5
    - !Field
      name: SMP4
      bit_offset: 12
      bit_width: 3
      description: SMP4
    - !Field
      name: SMP3
      bit_offset: 9
      bit_width: 3
      description: SMP3
    - !Field
      name: SMP2
      bit_offset: 6
      bit_width: 3
      description: SMP2
    - !Field
      name: SMP1
      bit_offset: 3
      bit_width: 3
      description: SMP1
    - !Field
      name: SMPPLUS
      bit_offset: 31
      bit_width: 1
      description: Addition of one clock cycle to the               sampling time
    - !Field
      name: SMP0
      bit_offset: 0
      bit_width: 3
      description: SMP0
  - !Register
    name: SMPR2
    addr: 0x18
    size_bits: 32
    description: sample time register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP18
      bit_offset: 24
      bit_width: 3
      description: SMP18
    - !Field
      name: SMP17
      bit_offset: 21
      bit_width: 3
      description: SMP17
    - !Field
      name: SMP16
      bit_offset: 18
      bit_width: 3
      description: SMP16
    - !Field
      name: SMP15
      bit_offset: 15
      bit_width: 3
      description: SMP15
    - !Field
      name: SMP14
      bit_offset: 12
      bit_width: 3
      description: SMP14
    - !Field
      name: SMP13
      bit_offset: 9
      bit_width: 3
      description: SMP13
    - !Field
      name: SMP12
      bit_offset: 6
      bit_width: 3
      description: SMP12
    - !Field
      name: SMP11
      bit_offset: 3
      bit_width: 3
      description: SMP11
    - !Field
      name: SMP10
      bit_offset: 0
      bit_width: 3
      description: SMP10
  - !Register
    name: TR1
    addr: 0x20
    size_bits: 32
    description: watchdog threshold register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff0000
    fields:
    - !Field
      name: HT1
      bit_offset: 16
      bit_width: 12
      description: HT1
    - !Field
      name: AWDFILT
      bit_offset: 12
      bit_width: 3
      description: AWDFILT
    - !Field
      name: LT1
      bit_offset: 0
      bit_width: 12
      description: LT1
  - !Register
    name: TR2
    addr: 0x24
    size_bits: 32
    description: watchdog threshold register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff0000
    fields:
    - !Field
      name: HT2
      bit_offset: 16
      bit_width: 8
      description: HT2
    - !Field
      name: LT2
      bit_offset: 0
      bit_width: 8
      description: LT2
  - !Register
    name: TR3
    addr: 0x28
    size_bits: 32
    description: watchdog threshold register 3
    read_allowed: true
    write_allowed: true
    reset_value: 0xff0000
    fields:
    - !Field
      name: HT3
      bit_offset: 16
      bit_width: 8
      description: HT3
    - !Field
      name: LT3
      bit_offset: 0
      bit_width: 8
      description: LT3
  - !Register
    name: SQR1
    addr: 0x30
    size_bits: 32
    description: regular sequence register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ4
      bit_offset: 24
      bit_width: 5
      description: SQ4
    - !Field
      name: SQ3
      bit_offset: 18
      bit_width: 5
      description: SQ3
    - !Field
      name: SQ2
      bit_offset: 12
      bit_width: 5
      description: SQ2
    - !Field
      name: SQ1
      bit_offset: 6
      bit_width: 5
      description: SQ1
    - !Field
      name: L
      bit_offset: 0
      bit_width: 4
      description: Regular channel sequence               length
  - !Register
    name: SQR2
    addr: 0x34
    size_bits: 32
    description: regular sequence register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ9
      bit_offset: 24
      bit_width: 5
      description: SQ9
    - !Field
      name: SQ8
      bit_offset: 18
      bit_width: 5
      description: SQ8
    - !Field
      name: SQ7
      bit_offset: 12
      bit_width: 5
      description: SQ7
    - !Field
      name: SQ6
      bit_offset: 6
      bit_width: 5
      description: SQ6
    - !Field
      name: SQ5
      bit_offset: 0
      bit_width: 5
      description: SQ5
  - !Register
    name: SQR3
    addr: 0x38
    size_bits: 32
    description: regular sequence register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ14
      bit_offset: 24
      bit_width: 5
      description: SQ14
    - !Field
      name: SQ13
      bit_offset: 18
      bit_width: 5
      description: SQ13
    - !Field
      name: SQ12
      bit_offset: 12
      bit_width: 5
      description: SQ12
    - !Field
      name: SQ11
      bit_offset: 6
      bit_width: 5
      description: SQ11
    - !Field
      name: SQ10
      bit_offset: 0
      bit_width: 5
      description: SQ10
  - !Register
    name: SQR4
    addr: 0x3c
    size_bits: 32
    description: regular sequence register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ16
      bit_offset: 6
      bit_width: 5
      description: SQ16
    - !Field
      name: SQ15
      bit_offset: 0
      bit_width: 5
      description: SQ15
  - !Register
    name: DR
    addr: 0x40
    size_bits: 32
    description: regular Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 16
      description: Regular Data converted
  - !Register
    name: JSQR
    addr: 0x4c
    size_bits: 32
    description: injected sequence register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JSQ4
      bit_offset: 27
      bit_width: 5
      description: JSQ4
    - !Field
      name: JSQ3
      bit_offset: 21
      bit_width: 5
      description: JSQ3
    - !Field
      name: JSQ2
      bit_offset: 15
      bit_width: 5
      description: JSQ2
    - !Field
      name: JSQ1
      bit_offset: 9
      bit_width: 5
      description: JSQ1
    - !Field
      name: JEXTEN
      bit_offset: 7
      bit_width: 2
      description: JEXTEN
    - !Field
      name: JEXTSEL
      bit_offset: 2
      bit_width: 5
      description: JEXTSEL
    - !Field
      name: JL
      bit_offset: 0
      bit_width: 2
      description: JL
  - !Register
    name: OFR1
    addr: 0x60
    size_bits: 32
    description: offset register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR2
    addr: 0x64
    size_bits: 32
    description: offset register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR3
    addr: 0x68
    size_bits: 32
    description: offset register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR4
    addr: 0x6c
    size_bits: 32
    description: offset register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: JDR1
    addr: 0x80
    size_bits: 32
    description: injected data register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA1
      bit_offset: 0
      bit_width: 16
      description: JDATA1
  - !Register
    name: JDR2
    addr: 0x84
    size_bits: 32
    description: injected data register 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA2
      bit_offset: 0
      bit_width: 16
      description: JDATA2
  - !Register
    name: JDR3
    addr: 0x88
    size_bits: 32
    description: injected data register 3
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA3
      bit_offset: 0
      bit_width: 16
      description: JDATA3
  - !Register
    name: JDR4
    addr: 0x8c
    size_bits: 32
    description: injected data register 4
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA4
      bit_offset: 0
      bit_width: 16
      description: JDATA4
  - !Register
    name: AWD2CR
    addr: 0xa0
    size_bits: 32
    description: Analog Watchdog 2 Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD2CH
      bit_offset: 0
      bit_width: 19
      description: AWD2CH
  - !Register
    name: AWD3CR
    addr: 0xa4
    size_bits: 32
    description: Analog Watchdog 3 Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD3CH
      bit_offset: 0
      bit_width: 19
      description: AWD3CH
  - !Register
    name: DIFSEL
    addr: 0xb0
    size_bits: 32
    description: Differential Mode Selection Register           2
    fields:
    - !Field
      name: DIFSEL_0
      bit_offset: 0
      bit_width: 1
      description: Differential mode for channels               0
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIFSEL_1_18
      bit_offset: 1
      bit_width: 18
      description: Differential mode for channels 15 to               1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CALFACT
    addr: 0xb4
    size_bits: 32
    description: Calibration Factors
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALFACT_D
      bit_offset: 16
      bit_width: 7
      description: CALFACT_D
    - !Field
      name: CALFACT_S
      bit_offset: 0
      bit_width: 7
      description: CALFACT_S
  - !Register
    name: GCOMP
    addr: 0xc0
    size_bits: 32
    description: Gain compensation Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GCOMPCOEFF
      bit_offset: 0
      bit_width: 14
      description: GCOMPCOEFF
- !Module
  name: ADC4
  description: Analog-to-Digital Converter
  base_addr: 0x50000500
  size: 0xd0
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: interrupt and status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVF
      bit_offset: 10
      bit_width: 1
      description: JQOVF
    - !Field
      name: AWD3
      bit_offset: 9
      bit_width: 1
      description: AWD3
    - !Field
      name: AWD2
      bit_offset: 8
      bit_width: 1
      description: AWD2
    - !Field
      name: AWD1
      bit_offset: 7
      bit_width: 1
      description: AWD1
    - !Field
      name: JEOS
      bit_offset: 6
      bit_width: 1
      description: JEOS
    - !Field
      name: JEOC
      bit_offset: 5
      bit_width: 1
      description: JEOC
    - !Field
      name: OVR
      bit_offset: 4
      bit_width: 1
      description: OVR
    - !Field
      name: EOS
      bit_offset: 3
      bit_width: 1
      description: EOS
    - !Field
      name: EOC
      bit_offset: 2
      bit_width: 1
      description: EOC
    - !Field
      name: EOSMP
      bit_offset: 1
      bit_width: 1
      description: EOSMP
    - !Field
      name: ADRDY
      bit_offset: 0
      bit_width: 1
      description: ADRDY
  - !Register
    name: IER
    addr: 0x4
    size_bits: 32
    description: interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVFIE
      bit_offset: 10
      bit_width: 1
      description: JQOVFIE
    - !Field
      name: AWD3IE
      bit_offset: 9
      bit_width: 1
      description: AWD3IE
    - !Field
      name: AWD2IE
      bit_offset: 8
      bit_width: 1
      description: AWD2IE
    - !Field
      name: AWD1IE
      bit_offset: 7
      bit_width: 1
      description: AWD1IE
    - !Field
      name: JEOSIE
      bit_offset: 6
      bit_width: 1
      description: JEOSIE
    - !Field
      name: JEOCIE
      bit_offset: 5
      bit_width: 1
      description: JEOCIE
    - !Field
      name: OVRIE
      bit_offset: 4
      bit_width: 1
      description: OVRIE
    - !Field
      name: EOSIE
      bit_offset: 3
      bit_width: 1
      description: EOSIE
    - !Field
      name: EOCIE
      bit_offset: 2
      bit_width: 1
      description: EOCIE
    - !Field
      name: EOSMPIE
      bit_offset: 1
      bit_width: 1
      description: EOSMPIE
    - !Field
      name: ADRDYIE
      bit_offset: 0
      bit_width: 1
      description: ADRDYIE
  - !Register
    name: CR
    addr: 0x8
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: ADCAL
      bit_offset: 31
      bit_width: 1
      description: ADCAL
    - !Field
      name: ADCALDIF
      bit_offset: 30
      bit_width: 1
      description: ADCALDIF
    - !Field
      name: DEEPPWD
      bit_offset: 29
      bit_width: 1
      description: DEEPPWD
    - !Field
      name: ADVREGEN
      bit_offset: 28
      bit_width: 1
      description: ADVREGEN
    - !Field
      name: JADSTP
      bit_offset: 5
      bit_width: 1
      description: JADSTP
    - !Field
      name: ADSTP
      bit_offset: 4
      bit_width: 1
      description: ADSTP
    - !Field
      name: JADSTART
      bit_offset: 3
      bit_width: 1
      description: JADSTART
    - !Field
      name: ADSTART
      bit_offset: 2
      bit_width: 1
      description: ADSTART
    - !Field
      name: ADDIS
      bit_offset: 1
      bit_width: 1
      description: ADDIS
    - !Field
      name: ADEN
      bit_offset: 0
      bit_width: 1
      description: ADEN
  - !Register
    name: CFGR
    addr: 0xc
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000000
    fields:
    - !Field
      name: JQDIS
      bit_offset: 31
      bit_width: 1
      description: Injected Queue disable
    - !Field
      name: AWDCH1CH
      bit_offset: 26
      bit_width: 5
      description: AWDCH1CH
    - !Field
      name: JAUTO
      bit_offset: 25
      bit_width: 1
      description: JAUTO
    - !Field
      name: JAWD1EN
      bit_offset: 24
      bit_width: 1
      description: JAWD1EN
    - !Field
      name: AWD1EN
      bit_offset: 23
      bit_width: 1
      description: AWD1EN
    - !Field
      name: AWD1SGL
      bit_offset: 22
      bit_width: 1
      description: AWD1SGL
    - !Field
      name: JQM
      bit_offset: 21
      bit_width: 1
      description: JQM
    - !Field
      name: JDISCEN
      bit_offset: 20
      bit_width: 1
      description: JDISCEN
    - !Field
      name: DISCNUM
      bit_offset: 17
      bit_width: 3
      description: DISCNUM
    - !Field
      name: DISCEN
      bit_offset: 16
      bit_width: 1
      description: DISCEN
    - !Field
      name: ALIGN
      bit_offset: 15
      bit_width: 1
      description: ALIGN
    - !Field
      name: AUTDLY
      bit_offset: 14
      bit_width: 1
      description: AUTDLY
    - !Field
      name: CONT
      bit_offset: 13
      bit_width: 1
      description: CONT
    - !Field
      name: OVRMOD
      bit_offset: 12
      bit_width: 1
      description: OVRMOD
    - !Field
      name: EXTEN
      bit_offset: 10
      bit_width: 2
      description: EXTEN
    - !Field
      name: EXTSEL
      bit_offset: 6
      bit_width: 4
      description: EXTSEL
    - !Field
      name: ALIGN_5
      bit_offset: 5
      bit_width: 1
      description: ALIGN_5
    - !Field
      name: RES
      bit_offset: 3
      bit_width: 2
      description: RES
    - !Field
      name: DMACFG
      bit_offset: 1
      bit_width: 1
      description: DMACFG
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMAEN
  - !Register
    name: CFGR2
    addr: 0x10
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMPTRIG
      bit_offset: 27
      bit_width: 1
      description: SMPTRIG
    - !Field
      name: BULB
      bit_offset: 26
      bit_width: 1
      description: BULB
    - !Field
      name: SWTRIG
      bit_offset: 25
      bit_width: 1
      description: SWTRIG
    - !Field
      name: GCOMP
      bit_offset: 16
      bit_width: 1
      description: GCOMP
    - !Field
      name: ROVSM
      bit_offset: 10
      bit_width: 1
      description: EXTEN
    - !Field
      name: TROVS
      bit_offset: 9
      bit_width: 1
      description: Triggered Regular               Oversampling
    - !Field
      name: OVSS
      bit_offset: 5
      bit_width: 4
      description: ALIGN
    - !Field
      name: OVSR
      bit_offset: 2
      bit_width: 3
      description: RES
    - !Field
      name: JOVSE
      bit_offset: 1
      bit_width: 1
      description: DMACFG
    - !Field
      name: ROVSE
      bit_offset: 0
      bit_width: 1
      description: DMAEN
  - !Register
    name: SMPR1
    addr: 0x14
    size_bits: 32
    description: sample time register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP9
      bit_offset: 27
      bit_width: 3
      description: SMP9
    - !Field
      name: SMP8
      bit_offset: 24
      bit_width: 3
      description: SMP8
    - !Field
      name: SMP7
      bit_offset: 21
      bit_width: 3
      description: SMP7
    - !Field
      name: SMP6
      bit_offset: 18
      bit_width: 3
      description: SMP6
    - !Field
      name: SMP5
      bit_offset: 15
      bit_width: 3
      description: SMP5
    - !Field
      name: SMP4
      bit_offset: 12
      bit_width: 3
      description: SMP4
    - !Field
      name: SMP3
      bit_offset: 9
      bit_width: 3
      description: SMP3
    - !Field
      name: SMP2
      bit_offset: 6
      bit_width: 3
      description: SMP2
    - !Field
      name: SMP1
      bit_offset: 3
      bit_width: 3
      description: SMP1
    - !Field
      name: SMPPLUS
      bit_offset: 31
      bit_width: 1
      description: Addition of one clock cycle to the               sampling time
    - !Field
      name: SMP0
      bit_offset: 0
      bit_width: 3
      description: SMP0
  - !Register
    name: SMPR2
    addr: 0x18
    size_bits: 32
    description: sample time register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP18
      bit_offset: 24
      bit_width: 3
      description: SMP18
    - !Field
      name: SMP17
      bit_offset: 21
      bit_width: 3
      description: SMP17
    - !Field
      name: SMP16
      bit_offset: 18
      bit_width: 3
      description: SMP16
    - !Field
      name: SMP15
      bit_offset: 15
      bit_width: 3
      description: SMP15
    - !Field
      name: SMP14
      bit_offset: 12
      bit_width: 3
      description: SMP14
    - !Field
      name: SMP13
      bit_offset: 9
      bit_width: 3
      description: SMP13
    - !Field
      name: SMP12
      bit_offset: 6
      bit_width: 3
      description: SMP12
    - !Field
      name: SMP11
      bit_offset: 3
      bit_width: 3
      description: SMP11
    - !Field
      name: SMP10
      bit_offset: 0
      bit_width: 3
      description: SMP10
  - !Register
    name: TR1
    addr: 0x20
    size_bits: 32
    description: watchdog threshold register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff0000
    fields:
    - !Field
      name: HT1
      bit_offset: 16
      bit_width: 12
      description: HT1
    - !Field
      name: AWDFILT
      bit_offset: 12
      bit_width: 3
      description: AWDFILT
    - !Field
      name: LT1
      bit_offset: 0
      bit_width: 12
      description: LT1
  - !Register
    name: TR2
    addr: 0x24
    size_bits: 32
    description: watchdog threshold register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff0000
    fields:
    - !Field
      name: HT2
      bit_offset: 16
      bit_width: 8
      description: HT2
    - !Field
      name: LT2
      bit_offset: 0
      bit_width: 8
      description: LT2
  - !Register
    name: TR3
    addr: 0x28
    size_bits: 32
    description: watchdog threshold register 3
    read_allowed: true
    write_allowed: true
    reset_value: 0xff0000
    fields:
    - !Field
      name: HT3
      bit_offset: 16
      bit_width: 8
      description: HT3
    - !Field
      name: LT3
      bit_offset: 0
      bit_width: 8
      description: LT3
  - !Register
    name: SQR1
    addr: 0x30
    size_bits: 32
    description: regular sequence register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ4
      bit_offset: 24
      bit_width: 5
      description: SQ4
    - !Field
      name: SQ3
      bit_offset: 18
      bit_width: 5
      description: SQ3
    - !Field
      name: SQ2
      bit_offset: 12
      bit_width: 5
      description: SQ2
    - !Field
      name: SQ1
      bit_offset: 6
      bit_width: 5
      description: SQ1
    - !Field
      name: L
      bit_offset: 0
      bit_width: 4
      description: Regular channel sequence               length
  - !Register
    name: SQR2
    addr: 0x34
    size_bits: 32
    description: regular sequence register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ9
      bit_offset: 24
      bit_width: 5
      description: SQ9
    - !Field
      name: SQ8
      bit_offset: 18
      bit_width: 5
      description: SQ8
    - !Field
      name: SQ7
      bit_offset: 12
      bit_width: 5
      description: SQ7
    - !Field
      name: SQ6
      bit_offset: 6
      bit_width: 5
      description: SQ6
    - !Field
      name: SQ5
      bit_offset: 0
      bit_width: 5
      description: SQ5
  - !Register
    name: SQR3
    addr: 0x38
    size_bits: 32
    description: regular sequence register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ14
      bit_offset: 24
      bit_width: 5
      description: SQ14
    - !Field
      name: SQ13
      bit_offset: 18
      bit_width: 5
      description: SQ13
    - !Field
      name: SQ12
      bit_offset: 12
      bit_width: 5
      description: SQ12
    - !Field
      name: SQ11
      bit_offset: 6
      bit_width: 5
      description: SQ11
    - !Field
      name: SQ10
      bit_offset: 0
      bit_width: 5
      description: SQ10
  - !Register
    name: SQR4
    addr: 0x3c
    size_bits: 32
    description: regular sequence register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ16
      bit_offset: 6
      bit_width: 5
      description: SQ16
    - !Field
      name: SQ15
      bit_offset: 0
      bit_width: 5
      description: SQ15
  - !Register
    name: DR
    addr: 0x40
    size_bits: 32
    description: regular Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 16
      description: Regular Data converted
  - !Register
    name: JSQR
    addr: 0x4c
    size_bits: 32
    description: injected sequence register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JSQ4
      bit_offset: 27
      bit_width: 5
      description: JSQ4
    - !Field
      name: JSQ3
      bit_offset: 21
      bit_width: 5
      description: JSQ3
    - !Field
      name: JSQ2
      bit_offset: 15
      bit_width: 5
      description: JSQ2
    - !Field
      name: JSQ1
      bit_offset: 9
      bit_width: 5
      description: JSQ1
    - !Field
      name: JEXTEN
      bit_offset: 7
      bit_width: 2
      description: JEXTEN
    - !Field
      name: JEXTSEL
      bit_offset: 2
      bit_width: 5
      description: JEXTSEL
    - !Field
      name: JL
      bit_offset: 0
      bit_width: 2
      description: JL
  - !Register
    name: OFR1
    addr: 0x60
    size_bits: 32
    description: offset register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR2
    addr: 0x64
    size_bits: 32
    description: offset register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR3
    addr: 0x68
    size_bits: 32
    description: offset register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR4
    addr: 0x6c
    size_bits: 32
    description: offset register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: JDR1
    addr: 0x80
    size_bits: 32
    description: injected data register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA1
      bit_offset: 0
      bit_width: 16
      description: JDATA1
  - !Register
    name: JDR2
    addr: 0x84
    size_bits: 32
    description: injected data register 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA2
      bit_offset: 0
      bit_width: 16
      description: JDATA2
  - !Register
    name: JDR3
    addr: 0x88
    size_bits: 32
    description: injected data register 3
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA3
      bit_offset: 0
      bit_width: 16
      description: JDATA3
  - !Register
    name: JDR4
    addr: 0x8c
    size_bits: 32
    description: injected data register 4
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA4
      bit_offset: 0
      bit_width: 16
      description: JDATA4
  - !Register
    name: AWD2CR
    addr: 0xa0
    size_bits: 32
    description: Analog Watchdog 2 Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD2CH
      bit_offset: 0
      bit_width: 19
      description: AWD2CH
  - !Register
    name: AWD3CR
    addr: 0xa4
    size_bits: 32
    description: Analog Watchdog 3 Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD3CH
      bit_offset: 0
      bit_width: 19
      description: AWD3CH
  - !Register
    name: DIFSEL
    addr: 0xb0
    size_bits: 32
    description: Differential Mode Selection Register           2
    fields:
    - !Field
      name: DIFSEL_0
      bit_offset: 0
      bit_width: 1
      description: Differential mode for channels               0
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIFSEL_1_18
      bit_offset: 1
      bit_width: 18
      description: Differential mode for channels 15 to               1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CALFACT
    addr: 0xb4
    size_bits: 32
    description: Calibration Factors
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALFACT_D
      bit_offset: 16
      bit_width: 7
      description: CALFACT_D
    - !Field
      name: CALFACT_S
      bit_offset: 0
      bit_width: 7
      description: CALFACT_S
  - !Register
    name: GCOMP
    addr: 0xc0
    size_bits: 32
    description: Gain compensation Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GCOMPCOEFF
      bit_offset: 0
      bit_width: 14
      description: GCOMPCOEFF
- !Module
  name: ADC5
  description: Analog-to-Digital Converter
  base_addr: 0x50000600
  size: 0xd0
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: interrupt and status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVF
      bit_offset: 10
      bit_width: 1
      description: JQOVF
    - !Field
      name: AWD3
      bit_offset: 9
      bit_width: 1
      description: AWD3
    - !Field
      name: AWD2
      bit_offset: 8
      bit_width: 1
      description: AWD2
    - !Field
      name: AWD1
      bit_offset: 7
      bit_width: 1
      description: AWD1
    - !Field
      name: JEOS
      bit_offset: 6
      bit_width: 1
      description: JEOS
    - !Field
      name: JEOC
      bit_offset: 5
      bit_width: 1
      description: JEOC
    - !Field
      name: OVR
      bit_offset: 4
      bit_width: 1
      description: OVR
    - !Field
      name: EOS
      bit_offset: 3
      bit_width: 1
      description: EOS
    - !Field
      name: EOC
      bit_offset: 2
      bit_width: 1
      description: EOC
    - !Field
      name: EOSMP
      bit_offset: 1
      bit_width: 1
      description: EOSMP
    - !Field
      name: ADRDY
      bit_offset: 0
      bit_width: 1
      description: ADRDY
  - !Register
    name: IER
    addr: 0x4
    size_bits: 32
    description: interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVFIE
      bit_offset: 10
      bit_width: 1
      description: JQOVFIE
    - !Field
      name: AWD3IE
      bit_offset: 9
      bit_width: 1
      description: AWD3IE
    - !Field
      name: AWD2IE
      bit_offset: 8
      bit_width: 1
      description: AWD2IE
    - !Field
      name: AWD1IE
      bit_offset: 7
      bit_width: 1
      description: AWD1IE
    - !Field
      name: JEOSIE
      bit_offset: 6
      bit_width: 1
      description: JEOSIE
    - !Field
      name: JEOCIE
      bit_offset: 5
      bit_width: 1
      description: JEOCIE
    - !Field
      name: OVRIE
      bit_offset: 4
      bit_width: 1
      description: OVRIE
    - !Field
      name: EOSIE
      bit_offset: 3
      bit_width: 1
      description: EOSIE
    - !Field
      name: EOCIE
      bit_offset: 2
      bit_width: 1
      description: EOCIE
    - !Field
      name: EOSMPIE
      bit_offset: 1
      bit_width: 1
      description: EOSMPIE
    - !Field
      name: ADRDYIE
      bit_offset: 0
      bit_width: 1
      description: ADRDYIE
  - !Register
    name: CR
    addr: 0x8
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20002000
    fields:
    - !Field
      name: ADCAL
      bit_offset: 31
      bit_width: 1
      description: ADCAL
    - !Field
      name: ADCALDIF
      bit_offset: 30
      bit_width: 1
      description: ADCALDIF
    - !Field
      name: DEEPPWD
      bit_offset: 29
      bit_width: 1
      description: DEEPPWD
    - !Field
      name: ADVREGEN
      bit_offset: 28
      bit_width: 1
      description: ADVREGEN
    - !Field
      name: JADSTP
      bit_offset: 5
      bit_width: 1
      description: JADSTP
    - !Field
      name: ADSTP
      bit_offset: 4
      bit_width: 1
      description: ADSTP
    - !Field
      name: JADSTART
      bit_offset: 3
      bit_width: 1
      description: JADSTART
    - !Field
      name: ADSTART
      bit_offset: 2
      bit_width: 1
      description: ADSTART
    - !Field
      name: ADDIS
      bit_offset: 1
      bit_width: 1
      description: ADDIS
    - !Field
      name: ADEN
      bit_offset: 0
      bit_width: 1
      description: ADEN
  - !Register
    name: CFGR
    addr: 0xc
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000000
    fields:
    - !Field
      name: JQDIS
      bit_offset: 31
      bit_width: 1
      description: Injected Queue disable
    - !Field
      name: AWDCH1CH
      bit_offset: 26
      bit_width: 5
      description: AWDCH1CH
    - !Field
      name: JAUTO
      bit_offset: 25
      bit_width: 1
      description: JAUTO
    - !Field
      name: JAWD1EN
      bit_offset: 24
      bit_width: 1
      description: JAWD1EN
    - !Field
      name: AWD1EN
      bit_offset: 23
      bit_width: 1
      description: AWD1EN
    - !Field
      name: AWD1SGL
      bit_offset: 22
      bit_width: 1
      description: AWD1SGL
    - !Field
      name: JQM
      bit_offset: 21
      bit_width: 1
      description: JQM
    - !Field
      name: JDISCEN
      bit_offset: 20
      bit_width: 1
      description: JDISCEN
    - !Field
      name: DISCNUM
      bit_offset: 17
      bit_width: 3
      description: DISCNUM
    - !Field
      name: DISCEN
      bit_offset: 16
      bit_width: 1
      description: DISCEN
    - !Field
      name: ALIGN
      bit_offset: 15
      bit_width: 1
      description: ALIGN
    - !Field
      name: AUTDLY
      bit_offset: 14
      bit_width: 1
      description: AUTDLY
    - !Field
      name: CONT
      bit_offset: 13
      bit_width: 1
      description: CONT
    - !Field
      name: OVRMOD
      bit_offset: 12
      bit_width: 1
      description: OVRMOD
    - !Field
      name: EXTEN
      bit_offset: 10
      bit_width: 2
      description: EXTEN
    - !Field
      name: EXTSEL
      bit_offset: 6
      bit_width: 4
      description: EXTSEL
    - !Field
      name: ALIGN_5
      bit_offset: 5
      bit_width: 1
      description: ALIGN_5
    - !Field
      name: RES
      bit_offset: 3
      bit_width: 2
      description: RES
    - !Field
      name: DMACFG
      bit_offset: 1
      bit_width: 1
      description: DMACFG
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMAEN
  - !Register
    name: CFGR2
    addr: 0x10
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMPTRIG
      bit_offset: 27
      bit_width: 1
      description: SMPTRIG
    - !Field
      name: BULB
      bit_offset: 26
      bit_width: 1
      description: BULB
    - !Field
      name: SWTRIG
      bit_offset: 25
      bit_width: 1
      description: SWTRIG
    - !Field
      name: GCOMP
      bit_offset: 16
      bit_width: 1
      description: GCOMP
    - !Field
      name: ROVSM
      bit_offset: 10
      bit_width: 1
      description: EXTEN
    - !Field
      name: TROVS
      bit_offset: 9
      bit_width: 1
      description: Triggered Regular               Oversampling
    - !Field
      name: OVSS
      bit_offset: 5
      bit_width: 4
      description: ALIGN
    - !Field
      name: OVSR
      bit_offset: 2
      bit_width: 3
      description: RES
    - !Field
      name: JOVSE
      bit_offset: 1
      bit_width: 1
      description: DMACFG
    - !Field
      name: ROVSE
      bit_offset: 0
      bit_width: 1
      description: DMAEN
  - !Register
    name: SMPR1
    addr: 0x14
    size_bits: 32
    description: sample time register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP9
      bit_offset: 27
      bit_width: 3
      description: SMP9
    - !Field
      name: SMP8
      bit_offset: 24
      bit_width: 3
      description: SMP8
    - !Field
      name: SMP7
      bit_offset: 21
      bit_width: 3
      description: SMP7
    - !Field
      name: SMP6
      bit_offset: 18
      bit_width: 3
      description: SMP6
    - !Field
      name: SMP5
      bit_offset: 15
      bit_width: 3
      description: SMP5
    - !Field
      name: SMP4
      bit_offset: 12
      bit_width: 3
      description: SMP4
    - !Field
      name: SMP3
      bit_offset: 9
      bit_width: 3
      description: SMP3
    - !Field
      name: SMP2
      bit_offset: 6
      bit_width: 3
      description: SMP2
    - !Field
      name: SMP1
      bit_offset: 3
      bit_width: 3
      description: SMP1
    - !Field
      name: SMPPLUS
      bit_offset: 31
      bit_width: 1
      description: Addition of one clock cycle to the               sampling time
    - !Field
      name: SMP0
      bit_offset: 0
      bit_width: 3
      description: SMP0
  - !Register
    name: SMPR2
    addr: 0x18
    size_bits: 32
    description: sample time register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP18
      bit_offset: 24
      bit_width: 3
      description: SMP18
    - !Field
      name: SMP17
      bit_offset: 21
      bit_width: 3
      description: SMP17
    - !Field
      name: SMP16
      bit_offset: 18
      bit_width: 3
      description: SMP16
    - !Field
      name: SMP15
      bit_offset: 15
      bit_width: 3
      description: SMP15
    - !Field
      name: SMP14
      bit_offset: 12
      bit_width: 3
      description: SMP14
    - !Field
      name: SMP13
      bit_offset: 9
      bit_width: 3
      description: SMP13
    - !Field
      name: SMP12
      bit_offset: 6
      bit_width: 3
      description: SMP12
    - !Field
      name: SMP11
      bit_offset: 3
      bit_width: 3
      description: SMP11
    - !Field
      name: SMP10
      bit_offset: 0
      bit_width: 3
      description: SMP10
  - !Register
    name: TR1
    addr: 0x20
    size_bits: 32
    description: watchdog threshold register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff0000
    fields:
    - !Field
      name: HT1
      bit_offset: 16
      bit_width: 12
      description: HT1
    - !Field
      name: AWDFILT
      bit_offset: 12
      bit_width: 3
      description: AWDFILT
    - !Field
      name: LT1
      bit_offset: 0
      bit_width: 12
      description: LT1
  - !Register
    name: TR2
    addr: 0x24
    size_bits: 32
    description: watchdog threshold register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff0000
    fields:
    - !Field
      name: HT2
      bit_offset: 16
      bit_width: 8
      description: HT2
    - !Field
      name: LT2
      bit_offset: 0
      bit_width: 8
      description: LT2
  - !Register
    name: TR3
    addr: 0x28
    size_bits: 32
    description: watchdog threshold register 3
    read_allowed: true
    write_allowed: true
    reset_value: 0xff0000
    fields:
    - !Field
      name: HT3
      bit_offset: 16
      bit_width: 8
      description: HT3
    - !Field
      name: LT3
      bit_offset: 0
      bit_width: 8
      description: LT3
  - !Register
    name: SQR1
    addr: 0x30
    size_bits: 32
    description: regular sequence register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ4
      bit_offset: 24
      bit_width: 5
      description: SQ4
    - !Field
      name: SQ3
      bit_offset: 18
      bit_width: 5
      description: SQ3
    - !Field
      name: SQ2
      bit_offset: 12
      bit_width: 5
      description: SQ2
    - !Field
      name: SQ1
      bit_offset: 6
      bit_width: 5
      description: SQ1
    - !Field
      name: L
      bit_offset: 0
      bit_width: 4
      description: Regular channel sequence               length
  - !Register
    name: SQR2
    addr: 0x34
    size_bits: 32
    description: regular sequence register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ9
      bit_offset: 24
      bit_width: 5
      description: SQ9
    - !Field
      name: SQ8
      bit_offset: 18
      bit_width: 5
      description: SQ8
    - !Field
      name: SQ7
      bit_offset: 12
      bit_width: 5
      description: SQ7
    - !Field
      name: SQ6
      bit_offset: 6
      bit_width: 5
      description: SQ6
    - !Field
      name: SQ5
      bit_offset: 0
      bit_width: 5
      description: SQ5
  - !Register
    name: SQR3
    addr: 0x38
    size_bits: 32
    description: regular sequence register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ14
      bit_offset: 24
      bit_width: 5
      description: SQ14
    - !Field
      name: SQ13
      bit_offset: 18
      bit_width: 5
      description: SQ13
    - !Field
      name: SQ12
      bit_offset: 12
      bit_width: 5
      description: SQ12
    - !Field
      name: SQ11
      bit_offset: 6
      bit_width: 5
      description: SQ11
    - !Field
      name: SQ10
      bit_offset: 0
      bit_width: 5
      description: SQ10
  - !Register
    name: SQR4
    addr: 0x3c
    size_bits: 32
    description: regular sequence register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ16
      bit_offset: 6
      bit_width: 5
      description: SQ16
    - !Field
      name: SQ15
      bit_offset: 0
      bit_width: 5
      description: SQ15
  - !Register
    name: DR
    addr: 0x40
    size_bits: 32
    description: regular Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 16
      description: Regular Data converted
  - !Register
    name: JSQR
    addr: 0x4c
    size_bits: 32
    description: injected sequence register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JSQ4
      bit_offset: 27
      bit_width: 5
      description: JSQ4
    - !Field
      name: JSQ3
      bit_offset: 21
      bit_width: 5
      description: JSQ3
    - !Field
      name: JSQ2
      bit_offset: 15
      bit_width: 5
      description: JSQ2
    - !Field
      name: JSQ1
      bit_offset: 9
      bit_width: 5
      description: JSQ1
    - !Field
      name: JEXTEN
      bit_offset: 7
      bit_width: 2
      description: JEXTEN
    - !Field
      name: JEXTSEL
      bit_offset: 2
      bit_width: 5
      description: JEXTSEL
    - !Field
      name: JL
      bit_offset: 0
      bit_width: 2
      description: JL
  - !Register
    name: OFR1
    addr: 0x60
    size_bits: 32
    description: offset register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR2
    addr: 0x64
    size_bits: 32
    description: offset register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR3
    addr: 0x68
    size_bits: 32
    description: offset register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: OFR4
    addr: 0x6c
    size_bits: 32
    description: offset register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OFFSET1_EN
      bit_offset: 31
      bit_width: 1
      description: OFFSET1_EN
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: OFFSET1_CH
    - !Field
      name: SATEN
      bit_offset: 25
      bit_width: 1
      description: SATEN
    - !Field
      name: OFFSETPOS
      bit_offset: 24
      bit_width: 1
      description: OFFSETPOS
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 12
      description: OFFSET1
  - !Register
    name: JDR1
    addr: 0x80
    size_bits: 32
    description: injected data register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA1
      bit_offset: 0
      bit_width: 16
      description: JDATA1
  - !Register
    name: JDR2
    addr: 0x84
    size_bits: 32
    description: injected data register 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA2
      bit_offset: 0
      bit_width: 16
      description: JDATA2
  - !Register
    name: JDR3
    addr: 0x88
    size_bits: 32
    description: injected data register 3
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA3
      bit_offset: 0
      bit_width: 16
      description: JDATA3
  - !Register
    name: JDR4
    addr: 0x8c
    size_bits: 32
    description: injected data register 4
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA4
      bit_offset: 0
      bit_width: 16
      description: JDATA4
  - !Register
    name: AWD2CR
    addr: 0xa0
    size_bits: 32
    description: Analog Watchdog 2 Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD2CH
      bit_offset: 0
      bit_width: 19
      description: AWD2CH
  - !Register
    name: AWD3CR
    addr: 0xa4
    size_bits: 32
    description: Analog Watchdog 3 Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD3CH
      bit_offset: 0
      bit_width: 19
      description: AWD3CH
  - !Register
    name: DIFSEL
    addr: 0xb0
    size_bits: 32
    description: Differential Mode Selection Register           2
    fields:
    - !Field
      name: DIFSEL_0
      bit_offset: 0
      bit_width: 1
      description: Differential mode for channels               0
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIFSEL_1_18
      bit_offset: 1
      bit_width: 18
      description: Differential mode for channels 15 to               1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CALFACT
    addr: 0xb4
    size_bits: 32
    description: Calibration Factors
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALFACT_D
      bit_offset: 16
      bit_width: 7
      description: CALFACT_D
    - !Field
      name: CALFACT_S
      bit_offset: 0
      bit_width: 7
      description: CALFACT_S
  - !Register
    name: GCOMP
    addr: 0xc0
    size_bits: 32
    description: Gain compensation Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GCOMPCOEFF
      bit_offset: 0
      bit_width: 14
      description: GCOMPCOEFF
- !Module
  name: ADC12_Common
  description: Analog-to-Digital Converter
  base_addr: 0x50000300
  size: 0x11
  registers:
  - !Register
    name: CSR
    addr: 0x0
    size_bits: 32
    description: ADC Common status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADDRDY_MST
      bit_offset: 0
      bit_width: 1
      description: ADDRDY_MST
    - !Field
      name: EOSMP_MST
      bit_offset: 1
      bit_width: 1
      description: EOSMP_MST
    - !Field
      name: EOC_MST
      bit_offset: 2
      bit_width: 1
      description: EOC_MST
    - !Field
      name: EOS_MST
      bit_offset: 3
      bit_width: 1
      description: EOS_MST
    - !Field
      name: OVR_MST
      bit_offset: 4
      bit_width: 1
      description: OVR_MST
    - !Field
      name: JEOC_MST
      bit_offset: 5
      bit_width: 1
      description: JEOC_MST
    - !Field
      name: JEOS_MST
      bit_offset: 6
      bit_width: 1
      description: JEOS_MST
    - !Field
      name: AWD1_MST
      bit_offset: 7
      bit_width: 1
      description: AWD1_MST
    - !Field
      name: AWD2_MST
      bit_offset: 8
      bit_width: 1
      description: AWD2_MST
    - !Field
      name: AWD3_MST
      bit_offset: 9
      bit_width: 1
      description: AWD3_MST
    - !Field
      name: JQOVF_MST
      bit_offset: 10
      bit_width: 1
      description: JQOVF_MST
    - !Field
      name: ADRDY_SLV
      bit_offset: 16
      bit_width: 1
      description: ADRDY_SLV
    - !Field
      name: EOSMP_SLV
      bit_offset: 17
      bit_width: 1
      description: EOSMP_SLV
    - !Field
      name: EOC_SLV
      bit_offset: 18
      bit_width: 1
      description: End of regular conversion of the slave               ADC
    - !Field
      name: EOS_SLV
      bit_offset: 19
      bit_width: 1
      description: End of regular sequence flag of the               slave ADC
    - !Field
      name: OVR_SLV
      bit_offset: 20
      bit_width: 1
      description: Overrun flag of the slave               ADC
    - !Field
      name: JEOC_SLV
      bit_offset: 21
      bit_width: 1
      description: End of injected conversion flag of the               slave ADC
    - !Field
      name: JEOS_SLV
      bit_offset: 22
      bit_width: 1
      description: End of injected sequence flag of the               slave ADC
    - !Field
      name: AWD1_SLV
      bit_offset: 23
      bit_width: 1
      description: Analog watchdog 1 flag of the slave               ADC
    - !Field
      name: AWD2_SLV
      bit_offset: 24
      bit_width: 1
      description: Analog watchdog 2 flag of the slave               ADC
    - !Field
      name: AWD3_SLV
      bit_offset: 25
      bit_width: 1
      description: Analog watchdog 3 flag of the slave               ADC
    - !Field
      name: JQOVF_SLV
      bit_offset: 26
      bit_width: 1
      description: Injected Context Queue Overflow flag of               the slave
        ADC
  - !Register
    name: CCR
    addr: 0x8
    size_bits: 32
    description: ADC common control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DUAL
      bit_offset: 0
      bit_width: 5
      description: Dual ADC mode selection
    - !Field
      name: DELAY
      bit_offset: 8
      bit_width: 4
      description: Delay between 2 sampling               phases
    - !Field
      name: DMACFG
      bit_offset: 13
      bit_width: 1
      description: DMA configuration (for multi-ADC               mode)
    - !Field
      name: MDMA
      bit_offset: 14
      bit_width: 2
      description: Direct memory access mode for multi ADC               mode
    - !Field
      name: CKMODE
      bit_offset: 16
      bit_width: 2
      description: ADC clock mode
    - !Field
      name: VREFEN
      bit_offset: 22
      bit_width: 1
      description: VREFINT enable
    - !Field
      name: VSENSESEL
      bit_offset: 23
      bit_width: 1
      description: ' VTS selection'
    - !Field
      name: VBATSEL
      bit_offset: 24
      bit_width: 1
      description: VBAT selection
    - !Field
      name: PRESC
      bit_offset: 18
      bit_width: 4
      description: ADC prescaler
  - !Register
    name: CDR
    addr: 0xc
    size_bits: 32
    description: ADC common regular data register for dual           and triple modes
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA_SLV
      bit_offset: 16
      bit_width: 16
      description: Regular data of the slave               ADC
    - !Field
      name: RDATA_MST
      bit_offset: 0
      bit_width: 16
      description: Regular data of the master               ADC
- !Module
  name: ADC345_Common
  description: Analog-to-Digital Converter
  base_addr: 0x50000700
  size: 0x11
  registers:
  - !Register
    name: CSR
    addr: 0x0
    size_bits: 32
    description: ADC Common status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADDRDY_MST
      bit_offset: 0
      bit_width: 1
      description: ADDRDY_MST
    - !Field
      name: EOSMP_MST
      bit_offset: 1
      bit_width: 1
      description: EOSMP_MST
    - !Field
      name: EOC_MST
      bit_offset: 2
      bit_width: 1
      description: EOC_MST
    - !Field
      name: EOS_MST
      bit_offset: 3
      bit_width: 1
      description: EOS_MST
    - !Field
      name: OVR_MST
      bit_offset: 4
      bit_width: 1
      description: OVR_MST
    - !Field
      name: JEOC_MST
      bit_offset: 5
      bit_width: 1
      description: JEOC_MST
    - !Field
      name: JEOS_MST
      bit_offset: 6
      bit_width: 1
      description: JEOS_MST
    - !Field
      name: AWD1_MST
      bit_offset: 7
      bit_width: 1
      description: AWD1_MST
    - !Field
      name: AWD2_MST
      bit_offset: 8
      bit_width: 1
      description: AWD2_MST
    - !Field
      name: AWD3_MST
      bit_offset: 9
      bit_width: 1
      description: AWD3_MST
    - !Field
      name: JQOVF_MST
      bit_offset: 10
      bit_width: 1
      description: JQOVF_MST
    - !Field
      name: ADRDY_SLV
      bit_offset: 16
      bit_width: 1
      description: ADRDY_SLV
    - !Field
      name: EOSMP_SLV
      bit_offset: 17
      bit_width: 1
      description: EOSMP_SLV
    - !Field
      name: EOC_SLV
      bit_offset: 18
      bit_width: 1
      description: End of regular conversion of the slave               ADC
    - !Field
      name: EOS_SLV
      bit_offset: 19
      bit_width: 1
      description: End of regular sequence flag of the               slave ADC
    - !Field
      name: OVR_SLV
      bit_offset: 20
      bit_width: 1
      description: Overrun flag of the slave               ADC
    - !Field
      name: JEOC_SLV
      bit_offset: 21
      bit_width: 1
      description: End of injected conversion flag of the               slave ADC
    - !Field
      name: JEOS_SLV
      bit_offset: 22
      bit_width: 1
      description: End of injected sequence flag of the               slave ADC
    - !Field
      name: AWD1_SLV
      bit_offset: 23
      bit_width: 1
      description: Analog watchdog 1 flag of the slave               ADC
    - !Field
      name: AWD2_SLV
      bit_offset: 24
      bit_width: 1
      description: Analog watchdog 2 flag of the slave               ADC
    - !Field
      name: AWD3_SLV
      bit_offset: 25
      bit_width: 1
      description: Analog watchdog 3 flag of the slave               ADC
    - !Field
      name: JQOVF_SLV
      bit_offset: 26
      bit_width: 1
      description: Injected Context Queue Overflow flag of               the slave
        ADC
  - !Register
    name: CCR
    addr: 0x8
    size_bits: 32
    description: ADC common control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DUAL
      bit_offset: 0
      bit_width: 5
      description: Dual ADC mode selection
    - !Field
      name: DELAY
      bit_offset: 8
      bit_width: 4
      description: Delay between 2 sampling               phases
    - !Field
      name: DMACFG
      bit_offset: 13
      bit_width: 1
      description: DMA configuration (for multi-ADC               mode)
    - !Field
      name: MDMA
      bit_offset: 14
      bit_width: 2
      description: Direct memory access mode for multi ADC               mode
    - !Field
      name: CKMODE
      bit_offset: 16
      bit_width: 2
      description: ADC clock mode
    - !Field
      name: VREFEN
      bit_offset: 22
      bit_width: 1
      description: VREFINT enable
    - !Field
      name: VSENSESEL
      bit_offset: 23
      bit_width: 1
      description: ' VTS selection'
    - !Field
      name: VBATSEL
      bit_offset: 24
      bit_width: 1
      description: VBAT selection
    - !Field
      name: PRESC
      bit_offset: 18
      bit_width: 4
      description: ADC prescaler
  - !Register
    name: CDR
    addr: 0xc
    size_bits: 32
    description: ADC common regular data register for dual           and triple modes
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA_SLV
      bit_offset: 16
      bit_width: 16
      description: Regular data of the slave               ADC
    - !Field
      name: RDATA_MST
      bit_offset: 0
      bit_width: 16
      description: Regular data of the master               ADC
- !Module
  name: FMAC
  description: Filter Math Accelerator
  base_addr: 0x40021400
  size: 0xc00
  registers:
  - !Register
    name: X1BUFCFG
    addr: 0x0
    size_bits: 32
    description: FMAC X1 Buffer Configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: X1_BASE
      bit_offset: 0
      bit_width: 8
      description: X1_BASE
    - !Field
      name: X1_BUF_SIZE
      bit_offset: 8
      bit_width: 8
      description: X1_BUF_SIZE
    - !Field
      name: FULL_WM
      bit_offset: 24
      bit_width: 2
      description: FULL_WM
  - !Register
    name: X2BUFCFG
    addr: 0x4
    size_bits: 32
    description: FMAC X2 Buffer Configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: X2_BASE
      bit_offset: 0
      bit_width: 8
      description: X1_BASE
    - !Field
      name: X2_BUF_SIZE
      bit_offset: 8
      bit_width: 8
      description: X1_BUF_SIZE
  - !Register
    name: YBUFCFG
    addr: 0x8
    size_bits: 32
    description: FMAC Y Buffer Configuration           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: Y_BASE
      bit_offset: 0
      bit_width: 8
      description: X1_BASE
    - !Field
      name: Y_BUF_SIZE
      bit_offset: 8
      bit_width: 8
      description: X1_BUF_SIZE
    - !Field
      name: EMPTY_WM
      bit_offset: 24
      bit_width: 2
      description: EMPTY_WM
  - !Register
    name: PARAM
    addr: 0xc
    size_bits: 32
    description: FMAC Parameter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 31
      bit_width: 1
      description: START
    - !Field
      name: FUNC
      bit_offset: 24
      bit_width: 7
      description: FUNC
    - !Field
      name: R
      bit_offset: 16
      bit_width: 8
      description: R
    - !Field
      name: Q
      bit_offset: 8
      bit_width: 8
      description: Q
    - !Field
      name: P
      bit_offset: 0
      bit_width: 8
      description: P
  - !Register
    name: CR
    addr: 0x10
    size_bits: 32
    description: FMAC Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESET
      bit_offset: 16
      bit_width: 1
      description: RESET
    - !Field
      name: CLIPEN
      bit_offset: 15
      bit_width: 1
      description: CLIPEN
    - !Field
      name: DMAWEN
      bit_offset: 9
      bit_width: 1
      description: DMAWEN
    - !Field
      name: DMAREN
      bit_offset: 8
      bit_width: 1
      description: DMAREN
    - !Field
      name: SATIEN
      bit_offset: 4
      bit_width: 1
      description: SATIEN
    - !Field
      name: UNFLIEN
      bit_offset: 3
      bit_width: 1
      description: UNFLIEN
    - !Field
      name: OVFLIEN
      bit_offset: 2
      bit_width: 1
      description: OVFLIEN
    - !Field
      name: WIEN
      bit_offset: 1
      bit_width: 1
      description: WIEN
    - !Field
      name: RIEN
      bit_offset: 0
      bit_width: 1
      description: RIEN
  - !Register
    name: SR
    addr: 0x14
    size_bits: 32
    description: FMAC Status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: YEMPTY
      bit_offset: 0
      bit_width: 1
      description: YEMPTY
    - !Field
      name: X1FULL
      bit_offset: 1
      bit_width: 1
      description: X1FULL
    - !Field
      name: OVFL
      bit_offset: 8
      bit_width: 1
      description: OVFL
    - !Field
      name: UNFL
      bit_offset: 9
      bit_width: 1
      description: UNFL
    - !Field
      name: SAT
      bit_offset: 10
      bit_width: 1
      description: SAT
  - !Register
    name: WDATA
    addr: 0x18
    size_bits: 32
    description: FMAC Write Data register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 16
      description: WDATA
  - !Register
    name: RDATA
    addr: 0x1c
    size_bits: 32
    description: FMAC Read Data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 16
      description: RDATA
- !Module
  name: CORDIC
  description: CORDIC Co-processor
  base_addr: 0x40020c00
  size: 0x400
  registers:
  - !Register
    name: CSR
    addr: 0x0
    size_bits: 32
    description: CORDIC Control Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FUNC
      bit_offset: 0
      bit_width: 4
      description: FUNC
    - !Field
      name: PRECISION
      bit_offset: 4
      bit_width: 4
      description: PRECISION
    - !Field
      name: SCALE
      bit_offset: 8
      bit_width: 3
      description: SCALE
    - !Field
      name: IEN
      bit_offset: 16
      bit_width: 1
      description: IEN
    - !Field
      name: DMAREN
      bit_offset: 17
      bit_width: 1
      description: DMAREN
    - !Field
      name: DMAWEN
      bit_offset: 18
      bit_width: 1
      description: DMAWEN
    - !Field
      name: NRES
      bit_offset: 19
      bit_width: 1
      description: NRES
    - !Field
      name: NARGS
      bit_offset: 20
      bit_width: 1
      description: NARGS
    - !Field
      name: RESSIZE
      bit_offset: 21
      bit_width: 1
      description: RESSIZE
    - !Field
      name: ARGSIZE
      bit_offset: 22
      bit_width: 1
      description: ARGSIZE
    - !Field
      name: RRDY
      bit_offset: 31
      bit_width: 1
      description: RRDY
  - !Register
    name: WDATA
    addr: 0x4
    size_bits: 32
    description: FMAC Write Data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARG
      bit_offset: 0
      bit_width: 32
      description: ARG
  - !Register
    name: RDATA
    addr: 0x8
    size_bits: 32
    description: FMAC Read Data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RES
      bit_offset: 0
      bit_width: 32
      description: RES
- !Module
  name: SAI
  description: Serial audio interface
  base_addr: 0x40015400
  size: 0x400
  registers:
  - !Register
    name: BCR1
    addr: 0x24
    size_bits: 32
    description: BConfiguration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: MCKEN
      bit_offset: 27
      bit_width: 1
      description: MCKEN
    - !Field
      name: OSR
      bit_offset: 26
      bit_width: 1
      description: OSR
    - !Field
      name: MCJDIV
      bit_offset: 20
      bit_width: 6
      description: Master clock divider
    - !Field
      name: NODIV
      bit_offset: 19
      bit_width: 1
      description: No divider
    - !Field
      name: DMAEN
      bit_offset: 17
      bit_width: 1
      description: DMA enable
    - !Field
      name: SAIBEN
      bit_offset: 16
      bit_width: 1
      description: Audio block B enable
    - !Field
      name: OutDri
      bit_offset: 13
      bit_width: 1
      description: Output drive
    - !Field
      name: MONO
      bit_offset: 12
      bit_width: 1
      description: Mono mode
    - !Field
      name: SYNCEN
      bit_offset: 10
      bit_width: 2
      description: Synchronization enable
    - !Field
      name: CKSTR
      bit_offset: 9
      bit_width: 1
      description: Clock strobing edge
    - !Field
      name: LSBFIRST
      bit_offset: 8
      bit_width: 1
      description: Least significant bit               first
    - !Field
      name: DS
      bit_offset: 5
      bit_width: 3
      description: Data size
    - !Field
      name: PRTCFG
      bit_offset: 2
      bit_width: 2
      description: Protocol configuration
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Audio block mode
  - !Register
    name: BCR2
    addr: 0x28
    size_bits: 32
    description: BConfiguration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMP
      bit_offset: 14
      bit_width: 2
      description: Companding mode
    - !Field
      name: CPL
      bit_offset: 13
      bit_width: 1
      description: Complement bit
    - !Field
      name: MUTECN
      bit_offset: 7
      bit_width: 6
      description: Mute counter
    - !Field
      name: MUTEVAL
      bit_offset: 6
      bit_width: 1
      description: Mute value
    - !Field
      name: MUTE
      bit_offset: 5
      bit_width: 1
      description: Mute
    - !Field
      name: TRIS
      bit_offset: 4
      bit_width: 1
      description: Tristate management on data               line
    - !Field
      name: FFLUS
      bit_offset: 3
      bit_width: 1
      description: FIFO flush
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 3
      description: FIFO threshold
  - !Register
    name: BFRCR
    addr: 0x2c
    size_bits: 32
    description: BFRCR
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: FSOFF
      bit_offset: 18
      bit_width: 1
      description: Frame synchronization               offset
    - !Field
      name: FSPOL
      bit_offset: 17
      bit_width: 1
      description: Frame synchronization               polarity
    - !Field
      name: FSDEF
      bit_offset: 16
      bit_width: 1
      description: Frame synchronization               definition
    - !Field
      name: FSALL
      bit_offset: 8
      bit_width: 7
      description: Frame synchronization active level               length
    - !Field
      name: FRL
      bit_offset: 0
      bit_width: 8
      description: Frame length
  - !Register
    name: BSLOTR
    addr: 0x30
    size_bits: 32
    description: BSlot register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLOTEN
      bit_offset: 16
      bit_width: 16
      description: Slot enable
    - !Field
      name: NBSLOT
      bit_offset: 8
      bit_width: 4
      description: Number of slots in an audio               frame
    - !Field
      name: SLOTSZ
      bit_offset: 6
      bit_width: 2
      description: Slot size
    - !Field
      name: FBOFF
      bit_offset: 0
      bit_width: 5
      description: First bit offset
  - !Register
    name: BIM
    addr: 0x34
    size_bits: 32
    description: BInterrupt mask register2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LFSDETIE
      bit_offset: 6
      bit_width: 1
      description: Late frame synchronization detection               interrupt enable
    - !Field
      name: AFSDETIE
      bit_offset: 5
      bit_width: 1
      description: Anticipated frame synchronization               detection interrupt
        enable
    - !Field
      name: CNRDYIE
      bit_offset: 4
      bit_width: 1
      description: Codec not ready interrupt               enable
    - !Field
      name: FREQIE
      bit_offset: 3
      bit_width: 1
      description: FIFO request interrupt               enable
    - !Field
      name: WCKCFG
      bit_offset: 2
      bit_width: 1
      description: Wrong clock configuration interrupt               enable
    - !Field
      name: MUTEDET
      bit_offset: 1
      bit_width: 1
      description: Mute detection interrupt               enable
    - !Field
      name: OVRUDRIE
      bit_offset: 0
      bit_width: 1
      description: Overrun/underrun interrupt               enable
  - !Register
    name: BSR
    addr: 0x38
    size_bits: 32
    description: BStatus register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FLVL
      bit_offset: 16
      bit_width: 3
      description: FIFO level threshold
    - !Field
      name: LFSDET
      bit_offset: 6
      bit_width: 1
      description: Late frame synchronization               detection
    - !Field
      name: AFSDET
      bit_offset: 5
      bit_width: 1
      description: Anticipated frame synchronization               detection
    - !Field
      name: CNRDY
      bit_offset: 4
      bit_width: 1
      description: Codec not ready
    - !Field
      name: FREQ
      bit_offset: 3
      bit_width: 1
      description: FIFO request
    - !Field
      name: WCKCFG
      bit_offset: 2
      bit_width: 1
      description: Wrong clock configuration               flag
    - !Field
      name: MUTEDET
      bit_offset: 1
      bit_width: 1
      description: Mute detection
    - !Field
      name: OVRUDR
      bit_offset: 0
      bit_width: 1
      description: Overrun / underrun
  - !Register
    name: BCLRFR
    addr: 0x3c
    size_bits: 32
    description: BClear flag register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: LFSDET
      bit_offset: 6
      bit_width: 1
      description: Clear late frame synchronization               detection flag
    - !Field
      name: CAFSDET
      bit_offset: 5
      bit_width: 1
      description: Clear anticipated frame synchronization               detection
        flag
    - !Field
      name: CNRDY
      bit_offset: 4
      bit_width: 1
      description: Clear codec not ready flag
    - !Field
      name: WCKCFG
      bit_offset: 2
      bit_width: 1
      description: Clear wrong clock configuration               flag
    - !Field
      name: MUTEDET
      bit_offset: 1
      bit_width: 1
      description: Mute detection flag
    - !Field
      name: OVRUDR
      bit_offset: 0
      bit_width: 1
      description: Clear overrun / underrun
  - !Register
    name: BDR
    addr: 0x40
    size_bits: 32
    description: BData register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: ACR1
    addr: 0x4
    size_bits: 32
    description: AConfiguration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: MCKEN
      bit_offset: 27
      bit_width: 1
      description: MCKEN
    - !Field
      name: OSR
      bit_offset: 26
      bit_width: 1
      description: OSR
    - !Field
      name: MCJDIV
      bit_offset: 20
      bit_width: 6
      description: Master clock divider
    - !Field
      name: NODIV
      bit_offset: 19
      bit_width: 1
      description: No divider
    - !Field
      name: DMAEN
      bit_offset: 17
      bit_width: 1
      description: DMA enable
    - !Field
      name: SAIAEN
      bit_offset: 16
      bit_width: 1
      description: Audio block A enable
    - !Field
      name: OutDri
      bit_offset: 13
      bit_width: 1
      description: Output drive
    - !Field
      name: MONO
      bit_offset: 12
      bit_width: 1
      description: Mono mode
    - !Field
      name: SYNCEN
      bit_offset: 10
      bit_width: 2
      description: Synchronization enable
    - !Field
      name: CKSTR
      bit_offset: 9
      bit_width: 1
      description: Clock strobing edge
    - !Field
      name: LSBFIRST
      bit_offset: 8
      bit_width: 1
      description: Least significant bit               first
    - !Field
      name: DS
      bit_offset: 5
      bit_width: 3
      description: Data size
    - !Field
      name: PRTCFG
      bit_offset: 2
      bit_width: 2
      description: Protocol configuration
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Audio block mode
  - !Register
    name: ACR2
    addr: 0x8
    size_bits: 32
    description: AConfiguration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMP
      bit_offset: 14
      bit_width: 2
      description: Companding mode
    - !Field
      name: CPL
      bit_offset: 13
      bit_width: 1
      description: Complement bit
    - !Field
      name: MUTECN
      bit_offset: 7
      bit_width: 6
      description: Mute counter
    - !Field
      name: MUTEVAL
      bit_offset: 6
      bit_width: 1
      description: Mute value
    - !Field
      name: MUTE
      bit_offset: 5
      bit_width: 1
      description: Mute
    - !Field
      name: TRIS
      bit_offset: 4
      bit_width: 1
      description: Tristate management on data               line
    - !Field
      name: FFLUS
      bit_offset: 3
      bit_width: 1
      description: FIFO flush
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 3
      description: FIFO threshold
  - !Register
    name: AFRCR
    addr: 0xc
    size_bits: 32
    description: AFRCR
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: FSOFF
      bit_offset: 18
      bit_width: 1
      description: Frame synchronization               offset
    - !Field
      name: FSPOL
      bit_offset: 17
      bit_width: 1
      description: Frame synchronization               polarity
    - !Field
      name: FSDEF
      bit_offset: 16
      bit_width: 1
      description: Frame synchronization               definition
    - !Field
      name: FSALL
      bit_offset: 8
      bit_width: 7
      description: Frame synchronization active level               length
    - !Field
      name: FRL
      bit_offset: 0
      bit_width: 8
      description: Frame length
  - !Register
    name: ASLOTR
    addr: 0x10
    size_bits: 32
    description: ASlot register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLOTEN
      bit_offset: 16
      bit_width: 16
      description: Slot enable
    - !Field
      name: NBSLOT
      bit_offset: 8
      bit_width: 4
      description: Number of slots in an audio               frame
    - !Field
      name: SLOTSZ
      bit_offset: 6
      bit_width: 2
      description: Slot size
    - !Field
      name: FBOFF
      bit_offset: 0
      bit_width: 5
      description: First bit offset
  - !Register
    name: AIM
    addr: 0x14
    size_bits: 32
    description: AInterrupt mask register2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LFSDET
      bit_offset: 6
      bit_width: 1
      description: Late frame synchronization detection               interrupt enable
    - !Field
      name: AFSDETIE
      bit_offset: 5
      bit_width: 1
      description: Anticipated frame synchronization               detection interrupt
        enable
    - !Field
      name: CNRDYIE
      bit_offset: 4
      bit_width: 1
      description: Codec not ready interrupt               enable
    - !Field
      name: FREQIE
      bit_offset: 3
      bit_width: 1
      description: FIFO request interrupt               enable
    - !Field
      name: WCKCFG
      bit_offset: 2
      bit_width: 1
      description: Wrong clock configuration interrupt               enable
    - !Field
      name: MUTEDET
      bit_offset: 1
      bit_width: 1
      description: Mute detection interrupt               enable
    - !Field
      name: OVRUDRIE
      bit_offset: 0
      bit_width: 1
      description: Overrun/underrun interrupt               enable
  - !Register
    name: ASR
    addr: 0x18
    size_bits: 32
    description: AStatus register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLVL
      bit_offset: 16
      bit_width: 3
      description: FIFO level threshold
    - !Field
      name: LFSDET
      bit_offset: 6
      bit_width: 1
      description: Late frame synchronization               detection
    - !Field
      name: AFSDET
      bit_offset: 5
      bit_width: 1
      description: Anticipated frame synchronization               detection
    - !Field
      name: CNRDY
      bit_offset: 4
      bit_width: 1
      description: Codec not ready
    - !Field
      name: FREQ
      bit_offset: 3
      bit_width: 1
      description: FIFO request
    - !Field
      name: WCKCFG
      bit_offset: 2
      bit_width: 1
      description: Wrong clock configuration flag. This bit               is read
        only
    - !Field
      name: MUTEDET
      bit_offset: 1
      bit_width: 1
      description: Mute detection
    - !Field
      name: OVRUDR
      bit_offset: 0
      bit_width: 1
      description: Overrun / underrun
  - !Register
    name: ACLRFR
    addr: 0x1c
    size_bits: 32
    description: AClear flag register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LFSDET
      bit_offset: 6
      bit_width: 1
      description: Clear late frame synchronization               detection flag
    - !Field
      name: CAFSDET
      bit_offset: 5
      bit_width: 1
      description: Clear anticipated frame synchronization               detection
        flag
    - !Field
      name: CNRDY
      bit_offset: 4
      bit_width: 1
      description: Clear codec not ready flag
    - !Field
      name: WCKCFG
      bit_offset: 2
      bit_width: 1
      description: Clear wrong clock configuration               flag
    - !Field
      name: MUTEDET
      bit_offset: 1
      bit_width: 1
      description: Mute detection flag
    - !Field
      name: OVRUDR
      bit_offset: 0
      bit_width: 1
      description: Clear overrun / underrun
  - !Register
    name: ADR
    addr: 0x20
    size_bits: 32
    description: AData register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: PDMCR
    addr: 0x44
    size_bits: 32
    description: PDM control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDMEN
      bit_offset: 0
      bit_width: 1
      description: PDMEN
    - !Field
      name: MICNBR
      bit_offset: 4
      bit_width: 2
      description: MICNBR
    - !Field
      name: CKEN1
      bit_offset: 8
      bit_width: 1
      description: CKEN1
    - !Field
      name: CKEN2
      bit_offset: 9
      bit_width: 1
      description: CKEN2
    - !Field
      name: CKEN3
      bit_offset: 10
      bit_width: 1
      description: CKEN3
    - !Field
      name: CKEN4
      bit_offset: 11
      bit_width: 1
      description: CKEN4
  - !Register
    name: PDMDLY
    addr: 0x48
    size_bits: 32
    description: PDM delay register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLYM1L
      bit_offset: 0
      bit_width: 3
      description: DLYM1L
    - !Field
      name: DLYM1R
      bit_offset: 4
      bit_width: 3
      description: DLYM1R
    - !Field
      name: DLYM2L
      bit_offset: 8
      bit_width: 3
      description: DLYM2L
    - !Field
      name: DLYM2R
      bit_offset: 12
      bit_width: 3
      description: DLYM2R
    - !Field
      name: DLYM3L
      bit_offset: 16
      bit_width: 3
      description: DLYM3L
    - !Field
      name: DLYM3R
      bit_offset: 20
      bit_width: 3
      description: DLYM3R
    - !Field
      name: DLYM4L
      bit_offset: 24
      bit_width: 3
      description: DLYM4L
    - !Field
      name: DLYM4R
      bit_offset: 28
      bit_width: 3
      description: DLYM4R
- !Module
  name: TAMP
  description: Tamper and backup registers
  base_addr: 0x40002400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff0000
    fields:
    - !Field
      name: TAMP1E
      bit_offset: 0
      bit_width: 1
      description: TAMP1E
    - !Field
      name: TAMP2E
      bit_offset: 1
      bit_width: 1
      description: TAMP2E
    - !Field
      name: TAMP3E
      bit_offset: 2
      bit_width: 1
      description: TAMP2E
    - !Field
      name: ITAMP3E
      bit_offset: 18
      bit_width: 1
      description: ITAMP3E
    - !Field
      name: ITAMP4E
      bit_offset: 19
      bit_width: 1
      description: ITAMP4E
    - !Field
      name: ITAMP5E
      bit_offset: 20
      bit_width: 1
      description: ITAMP5E
    - !Field
      name: ITAMP6E
      bit_offset: 21
      bit_width: 1
      description: ITAMP6E
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAMP1NOER
      bit_offset: 0
      bit_width: 1
      description: TAMP1NOER
    - !Field
      name: TAMP2NOER
      bit_offset: 1
      bit_width: 1
      description: TAMP2NOER
    - !Field
      name: TAMP3NOER
      bit_offset: 2
      bit_width: 1
      description: TAMP3NOER
    - !Field
      name: TAMP1MSK
      bit_offset: 16
      bit_width: 1
      description: TAMP1MSK
    - !Field
      name: TAMP2MSK
      bit_offset: 17
      bit_width: 1
      description: TAMP2MSK
    - !Field
      name: TAMP3MSK
      bit_offset: 18
      bit_width: 1
      description: TAMP3MSK
    - !Field
      name: TAMP1TRG
      bit_offset: 24
      bit_width: 1
      description: TAMP1TRG
    - !Field
      name: TAMP2TRG
      bit_offset: 25
      bit_width: 1
      description: TAMP2TRG
    - !Field
      name: TAMP3TRG
      bit_offset: 26
      bit_width: 1
      description: TAMP3TRG
  - !Register
    name: FLTCR
    addr: 0xc
    size_bits: 32
    description: TAMP filter control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAMPFREQ
      bit_offset: 0
      bit_width: 3
      description: TAMPFREQ
    - !Field
      name: TAMPFLT
      bit_offset: 3
      bit_width: 2
      description: TAMPFLT
    - !Field
      name: TAMPPRCH
      bit_offset: 5
      bit_width: 2
      description: TAMPPRCH
    - !Field
      name: TAMPPUDIS
      bit_offset: 7
      bit_width: 1
      description: TAMPPUDIS
  - !Register
    name: IER
    addr: 0x2c
    size_bits: 32
    description: TAMP interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAMP1IE
      bit_offset: 0
      bit_width: 1
      description: TAMP1IE
    - !Field
      name: TAMP2IE
      bit_offset: 1
      bit_width: 1
      description: TAMP2IE
    - !Field
      name: TAMP3IE
      bit_offset: 2
      bit_width: 1
      description: TAMP3IE
    - !Field
      name: ITAMP3IE
      bit_offset: 18
      bit_width: 1
      description: ITAMP3IE
    - !Field
      name: ITAMP4IE
      bit_offset: 19
      bit_width: 1
      description: ITAMP4IE
    - !Field
      name: ITAMP5IE
      bit_offset: 20
      bit_width: 1
      description: ITAMP5IE
    - !Field
      name: ITAMP6IE
      bit_offset: 21
      bit_width: 1
      description: ITAMP6IE
  - !Register
    name: SR
    addr: 0x30
    size_bits: 32
    description: TAMP status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TAMP1F
      bit_offset: 0
      bit_width: 1
      description: TAMP1F
    - !Field
      name: TAMP2F
      bit_offset: 1
      bit_width: 1
      description: TAMP2F
    - !Field
      name: TAMP3F
      bit_offset: 2
      bit_width: 1
      description: TAMP3F
    - !Field
      name: ITAMP3F
      bit_offset: 18
      bit_width: 1
      description: ITAMP3F
    - !Field
      name: ITAMP4F
      bit_offset: 19
      bit_width: 1
      description: ITAMP4F
    - !Field
      name: ITAMP5F
      bit_offset: 20
      bit_width: 1
      description: ITAMP5F
    - !Field
      name: ITAMP6F
      bit_offset: 21
      bit_width: 1
      description: ITAMP6F
  - !Register
    name: MISR
    addr: 0x34
    size_bits: 32
    description: TAMP masked interrupt status           register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TAMP1MF
      bit_offset: 0
      bit_width: 1
      description: 'TAMP1MF:'
    - !Field
      name: TAMP2MF
      bit_offset: 1
      bit_width: 1
      description: TAMP2MF
    - !Field
      name: TAMP3MF
      bit_offset: 2
      bit_width: 1
      description: TAMP3MF
    - !Field
      name: ITAMP3MF
      bit_offset: 18
      bit_width: 1
      description: ITAMP3MF
    - !Field
      name: ITAMP4MF
      bit_offset: 19
      bit_width: 1
      description: ITAMP4MF
    - !Field
      name: ITAMP5MF
      bit_offset: 20
      bit_width: 1
      description: ITAMP5MF
    - !Field
      name: ITAMP6MF
      bit_offset: 21
      bit_width: 1
      description: ITAMP6MF
  - !Register
    name: SCR
    addr: 0x3c
    size_bits: 32
    description: TAMP status clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTAMP1F
      bit_offset: 0
      bit_width: 1
      description: CTAMP1F
    - !Field
      name: CTAMP2F
      bit_offset: 1
      bit_width: 1
      description: CTAMP2F
    - !Field
      name: CTAMP3F
      bit_offset: 2
      bit_width: 1
      description: CTAMP3F
    - !Field
      name: CITAMP3F
      bit_offset: 18
      bit_width: 1
      description: CITAMP3F
    - !Field
      name: CITAMP4F
      bit_offset: 19
      bit_width: 1
      description: CITAMP4F
    - !Field
      name: CITAMP5F
      bit_offset: 20
      bit_width: 1
      description: CITAMP5F
    - !Field
      name: CITAMP6F
      bit_offset: 21
      bit_width: 1
      description: CITAMP6F
  - !Register
    name: BKP0R
    addr: 0x100
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP1R
    addr: 0x104
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP2R
    addr: 0x108
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP3R
    addr: 0x10c
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP4R
    addr: 0x110
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP5R
    addr: 0x114
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP6R
    addr: 0x118
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP7R
    addr: 0x11c
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP8R
    addr: 0x120
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP9R
    addr: 0x124
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP10R
    addr: 0x128
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP11R
    addr: 0x12c
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP12R
    addr: 0x130
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP13R
    addr: 0x134
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP14R
    addr: 0x138
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP15R
    addr: 0x13c
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP16R
    addr: 0x140
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP17R
    addr: 0x144
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP18R
    addr: 0x148
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP19R
    addr: 0x14c
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP20R
    addr: 0x150
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP21R
    addr: 0x154
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP22R
    addr: 0x158
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP23R
    addr: 0x15c
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP24R
    addr: 0x160
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP25R
    addr: 0x164
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP26R
    addr: 0x168
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP27R
    addr: 0x16c
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP28R
    addr: 0x170
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP29R
    addr: 0x174
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP30R
    addr: 0x178
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
  - !Register
    name: BKP31R
    addr: 0x17c
    size_bits: 32
    description: TAMP backup register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: BKP
- !Module
  name: FPU
  description: Floting point unit
  base_addr: 0xe000ef34
  size: 0xd
  registers:
  - !Register
    name: FPCCR
    addr: 0x0
    size_bits: 32
    description: Floating-point context control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSPACT
      bit_offset: 0
      bit_width: 1
      description: LSPACT
    - !Field
      name: USER
      bit_offset: 1
      bit_width: 1
      description: USER
    - !Field
      name: THREAD
      bit_offset: 3
      bit_width: 1
      description: THREAD
    - !Field
      name: HFRDY
      bit_offset: 4
      bit_width: 1
      description: HFRDY
    - !Field
      name: MMRDY
      bit_offset: 5
      bit_width: 1
      description: MMRDY
    - !Field
      name: BFRDY
      bit_offset: 6
      bit_width: 1
      description: BFRDY
    - !Field
      name: MONRDY
      bit_offset: 8
      bit_width: 1
      description: MONRDY
    - !Field
      name: LSPEN
      bit_offset: 30
      bit_width: 1
      description: LSPEN
    - !Field
      name: ASPEN
      bit_offset: 31
      bit_width: 1
      description: ASPEN
  - !Register
    name: FPCAR
    addr: 0x4
    size_bits: 32
    description: Floating-point context address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 3
      bit_width: 29
      description: Location of unpopulated               floating-point
  - !Register
    name: FPSCR
    addr: 0x8
    size_bits: 32
    description: Floating-point status control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IOC
      bit_offset: 0
      bit_width: 1
      description: Invalid operation cumulative exception               bit
    - !Field
      name: DZC
      bit_offset: 1
      bit_width: 1
      description: Division by zero cumulative exception               bit.
    - !Field
      name: OFC
      bit_offset: 2
      bit_width: 1
      description: Overflow cumulative exception               bit
    - !Field
      name: UFC
      bit_offset: 3
      bit_width: 1
      description: Underflow cumulative exception               bit
    - !Field
      name: IXC
      bit_offset: 4
      bit_width: 1
      description: Inexact cumulative exception               bit
    - !Field
      name: IDC
      bit_offset: 7
      bit_width: 1
      description: Input denormal cumulative exception               bit.
    - !Field
      name: RMode
      bit_offset: 22
      bit_width: 2
      description: Rounding Mode control               field
    - !Field
      name: FZ
      bit_offset: 24
      bit_width: 1
      description: 'Flush-to-zero mode control               bit:'
    - !Field
      name: DN
      bit_offset: 25
      bit_width: 1
      description: Default NaN mode control               bit
    - !Field
      name: AHP
      bit_offset: 26
      bit_width: 1
      description: Alternative half-precision control               bit
    - !Field
      name: V
      bit_offset: 28
      bit_width: 1
      description: Overflow condition code               flag
    - !Field
      name: C
      bit_offset: 29
      bit_width: 1
      description: Carry condition code flag
    - !Field
      name: Z
      bit_offset: 30
      bit_width: 1
      description: Zero condition code flag
    - !Field
      name: N
      bit_offset: 31
      bit_width: 1
      description: Negative condition code               flag
- !Module
  name: MPU
  description: Memory protection unit
  base_addr: 0xe000e084
  size: 0x15
  registers:
  - !Register
    name: TYPER
    addr: 0x0
    size_bits: 32
    description: MPU type register
    read_allowed: true
    write_allowed: false
    reset_value: 0x800
    fields:
    - !Field
      name: SEPARATE
      bit_offset: 0
      bit_width: 1
      description: Separate flag
    - !Field
      name: DREGION
      bit_offset: 8
      bit_width: 8
      description: Number of MPU data regions
    - !Field
      name: IREGION
      bit_offset: 16
      bit_width: 8
      description: Number of MPU instruction               regions
  - !Register
    name: CTRL
    addr: 0x4
    size_bits: 32
    description: MPU control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: Enables the MPU
    - !Field
      name: HFNMIENA
      bit_offset: 1
      bit_width: 1
      description: Enables the operation of MPU during hard               fault
    - !Field
      name: PRIVDEFENA
      bit_offset: 2
      bit_width: 1
      description: Enable priviliged software access to               default memory
        map
  - !Register
    name: RNR
    addr: 0x8
    size_bits: 32
    description: MPU region number register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REGION
      bit_offset: 0
      bit_width: 8
      description: MPU region
  - !Register
    name: RBAR
    addr: 0xc
    size_bits: 32
    description: MPU region base address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REGION
      bit_offset: 0
      bit_width: 4
      description: MPU region field
    - !Field
      name: VALID
      bit_offset: 4
      bit_width: 1
      description: MPU region number valid
    - !Field
      name: ADDR
      bit_offset: 5
      bit_width: 27
      description: Region base address field
  - !Register
    name: RASR
    addr: 0x10
    size_bits: 32
    description: MPU region attribute and size           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: Region enable bit.
    - !Field
      name: SIZE
      bit_offset: 1
      bit_width: 5
      description: Size of the MPU protection               region
    - !Field
      name: SRD
      bit_offset: 8
      bit_width: 8
      description: Subregion disable bits
    - !Field
      name: B
      bit_offset: 16
      bit_width: 1
      description: memory attribute
    - !Field
      name: C
      bit_offset: 17
      bit_width: 1
      description: memory attribute
    - !Field
      name: S
      bit_offset: 18
      bit_width: 1
      description: Shareable memory attribute
    - !Field
      name: TEX
      bit_offset: 19
      bit_width: 3
      description: memory attribute
    - !Field
      name: AP
      bit_offset: 24
      bit_width: 3
      description: Access permission
    - !Field
      name: XN
      bit_offset: 28
      bit_width: 1
      description: Instruction access disable               bit
- !Module
  name: STK
  description: SysTick timer
  base_addr: 0xe000e010
  size: 0x11
  registers:
  - !Register
    name: CTRL
    addr: 0x0
    size_bits: 32
    description: SysTick control and status           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: Counter enable
    - !Field
      name: TICKINT
      bit_offset: 1
      bit_width: 1
      description: SysTick exception request               enable
    - !Field
      name: CLKSOURCE
      bit_offset: 2
      bit_width: 1
      description: Clock source selection
    - !Field
      name: COUNTFLAG
      bit_offset: 16
      bit_width: 1
      description: COUNTFLAG
  - !Register
    name: LOAD
    addr: 0x4
    size_bits: 32
    description: SysTick reload value register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOAD
      bit_offset: 0
      bit_width: 24
      description: RELOAD value
  - !Register
    name: VAL
    addr: 0x8
    size_bits: 32
    description: SysTick current value register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CURRENT
      bit_offset: 0
      bit_width: 24
      description: Current counter value
  - !Register
    name: CALIB
    addr: 0xc
    size_bits: 32
    description: SysTick calibration value           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TENMS
      bit_offset: 0
      bit_width: 24
      description: Calibration value
    - !Field
      name: SKEW
      bit_offset: 30
      bit_width: 1
      description: 'SKEW flag: Indicates whether the TENMS               value is
        exact'
    - !Field
      name: NOREF
      bit_offset: 31
      bit_width: 1
      description: NOREF flag. Reads as zero
- !Module
  name: SCB
  description: System control block
  base_addr: 0xe000ed00
  size: 0x41
  registers:
  - !Register
    name: CPUID
    addr: 0x0
    size_bits: 32
    description: CPUID base register
    read_allowed: true
    write_allowed: false
    reset_value: 0x410fc241
    fields:
    - !Field
      name: Revision
      bit_offset: 0
      bit_width: 4
      description: Revision number
    - !Field
      name: PartNo
      bit_offset: 4
      bit_width: 12
      description: Part number of the               processor
    - !Field
      name: Constant
      bit_offset: 16
      bit_width: 4
      description: Reads as 0xF
    - !Field
      name: Variant
      bit_offset: 20
      bit_width: 4
      description: Variant number
    - !Field
      name: Implementer
      bit_offset: 24
      bit_width: 8
      description: Implementer code
  - !Register
    name: ICSR
    addr: 0x4
    size_bits: 32
    description: Interrupt control and state           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VECTACTIVE
      bit_offset: 0
      bit_width: 9
      description: Active vector
    - !Field
      name: RETTOBASE
      bit_offset: 11
      bit_width: 1
      description: Return to base level
    - !Field
      name: VECTPENDING
      bit_offset: 12
      bit_width: 7
      description: Pending vector
    - !Field
      name: ISRPENDING
      bit_offset: 22
      bit_width: 1
      description: Interrupt pending flag
    - !Field
      name: PENDSTCLR
      bit_offset: 25
      bit_width: 1
      description: SysTick exception clear-pending               bit
    - !Field
      name: PENDSTSET
      bit_offset: 26
      bit_width: 1
      description: SysTick exception set-pending               bit
    - !Field
      name: PENDSVCLR
      bit_offset: 27
      bit_width: 1
      description: PendSV clear-pending bit
    - !Field
      name: PENDSVSET
      bit_offset: 28
      bit_width: 1
      description: PendSV set-pending bit
    - !Field
      name: NMIPENDSET
      bit_offset: 31
      bit_width: 1
      description: NMI set-pending bit.
  - !Register
    name: VTOR
    addr: 0x8
    size_bits: 32
    description: Vector table offset register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBLOFF
      bit_offset: 9
      bit_width: 21
      description: Vector table base offset               field
  - !Register
    name: AIRCR
    addr: 0xc
    size_bits: 32
    description: Application interrupt and reset control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VECTRESET
      bit_offset: 0
      bit_width: 1
      description: VECTRESET
    - !Field
      name: VECTCLRACTIVE
      bit_offset: 1
      bit_width: 1
      description: VECTCLRACTIVE
    - !Field
      name: SYSRESETREQ
      bit_offset: 2
      bit_width: 1
      description: SYSRESETREQ
    - !Field
      name: PRIGROUP
      bit_offset: 8
      bit_width: 3
      description: PRIGROUP
    - !Field
      name: ENDIANESS
      bit_offset: 15
      bit_width: 1
      description: ENDIANESS
    - !Field
      name: VECTKEYSTAT
      bit_offset: 16
      bit_width: 16
      description: Register key
  - !Register
    name: SCR
    addr: 0x10
    size_bits: 32
    description: System control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLEEPONEXIT
      bit_offset: 1
      bit_width: 1
      description: SLEEPONEXIT
    - !Field
      name: SLEEPDEEP
      bit_offset: 2
      bit_width: 1
      description: SLEEPDEEP
    - !Field
      name: SEVEONPEND
      bit_offset: 4
      bit_width: 1
      description: Send Event on Pending bit
  - !Register
    name: CCR
    addr: 0x14
    size_bits: 32
    description: Configuration and control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NONBASETHRDENA
      bit_offset: 0
      bit_width: 1
      description: Configures how the processor enters               Thread mode
    - !Field
      name: USERSETMPEND
      bit_offset: 1
      bit_width: 1
      description: USERSETMPEND
    - !Field
      name: UNALIGN__TRP
      bit_offset: 3
      bit_width: 1
      description: UNALIGN_ TRP
    - !Field
      name: DIV_0_TRP
      bit_offset: 4
      bit_width: 1
      description: DIV_0_TRP
    - !Field
      name: BFHFNMIGN
      bit_offset: 8
      bit_width: 1
      description: BFHFNMIGN
    - !Field
      name: STKALIGN
      bit_offset: 9
      bit_width: 1
      description: STKALIGN
  - !Register
    name: SHPR1
    addr: 0x18
    size_bits: 32
    description: System handler priority           registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_4
      bit_offset: 0
      bit_width: 8
      description: Priority of system handler               4
    - !Field
      name: PRI_5
      bit_offset: 8
      bit_width: 8
      description: Priority of system handler               5
    - !Field
      name: PRI_6
      bit_offset: 16
      bit_width: 8
      description: Priority of system handler               6
  - !Register
    name: SHPR2
    addr: 0x1c
    size_bits: 32
    description: System handler priority           registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_11
      bit_offset: 24
      bit_width: 8
      description: Priority of system handler               11
  - !Register
    name: SHPR3
    addr: 0x20
    size_bits: 32
    description: System handler priority           registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_14
      bit_offset: 16
      bit_width: 8
      description: Priority of system handler               14
    - !Field
      name: PRI_15
      bit_offset: 24
      bit_width: 8
      description: Priority of system handler               15
  - !Register
    name: SHCSR
    addr: 0x24
    size_bits: 32
    description: System handler control and state           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MEMFAULTACT
      bit_offset: 0
      bit_width: 1
      description: Memory management fault exception active               bit
    - !Field
      name: BUSFAULTACT
      bit_offset: 1
      bit_width: 1
      description: Bus fault exception active               bit
    - !Field
      name: USGFAULTACT
      bit_offset: 3
      bit_width: 1
      description: Usage fault exception active               bit
    - !Field
      name: SVCALLACT
      bit_offset: 7
      bit_width: 1
      description: SVC call active bit
    - !Field
      name: MONITORACT
      bit_offset: 8
      bit_width: 1
      description: Debug monitor active bit
    - !Field
      name: PENDSVACT
      bit_offset: 10
      bit_width: 1
      description: PendSV exception active               bit
    - !Field
      name: SYSTICKACT
      bit_offset: 11
      bit_width: 1
      description: SysTick exception active               bit
    - !Field
      name: USGFAULTPENDED
      bit_offset: 12
      bit_width: 1
      description: Usage fault exception pending               bit
    - !Field
      name: MEMFAULTPENDED
      bit_offset: 13
      bit_width: 1
      description: Memory management fault exception               pending bit
    - !Field
      name: BUSFAULTPENDED
      bit_offset: 14
      bit_width: 1
      description: Bus fault exception pending               bit
    - !Field
      name: SVCALLPENDED
      bit_offset: 15
      bit_width: 1
      description: SVC call pending bit
    - !Field
      name: MEMFAULTENA
      bit_offset: 16
      bit_width: 1
      description: Memory management fault enable               bit
    - !Field
      name: BUSFAULTENA
      bit_offset: 17
      bit_width: 1
      description: Bus fault enable bit
    - !Field
      name: USGFAULTENA
      bit_offset: 18
      bit_width: 1
      description: Usage fault enable bit
  - !Register
    name: CFSR_UFSR_BFSR_MMFSR
    addr: 0x28
    size_bits: 32
    description: Configurable fault status           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IACCVIOL
      bit_offset: 1
      bit_width: 1
      description: Instruction access violation               flag
    - !Field
      name: MUNSTKERR
      bit_offset: 3
      bit_width: 1
      description: Memory manager fault on unstacking for a               return from
        exception
    - !Field
      name: MSTKERR
      bit_offset: 4
      bit_width: 1
      description: Memory manager fault on stacking for               exception entry.
    - !Field
      name: MLSPERR
      bit_offset: 5
      bit_width: 1
      description: MLSPERR
    - !Field
      name: MMARVALID
      bit_offset: 7
      bit_width: 1
      description: Memory Management Fault Address Register               (MMAR) valid
        flag
    - !Field
      name: IBUSERR
      bit_offset: 8
      bit_width: 1
      description: Instruction bus error
    - !Field
      name: PRECISERR
      bit_offset: 9
      bit_width: 1
      description: Precise data bus error
    - !Field
      name: IMPRECISERR
      bit_offset: 10
      bit_width: 1
      description: Imprecise data bus error
    - !Field
      name: UNSTKERR
      bit_offset: 11
      bit_width: 1
      description: Bus fault on unstacking for a return               from exception
    - !Field
      name: STKERR
      bit_offset: 12
      bit_width: 1
      description: Bus fault on stacking for exception               entry
    - !Field
      name: LSPERR
      bit_offset: 13
      bit_width: 1
      description: Bus fault on floating-point lazy state               preservation
    - !Field
      name: BFARVALID
      bit_offset: 15
      bit_width: 1
      description: Bus Fault Address Register (BFAR) valid               flag
    - !Field
      name: UNDEFINSTR
      bit_offset: 16
      bit_width: 1
      description: Undefined instruction usage               fault
    - !Field
      name: INVSTATE
      bit_offset: 17
      bit_width: 1
      description: Invalid state usage fault
    - !Field
      name: INVPC
      bit_offset: 18
      bit_width: 1
      description: Invalid PC load usage               fault
    - !Field
      name: NOCP
      bit_offset: 19
      bit_width: 1
      description: No coprocessor usage               fault.
    - !Field
      name: UNALIGNED
      bit_offset: 24
      bit_width: 1
      description: Unaligned access usage               fault
    - !Field
      name: DIVBYZERO
      bit_offset: 25
      bit_width: 1
      description: Divide by zero usage fault
  - !Register
    name: HFSR
    addr: 0x2c
    size_bits: 32
    description: Hard fault status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VECTTBL
      bit_offset: 1
      bit_width: 1
      description: Vector table hard fault
    - !Field
      name: FORCED
      bit_offset: 30
      bit_width: 1
      description: Forced hard fault
    - !Field
      name: DEBUG_VT
      bit_offset: 31
      bit_width: 1
      description: Reserved for Debug use
  - !Register
    name: MMFAR
    addr: 0x34
    size_bits: 32
    description: Memory management fault address           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MMFAR
      bit_offset: 0
      bit_width: 32
      description: Memory management fault               address
  - !Register
    name: BFAR
    addr: 0x38
    size_bits: 32
    description: Bus fault address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BFAR
      bit_offset: 0
      bit_width: 32
      description: Bus fault address
  - !Register
    name: AFSR
    addr: 0x3c
    size_bits: 32
    description: Auxiliary fault status           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IMPDEF
      bit_offset: 0
      bit_width: 32
      description: Implementation defined
- !Module
  name: NVIC
  description: Nested Vectored Interrupt       Controller
  base_addr: 0xe000e100
  size: 0x400
  registers:
  - !Register
    name: ISER0
    addr: 0x0
    size_bits: 32
    description: Interrupt Set-Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETENA
      bit_offset: 0
      bit_width: 32
      description: SETENA
  - !Register
    name: ISER1
    addr: 0x4
    size_bits: 32
    description: Interrupt Set-Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETENA
      bit_offset: 0
      bit_width: 32
      description: SETENA
  - !Register
    name: ISER2
    addr: 0x8
    size_bits: 32
    description: Interrupt Set-Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETENA
      bit_offset: 0
      bit_width: 32
      description: SETENA
  - !Register
    name: ISER3
    addr: 0xc
    size_bits: 32
    description: Interrupt Set-Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETENA
      bit_offset: 0
      bit_width: 32
      description: SETENA
  - !Register
    name: ICER0
    addr: 0x80
    size_bits: 32
    description: Interrupt Clear-Enable           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRENA
      bit_offset: 0
      bit_width: 32
      description: CLRENA
  - !Register
    name: ICER1
    addr: 0x84
    size_bits: 32
    description: Interrupt Clear-Enable           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRENA
      bit_offset: 0
      bit_width: 32
      description: CLRENA
  - !Register
    name: ICER2
    addr: 0x88
    size_bits: 32
    description: Interrupt Clear-Enable           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRENA
      bit_offset: 0
      bit_width: 32
      description: CLRENA
  - !Register
    name: ICER3
    addr: 0x8c
    size_bits: 32
    description: Interrupt Clear-Enable   Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRENA
      bit_offset: 0
      bit_width: 32
      description: CLRENA
  - !Register
    name: ISPR0
    addr: 0x100
    size_bits: 32
    description: Interrupt Set-Pending Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETPEND
      bit_offset: 0
      bit_width: 32
      description: SETPEND
  - !Register
    name: ISPR1
    addr: 0x104
    size_bits: 32
    description: Interrupt Set-Pending Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETPEND
      bit_offset: 0
      bit_width: 32
      description: SETPEND
  - !Register
    name: ISPR2
    addr: 0x108
    size_bits: 32
    description: Interrupt Set-Pending Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETPEND
      bit_offset: 0
      bit_width: 32
      description: SETPEND
  - !Register
    name: ISPR3
    addr: 0x10c
    size_bits: 32
    description: Interrupt Set-Pending Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETPEND
      bit_offset: 0
      bit_width: 32
      description: SETPEND
  - !Register
    name: ICPR0
    addr: 0x180
    size_bits: 32
    description: Interrupt Clear-Pending           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRPEND
      bit_offset: 0
      bit_width: 32
      description: CLRPEND
  - !Register
    name: ICPR1
    addr: 0x184
    size_bits: 32
    description: Interrupt Clear-Pending           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRPEND
      bit_offset: 0
      bit_width: 32
      description: CLRPEND
  - !Register
    name: ICPR2
    addr: 0x188
    size_bits: 32
    description: Interrupt Clear-Pending           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRPEND
      bit_offset: 0
      bit_width: 32
      description: CLRPEND
  - !Register
    name: ICPR3
    addr: 0x18c
    size_bits: 32
    description: Interrupt Clear-Pending           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRPEND
      bit_offset: 0
      bit_width: 32
      description: CLRPEND
  - !Register
    name: IABR0
    addr: 0x200
    size_bits: 32
    description: Interrupt Active Bit Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACTIVE
      bit_offset: 0
      bit_width: 32
      description: ACTIVE
  - !Register
    name: IABR1
    addr: 0x204
    size_bits: 32
    description: Interrupt Active Bit Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACTIVE
      bit_offset: 0
      bit_width: 32
      description: ACTIVE
  - !Register
    name: IABR2
    addr: 0x208
    size_bits: 32
    description: Interrupt Active Bit Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACTIVE
      bit_offset: 0
      bit_width: 32
      description: ACTIVE
  - !Register
    name: IABR3
    addr: 0x20c
    size_bits: 32
    description: Interrupt Active Bit Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACTIVE
      bit_offset: 0
      bit_width: 32
      description: ACTIVE
  - !Register
    name: IPR0
    addr: 0x300
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR1
    addr: 0x304
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR2
    addr: 0x308
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR3
    addr: 0x30c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR4
    addr: 0x310
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR5
    addr: 0x314
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR6
    addr: 0x318
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR7
    addr: 0x31c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR8
    addr: 0x320
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR9
    addr: 0x324
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR10
    addr: 0x328
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR11
    addr: 0x32c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR12
    addr: 0x330
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR13
    addr: 0x334
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR14
    addr: 0x338
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR15
    addr: 0x33c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR16
    addr: 0x340
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR17
    addr: 0x344
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR18
    addr: 0x348
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR19
    addr: 0x34c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR20
    addr: 0x350
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR21
    addr: 0x354
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: IPR22
    addr: 0x358
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: IPR23
    addr: 0x35c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: IPR24
    addr: 0x360
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: IPR25
    addr: 0x364
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields: []
- !Module
  name: NVIC_STIR
  description: "Nested vectored interrupt\n      controller"
  base_addr: 0xe000ef00
  size: 0x5
  registers:
  - !Register
    name: STIR
    addr: 0x0
    size_bits: 32
    description: "Software trigger interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTID
      bit_offset: 0
      bit_width: 9
      description: "Software generated interrupt\n              ID"
- !Module
  name: FPU_CPACR
  description: Floating point unit CPACR
  base_addr: 0xe000ed88
  size: 0x5
  registers:
  - !Register
    name: CPACR
    addr: 0x0
    size_bits: 32
    description: Coprocessor access control           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CP
      bit_offset: 20
      bit_width: 4
      description: CP
- !Module
  name: SCB_ACTLR
  description: System control block ACTLR
  base_addr: 0xe000e008
  size: 0x5
  registers:
  - !Register
    name: ACTRL
    addr: 0x0
    size_bits: 32
    description: Auxiliary control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DISMCYCINT
      bit_offset: 0
      bit_width: 1
      description: DISMCYCINT
    - !Field
      name: DISDEFWBUF
      bit_offset: 1
      bit_width: 1
      description: DISDEFWBUF
    - !Field
      name: DISFOLD
      bit_offset: 2
      bit_width: 1
      description: DISFOLD
    - !Field
      name: DISFPCA
      bit_offset: 8
      bit_width: 1
      description: DISFPCA
    - !Field
      name: DISOOFP
      bit_offset: 9
      bit_width: 1
      description: DISOOFP
- !Module
  name: FDCAN
  description: FDCAN
  base_addr: 0x4000a400
  size: 0x400
  registers:
  - !Register
    name: CREL
    addr: 0x0
    size_bits: 32
    description: FDCAN Core Release Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x11111111
    fields:
    - !Field
      name: DAY
      bit_offset: 0
      bit_width: 8
      description: DAY
    - !Field
      name: MON
      bit_offset: 8
      bit_width: 8
      description: MON
    - !Field
      name: YEAR
      bit_offset: 16
      bit_width: 4
      description: YEAR
    - !Field
      name: SUBSTEP
      bit_offset: 20
      bit_width: 4
      description: SUBSTEP
    - !Field
      name: STEP
      bit_offset: 24
      bit_width: 4
      description: STEP
    - !Field
      name: REL
      bit_offset: 28
      bit_width: 4
      description: REL
  - !Register
    name: ENDN
    addr: 0x4
    size_bits: 32
    description: FDCAN Core Release Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x87654321
    fields:
    - !Field
      name: ETV
      bit_offset: 0
      bit_width: 32
      description: ETV
  - !Register
    name: DBTP
    addr: 0xc
    size_bits: 32
    description: This register is only writable if bits           CCCR.CCE and CCCR.INIT
      are set. The CAN bit time may be           programed in the range of 4 to 25
      time quanta. The CAN           time quantum may be programmed in the range of
      1 to 1024           FDCAN clock periods. tq = (DBRP + 1) FDCAN clock period.           DTSEG1
      is the sum of Prop_Seg and Phase_Seg1. DTSEG2 is           Phase_Seg2. Therefore
      the length of the bit time is           (programmed values) [DTSEG1 + DTSEG2
      + 3] tq or           (functional values) [Sync_Seg + Prop_Seg + Phase_Seg1 +           Phase_Seg2]
      tq. The Information Processing Time (IPT) is           zero, meaning the data
      for the next bit is available at           the first clock edge after the sample           point.
    reset_value: 0xa33
    fields:
    - !Field
      name: DSJW
      bit_offset: 0
      bit_width: 4
      description: DSJW
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTSEG2
      bit_offset: 4
      bit_width: 4
      description: DTSEG2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTSEG1
      bit_offset: 8
      bit_width: 5
      description: DTSEG1
      read_allowed: false
      write_allowed: true
    - !Field
      name: DBRP
      bit_offset: 16
      bit_width: 5
      description: DBRP
      read_allowed: true
      write_allowed: true
    - !Field
      name: TDC
      bit_offset: 23
      bit_width: 1
      description: TDC
      read_allowed: true
      write_allowed: false
  - !Register
    name: TEST
    addr: 0x10
    size_bits: 32
    description: Write access to the Test Register has to be           enabled by
      setting bit CCCR[TEST] to 1 . All Test           Register functions are set
      to their reset values when bit           CCCR[TEST] is reset. Loop Back mode
      and software control           of Tx pin FDCANx_TX are hardware test modes.
      Programming           TX differently from 00 may disturb the message transfer           on
      the CAN bus.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LBCK
      bit_offset: 4
      bit_width: 1
      description: LBCK
    - !Field
      name: TX
      bit_offset: 5
      bit_width: 2
      description: TX
    - !Field
      name: RX
      bit_offset: 7
      bit_width: 1
      description: RX
  - !Register
    name: RWD
    addr: 0x14
    size_bits: 32
    description: The RAM Watchdog monitors the READY output           of the Message
      RAM. A Message RAM access starts the           Message RAM Watchdog Counter
      with the value configured by           the RWD[WDC] bits. The counter is reloaded
      with RWD[WDC]           bits when the Message RAM signals successful completion           by
      activating its READY output. In case there is no           response from the
      Message RAM until the counter has           counted down to 0, the counter stops
      and interrupt flag           IR[WDI] bit is set. The RAM Watchdog Counter is
      clocked           by the fdcan_pclk clock.
    fields:
    - !Field
      name: WDC
      bit_offset: 0
      bit_width: 8
      description: WDC
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDV
      bit_offset: 8
      bit_width: 8
      description: WDV
      read_allowed: true
      write_allowed: false
  - !Register
    name: CCCR
    addr: 0x18
    size_bits: 32
    description: For details about setting and resetting of           single bits
      see Software initialization.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 1
      description: INIT
    - !Field
      name: CCE
      bit_offset: 1
      bit_width: 1
      description: CCE
    - !Field
      name: ASM
      bit_offset: 2
      bit_width: 1
      description: ASM
    - !Field
      name: CSA
      bit_offset: 3
      bit_width: 1
      description: CSA
    - !Field
      name: CSR
      bit_offset: 4
      bit_width: 1
      description: CSR
    - !Field
      name: MON
      bit_offset: 5
      bit_width: 1
      description: MON
    - !Field
      name: DAR
      bit_offset: 6
      bit_width: 1
      description: DAR
    - !Field
      name: TEST
      bit_offset: 7
      bit_width: 1
      description: TEST
    - !Field
      name: FDOE
      bit_offset: 8
      bit_width: 1
      description: FDOE
    - !Field
      name: BRSE
      bit_offset: 9
      bit_width: 1
      description: BRSE
    - !Field
      name: PXHD
      bit_offset: 12
      bit_width: 1
      description: PXHD
    - !Field
      name: EFBI
      bit_offset: 13
      bit_width: 1
      description: EFBI
    - !Field
      name: TXP
      bit_offset: 14
      bit_width: 1
      description: TXP
    - !Field
      name: NISO
      bit_offset: 15
      bit_width: 1
      description: NISO
  - !Register
    name: NBTP
    addr: 0x1c
    size_bits: 32
    description: FDCAN_NBTP
    read_allowed: true
    write_allowed: true
    reset_value: 0xa33
    fields:
    - !Field
      name: TSEG2
      bit_offset: 0
      bit_width: 7
      description: TSEG2
    - !Field
      name: NTSEG1
      bit_offset: 8
      bit_width: 8
      description: NTSEG1
    - !Field
      name: NBRP
      bit_offset: 16
      bit_width: 9
      description: NBRP
    - !Field
      name: NSJW
      bit_offset: 25
      bit_width: 7
      description: NSJW
  - !Register
    name: TSCC
    addr: 0x20
    size_bits: 32
    description: FDCAN Timestamp Counter Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSS
      bit_offset: 0
      bit_width: 2
      description: TSS
    - !Field
      name: TCP
      bit_offset: 16
      bit_width: 4
      description: TCP
  - !Register
    name: TSCV
    addr: 0x24
    size_bits: 32
    description: FDCAN Timestamp Counter Value           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TSC
      bit_offset: 0
      bit_width: 16
      description: TSC
  - !Register
    name: TOCC
    addr: 0x28
    size_bits: 32
    description: FDCAN Timeout Counter Configuration           Register
    reset_value: 0xffff0000
    fields:
    - !Field
      name: ETOC
      bit_offset: 0
      bit_width: 1
      description: ETOC
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOS
      bit_offset: 1
      bit_width: 2
      description: TOS
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOP
      bit_offset: 16
      bit_width: 16
      description: TOP
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOCV
    addr: 0x2c
    size_bits: 32
    description: FDCAN Timeout Counter Value           Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xffff
    fields:
    - !Field
      name: TOC
      bit_offset: 0
      bit_width: 16
      description: TOC
  - !Register
    name: ECR
    addr: 0x40
    size_bits: 32
    description: FDCAN Error Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEC
      bit_offset: 0
      bit_width: 8
      description: TEC
    - !Field
      name: TREC
      bit_offset: 8
      bit_width: 7
      description: TREC
    - !Field
      name: RP
      bit_offset: 15
      bit_width: 1
      description: RP
    - !Field
      name: CEL
      bit_offset: 16
      bit_width: 8
      description: CEL
  - !Register
    name: PSR
    addr: 0x44
    size_bits: 32
    description: FDCAN Protocol Status Register
    reset_value: 0x707
    fields:
    - !Field
      name: LEC
      bit_offset: 0
      bit_width: 3
      description: LEC
      read_allowed: true
      write_allowed: true
    - !Field
      name: ACT
      bit_offset: 3
      bit_width: 2
      description: ACT
      read_allowed: false
      write_allowed: true
    - !Field
      name: EP
      bit_offset: 5
      bit_width: 1
      description: EP
      read_allowed: true
      write_allowed: true
    - !Field
      name: EW
      bit_offset: 6
      bit_width: 1
      description: EW
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO
      bit_offset: 7
      bit_width: 1
      description: BO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLEC
      bit_offset: 8
      bit_width: 3
      description: DLEC
      read_allowed: false
      write_allowed: true
    - !Field
      name: RESI
      bit_offset: 11
      bit_width: 1
      description: RESI
      read_allowed: true
      write_allowed: true
    - !Field
      name: RBRS
      bit_offset: 12
      bit_width: 1
      description: RBRS
      read_allowed: true
      write_allowed: true
    - !Field
      name: REDL
      bit_offset: 13
      bit_width: 1
      description: REDL
      read_allowed: true
      write_allowed: true
    - !Field
      name: PXE
      bit_offset: 14
      bit_width: 1
      description: PXE
      read_allowed: true
      write_allowed: true
    - !Field
      name: TDCV
      bit_offset: 16
      bit_width: 7
      description: TDCV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TDCR
    addr: 0x48
    size_bits: 32
    description: FDCAN Transmitter Delay Compensation           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDCF
      bit_offset: 0
      bit_width: 7
      description: TDCF
    - !Field
      name: TDCO
      bit_offset: 8
      bit_width: 7
      description: TDCO
  - !Register
    name: IR
    addr: 0x50
    size_bits: 32
    description: The flags are set when one of the listed           conditions is
      detected (edge-sensitive). The flags remain           set until the Host clears
      them. A flag is cleared by           writing a 1 to the corresponding bit position.
      Writing a           0 has no effect. A hard reset will clear the register.           The
      configuration of IE controls whether an interrupt is           generated. The
      configuration of ILS controls on which           interrupt line an interrupt
      is signaled.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RF0N
      bit_offset: 0
      bit_width: 1
      description: RF0N
    - !Field
      name: RF0W
      bit_offset: 1
      bit_width: 1
      description: RF0W
    - !Field
      name: RF0F
      bit_offset: 2
      bit_width: 1
      description: RF0F
    - !Field
      name: RF0L
      bit_offset: 3
      bit_width: 1
      description: RF0L
    - !Field
      name: RF1N
      bit_offset: 4
      bit_width: 1
      description: RF1N
    - !Field
      name: RF1W
      bit_offset: 5
      bit_width: 1
      description: RF1W
    - !Field
      name: RF1F
      bit_offset: 6
      bit_width: 1
      description: RF1F
    - !Field
      name: RF1L
      bit_offset: 7
      bit_width: 1
      description: RF1L
    - !Field
      name: HPM
      bit_offset: 8
      bit_width: 1
      description: HPM
    - !Field
      name: TC
      bit_offset: 9
      bit_width: 1
      description: TC
    - !Field
      name: TCF
      bit_offset: 10
      bit_width: 1
      description: TCF
    - !Field
      name: TFE
      bit_offset: 11
      bit_width: 1
      description: TFE
    - !Field
      name: TEFN
      bit_offset: 12
      bit_width: 1
      description: TEFN
    - !Field
      name: TEFW
      bit_offset: 13
      bit_width: 1
      description: TEFW
    - !Field
      name: TEFF
      bit_offset: 14
      bit_width: 1
      description: TEFF
    - !Field
      name: TEFL
      bit_offset: 15
      bit_width: 1
      description: TEFL
    - !Field
      name: TSW
      bit_offset: 16
      bit_width: 1
      description: TSW
    - !Field
      name: MRAF
      bit_offset: 17
      bit_width: 1
      description: MRAF
    - !Field
      name: TOO
      bit_offset: 18
      bit_width: 1
      description: TOO
    - !Field
      name: DRX
      bit_offset: 19
      bit_width: 1
      description: DRX
    - !Field
      name: ELO
      bit_offset: 22
      bit_width: 1
      description: ELO
    - !Field
      name: EP
      bit_offset: 23
      bit_width: 1
      description: EP
    - !Field
      name: EW
      bit_offset: 24
      bit_width: 1
      description: EW
    - !Field
      name: BO
      bit_offset: 25
      bit_width: 1
      description: BO
    - !Field
      name: WDI
      bit_offset: 26
      bit_width: 1
      description: WDI
    - !Field
      name: PEA
      bit_offset: 27
      bit_width: 1
      description: PEA
    - !Field
      name: PED
      bit_offset: 28
      bit_width: 1
      description: PED
    - !Field
      name: ARA
      bit_offset: 29
      bit_width: 1
      description: ARA
  - !Register
    name: IE
    addr: 0x54
    size_bits: 32
    description: The settings in the Interrupt Enable           register determine
      which status changes in the Interrupt           Register will be signaled on
      an interrupt           line.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RF0NE
      bit_offset: 0
      bit_width: 1
      description: RF0NE
    - !Field
      name: RF0WE
      bit_offset: 1
      bit_width: 1
      description: RF0WE
    - !Field
      name: RF0FE
      bit_offset: 2
      bit_width: 1
      description: RF0FE
    - !Field
      name: RF0LE
      bit_offset: 3
      bit_width: 1
      description: RF0LE
    - !Field
      name: RF1NE
      bit_offset: 4
      bit_width: 1
      description: RF1NE
    - !Field
      name: RF1WE
      bit_offset: 5
      bit_width: 1
      description: RF1WE
    - !Field
      name: RF1FE
      bit_offset: 6
      bit_width: 1
      description: RF1FE
    - !Field
      name: RF1LE
      bit_offset: 7
      bit_width: 1
      description: RF1LE
    - !Field
      name: HPME
      bit_offset: 8
      bit_width: 1
      description: HPME
    - !Field
      name: TCE
      bit_offset: 9
      bit_width: 1
      description: TCE
    - !Field
      name: TCFE
      bit_offset: 10
      bit_width: 1
      description: TCFE
    - !Field
      name: TFEE
      bit_offset: 11
      bit_width: 1
      description: TFEE
    - !Field
      name: TEFNE
      bit_offset: 12
      bit_width: 1
      description: TEFNE
    - !Field
      name: TEFWE
      bit_offset: 13
      bit_width: 1
      description: TEFWE
    - !Field
      name: TEFFE
      bit_offset: 14
      bit_width: 1
      description: TEFFE
    - !Field
      name: TEFLE
      bit_offset: 15
      bit_width: 1
      description: TEFLE
    - !Field
      name: TSWE
      bit_offset: 16
      bit_width: 1
      description: TSWE
    - !Field
      name: MRAFE
      bit_offset: 17
      bit_width: 1
      description: MRAFE
    - !Field
      name: TOOE
      bit_offset: 18
      bit_width: 1
      description: TOOE
    - !Field
      name: DRX
      bit_offset: 19
      bit_width: 1
      description: DRX
    - !Field
      name: BECE
      bit_offset: 20
      bit_width: 1
      description: BECE
    - !Field
      name: BEUE
      bit_offset: 21
      bit_width: 1
      description: BEUE
    - !Field
      name: ELOE
      bit_offset: 22
      bit_width: 1
      description: ELOE
    - !Field
      name: EPE
      bit_offset: 23
      bit_width: 1
      description: EPE
    - !Field
      name: EWE
      bit_offset: 24
      bit_width: 1
      description: EWE
    - !Field
      name: BOE
      bit_offset: 25
      bit_width: 1
      description: BOE
    - !Field
      name: WDIE
      bit_offset: 26
      bit_width: 1
      description: WDIE
    - !Field
      name: PEAE
      bit_offset: 27
      bit_width: 1
      description: PEAE
    - !Field
      name: PEDE
      bit_offset: 28
      bit_width: 1
      description: PEDE
    - !Field
      name: ARAE
      bit_offset: 29
      bit_width: 1
      description: ARAE
  - !Register
    name: ILS
    addr: 0x58
    size_bits: 32
    description: The Interrupt Line Select register assigns           an interrupt
      generated by a specific interrupt flag from           the Interrupt Register
      to one of the two module interrupt           lines. For interrupt generation
      the respective interrupt           line has to be enabled via ILE[EINT0] and           ILE[EINT1].
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RF0NL
      bit_offset: 0
      bit_width: 1
      description: RF0NL
    - !Field
      name: RF0WL
      bit_offset: 1
      bit_width: 1
      description: RF0WL
    - !Field
      name: RF0FL
      bit_offset: 2
      bit_width: 1
      description: RF0FL
    - !Field
      name: RF0LL
      bit_offset: 3
      bit_width: 1
      description: RF0LL
    - !Field
      name: RF1NL
      bit_offset: 4
      bit_width: 1
      description: RF1NL
    - !Field
      name: RF1WL
      bit_offset: 5
      bit_width: 1
      description: RF1WL
    - !Field
      name: RF1FL
      bit_offset: 6
      bit_width: 1
      description: RF1FL
    - !Field
      name: RF1LL
      bit_offset: 7
      bit_width: 1
      description: RF1LL
    - !Field
      name: HPML
      bit_offset: 8
      bit_width: 1
      description: HPML
    - !Field
      name: TCL
      bit_offset: 9
      bit_width: 1
      description: TCL
    - !Field
      name: TCFL
      bit_offset: 10
      bit_width: 1
      description: TCFL
    - !Field
      name: TFEL
      bit_offset: 11
      bit_width: 1
      description: TFEL
    - !Field
      name: TEFNL
      bit_offset: 12
      bit_width: 1
      description: TEFNL
    - !Field
      name: TEFWL
      bit_offset: 13
      bit_width: 1
      description: TEFWL
    - !Field
      name: TEFFL
      bit_offset: 14
      bit_width: 1
      description: TEFFL
    - !Field
      name: TEFLL
      bit_offset: 15
      bit_width: 1
      description: TEFLL
    - !Field
      name: TSWL
      bit_offset: 16
      bit_width: 1
      description: TSWL
    - !Field
      name: MRAFL
      bit_offset: 17
      bit_width: 1
      description: MRAFL
    - !Field
      name: TOOL
      bit_offset: 18
      bit_width: 1
      description: TOOL
    - !Field
      name: DRXL
      bit_offset: 19
      bit_width: 1
      description: DRXL
    - !Field
      name: BECL
      bit_offset: 20
      bit_width: 1
      description: BECL
    - !Field
      name: BEUL
      bit_offset: 21
      bit_width: 1
      description: BEUL
    - !Field
      name: ELOL
      bit_offset: 22
      bit_width: 1
      description: ELOL
    - !Field
      name: EPL
      bit_offset: 23
      bit_width: 1
      description: EPL
    - !Field
      name: EWL
      bit_offset: 24
      bit_width: 1
      description: EWL
    - !Field
      name: BOL
      bit_offset: 25
      bit_width: 1
      description: BOL
    - !Field
      name: WDIL
      bit_offset: 26
      bit_width: 1
      description: WDIL
    - !Field
      name: PEAL
      bit_offset: 27
      bit_width: 1
      description: PEAL
    - !Field
      name: PEDL
      bit_offset: 28
      bit_width: 1
      description: PEDL
    - !Field
      name: ARAL
      bit_offset: 29
      bit_width: 1
      description: ARAL
  - !Register
    name: ILE
    addr: 0x5c
    size_bits: 32
    description: Each of the two interrupt lines to the CPU           can be enabled/disabled
      separately by programming bits           EINT0 and EINT1.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EINT0
      bit_offset: 0
      bit_width: 1
      description: EINT0
    - !Field
      name: EINT1
      bit_offset: 1
      bit_width: 1
      description: EINT1
  - !Register
    name: RXGFC
    addr: 0x80
    size_bits: 32
    description: 'Global settings for Message ID filtering.           The Global Filter
      Configuration controls the filter path           for standard and extended messages
      as described in           Figure706: Standard Message ID filter path and Figure707:           Extended
      Message ID filter path.'
    fields:
    - !Field
      name: RRFE
      bit_offset: 0
      bit_width: 1
      description: RRFE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RRFS
      bit_offset: 1
      bit_width: 1
      description: RRFS
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANFE
      bit_offset: 2
      bit_width: 2
      description: ANFE
      read_allowed: false
      write_allowed: true
    - !Field
      name: ANFS
      bit_offset: 4
      bit_width: 2
      description: ANFS
      read_allowed: false
      write_allowed: true
  - !Register
    name: XIDAM
    addr: 0x84
    size_bits: 32
    description: FDCAN Extended ID and Mask   Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1fffffff
    fields:
    - !Field
      name: EIDM
      bit_offset: 0
      bit_width: 29
      description: EIDM
  - !Register
    name: HPMS
    addr: 0x88
    size_bits: 32
    description: This register is updated every time a    Message ID filter element
      configured to generate a    priority event match. This can be used to monitor
      the    status of incoming high priority messages and to enable           fast
      access to these messages.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BIDX
      bit_offset: 0
      bit_width: 6
      description: BIDX
    - !Field
      name: MSI
      bit_offset: 6
      bit_width: 2
      description: MSI
    - !Field
      name: FIDX
      bit_offset: 8
      bit_width: 7
      description: FIDX
    - !Field
      name: FLST
      bit_offset: 15
      bit_width: 1
      description: FLST
  - !Register
    name: RXF0S
    addr: 0x90
    size_bits: 32
    description: FDCAN Rx FIFO 0 Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F0FL
      bit_offset: 0
      bit_width: 7
      description: F0FL
    - !Field
      name: F0GI
      bit_offset: 8
      bit_width: 6
      description: F0GI
    - !Field
      name: F0PI
      bit_offset: 16
      bit_width: 6
      description: F0PI
    - !Field
      name: F0F
      bit_offset: 24
      bit_width: 1
      description: F0F
    - !Field
      name: RF0L
      bit_offset: 25
      bit_width: 1
      description: RF0L
  - !Register
    name: RXF0A
    addr: 0x94
    size_bits: 32
    description: CAN Rx FIFO 0 Acknowledge Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F0AI
      bit_offset: 0
      bit_width: 6
      description: F0AI
  - !Register
    name: RXF1S
    addr: 0x98
    size_bits: 32
    description: FDCAN Rx FIFO 1 Status  Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: F1FL
      bit_offset: 0
      bit_width: 7
      description: F1FL
    - !Field
      name: F1GI
      bit_offset: 8
      bit_width: 6
      description: F1GI
    - !Field
      name: F1PI
      bit_offset: 16
      bit_width: 6
      description: F1PI
    - !Field
      name: F1F
      bit_offset: 24
      bit_width: 1
      description: F1F
    - !Field
      name: RF1L
      bit_offset: 25
      bit_width: 1
      description: RF1L
    - !Field
      name: DMS
      bit_offset: 30
      bit_width: 2
      description: DMS
  - !Register
    name: RXF1A
    addr: 0x9c
    size_bits: 32
    description: FDCAN Rx FIFO 1 Acknowledge Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F1AI
      bit_offset: 0
      bit_width: 6
      description: F1AI
  - !Register
    name: TXBC
    addr: 0xc0
    size_bits: 32
    description: FDCAN Tx Buffer Configuration  Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBSA
      bit_offset: 2
      bit_width: 14
      description: TBSA
    - !Field
      name: NDTB
      bit_offset: 16
      bit_width: 6
      description: NDTB
    - !Field
      name: TFQS
      bit_offset: 24
      bit_width: 6
      description: TFQS
    - !Field
      name: TFQM
      bit_offset: 30
      bit_width: 1
      description: TFQM
  - !Register
    name: TXFQS
    addr: 0xc4
    size_bits: 32
    description: The Tx FIFO/Queue status is related to the    pending Tx requests
      listed in register TXBRP. Therefore     the effect of Add/Cancellation requests
      may be delayed   due to a running Tx scan (TXBRP not yet           updated).
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TFFL
      bit_offset: 0
      bit_width: 6
      description: TFFL
    - !Field
      name: TFGI
      bit_offset: 8
      bit_width: 5
      description: TFGI
    - !Field
      name: TFQPI
      bit_offset: 16
      bit_width: 5
      description: TFQPI
    - !Field
      name: TFQF
      bit_offset: 21
      bit_width: 1
      description: TFQF
  - !Register
    name: TXBRP
    addr: 0xc8
    size_bits: 32
    description: FDCAN Tx Buffer Request Pending           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TRP
      bit_offset: 0
      bit_width: 32
      description: TRP
  - !Register
    name: TXBAR
    addr: 0xcc
    size_bits: 32
    description: FDCAN Tx Buffer Add Request           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AR
      bit_offset: 0
      bit_width: 32
      description: AR
  - !Register
    name: TXBCR
    addr: 0xd0
    size_bits: 32
    description: FDCAN Tx Buffer Cancellation Request           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CR
      bit_offset: 0
      bit_width: 32
      description: CR
  - !Register
    name: TXBTO
    addr: 0xd4
    size_bits: 32
    description: FDCAN Tx Buffer Transmission Occurred           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TO
      bit_offset: 0
      bit_width: 32
      description: TO
  - !Register
    name: TXBCF
    addr: 0xd8
    size_bits: 32
    description: FDCAN Tx Buffer Cancellation Finished           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CF
      bit_offset: 0
      bit_width: 32
      description: CF
  - !Register
    name: TXBTIE
    addr: 0xdc
    size_bits: 32
    description: FDCAN Tx Buffer Transmission Interrupt           Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIE
      bit_offset: 0
      bit_width: 32
      description: TIE
  - !Register
    name: TXBCIE
    addr: 0xe0
    size_bits: 32
    description: FDCAN Tx Buffer Cancellation Finished           Interrupt Enable
      Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFIE
      bit_offset: 0
      bit_width: 32
      description: CFIE
  - !Register
    name: TXEFS
    addr: 0xe4
    size_bits: 32
    description: FDCAN Tx Event FIFO Status           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EFFL
      bit_offset: 0
      bit_width: 6
      description: EFFL
    - !Field
      name: EFGI
      bit_offset: 8
      bit_width: 5
      description: EFGI
    - !Field
      name: EFPI
      bit_offset: 16
      bit_width: 5
      description: EFPI
    - !Field
      name: EFF
      bit_offset: 24
      bit_width: 1
      description: EFF
    - !Field
      name: TEFL
      bit_offset: 25
      bit_width: 1
      description: TEFL
  - !Register
    name: TXEFA
    addr: 0xe8
    size_bits: 32
    description: FDCAN Tx Event FIFO Acknowledge           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EFAI
      bit_offset: 0
      bit_width: 5
      description: EFAI
  - !Register
    name: CKDIV
    addr: 0x100
    size_bits: 32
    description: FDCAN CFG clock divider           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDIV
      bit_offset: 0
      bit_width: 4
      description: input clock divider. the APB clock could               be divided
        prior to be used by the CAN               sub
- !Module
  name: FDCAN1
  description: FDCAN
  base_addr: 0x40006400
  size: 0x400
  registers:
  - !Register
    name: CREL
    addr: 0x0
    size_bits: 32
    description: FDCAN Core Release Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x11111111
    fields:
    - !Field
      name: DAY
      bit_offset: 0
      bit_width: 8
      description: DAY
    - !Field
      name: MON
      bit_offset: 8
      bit_width: 8
      description: MON
    - !Field
      name: YEAR
      bit_offset: 16
      bit_width: 4
      description: YEAR
    - !Field
      name: SUBSTEP
      bit_offset: 20
      bit_width: 4
      description: SUBSTEP
    - !Field
      name: STEP
      bit_offset: 24
      bit_width: 4
      description: STEP
    - !Field
      name: REL
      bit_offset: 28
      bit_width: 4
      description: REL
  - !Register
    name: ENDN
    addr: 0x4
    size_bits: 32
    description: FDCAN Core Release Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x87654321
    fields:
    - !Field
      name: ETV
      bit_offset: 0
      bit_width: 32
      description: ETV
  - !Register
    name: DBTP
    addr: 0xc
    size_bits: 32
    description: This register is only writable if bits           CCCR.CCE and CCCR.INIT
      are set. The CAN bit time may be           programed in the range of 4 to 25
      time quanta. The CAN           time quantum may be programmed in the range of
      1 to 1024           FDCAN clock periods. tq = (DBRP + 1) FDCAN clock period.           DTSEG1
      is the sum of Prop_Seg and Phase_Seg1. DTSEG2 is           Phase_Seg2. Therefore
      the length of the bit time is           (programmed values) [DTSEG1 + DTSEG2
      + 3] tq or           (functional values) [Sync_Seg + Prop_Seg + Phase_Seg1 +           Phase_Seg2]
      tq. The Information Processing Time (IPT) is           zero, meaning the data
      for the next bit is available at           the first clock edge after the sample           point.
    reset_value: 0xa33
    fields:
    - !Field
      name: DSJW
      bit_offset: 0
      bit_width: 4
      description: DSJW
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTSEG2
      bit_offset: 4
      bit_width: 4
      description: DTSEG2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTSEG1
      bit_offset: 8
      bit_width: 5
      description: DTSEG1
      read_allowed: false
      write_allowed: true
    - !Field
      name: DBRP
      bit_offset: 16
      bit_width: 5
      description: DBRP
      read_allowed: true
      write_allowed: true
    - !Field
      name: TDC
      bit_offset: 23
      bit_width: 1
      description: TDC
      read_allowed: true
      write_allowed: false
  - !Register
    name: TEST
    addr: 0x10
    size_bits: 32
    description: Write access to the Test Register has to be           enabled by
      setting bit CCCR[TEST] to 1 . All Test           Register functions are set
      to their reset values when bit           CCCR[TEST] is reset. Loop Back mode
      and software control           of Tx pin FDCANx_TX are hardware test modes.
      Programming           TX differently from 00 may disturb the message transfer           on
      the CAN bus.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LBCK
      bit_offset: 4
      bit_width: 1
      description: LBCK
    - !Field
      name: TX
      bit_offset: 5
      bit_width: 2
      description: TX
    - !Field
      name: RX
      bit_offset: 7
      bit_width: 1
      description: RX
  - !Register
    name: RWD
    addr: 0x14
    size_bits: 32
    description: The RAM Watchdog monitors the READY output           of the Message
      RAM. A Message RAM access starts the           Message RAM Watchdog Counter
      with the value configured by           the RWD[WDC] bits. The counter is reloaded
      with RWD[WDC]           bits when the Message RAM signals successful completion           by
      activating its READY output. In case there is no           response from the
      Message RAM until the counter has           counted down to 0, the counter stops
      and interrupt flag           IR[WDI] bit is set. The RAM Watchdog Counter is
      clocked           by the fdcan_pclk clock.
    fields:
    - !Field
      name: WDC
      bit_offset: 0
      bit_width: 8
      description: WDC
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDV
      bit_offset: 8
      bit_width: 8
      description: WDV
      read_allowed: true
      write_allowed: false
  - !Register
    name: CCCR
    addr: 0x18
    size_bits: 32
    description: For details about setting and resetting of           single bits
      see Software initialization.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 1
      description: INIT
    - !Field
      name: CCE
      bit_offset: 1
      bit_width: 1
      description: CCE
    - !Field
      name: ASM
      bit_offset: 2
      bit_width: 1
      description: ASM
    - !Field
      name: CSA
      bit_offset: 3
      bit_width: 1
      description: CSA
    - !Field
      name: CSR
      bit_offset: 4
      bit_width: 1
      description: CSR
    - !Field
      name: MON
      bit_offset: 5
      bit_width: 1
      description: MON
    - !Field
      name: DAR
      bit_offset: 6
      bit_width: 1
      description: DAR
    - !Field
      name: TEST
      bit_offset: 7
      bit_width: 1
      description: TEST
    - !Field
      name: FDOE
      bit_offset: 8
      bit_width: 1
      description: FDOE
    - !Field
      name: BRSE
      bit_offset: 9
      bit_width: 1
      description: BRSE
    - !Field
      name: PXHD
      bit_offset: 12
      bit_width: 1
      description: PXHD
    - !Field
      name: EFBI
      bit_offset: 13
      bit_width: 1
      description: EFBI
    - !Field
      name: TXP
      bit_offset: 14
      bit_width: 1
      description: TXP
    - !Field
      name: NISO
      bit_offset: 15
      bit_width: 1
      description: NISO
  - !Register
    name: NBTP
    addr: 0x1c
    size_bits: 32
    description: FDCAN_NBTP
    read_allowed: true
    write_allowed: true
    reset_value: 0xa33
    fields:
    - !Field
      name: TSEG2
      bit_offset: 0
      bit_width: 7
      description: TSEG2
    - !Field
      name: NTSEG1
      bit_offset: 8
      bit_width: 8
      description: NTSEG1
    - !Field
      name: NBRP
      bit_offset: 16
      bit_width: 9
      description: NBRP
    - !Field
      name: NSJW
      bit_offset: 25
      bit_width: 7
      description: NSJW
  - !Register
    name: TSCC
    addr: 0x20
    size_bits: 32
    description: FDCAN Timestamp Counter Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSS
      bit_offset: 0
      bit_width: 2
      description: TSS
    - !Field
      name: TCP
      bit_offset: 16
      bit_width: 4
      description: TCP
  - !Register
    name: TSCV
    addr: 0x24
    size_bits: 32
    description: FDCAN Timestamp Counter Value           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TSC
      bit_offset: 0
      bit_width: 16
      description: TSC
  - !Register
    name: TOCC
    addr: 0x28
    size_bits: 32
    description: FDCAN Timeout Counter Configuration           Register
    reset_value: 0xffff0000
    fields:
    - !Field
      name: ETOC
      bit_offset: 0
      bit_width: 1
      description: ETOC
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOS
      bit_offset: 1
      bit_width: 2
      description: TOS
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOP
      bit_offset: 16
      bit_width: 16
      description: TOP
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOCV
    addr: 0x2c
    size_bits: 32
    description: FDCAN Timeout Counter Value           Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xffff
    fields:
    - !Field
      name: TOC
      bit_offset: 0
      bit_width: 16
      description: TOC
  - !Register
    name: ECR
    addr: 0x40
    size_bits: 32
    description: FDCAN Error Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEC
      bit_offset: 0
      bit_width: 8
      description: TEC
    - !Field
      name: TREC
      bit_offset: 8
      bit_width: 7
      description: TREC
    - !Field
      name: RP
      bit_offset: 15
      bit_width: 1
      description: RP
    - !Field
      name: CEL
      bit_offset: 16
      bit_width: 8
      description: CEL
  - !Register
    name: PSR
    addr: 0x44
    size_bits: 32
    description: FDCAN Protocol Status Register
    reset_value: 0x707
    fields:
    - !Field
      name: LEC
      bit_offset: 0
      bit_width: 3
      description: LEC
      read_allowed: true
      write_allowed: true
    - !Field
      name: ACT
      bit_offset: 3
      bit_width: 2
      description: ACT
      read_allowed: false
      write_allowed: true
    - !Field
      name: EP
      bit_offset: 5
      bit_width: 1
      description: EP
      read_allowed: true
      write_allowed: true
    - !Field
      name: EW
      bit_offset: 6
      bit_width: 1
      description: EW
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO
      bit_offset: 7
      bit_width: 1
      description: BO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLEC
      bit_offset: 8
      bit_width: 3
      description: DLEC
      read_allowed: false
      write_allowed: true
    - !Field
      name: RESI
      bit_offset: 11
      bit_width: 1
      description: RESI
      read_allowed: true
      write_allowed: true
    - !Field
      name: RBRS
      bit_offset: 12
      bit_width: 1
      description: RBRS
      read_allowed: true
      write_allowed: true
    - !Field
      name: REDL
      bit_offset: 13
      bit_width: 1
      description: REDL
      read_allowed: true
      write_allowed: true
    - !Field
      name: PXE
      bit_offset: 14
      bit_width: 1
      description: PXE
      read_allowed: true
      write_allowed: true
    - !Field
      name: TDCV
      bit_offset: 16
      bit_width: 7
      description: TDCV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TDCR
    addr: 0x48
    size_bits: 32
    description: FDCAN Transmitter Delay Compensation           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDCF
      bit_offset: 0
      bit_width: 7
      description: TDCF
    - !Field
      name: TDCO
      bit_offset: 8
      bit_width: 7
      description: TDCO
  - !Register
    name: IR
    addr: 0x50
    size_bits: 32
    description: The flags are set when one of the listed           conditions is
      detected (edge-sensitive). The flags remain           set until the Host clears
      them. A flag is cleared by           writing a 1 to the corresponding bit position.
      Writing a           0 has no effect. A hard reset will clear the register.           The
      configuration of IE controls whether an interrupt is           generated. The
      configuration of ILS controls on which           interrupt line an interrupt
      is signaled.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RF0N
      bit_offset: 0
      bit_width: 1
      description: RF0N
    - !Field
      name: RF0W
      bit_offset: 1
      bit_width: 1
      description: RF0W
    - !Field
      name: RF0F
      bit_offset: 2
      bit_width: 1
      description: RF0F
    - !Field
      name: RF0L
      bit_offset: 3
      bit_width: 1
      description: RF0L
    - !Field
      name: RF1N
      bit_offset: 4
      bit_width: 1
      description: RF1N
    - !Field
      name: RF1W
      bit_offset: 5
      bit_width: 1
      description: RF1W
    - !Field
      name: RF1F
      bit_offset: 6
      bit_width: 1
      description: RF1F
    - !Field
      name: RF1L
      bit_offset: 7
      bit_width: 1
      description: RF1L
    - !Field
      name: HPM
      bit_offset: 8
      bit_width: 1
      description: HPM
    - !Field
      name: TC
      bit_offset: 9
      bit_width: 1
      description: TC
    - !Field
      name: TCF
      bit_offset: 10
      bit_width: 1
      description: TCF
    - !Field
      name: TFE
      bit_offset: 11
      bit_width: 1
      description: TFE
    - !Field
      name: TEFN
      bit_offset: 12
      bit_width: 1
      description: TEFN
    - !Field
      name: TEFW
      bit_offset: 13
      bit_width: 1
      description: TEFW
    - !Field
      name: TEFF
      bit_offset: 14
      bit_width: 1
      description: TEFF
    - !Field
      name: TEFL
      bit_offset: 15
      bit_width: 1
      description: TEFL
    - !Field
      name: TSW
      bit_offset: 16
      bit_width: 1
      description: TSW
    - !Field
      name: MRAF
      bit_offset: 17
      bit_width: 1
      description: MRAF
    - !Field
      name: TOO
      bit_offset: 18
      bit_width: 1
      description: TOO
    - !Field
      name: DRX
      bit_offset: 19
      bit_width: 1
      description: DRX
    - !Field
      name: ELO
      bit_offset: 22
      bit_width: 1
      description: ELO
    - !Field
      name: EP
      bit_offset: 23
      bit_width: 1
      description: EP
    - !Field
      name: EW
      bit_offset: 24
      bit_width: 1
      description: EW
    - !Field
      name: BO
      bit_offset: 25
      bit_width: 1
      description: BO
    - !Field
      name: WDI
      bit_offset: 26
      bit_width: 1
      description: WDI
    - !Field
      name: PEA
      bit_offset: 27
      bit_width: 1
      description: PEA
    - !Field
      name: PED
      bit_offset: 28
      bit_width: 1
      description: PED
    - !Field
      name: ARA
      bit_offset: 29
      bit_width: 1
      description: ARA
  - !Register
    name: IE
    addr: 0x54
    size_bits: 32
    description: The settings in the Interrupt Enable           register determine
      which status changes in the Interrupt           Register will be signaled on
      an interrupt           line.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RF0NE
      bit_offset: 0
      bit_width: 1
      description: RF0NE
    - !Field
      name: RF0WE
      bit_offset: 1
      bit_width: 1
      description: RF0WE
    - !Field
      name: RF0FE
      bit_offset: 2
      bit_width: 1
      description: RF0FE
    - !Field
      name: RF0LE
      bit_offset: 3
      bit_width: 1
      description: RF0LE
    - !Field
      name: RF1NE
      bit_offset: 4
      bit_width: 1
      description: RF1NE
    - !Field
      name: RF1WE
      bit_offset: 5
      bit_width: 1
      description: RF1WE
    - !Field
      name: RF1FE
      bit_offset: 6
      bit_width: 1
      description: RF1FE
    - !Field
      name: RF1LE
      bit_offset: 7
      bit_width: 1
      description: RF1LE
    - !Field
      name: HPME
      bit_offset: 8
      bit_width: 1
      description: HPME
    - !Field
      name: TCE
      bit_offset: 9
      bit_width: 1
      description: TCE
    - !Field
      name: TCFE
      bit_offset: 10
      bit_width: 1
      description: TCFE
    - !Field
      name: TFEE
      bit_offset: 11
      bit_width: 1
      description: TFEE
    - !Field
      name: TEFNE
      bit_offset: 12
      bit_width: 1
      description: TEFNE
    - !Field
      name: TEFWE
      bit_offset: 13
      bit_width: 1
      description: TEFWE
    - !Field
      name: TEFFE
      bit_offset: 14
      bit_width: 1
      description: TEFFE
    - !Field
      name: TEFLE
      bit_offset: 15
      bit_width: 1
      description: TEFLE
    - !Field
      name: TSWE
      bit_offset: 16
      bit_width: 1
      description: TSWE
    - !Field
      name: MRAFE
      bit_offset: 17
      bit_width: 1
      description: MRAFE
    - !Field
      name: TOOE
      bit_offset: 18
      bit_width: 1
      description: TOOE
    - !Field
      name: DRX
      bit_offset: 19
      bit_width: 1
      description: DRX
    - !Field
      name: BECE
      bit_offset: 20
      bit_width: 1
      description: BECE
    - !Field
      name: BEUE
      bit_offset: 21
      bit_width: 1
      description: BEUE
    - !Field
      name: ELOE
      bit_offset: 22
      bit_width: 1
      description: ELOE
    - !Field
      name: EPE
      bit_offset: 23
      bit_width: 1
      description: EPE
    - !Field
      name: EWE
      bit_offset: 24
      bit_width: 1
      description: EWE
    - !Field
      name: BOE
      bit_offset: 25
      bit_width: 1
      description: BOE
    - !Field
      name: WDIE
      bit_offset: 26
      bit_width: 1
      description: WDIE
    - !Field
      name: PEAE
      bit_offset: 27
      bit_width: 1
      description: PEAE
    - !Field
      name: PEDE
      bit_offset: 28
      bit_width: 1
      description: PEDE
    - !Field
      name: ARAE
      bit_offset: 29
      bit_width: 1
      description: ARAE
  - !Register
    name: ILS
    addr: 0x58
    size_bits: 32
    description: The Interrupt Line Select register assigns           an interrupt
      generated by a specific interrupt flag from           the Interrupt Register
      to one of the two module interrupt           lines. For interrupt generation
      the respective interrupt           line has to be enabled via ILE[EINT0] and           ILE[EINT1].
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RF0NL
      bit_offset: 0
      bit_width: 1
      description: RF0NL
    - !Field
      name: RF0WL
      bit_offset: 1
      bit_width: 1
      description: RF0WL
    - !Field
      name: RF0FL
      bit_offset: 2
      bit_width: 1
      description: RF0FL
    - !Field
      name: RF0LL
      bit_offset: 3
      bit_width: 1
      description: RF0LL
    - !Field
      name: RF1NL
      bit_offset: 4
      bit_width: 1
      description: RF1NL
    - !Field
      name: RF1WL
      bit_offset: 5
      bit_width: 1
      description: RF1WL
    - !Field
      name: RF1FL
      bit_offset: 6
      bit_width: 1
      description: RF1FL
    - !Field
      name: RF1LL
      bit_offset: 7
      bit_width: 1
      description: RF1LL
    - !Field
      name: HPML
      bit_offset: 8
      bit_width: 1
      description: HPML
    - !Field
      name: TCL
      bit_offset: 9
      bit_width: 1
      description: TCL
    - !Field
      name: TCFL
      bit_offset: 10
      bit_width: 1
      description: TCFL
    - !Field
      name: TFEL
      bit_offset: 11
      bit_width: 1
      description: TFEL
    - !Field
      name: TEFNL
      bit_offset: 12
      bit_width: 1
      description: TEFNL
    - !Field
      name: TEFWL
      bit_offset: 13
      bit_width: 1
      description: TEFWL
    - !Field
      name: TEFFL
      bit_offset: 14
      bit_width: 1
      description: TEFFL
    - !Field
      name: TEFLL
      bit_offset: 15
      bit_width: 1
      description: TEFLL
    - !Field
      name: TSWL
      bit_offset: 16
      bit_width: 1
      description: TSWL
    - !Field
      name: MRAFL
      bit_offset: 17
      bit_width: 1
      description: MRAFL
    - !Field
      name: TOOL
      bit_offset: 18
      bit_width: 1
      description: TOOL
    - !Field
      name: DRXL
      bit_offset: 19
      bit_width: 1
      description: DRXL
    - !Field
      name: BECL
      bit_offset: 20
      bit_width: 1
      description: BECL
    - !Field
      name: BEUL
      bit_offset: 21
      bit_width: 1
      description: BEUL
    - !Field
      name: ELOL
      bit_offset: 22
      bit_width: 1
      description: ELOL
    - !Field
      name: EPL
      bit_offset: 23
      bit_width: 1
      description: EPL
    - !Field
      name: EWL
      bit_offset: 24
      bit_width: 1
      description: EWL
    - !Field
      name: BOL
      bit_offset: 25
      bit_width: 1
      description: BOL
    - !Field
      name: WDIL
      bit_offset: 26
      bit_width: 1
      description: WDIL
    - !Field
      name: PEAL
      bit_offset: 27
      bit_width: 1
      description: PEAL
    - !Field
      name: PEDL
      bit_offset: 28
      bit_width: 1
      description: PEDL
    - !Field
      name: ARAL
      bit_offset: 29
      bit_width: 1
      description: ARAL
  - !Register
    name: ILE
    addr: 0x5c
    size_bits: 32
    description: Each of the two interrupt lines to the CPU           can be enabled/disabled
      separately by programming bits           EINT0 and EINT1.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EINT0
      bit_offset: 0
      bit_width: 1
      description: EINT0
    - !Field
      name: EINT1
      bit_offset: 1
      bit_width: 1
      description: EINT1
  - !Register
    name: RXGFC
    addr: 0x80
    size_bits: 32
    description: 'Global settings for Message ID filtering.           The Global Filter
      Configuration controls the filter path           for standard and extended messages
      as described in           Figure706: Standard Message ID filter path and Figure707:           Extended
      Message ID filter path.'
    fields:
    - !Field
      name: RRFE
      bit_offset: 0
      bit_width: 1
      description: RRFE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RRFS
      bit_offset: 1
      bit_width: 1
      description: RRFS
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANFE
      bit_offset: 2
      bit_width: 2
      description: ANFE
      read_allowed: false
      write_allowed: true
    - !Field
      name: ANFS
      bit_offset: 4
      bit_width: 2
      description: ANFS
      read_allowed: false
      write_allowed: true
  - !Register
    name: XIDAM
    addr: 0x84
    size_bits: 32
    description: FDCAN Extended ID and Mask   Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1fffffff
    fields:
    - !Field
      name: EIDM
      bit_offset: 0
      bit_width: 29
      description: EIDM
  - !Register
    name: HPMS
    addr: 0x88
    size_bits: 32
    description: This register is updated every time a    Message ID filter element
      configured to generate a    priority event match. This can be used to monitor
      the    status of incoming high priority messages and to enable           fast
      access to these messages.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BIDX
      bit_offset: 0
      bit_width: 6
      description: BIDX
    - !Field
      name: MSI
      bit_offset: 6
      bit_width: 2
      description: MSI
    - !Field
      name: FIDX
      bit_offset: 8
      bit_width: 7
      description: FIDX
    - !Field
      name: FLST
      bit_offset: 15
      bit_width: 1
      description: FLST
  - !Register
    name: RXF0S
    addr: 0x90
    size_bits: 32
    description: FDCAN Rx FIFO 0 Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F0FL
      bit_offset: 0
      bit_width: 7
      description: F0FL
    - !Field
      name: F0GI
      bit_offset: 8
      bit_width: 6
      description: F0GI
    - !Field
      name: F0PI
      bit_offset: 16
      bit_width: 6
      description: F0PI
    - !Field
      name: F0F
      bit_offset: 24
      bit_width: 1
      description: F0F
    - !Field
      name: RF0L
      bit_offset: 25
      bit_width: 1
      description: RF0L
  - !Register
    name: RXF0A
    addr: 0x94
    size_bits: 32
    description: CAN Rx FIFO 0 Acknowledge Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F0AI
      bit_offset: 0
      bit_width: 6
      description: F0AI
  - !Register
    name: RXF1S
    addr: 0x98
    size_bits: 32
    description: FDCAN Rx FIFO 1 Status  Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: F1FL
      bit_offset: 0
      bit_width: 7
      description: F1FL
    - !Field
      name: F1GI
      bit_offset: 8
      bit_width: 6
      description: F1GI
    - !Field
      name: F1PI
      bit_offset: 16
      bit_width: 6
      description: F1PI
    - !Field
      name: F1F
      bit_offset: 24
      bit_width: 1
      description: F1F
    - !Field
      name: RF1L
      bit_offset: 25
      bit_width: 1
      description: RF1L
    - !Field
      name: DMS
      bit_offset: 30
      bit_width: 2
      description: DMS
  - !Register
    name: RXF1A
    addr: 0x9c
    size_bits: 32
    description: FDCAN Rx FIFO 1 Acknowledge Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F1AI
      bit_offset: 0
      bit_width: 6
      description: F1AI
  - !Register
    name: TXBC
    addr: 0xc0
    size_bits: 32
    description: FDCAN Tx Buffer Configuration  Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBSA
      bit_offset: 2
      bit_width: 14
      description: TBSA
    - !Field
      name: NDTB
      bit_offset: 16
      bit_width: 6
      description: NDTB
    - !Field
      name: TFQS
      bit_offset: 24
      bit_width: 6
      description: TFQS
    - !Field
      name: TFQM
      bit_offset: 30
      bit_width: 1
      description: TFQM
  - !Register
    name: TXFQS
    addr: 0xc4
    size_bits: 32
    description: The Tx FIFO/Queue status is related to the    pending Tx requests
      listed in register TXBRP. Therefore     the effect of Add/Cancellation requests
      may be delayed   due to a running Tx scan (TXBRP not yet           updated).
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TFFL
      bit_offset: 0
      bit_width: 6
      description: TFFL
    - !Field
      name: TFGI
      bit_offset: 8
      bit_width: 5
      description: TFGI
    - !Field
      name: TFQPI
      bit_offset: 16
      bit_width: 5
      description: TFQPI
    - !Field
      name: TFQF
      bit_offset: 21
      bit_width: 1
      description: TFQF
  - !Register
    name: TXBRP
    addr: 0xc8
    size_bits: 32
    description: FDCAN Tx Buffer Request Pending           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TRP
      bit_offset: 0
      bit_width: 32
      description: TRP
  - !Register
    name: TXBAR
    addr: 0xcc
    size_bits: 32
    description: FDCAN Tx Buffer Add Request           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AR
      bit_offset: 0
      bit_width: 32
      description: AR
  - !Register
    name: TXBCR
    addr: 0xd0
    size_bits: 32
    description: FDCAN Tx Buffer Cancellation Request           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CR
      bit_offset: 0
      bit_width: 32
      description: CR
  - !Register
    name: TXBTO
    addr: 0xd4
    size_bits: 32
    description: FDCAN Tx Buffer Transmission Occurred           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TO
      bit_offset: 0
      bit_width: 32
      description: TO
  - !Register
    name: TXBCF
    addr: 0xd8
    size_bits: 32
    description: FDCAN Tx Buffer Cancellation Finished           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CF
      bit_offset: 0
      bit_width: 32
      description: CF
  - !Register
    name: TXBTIE
    addr: 0xdc
    size_bits: 32
    description: FDCAN Tx Buffer Transmission Interrupt           Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIE
      bit_offset: 0
      bit_width: 32
      description: TIE
  - !Register
    name: TXBCIE
    addr: 0xe0
    size_bits: 32
    description: FDCAN Tx Buffer Cancellation Finished           Interrupt Enable
      Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFIE
      bit_offset: 0
      bit_width: 32
      description: CFIE
  - !Register
    name: TXEFS
    addr: 0xe4
    size_bits: 32
    description: FDCAN Tx Event FIFO Status           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EFFL
      bit_offset: 0
      bit_width: 6
      description: EFFL
    - !Field
      name: EFGI
      bit_offset: 8
      bit_width: 5
      description: EFGI
    - !Field
      name: EFPI
      bit_offset: 16
      bit_width: 5
      description: EFPI
    - !Field
      name: EFF
      bit_offset: 24
      bit_width: 1
      description: EFF
    - !Field
      name: TEFL
      bit_offset: 25
      bit_width: 1
      description: TEFL
  - !Register
    name: TXEFA
    addr: 0xe8
    size_bits: 32
    description: FDCAN Tx Event FIFO Acknowledge           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EFAI
      bit_offset: 0
      bit_width: 5
      description: EFAI
  - !Register
    name: CKDIV
    addr: 0x100
    size_bits: 32
    description: FDCAN CFG clock divider           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDIV
      bit_offset: 0
      bit_width: 4
      description: input clock divider. the APB clock could               be divided
        prior to be used by the CAN               sub
- !Module
  name: FDCAN2
  description: FDCAN
  base_addr: 0x40006800
  size: 0x400
  registers:
  - !Register
    name: CREL
    addr: 0x0
    size_bits: 32
    description: FDCAN Core Release Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x11111111
    fields:
    - !Field
      name: DAY
      bit_offset: 0
      bit_width: 8
      description: DAY
    - !Field
      name: MON
      bit_offset: 8
      bit_width: 8
      description: MON
    - !Field
      name: YEAR
      bit_offset: 16
      bit_width: 4
      description: YEAR
    - !Field
      name: SUBSTEP
      bit_offset: 20
      bit_width: 4
      description: SUBSTEP
    - !Field
      name: STEP
      bit_offset: 24
      bit_width: 4
      description: STEP
    - !Field
      name: REL
      bit_offset: 28
      bit_width: 4
      description: REL
  - !Register
    name: ENDN
    addr: 0x4
    size_bits: 32
    description: FDCAN Core Release Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x87654321
    fields:
    - !Field
      name: ETV
      bit_offset: 0
      bit_width: 32
      description: ETV
  - !Register
    name: DBTP
    addr: 0xc
    size_bits: 32
    description: This register is only writable if bits           CCCR.CCE and CCCR.INIT
      are set. The CAN bit time may be           programed in the range of 4 to 25
      time quanta. The CAN           time quantum may be programmed in the range of
      1 to 1024           FDCAN clock periods. tq = (DBRP + 1) FDCAN clock period.           DTSEG1
      is the sum of Prop_Seg and Phase_Seg1. DTSEG2 is           Phase_Seg2. Therefore
      the length of the bit time is           (programmed values) [DTSEG1 + DTSEG2
      + 3] tq or           (functional values) [Sync_Seg + Prop_Seg + Phase_Seg1 +           Phase_Seg2]
      tq. The Information Processing Time (IPT) is           zero, meaning the data
      for the next bit is available at           the first clock edge after the sample           point.
    reset_value: 0xa33
    fields:
    - !Field
      name: DSJW
      bit_offset: 0
      bit_width: 4
      description: DSJW
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTSEG2
      bit_offset: 4
      bit_width: 4
      description: DTSEG2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTSEG1
      bit_offset: 8
      bit_width: 5
      description: DTSEG1
      read_allowed: false
      write_allowed: true
    - !Field
      name: DBRP
      bit_offset: 16
      bit_width: 5
      description: DBRP
      read_allowed: true
      write_allowed: true
    - !Field
      name: TDC
      bit_offset: 23
      bit_width: 1
      description: TDC
      read_allowed: true
      write_allowed: false
  - !Register
    name: TEST
    addr: 0x10
    size_bits: 32
    description: Write access to the Test Register has to be           enabled by
      setting bit CCCR[TEST] to 1 . All Test           Register functions are set
      to their reset values when bit           CCCR[TEST] is reset. Loop Back mode
      and software control           of Tx pin FDCANx_TX are hardware test modes.
      Programming           TX differently from 00 may disturb the message transfer           on
      the CAN bus.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LBCK
      bit_offset: 4
      bit_width: 1
      description: LBCK
    - !Field
      name: TX
      bit_offset: 5
      bit_width: 2
      description: TX
    - !Field
      name: RX
      bit_offset: 7
      bit_width: 1
      description: RX
  - !Register
    name: RWD
    addr: 0x14
    size_bits: 32
    description: The RAM Watchdog monitors the READY output           of the Message
      RAM. A Message RAM access starts the           Message RAM Watchdog Counter
      with the value configured by           the RWD[WDC] bits. The counter is reloaded
      with RWD[WDC]           bits when the Message RAM signals successful completion           by
      activating its READY output. In case there is no           response from the
      Message RAM until the counter has           counted down to 0, the counter stops
      and interrupt flag           IR[WDI] bit is set. The RAM Watchdog Counter is
      clocked           by the fdcan_pclk clock.
    fields:
    - !Field
      name: WDC
      bit_offset: 0
      bit_width: 8
      description: WDC
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDV
      bit_offset: 8
      bit_width: 8
      description: WDV
      read_allowed: true
      write_allowed: false
  - !Register
    name: CCCR
    addr: 0x18
    size_bits: 32
    description: For details about setting and resetting of           single bits
      see Software initialization.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 1
      description: INIT
    - !Field
      name: CCE
      bit_offset: 1
      bit_width: 1
      description: CCE
    - !Field
      name: ASM
      bit_offset: 2
      bit_width: 1
      description: ASM
    - !Field
      name: CSA
      bit_offset: 3
      bit_width: 1
      description: CSA
    - !Field
      name: CSR
      bit_offset: 4
      bit_width: 1
      description: CSR
    - !Field
      name: MON
      bit_offset: 5
      bit_width: 1
      description: MON
    - !Field
      name: DAR
      bit_offset: 6
      bit_width: 1
      description: DAR
    - !Field
      name: TEST
      bit_offset: 7
      bit_width: 1
      description: TEST
    - !Field
      name: FDOE
      bit_offset: 8
      bit_width: 1
      description: FDOE
    - !Field
      name: BRSE
      bit_offset: 9
      bit_width: 1
      description: BRSE
    - !Field
      name: PXHD
      bit_offset: 12
      bit_width: 1
      description: PXHD
    - !Field
      name: EFBI
      bit_offset: 13
      bit_width: 1
      description: EFBI
    - !Field
      name: TXP
      bit_offset: 14
      bit_width: 1
      description: TXP
    - !Field
      name: NISO
      bit_offset: 15
      bit_width: 1
      description: NISO
  - !Register
    name: NBTP
    addr: 0x1c
    size_bits: 32
    description: FDCAN_NBTP
    read_allowed: true
    write_allowed: true
    reset_value: 0xa33
    fields:
    - !Field
      name: TSEG2
      bit_offset: 0
      bit_width: 7
      description: TSEG2
    - !Field
      name: NTSEG1
      bit_offset: 8
      bit_width: 8
      description: NTSEG1
    - !Field
      name: NBRP
      bit_offset: 16
      bit_width: 9
      description: NBRP
    - !Field
      name: NSJW
      bit_offset: 25
      bit_width: 7
      description: NSJW
  - !Register
    name: TSCC
    addr: 0x20
    size_bits: 32
    description: FDCAN Timestamp Counter Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSS
      bit_offset: 0
      bit_width: 2
      description: TSS
    - !Field
      name: TCP
      bit_offset: 16
      bit_width: 4
      description: TCP
  - !Register
    name: TSCV
    addr: 0x24
    size_bits: 32
    description: FDCAN Timestamp Counter Value           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TSC
      bit_offset: 0
      bit_width: 16
      description: TSC
  - !Register
    name: TOCC
    addr: 0x28
    size_bits: 32
    description: FDCAN Timeout Counter Configuration           Register
    reset_value: 0xffff0000
    fields:
    - !Field
      name: ETOC
      bit_offset: 0
      bit_width: 1
      description: ETOC
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOS
      bit_offset: 1
      bit_width: 2
      description: TOS
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOP
      bit_offset: 16
      bit_width: 16
      description: TOP
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOCV
    addr: 0x2c
    size_bits: 32
    description: FDCAN Timeout Counter Value           Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xffff
    fields:
    - !Field
      name: TOC
      bit_offset: 0
      bit_width: 16
      description: TOC
  - !Register
    name: ECR
    addr: 0x40
    size_bits: 32
    description: FDCAN Error Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEC
      bit_offset: 0
      bit_width: 8
      description: TEC
    - !Field
      name: TREC
      bit_offset: 8
      bit_width: 7
      description: TREC
    - !Field
      name: RP
      bit_offset: 15
      bit_width: 1
      description: RP
    - !Field
      name: CEL
      bit_offset: 16
      bit_width: 8
      description: CEL
  - !Register
    name: PSR
    addr: 0x44
    size_bits: 32
    description: FDCAN Protocol Status Register
    reset_value: 0x707
    fields:
    - !Field
      name: LEC
      bit_offset: 0
      bit_width: 3
      description: LEC
      read_allowed: true
      write_allowed: true
    - !Field
      name: ACT
      bit_offset: 3
      bit_width: 2
      description: ACT
      read_allowed: false
      write_allowed: true
    - !Field
      name: EP
      bit_offset: 5
      bit_width: 1
      description: EP
      read_allowed: true
      write_allowed: true
    - !Field
      name: EW
      bit_offset: 6
      bit_width: 1
      description: EW
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO
      bit_offset: 7
      bit_width: 1
      description: BO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLEC
      bit_offset: 8
      bit_width: 3
      description: DLEC
      read_allowed: false
      write_allowed: true
    - !Field
      name: RESI
      bit_offset: 11
      bit_width: 1
      description: RESI
      read_allowed: true
      write_allowed: true
    - !Field
      name: RBRS
      bit_offset: 12
      bit_width: 1
      description: RBRS
      read_allowed: true
      write_allowed: true
    - !Field
      name: REDL
      bit_offset: 13
      bit_width: 1
      description: REDL
      read_allowed: true
      write_allowed: true
    - !Field
      name: PXE
      bit_offset: 14
      bit_width: 1
      description: PXE
      read_allowed: true
      write_allowed: true
    - !Field
      name: TDCV
      bit_offset: 16
      bit_width: 7
      description: TDCV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TDCR
    addr: 0x48
    size_bits: 32
    description: FDCAN Transmitter Delay Compensation           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDCF
      bit_offset: 0
      bit_width: 7
      description: TDCF
    - !Field
      name: TDCO
      bit_offset: 8
      bit_width: 7
      description: TDCO
  - !Register
    name: IR
    addr: 0x50
    size_bits: 32
    description: The flags are set when one of the listed           conditions is
      detected (edge-sensitive). The flags remain           set until the Host clears
      them. A flag is cleared by           writing a 1 to the corresponding bit position.
      Writing a           0 has no effect. A hard reset will clear the register.           The
      configuration of IE controls whether an interrupt is           generated. The
      configuration of ILS controls on which           interrupt line an interrupt
      is signaled.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RF0N
      bit_offset: 0
      bit_width: 1
      description: RF0N
    - !Field
      name: RF0W
      bit_offset: 1
      bit_width: 1
      description: RF0W
    - !Field
      name: RF0F
      bit_offset: 2
      bit_width: 1
      description: RF0F
    - !Field
      name: RF0L
      bit_offset: 3
      bit_width: 1
      description: RF0L
    - !Field
      name: RF1N
      bit_offset: 4
      bit_width: 1
      description: RF1N
    - !Field
      name: RF1W
      bit_offset: 5
      bit_width: 1
      description: RF1W
    - !Field
      name: RF1F
      bit_offset: 6
      bit_width: 1
      description: RF1F
    - !Field
      name: RF1L
      bit_offset: 7
      bit_width: 1
      description: RF1L
    - !Field
      name: HPM
      bit_offset: 8
      bit_width: 1
      description: HPM
    - !Field
      name: TC
      bit_offset: 9
      bit_width: 1
      description: TC
    - !Field
      name: TCF
      bit_offset: 10
      bit_width: 1
      description: TCF
    - !Field
      name: TFE
      bit_offset: 11
      bit_width: 1
      description: TFE
    - !Field
      name: TEFN
      bit_offset: 12
      bit_width: 1
      description: TEFN
    - !Field
      name: TEFW
      bit_offset: 13
      bit_width: 1
      description: TEFW
    - !Field
      name: TEFF
      bit_offset: 14
      bit_width: 1
      description: TEFF
    - !Field
      name: TEFL
      bit_offset: 15
      bit_width: 1
      description: TEFL
    - !Field
      name: TSW
      bit_offset: 16
      bit_width: 1
      description: TSW
    - !Field
      name: MRAF
      bit_offset: 17
      bit_width: 1
      description: MRAF
    - !Field
      name: TOO
      bit_offset: 18
      bit_width: 1
      description: TOO
    - !Field
      name: DRX
      bit_offset: 19
      bit_width: 1
      description: DRX
    - !Field
      name: ELO
      bit_offset: 22
      bit_width: 1
      description: ELO
    - !Field
      name: EP
      bit_offset: 23
      bit_width: 1
      description: EP
    - !Field
      name: EW
      bit_offset: 24
      bit_width: 1
      description: EW
    - !Field
      name: BO
      bit_offset: 25
      bit_width: 1
      description: BO
    - !Field
      name: WDI
      bit_offset: 26
      bit_width: 1
      description: WDI
    - !Field
      name: PEA
      bit_offset: 27
      bit_width: 1
      description: PEA
    - !Field
      name: PED
      bit_offset: 28
      bit_width: 1
      description: PED
    - !Field
      name: ARA
      bit_offset: 29
      bit_width: 1
      description: ARA
  - !Register
    name: IE
    addr: 0x54
    size_bits: 32
    description: The settings in the Interrupt Enable           register determine
      which status changes in the Interrupt           Register will be signaled on
      an interrupt           line.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RF0NE
      bit_offset: 0
      bit_width: 1
      description: RF0NE
    - !Field
      name: RF0WE
      bit_offset: 1
      bit_width: 1
      description: RF0WE
    - !Field
      name: RF0FE
      bit_offset: 2
      bit_width: 1
      description: RF0FE
    - !Field
      name: RF0LE
      bit_offset: 3
      bit_width: 1
      description: RF0LE
    - !Field
      name: RF1NE
      bit_offset: 4
      bit_width: 1
      description: RF1NE
    - !Field
      name: RF1WE
      bit_offset: 5
      bit_width: 1
      description: RF1WE
    - !Field
      name: RF1FE
      bit_offset: 6
      bit_width: 1
      description: RF1FE
    - !Field
      name: RF1LE
      bit_offset: 7
      bit_width: 1
      description: RF1LE
    - !Field
      name: HPME
      bit_offset: 8
      bit_width: 1
      description: HPME
    - !Field
      name: TCE
      bit_offset: 9
      bit_width: 1
      description: TCE
    - !Field
      name: TCFE
      bit_offset: 10
      bit_width: 1
      description: TCFE
    - !Field
      name: TFEE
      bit_offset: 11
      bit_width: 1
      description: TFEE
    - !Field
      name: TEFNE
      bit_offset: 12
      bit_width: 1
      description: TEFNE
    - !Field
      name: TEFWE
      bit_offset: 13
      bit_width: 1
      description: TEFWE
    - !Field
      name: TEFFE
      bit_offset: 14
      bit_width: 1
      description: TEFFE
    - !Field
      name: TEFLE
      bit_offset: 15
      bit_width: 1
      description: TEFLE
    - !Field
      name: TSWE
      bit_offset: 16
      bit_width: 1
      description: TSWE
    - !Field
      name: MRAFE
      bit_offset: 17
      bit_width: 1
      description: MRAFE
    - !Field
      name: TOOE
      bit_offset: 18
      bit_width: 1
      description: TOOE
    - !Field
      name: DRX
      bit_offset: 19
      bit_width: 1
      description: DRX
    - !Field
      name: BECE
      bit_offset: 20
      bit_width: 1
      description: BECE
    - !Field
      name: BEUE
      bit_offset: 21
      bit_width: 1
      description: BEUE
    - !Field
      name: ELOE
      bit_offset: 22
      bit_width: 1
      description: ELOE
    - !Field
      name: EPE
      bit_offset: 23
      bit_width: 1
      description: EPE
    - !Field
      name: EWE
      bit_offset: 24
      bit_width: 1
      description: EWE
    - !Field
      name: BOE
      bit_offset: 25
      bit_width: 1
      description: BOE
    - !Field
      name: WDIE
      bit_offset: 26
      bit_width: 1
      description: WDIE
    - !Field
      name: PEAE
      bit_offset: 27
      bit_width: 1
      description: PEAE
    - !Field
      name: PEDE
      bit_offset: 28
      bit_width: 1
      description: PEDE
    - !Field
      name: ARAE
      bit_offset: 29
      bit_width: 1
      description: ARAE
  - !Register
    name: ILS
    addr: 0x58
    size_bits: 32
    description: The Interrupt Line Select register assigns           an interrupt
      generated by a specific interrupt flag from           the Interrupt Register
      to one of the two module interrupt           lines. For interrupt generation
      the respective interrupt           line has to be enabled via ILE[EINT0] and           ILE[EINT1].
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RF0NL
      bit_offset: 0
      bit_width: 1
      description: RF0NL
    - !Field
      name: RF0WL
      bit_offset: 1
      bit_width: 1
      description: RF0WL
    - !Field
      name: RF0FL
      bit_offset: 2
      bit_width: 1
      description: RF0FL
    - !Field
      name: RF0LL
      bit_offset: 3
      bit_width: 1
      description: RF0LL
    - !Field
      name: RF1NL
      bit_offset: 4
      bit_width: 1
      description: RF1NL
    - !Field
      name: RF1WL
      bit_offset: 5
      bit_width: 1
      description: RF1WL
    - !Field
      name: RF1FL
      bit_offset: 6
      bit_width: 1
      description: RF1FL
    - !Field
      name: RF1LL
      bit_offset: 7
      bit_width: 1
      description: RF1LL
    - !Field
      name: HPML
      bit_offset: 8
      bit_width: 1
      description: HPML
    - !Field
      name: TCL
      bit_offset: 9
      bit_width: 1
      description: TCL
    - !Field
      name: TCFL
      bit_offset: 10
      bit_width: 1
      description: TCFL
    - !Field
      name: TFEL
      bit_offset: 11
      bit_width: 1
      description: TFEL
    - !Field
      name: TEFNL
      bit_offset: 12
      bit_width: 1
      description: TEFNL
    - !Field
      name: TEFWL
      bit_offset: 13
      bit_width: 1
      description: TEFWL
    - !Field
      name: TEFFL
      bit_offset: 14
      bit_width: 1
      description: TEFFL
    - !Field
      name: TEFLL
      bit_offset: 15
      bit_width: 1
      description: TEFLL
    - !Field
      name: TSWL
      bit_offset: 16
      bit_width: 1
      description: TSWL
    - !Field
      name: MRAFL
      bit_offset: 17
      bit_width: 1
      description: MRAFL
    - !Field
      name: TOOL
      bit_offset: 18
      bit_width: 1
      description: TOOL
    - !Field
      name: DRXL
      bit_offset: 19
      bit_width: 1
      description: DRXL
    - !Field
      name: BECL
      bit_offset: 20
      bit_width: 1
      description: BECL
    - !Field
      name: BEUL
      bit_offset: 21
      bit_width: 1
      description: BEUL
    - !Field
      name: ELOL
      bit_offset: 22
      bit_width: 1
      description: ELOL
    - !Field
      name: EPL
      bit_offset: 23
      bit_width: 1
      description: EPL
    - !Field
      name: EWL
      bit_offset: 24
      bit_width: 1
      description: EWL
    - !Field
      name: BOL
      bit_offset: 25
      bit_width: 1
      description: BOL
    - !Field
      name: WDIL
      bit_offset: 26
      bit_width: 1
      description: WDIL
    - !Field
      name: PEAL
      bit_offset: 27
      bit_width: 1
      description: PEAL
    - !Field
      name: PEDL
      bit_offset: 28
      bit_width: 1
      description: PEDL
    - !Field
      name: ARAL
      bit_offset: 29
      bit_width: 1
      description: ARAL
  - !Register
    name: ILE
    addr: 0x5c
    size_bits: 32
    description: Each of the two interrupt lines to the CPU           can be enabled/disabled
      separately by programming bits           EINT0 and EINT1.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EINT0
      bit_offset: 0
      bit_width: 1
      description: EINT0
    - !Field
      name: EINT1
      bit_offset: 1
      bit_width: 1
      description: EINT1
  - !Register
    name: RXGFC
    addr: 0x80
    size_bits: 32
    description: 'Global settings for Message ID filtering.           The Global Filter
      Configuration controls the filter path           for standard and extended messages
      as described in           Figure706: Standard Message ID filter path and Figure707:           Extended
      Message ID filter path.'
    fields:
    - !Field
      name: RRFE
      bit_offset: 0
      bit_width: 1
      description: RRFE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RRFS
      bit_offset: 1
      bit_width: 1
      description: RRFS
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANFE
      bit_offset: 2
      bit_width: 2
      description: ANFE
      read_allowed: false
      write_allowed: true
    - !Field
      name: ANFS
      bit_offset: 4
      bit_width: 2
      description: ANFS
      read_allowed: false
      write_allowed: true
  - !Register
    name: XIDAM
    addr: 0x84
    size_bits: 32
    description: FDCAN Extended ID and Mask   Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1fffffff
    fields:
    - !Field
      name: EIDM
      bit_offset: 0
      bit_width: 29
      description: EIDM
  - !Register
    name: HPMS
    addr: 0x88
    size_bits: 32
    description: This register is updated every time a    Message ID filter element
      configured to generate a    priority event match. This can be used to monitor
      the    status of incoming high priority messages and to enable           fast
      access to these messages.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BIDX
      bit_offset: 0
      bit_width: 6
      description: BIDX
    - !Field
      name: MSI
      bit_offset: 6
      bit_width: 2
      description: MSI
    - !Field
      name: FIDX
      bit_offset: 8
      bit_width: 7
      description: FIDX
    - !Field
      name: FLST
      bit_offset: 15
      bit_width: 1
      description: FLST
  - !Register
    name: RXF0S
    addr: 0x90
    size_bits: 32
    description: FDCAN Rx FIFO 0 Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F0FL
      bit_offset: 0
      bit_width: 7
      description: F0FL
    - !Field
      name: F0GI
      bit_offset: 8
      bit_width: 6
      description: F0GI
    - !Field
      name: F0PI
      bit_offset: 16
      bit_width: 6
      description: F0PI
    - !Field
      name: F0F
      bit_offset: 24
      bit_width: 1
      description: F0F
    - !Field
      name: RF0L
      bit_offset: 25
      bit_width: 1
      description: RF0L
  - !Register
    name: RXF0A
    addr: 0x94
    size_bits: 32
    description: CAN Rx FIFO 0 Acknowledge Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F0AI
      bit_offset: 0
      bit_width: 6
      description: F0AI
  - !Register
    name: RXF1S
    addr: 0x98
    size_bits: 32
    description: FDCAN Rx FIFO 1 Status  Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: F1FL
      bit_offset: 0
      bit_width: 7
      description: F1FL
    - !Field
      name: F1GI
      bit_offset: 8
      bit_width: 6
      description: F1GI
    - !Field
      name: F1PI
      bit_offset: 16
      bit_width: 6
      description: F1PI
    - !Field
      name: F1F
      bit_offset: 24
      bit_width: 1
      description: F1F
    - !Field
      name: RF1L
      bit_offset: 25
      bit_width: 1
      description: RF1L
    - !Field
      name: DMS
      bit_offset: 30
      bit_width: 2
      description: DMS
  - !Register
    name: RXF1A
    addr: 0x9c
    size_bits: 32
    description: FDCAN Rx FIFO 1 Acknowledge Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F1AI
      bit_offset: 0
      bit_width: 6
      description: F1AI
  - !Register
    name: TXBC
    addr: 0xc0
    size_bits: 32
    description: FDCAN Tx Buffer Configuration  Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBSA
      bit_offset: 2
      bit_width: 14
      description: TBSA
    - !Field
      name: NDTB
      bit_offset: 16
      bit_width: 6
      description: NDTB
    - !Field
      name: TFQS
      bit_offset: 24
      bit_width: 6
      description: TFQS
    - !Field
      name: TFQM
      bit_offset: 30
      bit_width: 1
      description: TFQM
  - !Register
    name: TXFQS
    addr: 0xc4
    size_bits: 32
    description: The Tx FIFO/Queue status is related to the    pending Tx requests
      listed in register TXBRP. Therefore     the effect of Add/Cancellation requests
      may be delayed   due to a running Tx scan (TXBRP not yet           updated).
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TFFL
      bit_offset: 0
      bit_width: 6
      description: TFFL
    - !Field
      name: TFGI
      bit_offset: 8
      bit_width: 5
      description: TFGI
    - !Field
      name: TFQPI
      bit_offset: 16
      bit_width: 5
      description: TFQPI
    - !Field
      name: TFQF
      bit_offset: 21
      bit_width: 1
      description: TFQF
  - !Register
    name: TXBRP
    addr: 0xc8
    size_bits: 32
    description: FDCAN Tx Buffer Request Pending           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TRP
      bit_offset: 0
      bit_width: 32
      description: TRP
  - !Register
    name: TXBAR
    addr: 0xcc
    size_bits: 32
    description: FDCAN Tx Buffer Add Request           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AR
      bit_offset: 0
      bit_width: 32
      description: AR
  - !Register
    name: TXBCR
    addr: 0xd0
    size_bits: 32
    description: FDCAN Tx Buffer Cancellation Request           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CR
      bit_offset: 0
      bit_width: 32
      description: CR
  - !Register
    name: TXBTO
    addr: 0xd4
    size_bits: 32
    description: FDCAN Tx Buffer Transmission Occurred           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TO
      bit_offset: 0
      bit_width: 32
      description: TO
  - !Register
    name: TXBCF
    addr: 0xd8
    size_bits: 32
    description: FDCAN Tx Buffer Cancellation Finished           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CF
      bit_offset: 0
      bit_width: 32
      description: CF
  - !Register
    name: TXBTIE
    addr: 0xdc
    size_bits: 32
    description: FDCAN Tx Buffer Transmission Interrupt           Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIE
      bit_offset: 0
      bit_width: 32
      description: TIE
  - !Register
    name: TXBCIE
    addr: 0xe0
    size_bits: 32
    description: FDCAN Tx Buffer Cancellation Finished           Interrupt Enable
      Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFIE
      bit_offset: 0
      bit_width: 32
      description: CFIE
  - !Register
    name: TXEFS
    addr: 0xe4
    size_bits: 32
    description: FDCAN Tx Event FIFO Status           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EFFL
      bit_offset: 0
      bit_width: 6
      description: EFFL
    - !Field
      name: EFGI
      bit_offset: 8
      bit_width: 5
      description: EFGI
    - !Field
      name: EFPI
      bit_offset: 16
      bit_width: 5
      description: EFPI
    - !Field
      name: EFF
      bit_offset: 24
      bit_width: 1
      description: EFF
    - !Field
      name: TEFL
      bit_offset: 25
      bit_width: 1
      description: TEFL
  - !Register
    name: TXEFA
    addr: 0xe8
    size_bits: 32
    description: FDCAN Tx Event FIFO Acknowledge           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EFAI
      bit_offset: 0
      bit_width: 5
      description: EFAI
  - !Register
    name: CKDIV
    addr: 0x100
    size_bits: 32
    description: FDCAN CFG clock divider           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDIV
      bit_offset: 0
      bit_width: 4
      description: input clock divider. the APB clock could               be divided
        prior to be used by the CAN               sub
- !Module
  name: FDCAN3
  description: FDCAN
  base_addr: 0x40006c00
  size: 0x400
  registers:
  - !Register
    name: CREL
    addr: 0x0
    size_bits: 32
    description: FDCAN Core Release Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x11111111
    fields:
    - !Field
      name: DAY
      bit_offset: 0
      bit_width: 8
      description: DAY
    - !Field
      name: MON
      bit_offset: 8
      bit_width: 8
      description: MON
    - !Field
      name: YEAR
      bit_offset: 16
      bit_width: 4
      description: YEAR
    - !Field
      name: SUBSTEP
      bit_offset: 20
      bit_width: 4
      description: SUBSTEP
    - !Field
      name: STEP
      bit_offset: 24
      bit_width: 4
      description: STEP
    - !Field
      name: REL
      bit_offset: 28
      bit_width: 4
      description: REL
  - !Register
    name: ENDN
    addr: 0x4
    size_bits: 32
    description: FDCAN Core Release Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x87654321
    fields:
    - !Field
      name: ETV
      bit_offset: 0
      bit_width: 32
      description: ETV
  - !Register
    name: DBTP
    addr: 0xc
    size_bits: 32
    description: This register is only writable if bits           CCCR.CCE and CCCR.INIT
      are set. The CAN bit time may be           programed in the range of 4 to 25
      time quanta. The CAN           time quantum may be programmed in the range of
      1 to 1024           FDCAN clock periods. tq = (DBRP + 1) FDCAN clock period.           DTSEG1
      is the sum of Prop_Seg and Phase_Seg1. DTSEG2 is           Phase_Seg2. Therefore
      the length of the bit time is           (programmed values) [DTSEG1 + DTSEG2
      + 3] tq or           (functional values) [Sync_Seg + Prop_Seg + Phase_Seg1 +           Phase_Seg2]
      tq. The Information Processing Time (IPT) is           zero, meaning the data
      for the next bit is available at           the first clock edge after the sample           point.
    reset_value: 0xa33
    fields:
    - !Field
      name: DSJW
      bit_offset: 0
      bit_width: 4
      description: DSJW
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTSEG2
      bit_offset: 4
      bit_width: 4
      description: DTSEG2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTSEG1
      bit_offset: 8
      bit_width: 5
      description: DTSEG1
      read_allowed: false
      write_allowed: true
    - !Field
      name: DBRP
      bit_offset: 16
      bit_width: 5
      description: DBRP
      read_allowed: true
      write_allowed: true
    - !Field
      name: TDC
      bit_offset: 23
      bit_width: 1
      description: TDC
      read_allowed: true
      write_allowed: false
  - !Register
    name: TEST
    addr: 0x10
    size_bits: 32
    description: Write access to the Test Register has to be           enabled by
      setting bit CCCR[TEST] to 1 . All Test           Register functions are set
      to their reset values when bit           CCCR[TEST] is reset. Loop Back mode
      and software control           of Tx pin FDCANx_TX are hardware test modes.
      Programming           TX differently from 00 may disturb the message transfer           on
      the CAN bus.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LBCK
      bit_offset: 4
      bit_width: 1
      description: LBCK
    - !Field
      name: TX
      bit_offset: 5
      bit_width: 2
      description: TX
    - !Field
      name: RX
      bit_offset: 7
      bit_width: 1
      description: RX
  - !Register
    name: RWD
    addr: 0x14
    size_bits: 32
    description: The RAM Watchdog monitors the READY output           of the Message
      RAM. A Message RAM access starts the           Message RAM Watchdog Counter
      with the value configured by           the RWD[WDC] bits. The counter is reloaded
      with RWD[WDC]           bits when the Message RAM signals successful completion           by
      activating its READY output. In case there is no           response from the
      Message RAM until the counter has           counted down to 0, the counter stops
      and interrupt flag           IR[WDI] bit is set. The RAM Watchdog Counter is
      clocked           by the fdcan_pclk clock.
    fields:
    - !Field
      name: WDC
      bit_offset: 0
      bit_width: 8
      description: WDC
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDV
      bit_offset: 8
      bit_width: 8
      description: WDV
      read_allowed: true
      write_allowed: false
  - !Register
    name: CCCR
    addr: 0x18
    size_bits: 32
    description: For details about setting and resetting of           single bits
      see Software initialization.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 1
      description: INIT
    - !Field
      name: CCE
      bit_offset: 1
      bit_width: 1
      description: CCE
    - !Field
      name: ASM
      bit_offset: 2
      bit_width: 1
      description: ASM
    - !Field
      name: CSA
      bit_offset: 3
      bit_width: 1
      description: CSA
    - !Field
      name: CSR
      bit_offset: 4
      bit_width: 1
      description: CSR
    - !Field
      name: MON
      bit_offset: 5
      bit_width: 1
      description: MON
    - !Field
      name: DAR
      bit_offset: 6
      bit_width: 1
      description: DAR
    - !Field
      name: TEST
      bit_offset: 7
      bit_width: 1
      description: TEST
    - !Field
      name: FDOE
      bit_offset: 8
      bit_width: 1
      description: FDOE
    - !Field
      name: BRSE
      bit_offset: 9
      bit_width: 1
      description: BRSE
    - !Field
      name: PXHD
      bit_offset: 12
      bit_width: 1
      description: PXHD
    - !Field
      name: EFBI
      bit_offset: 13
      bit_width: 1
      description: EFBI
    - !Field
      name: TXP
      bit_offset: 14
      bit_width: 1
      description: TXP
    - !Field
      name: NISO
      bit_offset: 15
      bit_width: 1
      description: NISO
  - !Register
    name: NBTP
    addr: 0x1c
    size_bits: 32
    description: FDCAN_NBTP
    read_allowed: true
    write_allowed: true
    reset_value: 0xa33
    fields:
    - !Field
      name: TSEG2
      bit_offset: 0
      bit_width: 7
      description: TSEG2
    - !Field
      name: NTSEG1
      bit_offset: 8
      bit_width: 8
      description: NTSEG1
    - !Field
      name: NBRP
      bit_offset: 16
      bit_width: 9
      description: NBRP
    - !Field
      name: NSJW
      bit_offset: 25
      bit_width: 7
      description: NSJW
  - !Register
    name: TSCC
    addr: 0x20
    size_bits: 32
    description: FDCAN Timestamp Counter Configuration           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSS
      bit_offset: 0
      bit_width: 2
      description: TSS
    - !Field
      name: TCP
      bit_offset: 16
      bit_width: 4
      description: TCP
  - !Register
    name: TSCV
    addr: 0x24
    size_bits: 32
    description: FDCAN Timestamp Counter Value           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TSC
      bit_offset: 0
      bit_width: 16
      description: TSC
  - !Register
    name: TOCC
    addr: 0x28
    size_bits: 32
    description: FDCAN Timeout Counter Configuration           Register
    reset_value: 0xffff0000
    fields:
    - !Field
      name: ETOC
      bit_offset: 0
      bit_width: 1
      description: ETOC
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOS
      bit_offset: 1
      bit_width: 2
      description: TOS
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOP
      bit_offset: 16
      bit_width: 16
      description: TOP
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOCV
    addr: 0x2c
    size_bits: 32
    description: FDCAN Timeout Counter Value           Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xffff
    fields:
    - !Field
      name: TOC
      bit_offset: 0
      bit_width: 16
      description: TOC
  - !Register
    name: ECR
    addr: 0x40
    size_bits: 32
    description: FDCAN Error Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEC
      bit_offset: 0
      bit_width: 8
      description: TEC
    - !Field
      name: TREC
      bit_offset: 8
      bit_width: 7
      description: TREC
    - !Field
      name: RP
      bit_offset: 15
      bit_width: 1
      description: RP
    - !Field
      name: CEL
      bit_offset: 16
      bit_width: 8
      description: CEL
  - !Register
    name: PSR
    addr: 0x44
    size_bits: 32
    description: FDCAN Protocol Status Register
    reset_value: 0x707
    fields:
    - !Field
      name: LEC
      bit_offset: 0
      bit_width: 3
      description: LEC
      read_allowed: true
      write_allowed: true
    - !Field
      name: ACT
      bit_offset: 3
      bit_width: 2
      description: ACT
      read_allowed: false
      write_allowed: true
    - !Field
      name: EP
      bit_offset: 5
      bit_width: 1
      description: EP
      read_allowed: true
      write_allowed: true
    - !Field
      name: EW
      bit_offset: 6
      bit_width: 1
      description: EW
      read_allowed: true
      write_allowed: true
    - !Field
      name: BO
      bit_offset: 7
      bit_width: 1
      description: BO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLEC
      bit_offset: 8
      bit_width: 3
      description: DLEC
      read_allowed: false
      write_allowed: true
    - !Field
      name: RESI
      bit_offset: 11
      bit_width: 1
      description: RESI
      read_allowed: true
      write_allowed: true
    - !Field
      name: RBRS
      bit_offset: 12
      bit_width: 1
      description: RBRS
      read_allowed: true
      write_allowed: true
    - !Field
      name: REDL
      bit_offset: 13
      bit_width: 1
      description: REDL
      read_allowed: true
      write_allowed: true
    - !Field
      name: PXE
      bit_offset: 14
      bit_width: 1
      description: PXE
      read_allowed: true
      write_allowed: true
    - !Field
      name: TDCV
      bit_offset: 16
      bit_width: 7
      description: TDCV
      read_allowed: true
      write_allowed: true
  - !Register
    name: TDCR
    addr: 0x48
    size_bits: 32
    description: FDCAN Transmitter Delay Compensation           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDCF
      bit_offset: 0
      bit_width: 7
      description: TDCF
    - !Field
      name: TDCO
      bit_offset: 8
      bit_width: 7
      description: TDCO
  - !Register
    name: IR
    addr: 0x50
    size_bits: 32
    description: The flags are set when one of the listed           conditions is
      detected (edge-sensitive). The flags remain           set until the Host clears
      them. A flag is cleared by           writing a 1 to the corresponding bit position.
      Writing a           0 has no effect. A hard reset will clear the register.           The
      configuration of IE controls whether an interrupt is           generated. The
      configuration of ILS controls on which           interrupt line an interrupt
      is signaled.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RF0N
      bit_offset: 0
      bit_width: 1
      description: RF0N
    - !Field
      name: RF0W
      bit_offset: 1
      bit_width: 1
      description: RF0W
    - !Field
      name: RF0F
      bit_offset: 2
      bit_width: 1
      description: RF0F
    - !Field
      name: RF0L
      bit_offset: 3
      bit_width: 1
      description: RF0L
    - !Field
      name: RF1N
      bit_offset: 4
      bit_width: 1
      description: RF1N
    - !Field
      name: RF1W
      bit_offset: 5
      bit_width: 1
      description: RF1W
    - !Field
      name: RF1F
      bit_offset: 6
      bit_width: 1
      description: RF1F
    - !Field
      name: RF1L
      bit_offset: 7
      bit_width: 1
      description: RF1L
    - !Field
      name: HPM
      bit_offset: 8
      bit_width: 1
      description: HPM
    - !Field
      name: TC
      bit_offset: 9
      bit_width: 1
      description: TC
    - !Field
      name: TCF
      bit_offset: 10
      bit_width: 1
      description: TCF
    - !Field
      name: TFE
      bit_offset: 11
      bit_width: 1
      description: TFE
    - !Field
      name: TEFN
      bit_offset: 12
      bit_width: 1
      description: TEFN
    - !Field
      name: TEFW
      bit_offset: 13
      bit_width: 1
      description: TEFW
    - !Field
      name: TEFF
      bit_offset: 14
      bit_width: 1
      description: TEFF
    - !Field
      name: TEFL
      bit_offset: 15
      bit_width: 1
      description: TEFL
    - !Field
      name: TSW
      bit_offset: 16
      bit_width: 1
      description: TSW
    - !Field
      name: MRAF
      bit_offset: 17
      bit_width: 1
      description: MRAF
    - !Field
      name: TOO
      bit_offset: 18
      bit_width: 1
      description: TOO
    - !Field
      name: DRX
      bit_offset: 19
      bit_width: 1
      description: DRX
    - !Field
      name: ELO
      bit_offset: 22
      bit_width: 1
      description: ELO
    - !Field
      name: EP
      bit_offset: 23
      bit_width: 1
      description: EP
    - !Field
      name: EW
      bit_offset: 24
      bit_width: 1
      description: EW
    - !Field
      name: BO
      bit_offset: 25
      bit_width: 1
      description: BO
    - !Field
      name: WDI
      bit_offset: 26
      bit_width: 1
      description: WDI
    - !Field
      name: PEA
      bit_offset: 27
      bit_width: 1
      description: PEA
    - !Field
      name: PED
      bit_offset: 28
      bit_width: 1
      description: PED
    - !Field
      name: ARA
      bit_offset: 29
      bit_width: 1
      description: ARA
  - !Register
    name: IE
    addr: 0x54
    size_bits: 32
    description: The settings in the Interrupt Enable           register determine
      which status changes in the Interrupt           Register will be signaled on
      an interrupt           line.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RF0NE
      bit_offset: 0
      bit_width: 1
      description: RF0NE
    - !Field
      name: RF0WE
      bit_offset: 1
      bit_width: 1
      description: RF0WE
    - !Field
      name: RF0FE
      bit_offset: 2
      bit_width: 1
      description: RF0FE
    - !Field
      name: RF0LE
      bit_offset: 3
      bit_width: 1
      description: RF0LE
    - !Field
      name: RF1NE
      bit_offset: 4
      bit_width: 1
      description: RF1NE
    - !Field
      name: RF1WE
      bit_offset: 5
      bit_width: 1
      description: RF1WE
    - !Field
      name: RF1FE
      bit_offset: 6
      bit_width: 1
      description: RF1FE
    - !Field
      name: RF1LE
      bit_offset: 7
      bit_width: 1
      description: RF1LE
    - !Field
      name: HPME
      bit_offset: 8
      bit_width: 1
      description: HPME
    - !Field
      name: TCE
      bit_offset: 9
      bit_width: 1
      description: TCE
    - !Field
      name: TCFE
      bit_offset: 10
      bit_width: 1
      description: TCFE
    - !Field
      name: TFEE
      bit_offset: 11
      bit_width: 1
      description: TFEE
    - !Field
      name: TEFNE
      bit_offset: 12
      bit_width: 1
      description: TEFNE
    - !Field
      name: TEFWE
      bit_offset: 13
      bit_width: 1
      description: TEFWE
    - !Field
      name: TEFFE
      bit_offset: 14
      bit_width: 1
      description: TEFFE
    - !Field
      name: TEFLE
      bit_offset: 15
      bit_width: 1
      description: TEFLE
    - !Field
      name: TSWE
      bit_offset: 16
      bit_width: 1
      description: TSWE
    - !Field
      name: MRAFE
      bit_offset: 17
      bit_width: 1
      description: MRAFE
    - !Field
      name: TOOE
      bit_offset: 18
      bit_width: 1
      description: TOOE
    - !Field
      name: DRX
      bit_offset: 19
      bit_width: 1
      description: DRX
    - !Field
      name: BECE
      bit_offset: 20
      bit_width: 1
      description: BECE
    - !Field
      name: BEUE
      bit_offset: 21
      bit_width: 1
      description: BEUE
    - !Field
      name: ELOE
      bit_offset: 22
      bit_width: 1
      description: ELOE
    - !Field
      name: EPE
      bit_offset: 23
      bit_width: 1
      description: EPE
    - !Field
      name: EWE
      bit_offset: 24
      bit_width: 1
      description: EWE
    - !Field
      name: BOE
      bit_offset: 25
      bit_width: 1
      description: BOE
    - !Field
      name: WDIE
      bit_offset: 26
      bit_width: 1
      description: WDIE
    - !Field
      name: PEAE
      bit_offset: 27
      bit_width: 1
      description: PEAE
    - !Field
      name: PEDE
      bit_offset: 28
      bit_width: 1
      description: PEDE
    - !Field
      name: ARAE
      bit_offset: 29
      bit_width: 1
      description: ARAE
  - !Register
    name: ILS
    addr: 0x58
    size_bits: 32
    description: The Interrupt Line Select register assigns           an interrupt
      generated by a specific interrupt flag from           the Interrupt Register
      to one of the two module interrupt           lines. For interrupt generation
      the respective interrupt           line has to be enabled via ILE[EINT0] and           ILE[EINT1].
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RF0NL
      bit_offset: 0
      bit_width: 1
      description: RF0NL
    - !Field
      name: RF0WL
      bit_offset: 1
      bit_width: 1
      description: RF0WL
    - !Field
      name: RF0FL
      bit_offset: 2
      bit_width: 1
      description: RF0FL
    - !Field
      name: RF0LL
      bit_offset: 3
      bit_width: 1
      description: RF0LL
    - !Field
      name: RF1NL
      bit_offset: 4
      bit_width: 1
      description: RF1NL
    - !Field
      name: RF1WL
      bit_offset: 5
      bit_width: 1
      description: RF1WL
    - !Field
      name: RF1FL
      bit_offset: 6
      bit_width: 1
      description: RF1FL
    - !Field
      name: RF1LL
      bit_offset: 7
      bit_width: 1
      description: RF1LL
    - !Field
      name: HPML
      bit_offset: 8
      bit_width: 1
      description: HPML
    - !Field
      name: TCL
      bit_offset: 9
      bit_width: 1
      description: TCL
    - !Field
      name: TCFL
      bit_offset: 10
      bit_width: 1
      description: TCFL
    - !Field
      name: TFEL
      bit_offset: 11
      bit_width: 1
      description: TFEL
    - !Field
      name: TEFNL
      bit_offset: 12
      bit_width: 1
      description: TEFNL
    - !Field
      name: TEFWL
      bit_offset: 13
      bit_width: 1
      description: TEFWL
    - !Field
      name: TEFFL
      bit_offset: 14
      bit_width: 1
      description: TEFFL
    - !Field
      name: TEFLL
      bit_offset: 15
      bit_width: 1
      description: TEFLL
    - !Field
      name: TSWL
      bit_offset: 16
      bit_width: 1
      description: TSWL
    - !Field
      name: MRAFL
      bit_offset: 17
      bit_width: 1
      description: MRAFL
    - !Field
      name: TOOL
      bit_offset: 18
      bit_width: 1
      description: TOOL
    - !Field
      name: DRXL
      bit_offset: 19
      bit_width: 1
      description: DRXL
    - !Field
      name: BECL
      bit_offset: 20
      bit_width: 1
      description: BECL
    - !Field
      name: BEUL
      bit_offset: 21
      bit_width: 1
      description: BEUL
    - !Field
      name: ELOL
      bit_offset: 22
      bit_width: 1
      description: ELOL
    - !Field
      name: EPL
      bit_offset: 23
      bit_width: 1
      description: EPL
    - !Field
      name: EWL
      bit_offset: 24
      bit_width: 1
      description: EWL
    - !Field
      name: BOL
      bit_offset: 25
      bit_width: 1
      description: BOL
    - !Field
      name: WDIL
      bit_offset: 26
      bit_width: 1
      description: WDIL
    - !Field
      name: PEAL
      bit_offset: 27
      bit_width: 1
      description: PEAL
    - !Field
      name: PEDL
      bit_offset: 28
      bit_width: 1
      description: PEDL
    - !Field
      name: ARAL
      bit_offset: 29
      bit_width: 1
      description: ARAL
  - !Register
    name: ILE
    addr: 0x5c
    size_bits: 32
    description: Each of the two interrupt lines to the CPU           can be enabled/disabled
      separately by programming bits           EINT0 and EINT1.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EINT0
      bit_offset: 0
      bit_width: 1
      description: EINT0
    - !Field
      name: EINT1
      bit_offset: 1
      bit_width: 1
      description: EINT1
  - !Register
    name: RXGFC
    addr: 0x80
    size_bits: 32
    description: 'Global settings for Message ID filtering.           The Global Filter
      Configuration controls the filter path           for standard and extended messages
      as described in           Figure706: Standard Message ID filter path and Figure707:           Extended
      Message ID filter path.'
    fields:
    - !Field
      name: RRFE
      bit_offset: 0
      bit_width: 1
      description: RRFE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RRFS
      bit_offset: 1
      bit_width: 1
      description: RRFS
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANFE
      bit_offset: 2
      bit_width: 2
      description: ANFE
      read_allowed: false
      write_allowed: true
    - !Field
      name: ANFS
      bit_offset: 4
      bit_width: 2
      description: ANFS
      read_allowed: false
      write_allowed: true
  - !Register
    name: XIDAM
    addr: 0x84
    size_bits: 32
    description: FDCAN Extended ID and Mask   Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1fffffff
    fields:
    - !Field
      name: EIDM
      bit_offset: 0
      bit_width: 29
      description: EIDM
  - !Register
    name: HPMS
    addr: 0x88
    size_bits: 32
    description: This register is updated every time a    Message ID filter element
      configured to generate a    priority event match. This can be used to monitor
      the    status of incoming high priority messages and to enable           fast
      access to these messages.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BIDX
      bit_offset: 0
      bit_width: 6
      description: BIDX
    - !Field
      name: MSI
      bit_offset: 6
      bit_width: 2
      description: MSI
    - !Field
      name: FIDX
      bit_offset: 8
      bit_width: 7
      description: FIDX
    - !Field
      name: FLST
      bit_offset: 15
      bit_width: 1
      description: FLST
  - !Register
    name: RXF0S
    addr: 0x90
    size_bits: 32
    description: FDCAN Rx FIFO 0 Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F0FL
      bit_offset: 0
      bit_width: 7
      description: F0FL
    - !Field
      name: F0GI
      bit_offset: 8
      bit_width: 6
      description: F0GI
    - !Field
      name: F0PI
      bit_offset: 16
      bit_width: 6
      description: F0PI
    - !Field
      name: F0F
      bit_offset: 24
      bit_width: 1
      description: F0F
    - !Field
      name: RF0L
      bit_offset: 25
      bit_width: 1
      description: RF0L
  - !Register
    name: RXF0A
    addr: 0x94
    size_bits: 32
    description: CAN Rx FIFO 0 Acknowledge Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F0AI
      bit_offset: 0
      bit_width: 6
      description: F0AI
  - !Register
    name: RXF1S
    addr: 0x98
    size_bits: 32
    description: FDCAN Rx FIFO 1 Status  Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: F1FL
      bit_offset: 0
      bit_width: 7
      description: F1FL
    - !Field
      name: F1GI
      bit_offset: 8
      bit_width: 6
      description: F1GI
    - !Field
      name: F1PI
      bit_offset: 16
      bit_width: 6
      description: F1PI
    - !Field
      name: F1F
      bit_offset: 24
      bit_width: 1
      description: F1F
    - !Field
      name: RF1L
      bit_offset: 25
      bit_width: 1
      description: RF1L
    - !Field
      name: DMS
      bit_offset: 30
      bit_width: 2
      description: DMS
  - !Register
    name: RXF1A
    addr: 0x9c
    size_bits: 32
    description: FDCAN Rx FIFO 1 Acknowledge Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F1AI
      bit_offset: 0
      bit_width: 6
      description: F1AI
  - !Register
    name: TXBC
    addr: 0xc0
    size_bits: 32
    description: FDCAN Tx Buffer Configuration  Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBSA
      bit_offset: 2
      bit_width: 14
      description: TBSA
    - !Field
      name: NDTB
      bit_offset: 16
      bit_width: 6
      description: NDTB
    - !Field
      name: TFQS
      bit_offset: 24
      bit_width: 6
      description: TFQS
    - !Field
      name: TFQM
      bit_offset: 30
      bit_width: 1
      description: TFQM
  - !Register
    name: TXFQS
    addr: 0xc4
    size_bits: 32
    description: The Tx FIFO/Queue status is related to the    pending Tx requests
      listed in register TXBRP. Therefore     the effect of Add/Cancellation requests
      may be delayed   due to a running Tx scan (TXBRP not yet           updated).
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TFFL
      bit_offset: 0
      bit_width: 6
      description: TFFL
    - !Field
      name: TFGI
      bit_offset: 8
      bit_width: 5
      description: TFGI
    - !Field
      name: TFQPI
      bit_offset: 16
      bit_width: 5
      description: TFQPI
    - !Field
      name: TFQF
      bit_offset: 21
      bit_width: 1
      description: TFQF
  - !Register
    name: TXBRP
    addr: 0xc8
    size_bits: 32
    description: FDCAN Tx Buffer Request Pending           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TRP
      bit_offset: 0
      bit_width: 32
      description: TRP
  - !Register
    name: TXBAR
    addr: 0xcc
    size_bits: 32
    description: FDCAN Tx Buffer Add Request           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AR
      bit_offset: 0
      bit_width: 32
      description: AR
  - !Register
    name: TXBCR
    addr: 0xd0
    size_bits: 32
    description: FDCAN Tx Buffer Cancellation Request           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CR
      bit_offset: 0
      bit_width: 32
      description: CR
  - !Register
    name: TXBTO
    addr: 0xd4
    size_bits: 32
    description: FDCAN Tx Buffer Transmission Occurred           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TO
      bit_offset: 0
      bit_width: 32
      description: TO
  - !Register
    name: TXBCF
    addr: 0xd8
    size_bits: 32
    description: FDCAN Tx Buffer Cancellation Finished           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CF
      bit_offset: 0
      bit_width: 32
      description: CF
  - !Register
    name: TXBTIE
    addr: 0xdc
    size_bits: 32
    description: FDCAN Tx Buffer Transmission Interrupt           Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIE
      bit_offset: 0
      bit_width: 32
      description: TIE
  - !Register
    name: TXBCIE
    addr: 0xe0
    size_bits: 32
    description: FDCAN Tx Buffer Cancellation Finished           Interrupt Enable
      Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFIE
      bit_offset: 0
      bit_width: 32
      description: CFIE
  - !Register
    name: TXEFS
    addr: 0xe4
    size_bits: 32
    description: FDCAN Tx Event FIFO Status           Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EFFL
      bit_offset: 0
      bit_width: 6
      description: EFFL
    - !Field
      name: EFGI
      bit_offset: 8
      bit_width: 5
      description: EFGI
    - !Field
      name: EFPI
      bit_offset: 16
      bit_width: 5
      description: EFPI
    - !Field
      name: EFF
      bit_offset: 24
      bit_width: 1
      description: EFF
    - !Field
      name: TEFL
      bit_offset: 25
      bit_width: 1
      description: TEFL
  - !Register
    name: TXEFA
    addr: 0xe8
    size_bits: 32
    description: FDCAN Tx Event FIFO Acknowledge           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EFAI
      bit_offset: 0
      bit_width: 5
      description: EFAI
  - !Register
    name: CKDIV
    addr: 0x100
    size_bits: 32
    description: FDCAN CFG clock divider           register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDIV
      bit_offset: 0
      bit_width: 4
      description: input clock divider. the APB clock could               be divided
        prior to be used by the CAN               sub
- !Module
  name: UCPD1
  description: UCPD1
  base_addr: 0x4000a000
  size: 0x400
  registers:
  - !Register
    name: CFG1
    addr: 0x0
    size_bits: 32
    description: UCPD configuration register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HBITCLKDIV
      bit_offset: 0
      bit_width: 6
      description: HBITCLKDIV
    - !Field
      name: IFRGAP
      bit_offset: 6
      bit_width: 5
      description: IFRGAP
    - !Field
      name: TRANSWIN
      bit_offset: 11
      bit_width: 5
      description: TRANSWIN
    - !Field
      name: PSC_USBPDCLK
      bit_offset: 17
      bit_width: 3
      description: PSC_USBPDCLK
    - !Field
      name: RXORDSETEN
      bit_offset: 20
      bit_width: 9
      description: RXORDSETEN
    - !Field
      name: TXDMAEN
      bit_offset: 29
      bit_width: 1
      description: TXDMAEN
    - !Field
      name: RXDMAEN
      bit_offset: 30
      bit_width: 1
      description: RXDMAEN
    - !Field
      name: UCPDEN
      bit_offset: 31
      bit_width: 1
      description: UCPDEN
  - !Register
    name: CFG2
    addr: 0x4
    size_bits: 32
    description: UCPD configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFILTDIS
      bit_offset: 0
      bit_width: 1
      description: RXFILTDIS
    - !Field
      name: RXFILT2N3
      bit_offset: 1
      bit_width: 1
      description: RXFILT2N3
    - !Field
      name: FORCECLK
      bit_offset: 2
      bit_width: 1
      description: FORCECLK
    - !Field
      name: WUPEN
      bit_offset: 3
      bit_width: 1
      description: WUPEN
  - !Register
    name: CR
    addr: 0xc
    size_bits: 32
    description: UCPD configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXMODE
      bit_offset: 0
      bit_width: 2
      description: TXMODE
    - !Field
      name: TXSEND
      bit_offset: 2
      bit_width: 1
      description: TXSEND
    - !Field
      name: TXHRST
      bit_offset: 3
      bit_width: 1
      description: TXHRST
    - !Field
      name: RXMODE
      bit_offset: 4
      bit_width: 1
      description: RXMODE
    - !Field
      name: PHYRXEN
      bit_offset: 5
      bit_width: 1
      description: PHYRXEN
    - !Field
      name: PHYCCSEL
      bit_offset: 6
      bit_width: 1
      description: PHYCCSEL
    - !Field
      name: ANASUBMODE
      bit_offset: 7
      bit_width: 2
      description: ANASUBMODE
    - !Field
      name: ANAMODE
      bit_offset: 9
      bit_width: 1
      description: ANAMODE
    - !Field
      name: CCENABLE
      bit_offset: 10
      bit_width: 2
      description: CCENABLE
    - !Field
      name: FRSRXEN
      bit_offset: 16
      bit_width: 1
      description: FRSRXEN
    - !Field
      name: FRSTX
      bit_offset: 17
      bit_width: 1
      description: FRSTX
    - !Field
      name: RDCH
      bit_offset: 18
      bit_width: 1
      description: RDCH
    - !Field
      name: CC1TCDIS
      bit_offset: 20
      bit_width: 1
      description: CC1TCDIS
    - !Field
      name: CC2TCDIS
      bit_offset: 21
      bit_width: 1
      description: CC2TCDIS
  - !Register
    name: IMR
    addr: 0x10
    size_bits: 32
    description: UCPD Interrupt Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXISIE
      bit_offset: 0
      bit_width: 1
      description: TXISIE
    - !Field
      name: TXMSGDISCIE
      bit_offset: 1
      bit_width: 1
      description: TXMSGDISCIE
    - !Field
      name: TXMSGSENTIE
      bit_offset: 2
      bit_width: 1
      description: TXMSGSENTIE
    - !Field
      name: TXMSGABTIE
      bit_offset: 3
      bit_width: 1
      description: TXMSGABTIE
    - !Field
      name: HRSTDISCIE
      bit_offset: 4
      bit_width: 1
      description: HRSTDISCIE
    - !Field
      name: HRSTSENTIE
      bit_offset: 5
      bit_width: 1
      description: HRSTSENTIE
    - !Field
      name: TXUNDIE
      bit_offset: 6
      bit_width: 1
      description: TXUNDIE
    - !Field
      name: RXNEIE
      bit_offset: 8
      bit_width: 1
      description: RXNEIE
    - !Field
      name: RXORDDETIE
      bit_offset: 9
      bit_width: 1
      description: RXORDDETIE
    - !Field
      name: RXHRSTDETIE
      bit_offset: 10
      bit_width: 1
      description: RXHRSTDETIE
    - !Field
      name: RXOVRIE
      bit_offset: 11
      bit_width: 1
      description: RXOVRIE
    - !Field
      name: RXMSGENDIE
      bit_offset: 12
      bit_width: 1
      description: RXMSGENDIE
    - !Field
      name: TYPECEVT1IE
      bit_offset: 14
      bit_width: 1
      description: TYPECEVT1IE
    - !Field
      name: TYPECEVT2IE
      bit_offset: 15
      bit_width: 1
      description: TYPECEVT2IE
    - !Field
      name: FRSEVTIE
      bit_offset: 20
      bit_width: 1
      description: FRSEVTIE
  - !Register
    name: SR
    addr: 0x14
    size_bits: 32
    description: UCPD Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXIS
      bit_offset: 0
      bit_width: 1
      description: TXIS
    - !Field
      name: TXMSGDISC
      bit_offset: 1
      bit_width: 1
      description: TXMSGDISC
    - !Field
      name: TXMSGSENT
      bit_offset: 2
      bit_width: 1
      description: TXMSGSENT
    - !Field
      name: TXMSGABT
      bit_offset: 3
      bit_width: 1
      description: TXMSGABT
    - !Field
      name: HRSTDISC
      bit_offset: 4
      bit_width: 1
      description: HRSTDISC
    - !Field
      name: HRSTSENT
      bit_offset: 5
      bit_width: 1
      description: HRSTSENT
    - !Field
      name: TXUND
      bit_offset: 6
      bit_width: 1
      description: TXUND
    - !Field
      name: RXNE
      bit_offset: 8
      bit_width: 1
      description: RXNE
    - !Field
      name: RXORDDET
      bit_offset: 9
      bit_width: 1
      description: RXORDDET
    - !Field
      name: RXHRSTDET
      bit_offset: 10
      bit_width: 1
      description: RXHRSTDET
    - !Field
      name: RXOVR
      bit_offset: 11
      bit_width: 1
      description: RXOVR
    - !Field
      name: RXMSGEND
      bit_offset: 12
      bit_width: 1
      description: RXMSGEND
    - !Field
      name: RXERR
      bit_offset: 13
      bit_width: 1
      description: RXERR
    - !Field
      name: TYPECEVT1
      bit_offset: 14
      bit_width: 1
      description: TYPECEVT1
    - !Field
      name: TYPECEVT2
      bit_offset: 15
      bit_width: 1
      description: TYPECEVT2
    - !Field
      name: TYPEC_VSTATE_CC1
      bit_offset: 16
      bit_width: 2
      description: TYPEC_VSTATE_CC1
    - !Field
      name: TYPEC_VSTATE_CC2
      bit_offset: 18
      bit_width: 2
      description: TYPEC_VSTATE_CC2
    - !Field
      name: FRSEVT
      bit_offset: 20
      bit_width: 1
      description: FRSEVT
  - !Register
    name: ICR
    addr: 0x18
    size_bits: 32
    description: UCPD Interrupt Clear Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXMSGDISCCF
      bit_offset: 1
      bit_width: 1
      description: TXMSGDISCCF
    - !Field
      name: TXMSGSENTCF
      bit_offset: 2
      bit_width: 1
      description: TXMSGSENTCF
    - !Field
      name: TXMSGABTCF
      bit_offset: 3
      bit_width: 1
      description: TXMSGABTCF
    - !Field
      name: HRSTDISCCF
      bit_offset: 4
      bit_width: 1
      description: HRSTDISCCF
    - !Field
      name: HRSTSENTCF
      bit_offset: 5
      bit_width: 1
      description: HRSTSENTCF
    - !Field
      name: TXUNDCF
      bit_offset: 6
      bit_width: 1
      description: TXUNDCF
    - !Field
      name: RXORDDETCF
      bit_offset: 9
      bit_width: 1
      description: RXORDDETCF
    - !Field
      name: RXHRSTDETCF
      bit_offset: 10
      bit_width: 1
      description: RXHRSTDETCF
    - !Field
      name: RXOVRCF
      bit_offset: 11
      bit_width: 1
      description: RXOVRCF
    - !Field
      name: RXMSGENDCF
      bit_offset: 12
      bit_width: 1
      description: RXMSGENDCF
    - !Field
      name: TYPECEVT1CF
      bit_offset: 14
      bit_width: 1
      description: TYPECEVT1CF
    - !Field
      name: TYPECEVT2CF
      bit_offset: 15
      bit_width: 1
      description: TYPECEVT2CF
    - !Field
      name: FRSEVTCF
      bit_offset: 20
      bit_width: 1
      description: FRSEVTCF
  - !Register
    name: TX_ORDSET
    addr: 0x1c
    size_bits: 32
    description: UCPD Tx Ordered Set Type           Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXORDSET
      bit_offset: 0
      bit_width: 20
      description: TXORDSET
  - !Register
    name: TX_PAYSZ
    addr: 0x20
    size_bits: 32
    description: UCPD Tx Paysize Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXPAYSZ
      bit_offset: 0
      bit_width: 10
      description: TXPAYSZ
  - !Register
    name: TXDR
    addr: 0x24
    size_bits: 32
    description: UCPD Tx Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 8
      description: TXDATA
  - !Register
    name: RX_ORDSET
    addr: 0x28
    size_bits: 32
    description: UCPD Rx Ordered Set Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXORDSET
      bit_offset: 0
      bit_width: 3
      description: RXORDSET
    - !Field
      name: RXSOP3OF4
      bit_offset: 3
      bit_width: 1
      description: RXSOP3OF4
    - !Field
      name: RXSOPKINVALID
      bit_offset: 4
      bit_width: 3
      description: RXSOPKINVALID
  - !Register
    name: RX_PAYSZ
    addr: 0x2c
    size_bits: 32
    description: UCPD Rx Paysize Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXPAYSZ
      bit_offset: 0
      bit_width: 10
      description: RXPAYSZ
  - !Register
    name: RXDR
    addr: 0x30
    size_bits: 32
    description: UCPD Rx Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 8
      description: RXDATA
  - !Register
    name: RX_ORDEXT1
    addr: 0x34
    size_bits: 32
    description: UCPD Rx Ordered Set Extension Register           1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXSOPX1
      bit_offset: 0
      bit_width: 20
      description: RXSOPX1
  - !Register
    name: RX_ORDEXT2
    addr: 0x38
    size_bits: 32
    description: UCPD Rx Ordered Set Extension Register           2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXSOPX2
      bit_offset: 0
      bit_width: 20
      description: RXSOPX2
- !Module
  name: USB_FS_device
  description: USB_FS_device
  base_addr: 0x40005c00
  size: 0x400
  registers:
  - !Register
    name: EP0R
    addr: 0x0
    size_bits: 32
    description: USB endpoint n register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EA
      bit_offset: 0
      bit_width: 4
      description: EA
    - !Field
      name: STAT_TX
      bit_offset: 4
      bit_width: 2
      description: STAT_TX
    - !Field
      name: DTOG_TX
      bit_offset: 6
      bit_width: 1
      description: DTOG_TX
    - !Field
      name: CTR_TX
      bit_offset: 7
      bit_width: 1
      description: CTR_TX
    - !Field
      name: EP_KIND
      bit_offset: 8
      bit_width: 1
      description: EP_KIND
    - !Field
      name: EP_TYPE
      bit_offset: 9
      bit_width: 2
      description: EP_TYPE
    - !Field
      name: SETUP
      bit_offset: 11
      bit_width: 1
      description: SETUP
    - !Field
      name: STAT_RX
      bit_offset: 12
      bit_width: 2
      description: STAT_RX
    - !Field
      name: DTOG_RX
      bit_offset: 14
      bit_width: 1
      description: DTOG_RX
    - !Field
      name: CTR_RX
      bit_offset: 15
      bit_width: 1
      description: CTR_RX
  - !Register
    name: EP1R
    addr: 0x4
    size_bits: 32
    description: USB endpoint n register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EA
      bit_offset: 0
      bit_width: 4
      description: EA
    - !Field
      name: STAT_TX
      bit_offset: 4
      bit_width: 2
      description: STAT_TX
    - !Field
      name: DTOG_TX
      bit_offset: 6
      bit_width: 1
      description: DTOG_TX
    - !Field
      name: CTR_TX
      bit_offset: 7
      bit_width: 1
      description: CTR_TX
    - !Field
      name: EP_KIND
      bit_offset: 8
      bit_width: 1
      description: EP_KIND
    - !Field
      name: EP_TYPE
      bit_offset: 9
      bit_width: 2
      description: EP_TYPE
    - !Field
      name: SETUP
      bit_offset: 11
      bit_width: 1
      description: SETUP
    - !Field
      name: STAT_RX
      bit_offset: 12
      bit_width: 2
      description: STAT_RX
    - !Field
      name: DTOG_RX
      bit_offset: 14
      bit_width: 1
      description: DTOG_RX
    - !Field
      name: CTR_RX
      bit_offset: 15
      bit_width: 1
      description: CTR_RX
  - !Register
    name: EP2R
    addr: 0x8
    size_bits: 32
    description: USB endpoint n register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EA
      bit_offset: 0
      bit_width: 4
      description: EA
    - !Field
      name: STAT_TX
      bit_offset: 4
      bit_width: 2
      description: STAT_TX
    - !Field
      name: DTOG_TX
      bit_offset: 6
      bit_width: 1
      description: DTOG_TX
    - !Field
      name: CTR_TX
      bit_offset: 7
      bit_width: 1
      description: CTR_TX
    - !Field
      name: EP_KIND
      bit_offset: 8
      bit_width: 1
      description: EP_KIND
    - !Field
      name: EP_TYPE
      bit_offset: 9
      bit_width: 2
      description: EP_TYPE
    - !Field
      name: SETUP
      bit_offset: 11
      bit_width: 1
      description: SETUP
    - !Field
      name: STAT_RX
      bit_offset: 12
      bit_width: 2
      description: STAT_RX
    - !Field
      name: DTOG_RX
      bit_offset: 14
      bit_width: 1
      description: DTOG_RX
    - !Field
      name: CTR_RX
      bit_offset: 15
      bit_width: 1
      description: CTR_RX
  - !Register
    name: EP3R
    addr: 0xc
    size_bits: 32
    description: USB endpoint n register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EA
      bit_offset: 0
      bit_width: 4
      description: EA
    - !Field
      name: STAT_TX
      bit_offset: 4
      bit_width: 2
      description: STAT_TX
    - !Field
      name: DTOG_TX
      bit_offset: 6
      bit_width: 1
      description: DTOG_TX
    - !Field
      name: CTR_TX
      bit_offset: 7
      bit_width: 1
      description: CTR_TX
    - !Field
      name: EP_KIND
      bit_offset: 8
      bit_width: 1
      description: EP_KIND
    - !Field
      name: EP_TYPE
      bit_offset: 9
      bit_width: 2
      description: EP_TYPE
    - !Field
      name: SETUP
      bit_offset: 11
      bit_width: 1
      description: SETUP
    - !Field
      name: STAT_RX
      bit_offset: 12
      bit_width: 2
      description: STAT_RX
    - !Field
      name: DTOG_RX
      bit_offset: 14
      bit_width: 1
      description: DTOG_RX
    - !Field
      name: CTR_RX
      bit_offset: 15
      bit_width: 1
      description: CTR_RX
  - !Register
    name: EP4R
    addr: 0x10
    size_bits: 32
    description: USB endpoint n register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EA
      bit_offset: 0
      bit_width: 4
      description: EA
    - !Field
      name: STAT_TX
      bit_offset: 4
      bit_width: 2
      description: STAT_TX
    - !Field
      name: DTOG_TX
      bit_offset: 6
      bit_width: 1
      description: DTOG_TX
    - !Field
      name: CTR_TX
      bit_offset: 7
      bit_width: 1
      description: CTR_TX
    - !Field
      name: EP_KIND
      bit_offset: 8
      bit_width: 1
      description: EP_KIND
    - !Field
      name: EP_TYPE
      bit_offset: 9
      bit_width: 2
      description: EP_TYPE
    - !Field
      name: SETUP
      bit_offset: 11
      bit_width: 1
      description: SETUP
    - !Field
      name: STAT_RX
      bit_offset: 12
      bit_width: 2
      description: STAT_RX
    - !Field
      name: DTOG_RX
      bit_offset: 14
      bit_width: 1
      description: DTOG_RX
    - !Field
      name: CTR_RX
      bit_offset: 15
      bit_width: 1
      description: CTR_RX
  - !Register
    name: EP5R
    addr: 0x14
    size_bits: 32
    description: USB endpoint n register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EA
      bit_offset: 0
      bit_width: 4
      description: EA
    - !Field
      name: STAT_TX
      bit_offset: 4
      bit_width: 2
      description: STAT_TX
    - !Field
      name: DTOG_TX
      bit_offset: 6
      bit_width: 1
      description: DTOG_TX
    - !Field
      name: CTR_TX
      bit_offset: 7
      bit_width: 1
      description: CTR_TX
    - !Field
      name: EP_KIND
      bit_offset: 8
      bit_width: 1
      description: EP_KIND
    - !Field
      name: EP_TYPE
      bit_offset: 9
      bit_width: 2
      description: EP_TYPE
    - !Field
      name: SETUP
      bit_offset: 11
      bit_width: 1
      description: SETUP
    - !Field
      name: STAT_RX
      bit_offset: 12
      bit_width: 2
      description: STAT_RX
    - !Field
      name: DTOG_RX
      bit_offset: 14
      bit_width: 1
      description: DTOG_RX
    - !Field
      name: CTR_RX
      bit_offset: 15
      bit_width: 1
      description: CTR_RX
  - !Register
    name: EP6R
    addr: 0x18
    size_bits: 32
    description: USB endpoint n register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EA
      bit_offset: 0
      bit_width: 4
      description: EA
    - !Field
      name: STAT_TX
      bit_offset: 4
      bit_width: 2
      description: STAT_TX
    - !Field
      name: DTOG_TX
      bit_offset: 6
      bit_width: 1
      description: DTOG_TX
    - !Field
      name: CTR_TX
      bit_offset: 7
      bit_width: 1
      description: CTR_TX
    - !Field
      name: EP_KIND
      bit_offset: 8
      bit_width: 1
      description: EP_KIND
    - !Field
      name: EP_TYPE
      bit_offset: 9
      bit_width: 2
      description: EP_TYPE
    - !Field
      name: SETUP
      bit_offset: 11
      bit_width: 1
      description: SETUP
    - !Field
      name: STAT_RX
      bit_offset: 12
      bit_width: 2
      description: STAT_RX
    - !Field
      name: DTOG_RX
      bit_offset: 14
      bit_width: 1
      description: DTOG_RX
    - !Field
      name: CTR_RX
      bit_offset: 15
      bit_width: 1
      description: CTR_RX
  - !Register
    name: EP7R
    addr: 0x1c
    size_bits: 32
    description: USB endpoint n register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EA
      bit_offset: 0
      bit_width: 4
      description: EA
    - !Field
      name: STAT_TX
      bit_offset: 4
      bit_width: 2
      description: STAT_TX
    - !Field
      name: DTOG_TX
      bit_offset: 6
      bit_width: 1
      description: DTOG_TX
    - !Field
      name: CTR_TX
      bit_offset: 7
      bit_width: 1
      description: CTR_TX
    - !Field
      name: EP_KIND
      bit_offset: 8
      bit_width: 1
      description: EP_KIND
    - !Field
      name: EP_TYPE
      bit_offset: 9
      bit_width: 2
      description: EP_TYPE
    - !Field
      name: SETUP
      bit_offset: 11
      bit_width: 1
      description: SETUP
    - !Field
      name: STAT_RX
      bit_offset: 12
      bit_width: 2
      description: STAT_RX
    - !Field
      name: DTOG_RX
      bit_offset: 14
      bit_width: 1
      description: DTOG_RX
    - !Field
      name: CTR_RX
      bit_offset: 15
      bit_width: 1
      description: CTR_RX
  - !Register
    name: CNTR
    addr: 0x40
    size_bits: 32
    description: USB control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRES
      bit_offset: 0
      bit_width: 1
      description: FRES
    - !Field
      name: PDWN
      bit_offset: 1
      bit_width: 1
      description: PDWN
    - !Field
      name: LP_MODE
      bit_offset: 2
      bit_width: 1
      description: LP_MODE
    - !Field
      name: FSUSP
      bit_offset: 3
      bit_width: 1
      description: FSUSP
    - !Field
      name: RESUME
      bit_offset: 4
      bit_width: 1
      description: RESUME
    - !Field
      name: L1RESUME
      bit_offset: 5
      bit_width: 1
      description: L1RESUME
    - !Field
      name: L1REQM
      bit_offset: 7
      bit_width: 1
      description: L1REQM
    - !Field
      name: ESOFM
      bit_offset: 8
      bit_width: 1
      description: ESOFM
    - !Field
      name: SOFM
      bit_offset: 9
      bit_width: 1
      description: SOFM
    - !Field
      name: RESETM
      bit_offset: 10
      bit_width: 1
      description: RESETM
    - !Field
      name: SUSPM
      bit_offset: 11
      bit_width: 1
      description: SUSPM
    - !Field
      name: WKUPM
      bit_offset: 12
      bit_width: 1
      description: WKUPM
    - !Field
      name: ERRM
      bit_offset: 13
      bit_width: 1
      description: ERRM
    - !Field
      name: PMAOVRM
      bit_offset: 14
      bit_width: 1
      description: PMAOVRM
    - !Field
      name: CTRM
      bit_offset: 15
      bit_width: 1
      description: CTRM
  - !Register
    name: ISTR
    addr: 0x44
    size_bits: 32
    description: USB interrupt status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EP_ID
      bit_offset: 0
      bit_width: 4
      description: EP_ID
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: DIR
    - !Field
      name: L1REQ
      bit_offset: 7
      bit_width: 1
      description: L1REQ
    - !Field
      name: ESOF
      bit_offset: 8
      bit_width: 1
      description: ESOF
    - !Field
      name: SOF
      bit_offset: 9
      bit_width: 1
      description: SOF
    - !Field
      name: RESET
      bit_offset: 10
      bit_width: 1
      description: RESET
    - !Field
      name: SUSP
      bit_offset: 11
      bit_width: 1
      description: SUSP
    - !Field
      name: WKUP
      bit_offset: 12
      bit_width: 1
      description: WKUP
    - !Field
      name: ERR
      bit_offset: 13
      bit_width: 1
      description: ERR
    - !Field
      name: PMAOVR
      bit_offset: 14
      bit_width: 1
      description: PMAOVR
    - !Field
      name: CTR
      bit_offset: 15
      bit_width: 1
      description: CTR
  - !Register
    name: FNR
    addr: 0x48
    size_bits: 32
    description: USB frame number register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FN
      bit_offset: 0
      bit_width: 11
      description: FN
    - !Field
      name: LSOF
      bit_offset: 11
      bit_width: 2
      description: LSOF
    - !Field
      name: LCK
      bit_offset: 13
      bit_width: 1
      description: LCK
    - !Field
      name: RXDM
      bit_offset: 14
      bit_width: 1
      description: RXDM
    - !Field
      name: RXDP
      bit_offset: 15
      bit_width: 1
      description: RXDP
  - !Register
    name: DADDR
    addr: 0x4c
    size_bits: 32
    description: USB device address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD
      bit_offset: 0
      bit_width: 7
      description: ADD
    - !Field
      name: EF
      bit_offset: 7
      bit_width: 1
      description: EF
  - !Register
    name: BTABLE
    addr: 0x50
    size_bits: 32
    description: Buffer table address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BTABLE
      bit_offset: 3
      bit_width: 13
      description: BTABLE
- !Module
  name: CRS
  description: CRS
  base_addr: 0x40002000
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: CRS control register
    reset_value: 0x4000
    fields:
    - !Field
      name: SYNCOKIE
      bit_offset: 0
      bit_width: 1
      description: SYNC event OK interrupt    enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYNCWARNIE
      bit_offset: 1
      bit_width: 1
      description: SYNC warning interrupt   enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERRIE
      bit_offset: 2
      bit_width: 1
      description: Synchronization or trimming error  interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESYNCIE
      bit_offset: 3
      bit_width: 1
      description: Expected SYNC interrupt   enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CEN
      bit_offset: 5
      bit_width: 1
      description: Frequency error counter enable This bit     enables the oscillator
        clock for the frequency error    counter. When this bit is set, the CRS_CFGR
        register    is write-protected and cannot be               modified.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUTOTRIMEN
      bit_offset: 6
      bit_width: 1
      description: 'Automatic trimming enable This bit   enables the automatic hardware
        adjustment of TRIM    bits according to the measured frequency error   between
        two SYNC events. If this bit is set, the TRIM               bits are read-only.
        The TRIM value can be adjusted by               hardware by one or two steps
        at a time, depending on               the measured frequency error value.
        Refer to               Section7.3.4: Frequency error evaluation and               automatic
        trimming for more details.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWSYNC
      bit_offset: 7
      bit_width: 1
      description: Generate software SYNC event This bit is               set by software
        in order to generate a software SYNC               event. It is automatically
        cleared by               hardware.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRIM
      bit_offset: 8
      bit_width: 7
      description: HSI48 oscillator smooth trimming These               bits provide
        a user-programmable trimming value to               the HSI48 oscillator.
        They can be programmed to               adjust to variations in voltage and
        temperature that               influence the frequency of the HSI48. The default               value
        is 32, which corresponds to the middle of the               trimming interval.
        The trimming step is around 67 kHz               between two consecutive TRIM
        steps. A higher TRIM               value corresponds to a higher output frequency.
        When               the AUTOTRIMEN bit is set, this field is controlled               by
        hardware and is read-only.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CFGR
    addr: 0x4
    size_bits: 32
    description: This register can be written only when the           frequency error
      counter is disabled (CEN bit is cleared           in CRS_CR). When the counter
      is enabled, this register is           write-protected.
    read_allowed: true
    write_allowed: true
    reset_value: 0x2022bb7f
    fields:
    - !Field
      name: RELOAD
      bit_offset: 0
      bit_width: 16
      description: 'Counter reload value RELOAD is the value   to be loaded in the
        frequency error counter with each   SYNC event. Refer to Section7.3.3: Frequency
        error  measurement for more details about counter               behavior.'
    - !Field
      name: FELIM
      bit_offset: 16
      bit_width: 8
      description: 'Frequency error limit FELIM contains the   value to be used to
        evaluate the captured frequency error value latched in the FECAP[15:0] bits
        of the   CRS_ISR register. Refer to Section7.3.4: Frequency               error
        evaluation and automatic trimming for more               details about FECAP
        evaluation.'
    - !Field
      name: SYNCDIV
      bit_offset: 24
      bit_width: 3
      description: SYNC divider These bits are set and     cleared by software to
        control the division factor of   the SYNC signal.
    - !Field
      name: SYNCSRC
      bit_offset: 28
      bit_width: 2
      description: 'SYNC signal source selection These bits      are set and cleared
        by software to select the SYNC  signal source. Note: When using USB LPM (Link
        Power  Management) and the device is in Sleep mode, the               periodic
        USB SOF will not be generated by the host.               No SYNC signal will
        therefore be provided to the CRS               to calibrate the HSI48 on the
        run. To guarantee the               required clock precision after waking
        up from Sleep               mode, the LSE or reference clock on the GPIOs
        should               be used as SYNC signal.'
    - !Field
      name: SYNCPOL
      bit_offset: 31
      bit_width: 1
      description: SYNC polarity selection This bit is set  and cleared by software
        to select the input polarity   for the SYNC signal source.
  - !Register
    name: ISR
    addr: 0x8
    size_bits: 32
    description: CRS interrupt and status    register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SYNCOKF
      bit_offset: 0
      bit_width: 1
      description: SYNC event OK flag This flag is set by  hardware when the measured
        frequency error is smaller   than FELIM * 3. This means that either no adjustment   of
        the TRIM value is needed or that an adjustment by               one trimming
        step is enough to compensate the               frequency error. An interrupt
        is generated if the               SYNCOKIE bit is set in the CRS_CR register.
        It is               cleared by software by setting the SYNCOKC bit in the               CRS_ICR
        register.
    - !Field
      name: SYNCWARNF
      bit_offset: 1
      bit_width: 1
      description: SYNC warning flag This flag is set by  hardware when the measured
        frequency error is greater than or equal to FELIM * 3, but smaller than FELIM
        *   128. This means that to compensate the frequency               error,
        the TRIM value must be adjusted by two steps               or more. An interrupt
        is generated if the SYNCWARNIE               bit is set in the CRS_CR register.
        It is cleared by               software by setting the SYNCWARNC bit in the
        CRS_ICR               register.
    - !Field
      name: ERRF
      bit_offset: 2
      bit_width: 1
      description: Error flag This flag is set by hardware     in case of any synchronization
        or trimming error. It    is the logical OR of the TRIMOVF, SYNCMISS and SYNCERR
        bits. An interrupt is generated if the ERRIE               bit is set in the
        CRS_CR register. It is cleared by               software in reaction to setting
        the ERRC bit in the               CRS_ICR register, which clears the TRIMOVF,
        SYNCMISS               and SYNCERR bits.
    - !Field
      name: ESYNCF
      bit_offset: 3
      bit_width: 1
      description: Expected SYNC flag This flag is set by    hardware when the frequency
        error counter reached a    zero value. An interrupt is generated if the ESYNCIE
        bit is set in the CRS_CR register. It is cleared by               software
        by setting the ESYNCC bit in the CRS_ICR               register.
    - !Field
      name: SYNCERR
      bit_offset: 8
      bit_width: 1
      description: SYNC error This flag is set by hardware   when the SYNC pulse arrives
        before the ESYNC event    and the measured frequency error is greater than
        or   equal to FELIM * 128. This means that the frequency               error
        is too big (internal frequency too low) to be               compensated by
        adjusting the TRIM value, and that               some other action should
        be taken. An interrupt is               generated if the ERRIE bit is set
        in the CRS_CR               register. It is cleared by software by setting
        the               ERRC bit in the CRS_ICR register.
    - !Field
      name: SYNCMISS
      bit_offset: 9
      bit_width: 1
      description: SYNC missed This flag is set by hardware  when the frequency error
        counter reached value FELIM * 128 and no SYNC was detected, meaning either
        that a  SYNC pulse was missed or that the frequency error is               too
        big (internal frequency too high) to be               compensated by adjusting
        the TRIM value, and that               some other action should be taken.
        At this point, the               frequency error counter is stopped (waiting
        for a               next SYNC) and an interrupt is generated if the ERRIE               bit
        is set in the CRS_CR register. It is cleared by               software by
        setting the ERRC bit in the CRS_ICR               register.
    - !Field
      name: TRIMOVF
      bit_offset: 10
      bit_width: 1
      description: Trimming overflow or underflow This flag is set by hardware when
        the automatic trimming tries to over- or under-flow the TRIM value. An interrupt  is
        generated if the ERRIE bit is set in the CRS_CR               register. It
        is cleared by software by setting the               ERRC bit in the CRS_ICR
        register.
    - !Field
      name: FEDIR
      bit_offset: 15
      bit_width: 1
      description: Frequency error direction FEDIR is the  counting direction of the
        frequency error counter   latched in the time of the last SYNC event. It shows  whether
        the actual frequency is below or above the               target.
    - !Field
      name: FECAP
      bit_offset: 16
      bit_width: 16
      description: 'Frequency error capture FECAP is the frequency error counter value
        latched in the time ofthe last SYNC event. Refer to Section7.3.4: Frequency
        error evaluation and automatic trimming for more               details about
        FECAP usage.'
  - !Register
    name: ICR
    addr: 0xc
    size_bits: 32
    description: CRS interrupt flag clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYNCOKC
      bit_offset: 0
      bit_width: 1
      description: SYNC event OK clear flag Writing 1 to this bit clears the SYNCOKF
        flag in the CRS_ISR  register.
    - !Field
      name: SYNCWARNC
      bit_offset: 1
      bit_width: 1
      description: SYNC warning clear flag Writing 1 to this bit clears the SYNCWARNF
        flag in the CRS_ISR  register.
    - !Field
      name: ERRC
      bit_offset: 2
      bit_width: 1
      description: Error clear flag Writing 1 to this bit   clears TRIMOVF, SYNCMISS
        and SYNCERR bits and  consequently also the ERRF flag in the CRS_ISR  register.
    - !Field
      name: ESYNCC
      bit_offset: 3
      bit_width: 1
      description: Expected SYNC clear flag Writing 1 to this bit clears the ESYNCF
        flag in the CRS_ISR   register.
