<stg><name>load_a13</name>


<trans_list>

<trans id="21" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_nxt, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln31 = br void

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %k = phi i2 %add_ln31, void %.split, i2 0, void

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln31 = add i2 %k, i2 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln31 = icmp_eq  i2 %k, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln31 = br i1 %icmp_ln31, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="2">
<![CDATA[
.split:0 %k_cast = zext i2 %k

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %A_0_addr = getelementptr i32 %A_0, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="A_0_addr"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="2">
<![CDATA[
.split:3 %A_0_load = load i2 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="2">
<![CDATA[
.split:3 %A_0_load = load i2 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:4 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %A_nxt, i32 %A_0_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
.split:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0">
<![CDATA[
:0 %ret_ln35 = ret

]]></Node>
<StgValue><ssdm name="ret_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="30" name="A_nxt" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="A_nxt"/></StgValue>
</port>
<port id="31" name="A_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="33" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="32" toId="5">
</dataflow>
<dataflow id="34" from="A_nxt" to="specinterface_ln0" fromId="30" toId="5">
</dataflow>
<dataflow id="36" from="ap_fifo_str" to="specinterface_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="39" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="41" from="p_str" to="specinterface_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="42" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="43" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="44" from="p_str" to="specinterface_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="45" from="p_str" to="specinterface_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="46" from="p_str" to="specinterface_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="49" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="5">
</dataflow>
<dataflow id="52" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="5">
</dataflow>
<dataflow id="53" from="p_str" to="specinterface_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="54" from="p_str" to="specinterface_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="55" from="add_ln31" to="k" fromId="8" toId="7">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="56" from="br_ln0" to="k" fromId="19" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="58" from="StgValue_57" to="k" fromId="57" toId="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="59" from="br_ln31" to="k" fromId="6" toId="7">
</dataflow>
<dataflow id="60" from="k" to="add_ln31" fromId="7" toId="8">
</dataflow>
<dataflow id="62" from="StgValue_61" to="add_ln31" fromId="61" toId="8">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specpipeline_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specpipeline_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="71" from="p_str" to="specpipeline_ln0" fromId="40" toId="9">
</dataflow>
<dataflow id="72" from="k" to="icmp_ln31" fromId="7" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_73" to="icmp_ln31" fromId="73" toId="10">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="75" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_77" to="empty" fromId="77" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_77" to="empty" fromId="77" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_77" to="empty" fromId="77" toId="11">
</dataflow>
<dataflow id="81" from="icmp_ln31" to="br_ln31" fromId="10" toId="12">
</dataflow>
<dataflow id="82" from="k" to="k_cast" fromId="7" toId="13">
</dataflow>
<dataflow id="83" from="A_0" to="A_0_addr" fromId="31" toId="14">
</dataflow>
<dataflow id="85" from="StgValue_84" to="A_0_addr" fromId="84" toId="14">
</dataflow>
<dataflow id="86" from="k_cast" to="A_0_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="87" from="A_0_addr" to="A_0_load" fromId="14" toId="15">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="88" toId="16">
</dataflow>
<dataflow id="91" from="empty_0" to="specloopname_ln31" fromId="90" toId="16">
</dataflow>
<dataflow id="92" from="A_0_addr" to="A_0_load" fromId="14" toId="17">
</dataflow>
<dataflow id="94" from="_ssdm_op_Write.ap_fifo.volatile.floatP0A" to="write_ln174" fromId="93" toId="18">
</dataflow>
<dataflow id="95" from="A_nxt" to="write_ln174" fromId="30" toId="18">
</dataflow>
<dataflow id="96" from="A_0_load" to="write_ln174" fromId="17" toId="18">
</dataflow>
<dataflow id="97" from="icmp_ln31" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="98" from="icmp_ln31" to="StgValue_3" fromId="10" toId="3">
</dataflow>
</dataflows>


</stg>
