Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Nov 25 22:02:18 2023
| Host         : OptiPlex7090 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clk_div_in/count_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_div_in/count_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.854        0.000                      0                  294        0.070        0.000                      0                  294        3.000        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_wiz_0_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 5.991}      11.982          83.456          
  clkfbout_clk_wiz_0         {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0               3.854        0.000                      0                  294        0.070        0.000                      0                  294        5.491        0.000                       0                   123  
  clkfbout_clk_wiz_0                                                                                                                                                          37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_inst/inst/clk_in1
  To Clock:  clk_wiz_0_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.972ns  (logic 2.637ns (33.077%)  route 5.335ns (66.923%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 9.059 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620    -2.401    vga_out_inst/clk_out1
    SLICE_X64Y79         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=38, routed)          0.976    -0.970    vga_out_inst/curr_x_reg[10]_0[1]
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    -0.846 r  vga_out_inst/g[2]_i_31/O
                         net (fo=1, routed)           0.000    -0.846    vga_out_inst/g[2]_i_31_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.206 r  vga_out_inst/g_reg[2]_i_13/O[3]
                         net (fo=16, routed)          0.803     0.597    drawcon_inst/g[2]_i_12_0[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I2_O)        0.332     0.929 r  drawcon_inst/g_reg[2]_i_23/O
                         net (fo=1, routed)           0.820     1.749    drawcon_inst/g_reg[2]_i_23_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.326     2.075 r  drawcon_inst/g[2]_i_11/O
                         net (fo=1, routed)           0.000     2.075    drawcon_inst/g[2]_i_11_n_0
    SLICE_X64Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     2.287 r  drawcon_inst/g_reg[2]_i_6/O
                         net (fo=3, routed)           0.966     3.253    drawcon_inst/g_reg[2]_i_6_n_0
    SLICE_X66Y89         LUT5 (Prop_lut5_I0_O)        0.299     3.552 r  drawcon_inst/r[3]_i_12/O
                         net (fo=2, routed)           0.717     4.270    drawcon_inst/r[3]_i_12_n_0
    SLICE_X66Y83         LUT5 (Prop_lut5_I1_O)        0.124     4.394 f  drawcon_inst/r[3]_i_4/O
                         net (fo=5, routed)           1.053     5.447    drawcon_inst/r[3]_i_4_n_0
    SLICE_X68Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.571 r  drawcon_inst/b[3]_i_1/O
                         net (fo=1, routed)           0.000     5.571    drawcon_inst/b[3]_i_1_n_0
    SLICE_X68Y87         FDRE                                         r  drawcon_inst/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.508     9.059    drawcon_inst/clk_out1
    SLICE_X68Y87         FDRE                                         r  drawcon_inst/b_reg[3]/C
                         clock pessimism              0.489     9.548    
                         clock uncertainty           -0.154     9.394    
    SLICE_X68Y87         FDRE (Setup_fdre_C_D)        0.031     9.425    drawcon_inst/b_reg[3]
  -------------------------------------------------------------------
                         required time                          9.425    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.918ns  (logic 2.637ns (33.303%)  route 5.281ns (66.697%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 9.059 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620    -2.401    vga_out_inst/clk_out1
    SLICE_X64Y79         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=38, routed)          0.976    -0.970    vga_out_inst/curr_x_reg[10]_0[1]
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    -0.846 r  vga_out_inst/g[2]_i_31/O
                         net (fo=1, routed)           0.000    -0.846    vga_out_inst/g[2]_i_31_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.206 r  vga_out_inst/g_reg[2]_i_13/O[3]
                         net (fo=16, routed)          0.803     0.597    drawcon_inst/g[2]_i_12_0[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I2_O)        0.332     0.929 r  drawcon_inst/g_reg[2]_i_23/O
                         net (fo=1, routed)           0.820     1.749    drawcon_inst/g_reg[2]_i_23_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.326     2.075 r  drawcon_inst/g[2]_i_11/O
                         net (fo=1, routed)           0.000     2.075    drawcon_inst/g[2]_i_11_n_0
    SLICE_X64Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     2.287 r  drawcon_inst/g_reg[2]_i_6/O
                         net (fo=3, routed)           0.966     3.253    drawcon_inst/g_reg[2]_i_6_n_0
    SLICE_X66Y89         LUT5 (Prop_lut5_I0_O)        0.299     3.552 r  drawcon_inst/r[3]_i_12/O
                         net (fo=2, routed)           0.717     4.270    drawcon_inst/r[3]_i_12_n_0
    SLICE_X66Y83         LUT5 (Prop_lut5_I1_O)        0.124     4.394 f  drawcon_inst/r[3]_i_4/O
                         net (fo=5, routed)           0.999     5.393    drawcon_inst/r[3]_i_4_n_0
    SLICE_X68Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.517 r  drawcon_inst/b[2]_i_1/O
                         net (fo=1, routed)           0.000     5.517    drawcon_inst/b[2]_i_1_n_0
    SLICE_X68Y87         FDRE                                         r  drawcon_inst/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.508     9.059    drawcon_inst/clk_out1
    SLICE_X68Y87         FDRE                                         r  drawcon_inst/b_reg[2]/C
                         clock pessimism              0.489     9.548    
                         clock uncertainty           -0.154     9.394    
    SLICE_X68Y87         FDRE (Setup_fdre_C_D)        0.029     9.423    drawcon_inst/b_reg[2]
  -------------------------------------------------------------------
                         required time                          9.423    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.918ns  (logic 2.637ns (33.305%)  route 5.281ns (66.695%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 9.059 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620    -2.401    vga_out_inst/clk_out1
    SLICE_X64Y79         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=38, routed)          0.976    -0.970    vga_out_inst/curr_x_reg[10]_0[1]
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    -0.846 r  vga_out_inst/g[2]_i_31/O
                         net (fo=1, routed)           0.000    -0.846    vga_out_inst/g[2]_i_31_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.206 r  vga_out_inst/g_reg[2]_i_13/O[3]
                         net (fo=16, routed)          0.803     0.597    drawcon_inst/g[2]_i_12_0[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I2_O)        0.332     0.929 r  drawcon_inst/g_reg[2]_i_23/O
                         net (fo=1, routed)           0.820     1.749    drawcon_inst/g_reg[2]_i_23_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.326     2.075 r  drawcon_inst/g[2]_i_11/O
                         net (fo=1, routed)           0.000     2.075    drawcon_inst/g[2]_i_11_n_0
    SLICE_X64Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     2.287 r  drawcon_inst/g_reg[2]_i_6/O
                         net (fo=3, routed)           0.966     3.253    drawcon_inst/g_reg[2]_i_6_n_0
    SLICE_X66Y89         LUT5 (Prop_lut5_I0_O)        0.299     3.552 r  drawcon_inst/r[3]_i_12/O
                         net (fo=2, routed)           0.717     4.270    drawcon_inst/r[3]_i_12_n_0
    SLICE_X66Y83         LUT5 (Prop_lut5_I1_O)        0.124     4.394 f  drawcon_inst/r[3]_i_4/O
                         net (fo=5, routed)           0.999     5.392    drawcon_inst/r[3]_i_4_n_0
    SLICE_X69Y87         LUT6 (Prop_lut6_I2_O)        0.124     5.516 r  drawcon_inst/r[3]_i_1/O
                         net (fo=1, routed)           0.000     5.516    drawcon_inst/r[3]_i_1_n_0
    SLICE_X69Y87         FDRE                                         r  drawcon_inst/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.508     9.059    drawcon_inst/clk_out1
    SLICE_X69Y87         FDRE                                         r  drawcon_inst/r_reg[3]/C
                         clock pessimism              0.489     9.548    
                         clock uncertainty           -0.154     9.394    
    SLICE_X69Y87         FDRE (Setup_fdre_C_D)        0.031     9.425    drawcon_inst/r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.425    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 2.637ns (34.073%)  route 5.102ns (65.927%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 9.059 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620    -2.401    vga_out_inst/clk_out1
    SLICE_X64Y79         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=38, routed)          0.976    -0.970    vga_out_inst/curr_x_reg[10]_0[1]
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    -0.846 r  vga_out_inst/g[2]_i_31/O
                         net (fo=1, routed)           0.000    -0.846    vga_out_inst/g[2]_i_31_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.206 r  vga_out_inst/g_reg[2]_i_13/O[3]
                         net (fo=16, routed)          0.803     0.597    drawcon_inst/g[2]_i_12_0[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I2_O)        0.332     0.929 r  drawcon_inst/g_reg[2]_i_23/O
                         net (fo=1, routed)           0.820     1.749    drawcon_inst/g_reg[2]_i_23_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.326     2.075 r  drawcon_inst/g[2]_i_11/O
                         net (fo=1, routed)           0.000     2.075    drawcon_inst/g[2]_i_11_n_0
    SLICE_X64Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     2.287 r  drawcon_inst/g_reg[2]_i_6/O
                         net (fo=3, routed)           0.966     3.253    drawcon_inst/g_reg[2]_i_6_n_0
    SLICE_X66Y89         LUT5 (Prop_lut5_I0_O)        0.299     3.552 r  drawcon_inst/r[3]_i_12/O
                         net (fo=2, routed)           0.717     4.270    drawcon_inst/r[3]_i_12_n_0
    SLICE_X66Y83         LUT5 (Prop_lut5_I1_O)        0.124     4.394 f  drawcon_inst/r[3]_i_4/O
                         net (fo=5, routed)           0.820     5.214    drawcon_inst/r[3]_i_4_n_0
    SLICE_X69Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.338 r  drawcon_inst/r[1]_i_1/O
                         net (fo=1, routed)           0.000     5.338    drawcon_inst/r[1]_i_1_n_0
    SLICE_X69Y87         FDRE                                         r  drawcon_inst/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.508     9.059    drawcon_inst/clk_out1
    SLICE_X69Y87         FDRE                                         r  drawcon_inst/r_reg[1]/C
                         clock pessimism              0.489     9.548    
                         clock uncertainty           -0.154     9.394    
    SLICE_X69Y87         FDRE (Setup_fdre_C_D)        0.031     9.425    drawcon_inst/r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.425    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.697ns  (logic 2.637ns (34.261%)  route 5.060ns (65.739%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 9.060 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620    -2.401    vga_out_inst/clk_out1
    SLICE_X64Y79         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=38, routed)          0.976    -0.970    vga_out_inst/curr_x_reg[10]_0[1]
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    -0.846 r  vga_out_inst/g[2]_i_31/O
                         net (fo=1, routed)           0.000    -0.846    vga_out_inst/g[2]_i_31_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.206 r  vga_out_inst/g_reg[2]_i_13/O[3]
                         net (fo=16, routed)          0.803     0.597    drawcon_inst/g[2]_i_12_0[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I2_O)        0.332     0.929 r  drawcon_inst/g_reg[2]_i_23/O
                         net (fo=1, routed)           0.820     1.749    drawcon_inst/g_reg[2]_i_23_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.326     2.075 r  drawcon_inst/g[2]_i_11/O
                         net (fo=1, routed)           0.000     2.075    drawcon_inst/g[2]_i_11_n_0
    SLICE_X64Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     2.287 r  drawcon_inst/g_reg[2]_i_6/O
                         net (fo=3, routed)           0.966     3.253    drawcon_inst/g_reg[2]_i_6_n_0
    SLICE_X66Y89         LUT5 (Prop_lut5_I0_O)        0.299     3.552 r  drawcon_inst/r[3]_i_12/O
                         net (fo=2, routed)           0.720     4.273    drawcon_inst/r[3]_i_12_n_0
    SLICE_X66Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.397 r  drawcon_inst/g[3]_i_3/O
                         net (fo=3, routed)           0.774     5.171    drawcon_inst/g[3]_i_3_n_0
    SLICE_X68Y88         LUT6 (Prop_lut6_I4_O)        0.124     5.295 r  drawcon_inst/g[3]_i_1/O
                         net (fo=1, routed)           0.000     5.295    drawcon_inst/g[3]_i_1_n_0
    SLICE_X68Y88         FDRE                                         r  drawcon_inst/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.509     9.060    drawcon_inst/clk_out1
    SLICE_X68Y88         FDRE                                         r  drawcon_inst/g_reg[3]/C
                         clock pessimism              0.489     9.549    
                         clock uncertainty           -0.154     9.395    
    SLICE_X68Y88         FDRE (Setup_fdre_C_D)        0.031     9.426    drawcon_inst/g_reg[3]
  -------------------------------------------------------------------
                         required time                          9.426    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 2.637ns (34.862%)  route 4.927ns (65.138%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 9.060 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620    -2.401    vga_out_inst/clk_out1
    SLICE_X64Y79         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=38, routed)          0.976    -0.970    vga_out_inst/curr_x_reg[10]_0[1]
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    -0.846 r  vga_out_inst/g[2]_i_31/O
                         net (fo=1, routed)           0.000    -0.846    vga_out_inst/g[2]_i_31_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.206 r  vga_out_inst/g_reg[2]_i_13/O[3]
                         net (fo=16, routed)          0.803     0.597    drawcon_inst/g[2]_i_12_0[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I2_O)        0.332     0.929 r  drawcon_inst/g_reg[2]_i_23/O
                         net (fo=1, routed)           0.820     1.749    drawcon_inst/g_reg[2]_i_23_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.326     2.075 r  drawcon_inst/g[2]_i_11/O
                         net (fo=1, routed)           0.000     2.075    drawcon_inst/g[2]_i_11_n_0
    SLICE_X64Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     2.287 r  drawcon_inst/g_reg[2]_i_6/O
                         net (fo=3, routed)           0.966     3.253    drawcon_inst/g_reg[2]_i_6_n_0
    SLICE_X66Y89         LUT5 (Prop_lut5_I0_O)        0.299     3.552 r  drawcon_inst/r[3]_i_12/O
                         net (fo=2, routed)           0.720     4.273    drawcon_inst/r[3]_i_12_n_0
    SLICE_X66Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.397 r  drawcon_inst/g[3]_i_3/O
                         net (fo=3, routed)           0.642     5.039    drawcon_inst/g[3]_i_3_n_0
    SLICE_X68Y88         LUT6 (Prop_lut6_I3_O)        0.124     5.163 r  drawcon_inst/g[2]_i_1/O
                         net (fo=1, routed)           0.000     5.163    drawcon_inst/g[2]_i_1_n_0
    SLICE_X68Y88         FDRE                                         r  drawcon_inst/g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.509     9.060    drawcon_inst/clk_out1
    SLICE_X68Y88         FDRE                                         r  drawcon_inst/g_reg[2]/C
                         clock pessimism              0.489     9.549    
                         clock uncertainty           -0.154     9.395    
    SLICE_X68Y88         FDRE (Setup_fdre_C_D)        0.031     9.426    drawcon_inst/g_reg[2]
  -------------------------------------------------------------------
                         required time                          9.426    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 2.637ns (34.880%)  route 4.923ns (65.120%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 9.060 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620    -2.401    vga_out_inst/clk_out1
    SLICE_X64Y79         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=38, routed)          0.976    -0.970    vga_out_inst/curr_x_reg[10]_0[1]
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    -0.846 r  vga_out_inst/g[2]_i_31/O
                         net (fo=1, routed)           0.000    -0.846    vga_out_inst/g[2]_i_31_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.206 r  vga_out_inst/g_reg[2]_i_13/O[3]
                         net (fo=16, routed)          0.803     0.597    drawcon_inst/g[2]_i_12_0[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I2_O)        0.332     0.929 r  drawcon_inst/g_reg[2]_i_23/O
                         net (fo=1, routed)           0.820     1.749    drawcon_inst/g_reg[2]_i_23_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.326     2.075 r  drawcon_inst/g[2]_i_11/O
                         net (fo=1, routed)           0.000     2.075    drawcon_inst/g[2]_i_11_n_0
    SLICE_X64Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     2.287 r  drawcon_inst/g_reg[2]_i_6/O
                         net (fo=3, routed)           0.966     3.253    drawcon_inst/g_reg[2]_i_6_n_0
    SLICE_X66Y89         LUT5 (Prop_lut5_I0_O)        0.299     3.552 r  drawcon_inst/r[3]_i_12/O
                         net (fo=2, routed)           0.720     4.273    drawcon_inst/r[3]_i_12_n_0
    SLICE_X66Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.397 r  drawcon_inst/g[3]_i_3/O
                         net (fo=3, routed)           0.638     5.035    drawcon_inst/g[3]_i_3_n_0
    SLICE_X68Y88         LUT6 (Prop_lut6_I2_O)        0.124     5.159 r  drawcon_inst/g[0]_i_1/O
                         net (fo=1, routed)           0.000     5.159    drawcon_inst/g[0]_i_1_n_0
    SLICE_X68Y88         FDRE                                         r  drawcon_inst/g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.509     9.060    drawcon_inst/clk_out1
    SLICE_X68Y88         FDRE                                         r  drawcon_inst/g_reg[0]/C
                         clock pessimism              0.489     9.549    
                         clock uncertainty           -0.154     9.395    
    SLICE_X68Y88         FDRE (Setup_fdre_C_D)        0.029     9.424    drawcon_inst/g_reg[0]
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 2.558ns (34.180%)  route 4.926ns (65.820%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 9.059 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620    -2.401    vga_out_inst/clk_out1
    SLICE_X64Y79         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=38, routed)          1.503    -0.443    vga_out_inst/curr_x_reg[10]_0[1]
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124    -0.319 r  vga_out_inst/r[3]_i_91/O
                         net (fo=1, routed)           0.000    -0.319    vga_out_inst/r[3]_i_91_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.259 r  vga_out_inst/r_reg[3]_i_42/O[2]
                         net (fo=16, routed)          1.030     1.289    drawcon_inst/r_reg[3]_i_20_0[1]
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.301     1.590 r  drawcon_inst/r[3]_i_58/O
                         net (fo=1, routed)           0.000     1.590    drawcon_inst/r[3]_i_58_n_0
    SLICE_X62Y86         MUXF7 (Prop_muxf7_I1_O)      0.214     1.804 r  drawcon_inst/r_reg[3]_i_26/O
                         net (fo=1, routed)           0.000     1.804    drawcon_inst/r_reg[3]_i_26_n_0
    SLICE_X62Y86         MUXF8 (Prop_muxf8_I1_O)      0.088     1.892 r  drawcon_inst/r_reg[3]_i_11/O
                         net (fo=2, routed)           0.837     2.729    drawcon_inst/r_reg[3]_i_11_n_0
    SLICE_X65Y87         LUT5 (Prop_lut5_I1_O)        0.319     3.048 f  drawcon_inst/b[3]_i_3/O
                         net (fo=4, routed)           0.974     4.022    drawcon_inst/b[3]_i_3_n_0
    SLICE_X68Y86         LUT5 (Prop_lut5_I4_O)        0.152     4.174 r  drawcon_inst/b[1]_i_3/O
                         net (fo=1, routed)           0.582     4.757    drawcon_inst/b[1]_i_3_n_0
    SLICE_X68Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.083 r  drawcon_inst/b[1]_i_1/O
                         net (fo=1, routed)           0.000     5.083    drawcon_inst/b[1]_i_1_n_0
    SLICE_X68Y87         FDRE                                         r  drawcon_inst/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.508     9.059    drawcon_inst/clk_out1
    SLICE_X68Y87         FDRE                                         r  drawcon_inst/b_reg[1]/C
                         clock pessimism              0.489     9.548    
                         clock uncertainty           -0.154     9.394    
    SLICE_X68Y87         FDRE (Setup_fdre_C_D)        0.031     9.425    drawcon_inst/b_reg[1]
  -------------------------------------------------------------------
                         required time                          9.425    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_idx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 1.954ns (28.187%)  route 4.978ns (71.813%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 9.057 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620    -2.401    vga_out_inst/clk_out1
    SLICE_X64Y79         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=38, routed)          1.210    -0.735    vga_out_inst/curr_x_reg[10]_0[1]
    SLICE_X60Y85         LUT2 (Prop_lut2_I0_O)        0.124    -0.611 r  vga_out_inst/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    -0.611    drawcon_inst/pacman_sprite_idx7_inferred__0/i__carry__0_1[0]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.098 r  drawcon_inst/pacman_sprite_idx7_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.098    drawcon_inst/pacman_sprite_idx7_inferred__0/i__carry_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.059 r  drawcon_inst/pacman_sprite_idx7_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           1.584     1.642    drawcon_inst/pacman_sprite_idx712_in
    SLICE_X68Y86         LUT4 (Prop_lut4_I2_O)        0.332     1.974 r  drawcon_inst/b[3]_i_2/O
                         net (fo=8, routed)           0.685     2.659    drawcon_inst/b[3]_i_2_n_0
    SLICE_X68Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.783 f  drawcon_inst/ghost_4_sprite_idx[6]_i_5/O
                         net (fo=4, routed)           0.362     3.145    drawcon_inst/ghost_4_sprite_idx[6]_i_5_n_0
    SLICE_X69Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.269 r  drawcon_inst/r[3]_i_6/O
                         net (fo=6, routed)           0.484     3.754    drawcon_inst/r[3]_i_6_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     3.878 r  drawcon_inst/ghost_2_sprite_idx[6]_i_1/O
                         net (fo=8, routed)           0.653     4.531    drawcon_inst/ghost_2_sprite_idx
    SLICE_X63Y86         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.506     9.057    drawcon_inst/clk_out1
    SLICE_X63Y86         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[2]/C
                         clock pessimism              0.489     9.546    
                         clock uncertainty           -0.154     9.392    
    SLICE_X63Y86         FDRE (Setup_fdre_C_CE)      -0.205     9.187    drawcon_inst/ghost_2_sprite_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_idx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 1.954ns (28.717%)  route 4.850ns (71.283%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 9.057 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.620    -2.401    vga_out_inst/clk_out1
    SLICE_X64Y79         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.945 f  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=38, routed)          1.210    -0.735    vga_out_inst/curr_x_reg[10]_0[1]
    SLICE_X60Y85         LUT2 (Prop_lut2_I0_O)        0.124    -0.611 r  vga_out_inst/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    -0.611    drawcon_inst/pacman_sprite_idx7_inferred__0/i__carry__0_1[0]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.098 r  drawcon_inst/pacman_sprite_idx7_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.098    drawcon_inst/pacman_sprite_idx7_inferred__0/i__carry_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.059 r  drawcon_inst/pacman_sprite_idx7_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           1.584     1.642    drawcon_inst/pacman_sprite_idx712_in
    SLICE_X68Y86         LUT4 (Prop_lut4_I2_O)        0.332     1.974 r  drawcon_inst/b[3]_i_2/O
                         net (fo=8, routed)           0.685     2.659    drawcon_inst/b[3]_i_2_n_0
    SLICE_X68Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.783 f  drawcon_inst/ghost_4_sprite_idx[6]_i_5/O
                         net (fo=4, routed)           0.362     3.145    drawcon_inst/ghost_4_sprite_idx[6]_i_5_n_0
    SLICE_X69Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.269 r  drawcon_inst/r[3]_i_6/O
                         net (fo=6, routed)           0.484     3.754    drawcon_inst/r[3]_i_6_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     3.878 r  drawcon_inst/ghost_2_sprite_idx[6]_i_1/O
                         net (fo=8, routed)           0.525     4.403    drawcon_inst/ghost_2_sprite_idx
    SLICE_X62Y85         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.506     9.057    drawcon_inst/clk_out1
    SLICE_X62Y85         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[0]/C
                         clock pessimism              0.489     9.546    
                         clock uncertainty           -0.154     9.392    
    SLICE_X62Y85         FDRE (Setup_fdre_C_CE)      -0.169     9.223    drawcon_inst/ghost_2_sprite_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                  4.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_1_sprite_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.991%)  route 0.166ns (54.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.558    -0.856    drawcon_inst/clk_out1
    SLICE_X63Y78         FDRE                                         r  drawcon_inst/ghost_1_sprite_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  drawcon_inst/ghost_1_sprite_idx_reg[0]/Q
                         net (fo=2, routed)           0.166    -0.549    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y15         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.866    -1.244    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.802    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.619    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 drawcon_inst/map_idx_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.287%)  route 0.201ns (58.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.585    -0.829    drawcon_inst/clk_out1
    SLICE_X72Y78         FDRE                                         r  drawcon_inst/map_idx_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.688 r  drawcon_inst/map_idx_y_reg[0]/Q
                         net (fo=11, routed)          0.201    -0.487    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y30         RAMB18E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.894    -1.216    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.441    -0.775    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.592    drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_1_sprite_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.233%)  route 0.228ns (61.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.558    -0.856    drawcon_inst/clk_out1
    SLICE_X65Y77         FDRE                                         r  drawcon_inst/ghost_1_sprite_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  drawcon_inst/ghost_1_sprite_idx_reg[1]/Q
                         net (fo=2, routed)           0.228    -0.487    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y15         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.866    -1.244    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.463    -0.781    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.598    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_2_sprite_idx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.100%)  route 0.239ns (62.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564    -0.850    drawcon_inst/clk_out1
    SLICE_X65Y85         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  drawcon_inst/ghost_2_sprite_idx_reg[5]/Q
                         net (fo=2, routed)           0.239    -0.470    drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y17         RAMB36E1                                     r  drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.879    -1.231    drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.768    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.585    drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_4_sprite_idx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.100%)  route 0.239ns (62.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.567    -0.847    drawcon_inst/clk_out1
    SLICE_X65Y90         FDRE                                         r  drawcon_inst/ghost_4_sprite_idx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  drawcon_inst/ghost_4_sprite_idx_reg[5]/Q
                         net (fo=2, routed)           0.239    -0.467    drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y18         RAMB36E1                                     r  drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.881    -1.229    drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.766    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.583    drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_4_sprite_idx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.100%)  route 0.239ns (62.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.567    -0.847    drawcon_inst/clk_out1
    SLICE_X65Y90         FDRE                                         r  drawcon_inst/ghost_4_sprite_idx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  drawcon_inst/ghost_4_sprite_idx_reg[5]/Q
                         net (fo=2, routed)           0.239    -0.467    drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y18         RAMB36E1                                     r  drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.880    -1.230    drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.463    -0.767    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.584    drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_2_sprite_idx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.100%)  route 0.239ns (62.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564    -0.850    drawcon_inst/clk_out1
    SLICE_X65Y85         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  drawcon_inst/ghost_2_sprite_idx_reg[5]/Q
                         net (fo=2, routed)           0.239    -0.470    drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y17         RAMB36E1                                     r  drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.876    -1.234    drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.463    -0.771    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.588    drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_1_sprite_idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.828%)  route 0.242ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.558    -0.856    drawcon_inst/clk_out1
    SLICE_X64Y77         FDRE                                         r  drawcon_inst/ghost_1_sprite_idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  drawcon_inst/ghost_1_sprite_idx_reg[4]/Q
                         net (fo=2, routed)           0.242    -0.473    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y15         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.869    -1.241    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.778    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.595    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_1_sprite_idx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.824%)  route 0.242ns (63.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.558    -0.856    drawcon_inst/clk_out1
    SLICE_X64Y77         FDRE                                         r  drawcon_inst/ghost_1_sprite_idx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  drawcon_inst/ghost_1_sprite_idx_reg[6]/Q
                         net (fo=2, routed)           0.242    -0.473    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y15         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.869    -1.241    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.778    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.595    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_1_sprite_idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.828%)  route 0.242ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.558    -0.856    drawcon_inst/clk_out1
    SLICE_X64Y77         FDRE                                         r  drawcon_inst/ghost_1_sprite_idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  drawcon_inst/ghost_1_sprite_idx_reg[4]/Q
                         net (fo=2, routed)           0.242    -0.473    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y15         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.866    -1.244    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.463    -0.781    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.598    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.991 }
Period(ns):         11.982
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X2Y30     drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X2Y30     drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X1Y28     drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X1Y28     drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y17     drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y17     drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y16     drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y16     drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y18     drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y18     drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.982      201.378    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.991       5.491      SLICE_X62Y76     drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y85     drawcon_inst/ghost_2_sprite_idx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y85     drawcon_inst/ghost_2_sprite_idx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y86     drawcon_inst/ghost_2_sprite_idx_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.991       5.491      SLICE_X62Y87     drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y90     drawcon_inst/ghost_4_sprite_idx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y90     drawcon_inst/ghost_4_sprite_idx_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y89     drawcon_inst/ghost_4_sprite_idx_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X65Y90     drawcon_inst/ghost_4_sprite_idx_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X65Y90     drawcon_inst/ghost_4_sprite_idx_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.991       5.491      SLICE_X62Y76     drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y85     drawcon_inst/ghost_2_sprite_idx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y85     drawcon_inst/ghost_2_sprite_idx_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y86     drawcon_inst/ghost_2_sprite_idx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X65Y85     drawcon_inst/ghost_2_sprite_idx_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X65Y85     drawcon_inst/ghost_2_sprite_idx_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X65Y85     drawcon_inst/ghost_2_sprite_idx_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X65Y85     drawcon_inst/ghost_2_sprite_idx_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.991       5.491      SLICE_X62Y87     drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y80     drawcon_inst/ghost_3_sprite_idx_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



