#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Dec  3 13:37:40 2018
# Process ID: 7540
# Current directory: E:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.runs/sobel_filter_2_synth_1
# Command line: vivado.exe -log sobel_filter_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sobel_filter_2.tcl
# Log file: E:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.runs/sobel_filter_2_synth_1/sobel_filter_2.vds
# Journal file: E:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.runs/sobel_filter_2_synth_1\vivado.jou
#-----------------------------------------------------------
source sobel_filter_2.tcl -notrace
Command: synth_design -top sobel_filter_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 460.383 ; gain = 105.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_2' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/synth/sobel_filter_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter.v:12]
INFO: [Synth 8-6157] synthesizing module 'Block_proc' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Block_proc.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc' (1#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/AXIvideo2Mat.v:103]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (2#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Sobel' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Sobel.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Sobel.v:72]
INFO: [Synth 8-6157] synthesizing module 'Filter2D' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:65]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_bkb' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D_k_buf_0_bkb.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_bkb_ram' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D_k_buf_0_bkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D_k_buf_0_bkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_bkb_ram' (3#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D_k_buf_0_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_bkb' (4#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D_k_buf_0_bkb.v:54]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_mux_eOg' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter_mux_eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_mux_eOg' (5#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter_mux_eOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_mac_fYi' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter_mac_fYi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_mac_fYi_DSP48_0' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter_mac_fYi.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_mac_fYi_DSP48_0' (6#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter_mac_fYi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_mac_fYi' (7#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter_mac_fYi.v:34]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_mac_g8j' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter_mac_g8j.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_mac_g8j_DSP48_1' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter_mac_g8j.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_mac_g8j_DSP48_1' (8#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter_mac_g8j.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_mac_g8j' (9#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter_mac_g8j.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1054]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1056]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1128]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1130]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1204]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1206]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1310]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1320]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1324]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1372]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D' (10#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Sobel' (11#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Sobel.v:10]
INFO: [Synth 8-6157] synthesizing module 'Sobel_1' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Sobel_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Sobel_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'Sobel_1' (12#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Sobel_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Mat2AXIvideo.v:63]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Mat2AXIvideo.v:239]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Mat2AXIvideo.v:265]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Mat2AXIvideo.v:291]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Mat2AXIvideo.v:353]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (13#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d2_A' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/fifo_w10_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d2_A_shiftReg' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/fifo_w10_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d2_A_shiftReg' (14#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/fifo_w10_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d2_A' (15#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/fifo_w10_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/fifo_w11_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A_shiftReg' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/fifo_w11_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A_shiftReg' (16#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/fifo_w11_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A' (17#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/fifo_w11_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (18#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (19#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_U0' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/start_for_Sobel_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_U0_shiftReg' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/start_for_Sobel_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_U0_shiftReg' (20#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/start_for_Sobel_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_U0' (21#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/start_for_Sobel_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_1hbi' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/start_for_Sobel_1hbi.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_1hbi_shiftReg' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/start_for_Sobel_1hbi.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_1hbi_shiftReg' (22#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/start_for_Sobel_1hbi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_1hbi' (23#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/start_for_Sobel_1hbi.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIibs' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/start_for_Mat2AXIibs.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIibs_shiftReg' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/start_for_Mat2AXIibs.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIibs_shiftReg' (24#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/start_for_Mat2AXIibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIibs' (25#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/start_for_Mat2AXIibs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter' (26#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter.v:12]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_2' (27#1) [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/synth/sobel_filter_2.v:57]
WARNING: [Synth 8-3331] design Filter2D_k_buf_0_bkb has unconnected port reset
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port video_in_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port video_in_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port video_in_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port video_in_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 521.410 ; gain = 166.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 521.410 ; gain = 166.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 521.410 ; gain = 166.688
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/constraints/sobel_filter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/constraints/sobel_filter_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.runs/sobel_filter_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.runs/sobel_filter_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 891.594 ; gain = 1.824
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 891.594 ; gain = 536.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 891.594 ; gain = 536.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.runs/sobel_filter_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 891.594 ; gain = 536.871
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1630_reg[9:0]' into 'k_buf_0_val_3_addr_reg_1624_reg[9:0]' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:392]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1636_reg[9:0]' into 'k_buf_0_val_3_addr_reg_1624_reg[9:0]' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:408]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1630_pp0_iter1_reg_reg[9:0]' into 'k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[9:0]' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:395]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg_reg[9:0]' into 'k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[9:0]' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:411]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_1630_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:392]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_1636_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:408]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_1630_pp0_iter1_reg_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:395]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:411]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_cast_reg_1536_reg' and it is trimmed from '31' to '9' bits. [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:643]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_117_1_fu_509_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_16_fu_503_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Debug: swapped A/B pins for adder 000001C9EF50A7D0
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_1686_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:725]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_1686_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:725]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_1_fu_162_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:748]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_2_fu_166_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:749]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_3_fu_170_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:750]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_fu_158_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:748]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1166]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1166]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:764]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:764]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:725]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:725]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1166]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1166]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_1_cast_reg_1516_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:638]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_2_cast_reg_1526_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:640]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond7_fu_161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_185_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 891.594 ; gain = 536.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 19    
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 18    
	   3 Input      2 Bit       Adders := 14    
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 12    
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 18    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 47    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 39    
	                1 Bit    Registers := 127   
+---RAMs : 
	               5K Bit         RAMs := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 55    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 27    
	   4 Input      2 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 106   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 26    
Module Filter2D_k_buf_0_bkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module sobel_filter_mux_eOg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Filter2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 7     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
Module Sobel 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Sobel_1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 17    
Module fifo_w10_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w11_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Sobel_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Sobel_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Sobel_1hbi_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Sobel_1hbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Mat2AXIibs_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIibs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'OP2_V_2_1_cast_reg_1531_reg[2:0]' into 'OP2_V_2_1_cast_reg_1531_reg[2:0]' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:639]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_va_6_reg_1653_reg[7:0]' into 'src_kernel_win_0_va_6_reg_1653_reg[7:0]' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:764]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_va_7_reg_1660_reg[7:0]' into 'src_kernel_win_0_va_7_reg_1660_reg[7:0]' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:765]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_va_6_reg_1653_reg[7:0]' into 'src_kernel_win_0_va_6_reg_1653_reg[7:0]' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:764]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_va_6_reg_1653_reg[7:0]' into 'src_kernel_win_0_va_6_reg_1653_reg[7:0]' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:764]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_va_6_reg_1653_reg[7:0]' into 'src_kernel_win_0_va_6_reg_1653_reg[7:0]' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:764]
INFO: [Synth 8-4471] merging register 'src_kernel_win_0_va_fu_158_reg[7:0]' into 'src_kernel_win_0_va_fu_158_reg[7:0]' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:748]
INFO: [Synth 8-4471] merging register 'OP2_V_1_cast_reg_1516_reg[10:0]' into 'OP2_V_1_cast_reg_1516_reg[10:0]' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:638]
INFO: [Synth 8-4471] merging register 'OP2_V_2_cast_reg_1526_reg[9:0]' into 'OP2_V_2_cast_reg_1526_reg[9:0]' [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:640]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_1_cast_reg_1516_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:638]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_2_cast_reg_1526_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:640]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_6_reg_1653_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:764]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_7_reg_1660_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:765]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1166]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_6_reg_1653_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:764]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:725]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:1166]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_6_reg_1653_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:764]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:725]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_6_reg_1653_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:764]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_fu_158_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:748]
INFO: [Synth 8-5545] ROM "tmp_117_1_fu_509_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_16_fu_503_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element p_Val2_4_0_1_reg_1671_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:537]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_0_2_cast_reg_1511_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:636]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_8_reg_1666_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:766]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_0_1_cast_reg_1506_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:635]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_5_fu_178_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:758]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:537]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter_mac_g8j.v:26]
DSP Report: Generating DSP p_Val2_4_0_1_reg_1671_reg, operation Mode is: (-C'+A2*B2+1-1)'.
DSP Report: register OP2_V_0_1_cast_reg_1506_reg is absorbed into DSP p_Val2_4_0_1_reg_1671_reg.
DSP Report: register A is absorbed into DSP p_Val2_4_0_1_reg_1671_reg.
DSP Report: register src_kernel_win_0_va_5_fu_178_reg is absorbed into DSP p_Val2_4_0_1_reg_1671_reg.
DSP Report: register p_Val2_4_0_1_reg_1671_reg is absorbed into DSP p_Val2_4_0_1_reg_1671_reg.
DSP Report: operator sobel_filter_mac_fYi_U21/sobel_filter_mac_fYi_DSP48_0_U/p is absorbed into DSP p_Val2_4_0_1_reg_1671_reg.
DSP Report: operator sobel_filter_mac_fYi_U21/sobel_filter_mac_fYi_DSP48_0_U/m is absorbed into DSP p_Val2_4_0_1_reg_1671_reg.
DSP Report: Generating DSP sobel_filter_mac_g8j_U22/sobel_filter_mac_g8j_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register OP2_V_0_2_cast_reg_1511_reg is absorbed into DSP sobel_filter_mac_g8j_U22/sobel_filter_mac_g8j_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP sobel_filter_mac_g8j_U22/sobel_filter_mac_g8j_DSP48_1_U/p.
DSP Report: operator sobel_filter_mac_g8j_U22/sobel_filter_mac_g8j_DSP48_1_U/p is absorbed into DSP sobel_filter_mac_g8j_U22/sobel_filter_mac_g8j_DSP48_1_U/p.
DSP Report: operator sobel_filter_mac_g8j_U22/sobel_filter_mac_g8j_DSP48_1_U/m is absorbed into DSP sobel_filter_mac_g8j_U22/sobel_filter_mac_g8j_DSP48_1_U/p.
INFO: [Synth 8-5545] ROM "tmp_117_1_fu_509_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_16_fu_503_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element p_Val2_4_0_1_reg_1671_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:537]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_0_1_cast_reg_1506_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:635]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:537]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_5_fu_178_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:758]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_0_2_cast_reg_1511_reg was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:636]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter_mac_g8j.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/Filter2D.v:537]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/hdl/verilog/sobel_filter_mac_g8j.v:26]
DSP Report: Generating DSP p_Val2_4_0_1_reg_1671_reg, operation Mode is: (-C'+A2*B2+1-1)'.
DSP Report: register OP2_V_0_1_cast_reg_1506_reg is absorbed into DSP p_Val2_4_0_1_reg_1671_reg.
DSP Report: register A is absorbed into DSP p_Val2_4_0_1_reg_1671_reg.
DSP Report: register src_kernel_win_0_va_5_fu_178_reg is absorbed into DSP p_Val2_4_0_1_reg_1671_reg.
DSP Report: register p_Val2_4_0_1_reg_1671_reg is absorbed into DSP p_Val2_4_0_1_reg_1671_reg.
DSP Report: operator sobel_filter_mac_fYi_U21/sobel_filter_mac_fYi_DSP48_0_U/p is absorbed into DSP p_Val2_4_0_1_reg_1671_reg.
DSP Report: operator sobel_filter_mac_fYi_U21/sobel_filter_mac_fYi_DSP48_0_U/m is absorbed into DSP p_Val2_4_0_1_reg_1671_reg.
DSP Report: Generating DSP sobel_filter_mac_g8j_U22/sobel_filter_mac_g8j_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register OP2_V_0_2_cast_reg_1511_reg is absorbed into DSP sobel_filter_mac_g8j_U22/sobel_filter_mac_g8j_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP sobel_filter_mac_g8j_U22/sobel_filter_mac_g8j_DSP48_1_U/p.
DSP Report: operator sobel_filter_mac_g8j_U22/sobel_filter_mac_g8j_DSP48_1_U/p is absorbed into DSP sobel_filter_mac_g8j_U22/sobel_filter_mac_g8j_DSP48_1_U/p.
DSP Report: operator sobel_filter_mac_g8j_U22/sobel_filter_mac_g8j_DSP48_1_U/m is absorbed into DSP sobel_filter_mac_g8j_U22/sobel_filter_mac_g8j_DSP48_1_U/p.
INFO: [Synth 8-5544] ROM "AXIvideo2Mat_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/exitcond_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/exitcond7_fu_161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/axi_last_V_fu_185_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design sobel_filter has unconnected port video_in_TKEEP[0]
WARNING: [Synth 8-3331] design sobel_filter has unconnected port video_in_TSTRB[0]
WARNING: [Synth 8-3331] design sobel_filter has unconnected port video_in_TID[0]
WARNING: [Synth 8-3331] design sobel_filter has unconnected port video_in_TDEST[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Filter2D:/\tmp_13_cast_reg_1536_reg[0] )
INFO: [Synth 8-3886] merging instance 'Filter2D:/tmp_13_cast_reg_1536_reg[1]' (FDE) to 'Filter2D:/tmp_14_reg_1541_reg[0]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/tmp_2_reg_1492_reg[0]' (FDE) to 'Filter2D:/tmp_4_reg_1499_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Filter2D:/\tmp_4_reg_1499_reg[0] )
INFO: [Synth 8-3886] merging instance 'Filter2D:/k_buf_0_val_3_addr_reg_1624_reg[0]' (FDE) to 'Filter2D:/tmp_53_reg_1612_reg[0]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/k_buf_0_val_3_addr_reg_1624_reg[1]' (FDE) to 'Filter2D:/tmp_53_reg_1612_reg[1]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/A[0]__1' (FDE) to 'Filter2D:/src_kernel_win_0_va_fu_158_reg[0]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/A[1]__1' (FDE) to 'Filter2D:/src_kernel_win_0_va_fu_158_reg[1]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/A[2]__1' (FDE) to 'Filter2D:/src_kernel_win_0_va_fu_158_reg[2]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/A[3]__1' (FDE) to 'Filter2D:/src_kernel_win_0_va_fu_158_reg[3]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/A[4]__1' (FDE) to 'Filter2D:/src_kernel_win_0_va_fu_158_reg[4]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/A[5]__1' (FDE) to 'Filter2D:/src_kernel_win_0_va_fu_158_reg[5]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/A[6]__1' (FDE) to 'Filter2D:/src_kernel_win_0_va_fu_158_reg[6]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/A[7]__1' (FDE) to 'Filter2D:/src_kernel_win_0_va_fu_158_reg[7]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/tmp_cast_reg_1482_reg[0]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_2_cast_reg_1526_reg[2]' (FDE) to 'Filter2D:/OP2_V_2_cast_reg_1526_reg[1]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_2_cast_reg_1526_reg[3]' (FDE) to 'Filter2D:/OP2_V_2_cast_reg_1526_reg[1]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_2_cast_reg_1526_reg[4]' (FDE) to 'Filter2D:/OP2_V_2_cast_reg_1526_reg[1]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_2_cast_reg_1526_reg[5]' (FDE) to 'Filter2D:/OP2_V_2_cast_reg_1526_reg[1]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_2_cast_reg_1526_reg[6]' (FDE) to 'Filter2D:/OP2_V_2_cast_reg_1526_reg[1]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_2_cast_reg_1526_reg[7]' (FDE) to 'Filter2D:/OP2_V_2_cast_reg_1526_reg[1]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_2_cast_reg_1526_reg[8]' (FDE) to 'Filter2D:/OP2_V_2_cast_reg_1526_reg[1]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_2_cast_reg_1526_reg[9]' (FDE) to 'Filter2D:/OP2_V_2_cast_reg_1526_reg[1]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_1_cast_reg_1516_reg[3]' (FDE) to 'Filter2D:/OP2_V_1_cast_reg_1516_reg[2]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_1_cast_reg_1516_reg[4]' (FDE) to 'Filter2D:/OP2_V_1_cast_reg_1516_reg[2]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_1_cast_reg_1516_reg[5]' (FDE) to 'Filter2D:/OP2_V_1_cast_reg_1516_reg[2]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_1_cast_reg_1516_reg[6]' (FDE) to 'Filter2D:/OP2_V_1_cast_reg_1516_reg[2]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_1_cast_reg_1516_reg[7]' (FDE) to 'Filter2D:/OP2_V_1_cast_reg_1516_reg[2]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_1_cast_reg_1516_reg[8]' (FDE) to 'Filter2D:/OP2_V_1_cast_reg_1516_reg[2]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_1_cast_reg_1516_reg[9]' (FDE) to 'Filter2D:/OP2_V_1_cast_reg_1516_reg[2]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/OP2_V_1_cast_reg_1516_reg[10]' (FDE) to 'Filter2D:/OP2_V_1_cast_reg_1516_reg[2]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[10]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[11]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[11]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[12]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[12]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[13]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[13]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[14]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[14]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[15]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[15]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[16]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[16]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[17]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[17]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[18]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[18]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[19]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[19]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[20]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[20]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[21]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[21]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[22]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[22]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[23]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[23]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[24]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[24]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[25]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[25]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[26]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[26]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[27]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[27]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[28]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[28]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[29]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[29]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[30]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[30]' (FDE) to 'Filter2D:/p_src_cols_V_read_cas_reg_1464_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][8]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[0]' (FDE) to 'Filter2D:/tmp_1_cast_reg_1487_reg[0]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[9]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[10]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[10]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[11]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[11]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[12]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[12]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[13]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[13]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[14]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[14]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[15]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[15]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[16]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[16]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[17]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[17]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[18]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[18]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[19]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[19]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[20]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[20]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[21]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[21]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[22]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[22]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[23]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[23]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[24]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[24]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[25]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[25]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[26]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[26]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[27]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[27]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[28]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[28]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[29]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[29]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[30]'
INFO: [Synth 8-3886] merging instance 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[30]' (FDE) to 'Filter2D:/p_src_rows_V_read_cas_reg_1470_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_cols_V_c9_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_cols_V_c9_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_rows_V_c8_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_rows_V_c8_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\AXIvideo2Mat_U0/rows_V_reg_405_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/rows_V_reg_405_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_cols_V_c9_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_cols_V_c9_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_rows_V_c8_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_rows_V_c8_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Sobel_U0/p_src_rows_V_read_reg_120_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/p_src_rows_V_read_reg_120_reg[9] )
WARNING: [Synth 8-3332] Sequential element (tmp_4_reg_1499_reg[0]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (Block_proc_U0/ap_done_reg_reg) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (Block_proc_U0/ap_CS_fsm_reg[0]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/ap_done_reg_reg) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/ap_done_reg_reg) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (Sobel_1_U0/ap_done_reg_reg) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (Mat2AXIvideo_U0/ap_done_reg_reg) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (start_for_Sobel_U0_U/U_start_for_Sobel_U0_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (start_for_Sobel_U0_U/U_start_for_Sobel_U0_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (start_for_Sobel_1hbi_U/U_start_for_Sobel_1hbi_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (start_for_Sobel_1hbi_U/U_start_for_Sobel_1hbi_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (start_for_Mat2AXIibs_U/U_start_for_Mat2AXIibs_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (start_for_Mat2AXIibs_U/U_start_for_Mat2AXIibs_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][7]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (img_0_cols_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][5]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (img_0_rows_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/rows_V_reg_405_reg[8]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/rows_V_reg_405_reg[9]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (img_0_cols_V_c9_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][7]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (img_0_cols_V_c9_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (img_0_rows_V_c8_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][5]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (img_0_rows_V_c8_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/p_src_rows_V_read_reg_120_reg[8]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/p_src_rows_V_read_reg_120_reg[9]) is unused and will be removed from module sobel_filter.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_96 /\tmp_1_cast_reg_1487_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_96 /\tmp_1_cast_reg_1487_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Sobel_1_U0/grp_Filter2D_fu_56 /\tmp_1_cast_reg_1487_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_1_U0/grp_Filter2D_fu_56 /\tmp_1_cast_reg_1487_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_96 /\r_V_2_1_2_reg_1681_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_1_U0/grp_Filter2D_fu_56 /\r_V_2_1_2_reg_1681_reg[11] )
WARNING: [Synth 8-3332] Sequential element (r_V_2_1_2_reg_1681_reg[11]) is unused and will be removed from module Filter2D__1.
WARNING: [Synth 8-3332] Sequential element (tmp_1_cast_reg_1487_reg[8]) is unused and will be removed from module Filter2D__1.
WARNING: [Synth 8-3332] Sequential element (tmp_1_cast_reg_1487_reg[10]) is unused and will be removed from module Filter2D__1.
WARNING: [Synth 8-3332] Sequential element (row_assign_10_1_t_reg_1589_reg[1]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (row_assign_10_1_t_reg_1589_reg[0]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (src_kernel_win_0_va_7_reg_1660_reg[7]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (src_kernel_win_0_va_7_reg_1660_reg[6]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (src_kernel_win_0_va_7_reg_1660_reg[5]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (src_kernel_win_0_va_7_reg_1660_reg[4]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (src_kernel_win_0_va_7_reg_1660_reg[3]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (src_kernel_win_0_va_7_reg_1660_reg[2]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (src_kernel_win_0_va_7_reg_1660_reg[1]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (src_kernel_win_0_va_7_reg_1660_reg[0]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[7]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[6]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[5]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[4]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[3]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[2]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[1]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[0]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[7]__0) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[6]__0) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[5]__0) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[4]__0) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[3]__0) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[2]__0) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[1]__0) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (A[0]__0) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (r_V_2_1_2_reg_1681_reg[11]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_cast_reg_1487_reg[8]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_1_cast_reg_1487_reg[10]) is unused and will be removed from module Filter2D.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_96 /\r_V_2_1_2_reg_1681_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_1_U0/grp_Filter2D_fu_56 /\r_V_2_1_2_reg_1681_reg[1] )
WARNING: [Synth 8-3332] Sequential element (r_V_2_1_2_reg_1681_reg[0]) is unused and will be removed from module Filter2D__1.
WARNING: [Synth 8-3332] Sequential element (r_V_2_1_2_reg_1681_reg[1]) is unused and will be removed from module Filter2D.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 891.594 ; gain = 536.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Filter2D    | (-C'+A2*B2+1-1)' | 9      | 2      | 8      | -      | 11     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|Filter2D    | PCIN+A2*B2       | 9      | 2      | -      | -      | 11     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Filter2D    | (-C'+A2*B2+1-1)' | 9      | 2      | 8      | -      | 11     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|Filter2D    | PCIN+A2*B2       | 9      | 2      | -      | -      | 11     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_96/i_0/k_buf_0_val_3_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_96/i_2/k_buf_0_val_4_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_96/i_3/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_56/i_0/k_buf_0_val_3_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_56/i_2/k_buf_0_val_4_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_56/i_3/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 928.547 ; gain = 573.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 965.574 ; gain = 610.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_96/k_buf_0_val_3_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_96/k_buf_0_val_4_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_96/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_56/k_buf_0_val_3_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_56/k_buf_0_val_4_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_56/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 974.426 ; gain = 619.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 974.426 ; gain = 619.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 974.426 ; gain = 619.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 974.426 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 974.426 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 974.426 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 974.426 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   304|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     2|
|4     |DSP48E1_2 |     1|
|5     |LUT1      |   462|
|6     |LUT2      |   362|
|7     |LUT3      |   191|
|8     |LUT4      |   118|
|9     |LUT5      |   201|
|10    |LUT6      |   263|
|11    |RAMB18E1  |     6|
|12    |FDRE      |   930|
|13    |FDSE      |    26|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------+------+
|      |Instance                                 |Module                          |Cells |
+------+-----------------------------------------+--------------------------------+------+
|1     |top                                      |                                |  2867|
|2     |  inst                                   |sobel_filter                    |  2867|
|3     |    AXIvideo2Mat_U0                      |AXIvideo2Mat                    |   330|
|4     |    Mat2AXIvideo_U0                      |Mat2AXIvideo                    |   166|
|5     |    Sobel_1_U0                           |Sobel_1                         |   977|
|6     |      grp_Filter2D_fu_56                 |Filter2D_10                     |   972|
|7     |        k_buf_0_val_3_U                  |Filter2D_k_buf_0_bkb_11         |    10|
|8     |          Filter2D_k_buf_0_bkb_ram_U     |Filter2D_k_buf_0_bkb_ram_18     |    10|
|9     |        k_buf_0_val_4_U                  |Filter2D_k_buf_0_bkb_12         |    18|
|10    |          Filter2D_k_buf_0_bkb_ram_U     |Filter2D_k_buf_0_bkb_ram_17     |    18|
|11    |        k_buf_0_val_5_U                  |Filter2D_k_buf_0_bkb_13         |    24|
|12    |          Filter2D_k_buf_0_bkb_ram_U     |Filter2D_k_buf_0_bkb_ram_16     |    24|
|13    |        sobel_filter_mac_g8j_U22         |sobel_filter_mac_g8j_14         |     1|
|14    |          sobel_filter_mac_g8j_DSP48_1_U |sobel_filter_mac_g8j_DSP48_1_15 |     1|
|15    |    Sobel_U0                             |Sobel                           |  1015|
|16    |      grp_Filter2D_fu_96                 |Filter2D                        |  1009|
|17    |        k_buf_0_val_3_U                  |Filter2D_k_buf_0_bkb            |    12|
|18    |          Filter2D_k_buf_0_bkb_ram_U     |Filter2D_k_buf_0_bkb_ram_9      |    12|
|19    |        k_buf_0_val_4_U                  |Filter2D_k_buf_0_bkb_6          |    28|
|20    |          Filter2D_k_buf_0_bkb_ram_U     |Filter2D_k_buf_0_bkb_ram_8      |    28|
|21    |        k_buf_0_val_5_U                  |Filter2D_k_buf_0_bkb_7          |    27|
|22    |          Filter2D_k_buf_0_bkb_ram_U     |Filter2D_k_buf_0_bkb_ram        |    27|
|23    |        sobel_filter_mac_g8j_U22         |sobel_filter_mac_g8j            |    24|
|24    |          sobel_filter_mac_g8j_DSP48_1_U |sobel_filter_mac_g8j_DSP48_1    |    24|
|25    |    img_0_cols_V_c9_U                    |fifo_w11_d2_A                   |     8|
|26    |    img_0_cols_V_c_U                     |fifo_w11_d2_A_0                 |     9|
|27    |    img_0_data_stream_0_U                |fifo_w8_d2_A                    |    48|
|28    |      U_fifo_w8_d2_A_ram                 |fifo_w8_d2_A_shiftReg_5         |    40|
|29    |    img_0_rows_V_c8_U                    |fifo_w10_d2_A                   |     8|
|30    |    img_0_rows_V_c_U                     |fifo_w10_d2_A_1                 |     9|
|31    |    img_1_data_stream_0_U                |fifo_w8_d2_A_2                  |    48|
|32    |      U_fifo_w8_d2_A_ram                 |fifo_w8_d2_A_shiftReg_4         |    40|
|33    |    img_2_data_stream_0_U                |fifo_w8_d2_A_3                  |    32|
|34    |      U_fifo_w8_d2_A_ram                 |fifo_w8_d2_A_shiftReg           |    24|
|35    |    start_for_Mat2AXIibs_U               |start_for_Mat2AXIibs            |    11|
|36    |    start_for_Sobel_1hbi_U               |start_for_Sobel_1hbi            |    10|
|37    |    start_for_Sobel_U0_U                 |start_for_Sobel_U0              |    10|
+------+-----------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 974.426 ; gain = 619.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 111 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 974.426 ; gain = 249.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 974.426 ; gain = 619.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
259 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 974.426 ; gain = 632.094
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'E:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.runs/sobel_filter_2_synth_1/sobel_filter_2.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/sobel_filter_2.xci
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.runs/sobel_filter_2_synth_1/sobel_filter_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sobel_filter_2_utilization_synth.rpt -pb sobel_filter_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 974.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec  3 13:38:51 2018...
