Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : adder_ds
Version: T-2022.03-SP2
Date   : Mon May 12 14:04:12 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          0.49
  Critical Path Slack:          -0.43
  Critical Path Clk Period:      0.10
  Total Negative Slack:        -12.54
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.08
  Critical Path Slack:           0.02
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                529
  Buf/Inv Cell Count:             111
  Buf Cell Count:                  18
  Inv Cell Count:                  93
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       497
  Sequential Cell Count:           32
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      474.011999
  Noncombinational Area:   144.703995
  Buf/Inv Area:             65.968000
  Total Buffer Area:            15.69
  Total Inverter Area:          50.27
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               618.715994
  Design Area:             618.715994


  Design Rules
  -----------------------------------
  Total Number of Nets:           596
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.07
  Logic Optimization:                  0.94
  Mapping Optimization:                1.60
  -----------------------------------------
  Overall Compile Time:                3.03
  Overall Compile Wall Clock Time:     3.27

  --------------------------------------------------------------------

  Design  WNS: 0.43  TNS: 12.54  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
