<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › pinctrl › pinctrl-tegra20.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pinctrl-tegra20.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Pinctrl data for the NVIDIA Tegra20 pinmux</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011-2012, NVIDIA CORPORATION.  All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Derived from code:</span>
<span class="cm"> * Copyright (C) 2010 Google, Inc.</span>
<span class="cm"> * Copyright (C) 2010 NVIDIA Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/pinctrl.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/pinmux.h&gt;</span>

<span class="cp">#include &quot;pinctrl-tegra.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Most pins affected by the pinmux can also be GPIOs. Define these first.</span>
<span class="cm"> * These must match how the GPIO driver names/numbers its pins.</span>
<span class="cm"> */</span>
<span class="cp">#define _GPIO(offset)			(offset)</span>

<span class="cp">#define TEGRA_PIN_VI_GP6_PA0		_GPIO(0)</span>
<span class="cp">#define TEGRA_PIN_UART3_CTS_N_PA1	_GPIO(1)</span>
<span class="cp">#define TEGRA_PIN_DAP2_FS_PA2		_GPIO(2)</span>
<span class="cp">#define TEGRA_PIN_DAP2_SCLK_PA3		_GPIO(3)</span>
<span class="cp">#define TEGRA_PIN_DAP2_DIN_PA4		_GPIO(4)</span>
<span class="cp">#define TEGRA_PIN_DAP2_DOUT_PA5		_GPIO(5)</span>
<span class="cp">#define TEGRA_PIN_SDIO3_CLK_PA6		_GPIO(6)</span>
<span class="cp">#define TEGRA_PIN_SDIO3_CMD_PA7		_GPIO(7)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD17_PB0		_GPIO(8)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD18_PB1		_GPIO(9)</span>
<span class="cp">#define TEGRA_PIN_LCD_PWR0_PB2		_GPIO(10)</span>
<span class="cp">#define TEGRA_PIN_LCD_PCLK_PB3		_GPIO(11)</span>
<span class="cp">#define TEGRA_PIN_SDIO3_DAT3_PB4	_GPIO(12)</span>
<span class="cp">#define TEGRA_PIN_SDIO3_DAT2_PB5	_GPIO(13)</span>
<span class="cp">#define TEGRA_PIN_SDIO3_DAT1_PB6	_GPIO(14)</span>
<span class="cp">#define TEGRA_PIN_SDIO3_DAT0_PB7	_GPIO(15)</span>
<span class="cp">#define TEGRA_PIN_UART3_RTS_N_PC0	_GPIO(16)</span>
<span class="cp">#define TEGRA_PIN_LCD_PWR1_PC1		_GPIO(17)</span>
<span class="cp">#define TEGRA_PIN_UART2_TXD_PC2		_GPIO(18)</span>
<span class="cp">#define TEGRA_PIN_UART2_RXD_PC3		_GPIO(19)</span>
<span class="cp">#define TEGRA_PIN_GEN1_I2C_SCL_PC4	_GPIO(20)</span>
<span class="cp">#define TEGRA_PIN_GEN1_I2C_SDA_PC5	_GPIO(21)</span>
<span class="cp">#define TEGRA_PIN_LCD_PWR2_PC6		_GPIO(22)</span>
<span class="cp">#define TEGRA_PIN_GMI_WP_N_PC7		_GPIO(23)</span>
<span class="cp">#define TEGRA_PIN_SDIO3_DAT5_PD0	_GPIO(24)</span>
<span class="cp">#define TEGRA_PIN_SDIO3_DAT4_PD1	_GPIO(25)</span>
<span class="cp">#define TEGRA_PIN_VI_GP5_PD2		_GPIO(26)</span>
<span class="cp">#define TEGRA_PIN_SDIO3_DAT6_PD3	_GPIO(27)</span>
<span class="cp">#define TEGRA_PIN_SDIO3_DAT7_PD4	_GPIO(28)</span>
<span class="cp">#define TEGRA_PIN_VI_D1_PD5		_GPIO(29)</span>
<span class="cp">#define TEGRA_PIN_VI_VSYNC_PD6		_GPIO(30)</span>
<span class="cp">#define TEGRA_PIN_VI_HSYNC_PD7		_GPIO(31)</span>
<span class="cp">#define TEGRA_PIN_LCD_D0_PE0		_GPIO(32)</span>
<span class="cp">#define TEGRA_PIN_LCD_D1_PE1		_GPIO(33)</span>
<span class="cp">#define TEGRA_PIN_LCD_D2_PE2		_GPIO(34)</span>
<span class="cp">#define TEGRA_PIN_LCD_D3_PE3		_GPIO(35)</span>
<span class="cp">#define TEGRA_PIN_LCD_D4_PE4		_GPIO(36)</span>
<span class="cp">#define TEGRA_PIN_LCD_D5_PE5		_GPIO(37)</span>
<span class="cp">#define TEGRA_PIN_LCD_D6_PE6		_GPIO(38)</span>
<span class="cp">#define TEGRA_PIN_LCD_D7_PE7		_GPIO(39)</span>
<span class="cp">#define TEGRA_PIN_LCD_D8_PF0		_GPIO(40)</span>
<span class="cp">#define TEGRA_PIN_LCD_D9_PF1		_GPIO(41)</span>
<span class="cp">#define TEGRA_PIN_LCD_D10_PF2		_GPIO(42)</span>
<span class="cp">#define TEGRA_PIN_LCD_D11_PF3		_GPIO(43)</span>
<span class="cp">#define TEGRA_PIN_LCD_D12_PF4		_GPIO(44)</span>
<span class="cp">#define TEGRA_PIN_LCD_D13_PF5		_GPIO(45)</span>
<span class="cp">#define TEGRA_PIN_LCD_D14_PF6		_GPIO(46)</span>
<span class="cp">#define TEGRA_PIN_LCD_D15_PF7		_GPIO(47)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD0_PG0		_GPIO(48)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD1_PG1		_GPIO(49)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD2_PG2		_GPIO(50)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD3_PG3		_GPIO(51)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD4_PG4		_GPIO(52)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD5_PG5		_GPIO(53)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD6_PG6		_GPIO(54)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD7_PG7		_GPIO(55)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD8_PH0		_GPIO(56)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD9_PH1		_GPIO(57)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD10_PH2		_GPIO(58)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD11_PH3		_GPIO(59)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD12_PH4		_GPIO(60)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD13_PH5		_GPIO(61)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD14_PH6		_GPIO(62)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD15_PH7		_GPIO(63)</span>
<span class="cp">#define TEGRA_PIN_GMI_HIOW_N_PI0	_GPIO(64)</span>
<span class="cp">#define TEGRA_PIN_GMI_HIOR_N_PI1	_GPIO(65)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS5_N_PI2		_GPIO(66)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS6_N_PI3		_GPIO(67)</span>
<span class="cp">#define TEGRA_PIN_GMI_RST_N_PI4		_GPIO(68)</span>
<span class="cp">#define TEGRA_PIN_GMI_IORDY_PI5		_GPIO(69)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS7_N_PI6		_GPIO(70)</span>
<span class="cp">#define TEGRA_PIN_GMI_WAIT_PI7		_GPIO(71)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS0_N_PJ0		_GPIO(72)</span>
<span class="cp">#define TEGRA_PIN_LCD_DE_PJ1		_GPIO(73)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS1_N_PJ2		_GPIO(74)</span>
<span class="cp">#define TEGRA_PIN_LCD_HSYNC_PJ3		_GPIO(75)</span>
<span class="cp">#define TEGRA_PIN_LCD_VSYNC_PJ4		_GPIO(76)</span>
<span class="cp">#define TEGRA_PIN_UART2_CTS_N_PJ5	_GPIO(77)</span>
<span class="cp">#define TEGRA_PIN_UART2_RTS_N_PJ6	_GPIO(78)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD16_PJ7		_GPIO(79)</span>
<span class="cp">#define TEGRA_PIN_GMI_ADV_N_PK0		_GPIO(80)</span>
<span class="cp">#define TEGRA_PIN_GMI_CLK_PK1		_GPIO(81)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS4_N_PK2		_GPIO(82)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS2_N_PK3		_GPIO(83)</span>
<span class="cp">#define TEGRA_PIN_GMI_CS3_N_PK4		_GPIO(84)</span>
<span class="cp">#define TEGRA_PIN_SPDIF_OUT_PK5		_GPIO(85)</span>
<span class="cp">#define TEGRA_PIN_SPDIF_IN_PK6		_GPIO(86)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD19_PK7		_GPIO(87)</span>
<span class="cp">#define TEGRA_PIN_VI_D2_PL0		_GPIO(88)</span>
<span class="cp">#define TEGRA_PIN_VI_D3_PL1		_GPIO(89)</span>
<span class="cp">#define TEGRA_PIN_VI_D4_PL2		_GPIO(90)</span>
<span class="cp">#define TEGRA_PIN_VI_D5_PL3		_GPIO(91)</span>
<span class="cp">#define TEGRA_PIN_VI_D6_PL4		_GPIO(92)</span>
<span class="cp">#define TEGRA_PIN_VI_D7_PL5		_GPIO(93)</span>
<span class="cp">#define TEGRA_PIN_VI_D8_PL6		_GPIO(94)</span>
<span class="cp">#define TEGRA_PIN_VI_D9_PL7		_GPIO(95)</span>
<span class="cp">#define TEGRA_PIN_LCD_D16_PM0		_GPIO(96)</span>
<span class="cp">#define TEGRA_PIN_LCD_D17_PM1		_GPIO(97)</span>
<span class="cp">#define TEGRA_PIN_LCD_D18_PM2		_GPIO(98)</span>
<span class="cp">#define TEGRA_PIN_LCD_D19_PM3		_GPIO(99)</span>
<span class="cp">#define TEGRA_PIN_LCD_D20_PM4		_GPIO(100)</span>
<span class="cp">#define TEGRA_PIN_LCD_D21_PM5		_GPIO(101)</span>
<span class="cp">#define TEGRA_PIN_LCD_D22_PM6		_GPIO(102)</span>
<span class="cp">#define TEGRA_PIN_LCD_D23_PM7		_GPIO(103)</span>
<span class="cp">#define TEGRA_PIN_DAP1_FS_PN0		_GPIO(104)</span>
<span class="cp">#define TEGRA_PIN_DAP1_DIN_PN1		_GPIO(105)</span>
<span class="cp">#define TEGRA_PIN_DAP1_DOUT_PN2		_GPIO(106)</span>
<span class="cp">#define TEGRA_PIN_DAP1_SCLK_PN3		_GPIO(107)</span>
<span class="cp">#define TEGRA_PIN_LCD_CS0_N_PN4		_GPIO(108)</span>
<span class="cp">#define TEGRA_PIN_LCD_SDOUT_PN5		_GPIO(109)</span>
<span class="cp">#define TEGRA_PIN_LCD_DC0_PN6		_GPIO(110)</span>
<span class="cp">#define TEGRA_PIN_HDMI_INT_N_PN7	_GPIO(111)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA7_PO0	_GPIO(112)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA0_PO1	_GPIO(113)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA1_PO2	_GPIO(114)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA2_PO3	_GPIO(115)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA3_PO4	_GPIO(116)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA4_PO5	_GPIO(117)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA5_PO6	_GPIO(118)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DATA6_PO7	_GPIO(119)</span>
<span class="cp">#define TEGRA_PIN_DAP3_FS_PP0		_GPIO(120)</span>
<span class="cp">#define TEGRA_PIN_DAP3_DIN_PP1		_GPIO(121)</span>
<span class="cp">#define TEGRA_PIN_DAP3_DOUT_PP2		_GPIO(122)</span>
<span class="cp">#define TEGRA_PIN_DAP3_SCLK_PP3		_GPIO(123)</span>
<span class="cp">#define TEGRA_PIN_DAP4_FS_PP4		_GPIO(124)</span>
<span class="cp">#define TEGRA_PIN_DAP4_DIN_PP5		_GPIO(125)</span>
<span class="cp">#define TEGRA_PIN_DAP4_DOUT_PP6		_GPIO(126)</span>
<span class="cp">#define TEGRA_PIN_DAP4_SCLK_PP7		_GPIO(127)</span>
<span class="cp">#define TEGRA_PIN_KB_COL0_PQ0		_GPIO(128)</span>
<span class="cp">#define TEGRA_PIN_KB_COL1_PQ1		_GPIO(129)</span>
<span class="cp">#define TEGRA_PIN_KB_COL2_PQ2		_GPIO(130)</span>
<span class="cp">#define TEGRA_PIN_KB_COL3_PQ3		_GPIO(131)</span>
<span class="cp">#define TEGRA_PIN_KB_COL4_PQ4		_GPIO(132)</span>
<span class="cp">#define TEGRA_PIN_KB_COL5_PQ5		_GPIO(133)</span>
<span class="cp">#define TEGRA_PIN_KB_COL6_PQ6		_GPIO(134)</span>
<span class="cp">#define TEGRA_PIN_KB_COL7_PQ7		_GPIO(135)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW0_PR0		_GPIO(136)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW1_PR1		_GPIO(137)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW2_PR2		_GPIO(138)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW3_PR3		_GPIO(139)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW4_PR4		_GPIO(140)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW5_PR5		_GPIO(141)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW6_PR6		_GPIO(142)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW7_PR7		_GPIO(143)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW8_PS0		_GPIO(144)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW9_PS1		_GPIO(145)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW10_PS2		_GPIO(146)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW11_PS3		_GPIO(147)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW12_PS4		_GPIO(148)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW13_PS5		_GPIO(149)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW14_PS6		_GPIO(150)</span>
<span class="cp">#define TEGRA_PIN_KB_ROW15_PS7		_GPIO(151)</span>
<span class="cp">#define TEGRA_PIN_VI_PCLK_PT0		_GPIO(152)</span>
<span class="cp">#define TEGRA_PIN_VI_MCLK_PT1		_GPIO(153)</span>
<span class="cp">#define TEGRA_PIN_VI_D10_PT2		_GPIO(154)</span>
<span class="cp">#define TEGRA_PIN_VI_D11_PT3		_GPIO(155)</span>
<span class="cp">#define TEGRA_PIN_VI_D0_PT4		_GPIO(156)</span>
<span class="cp">#define TEGRA_PIN_GEN2_I2C_SCL_PT5	_GPIO(157)</span>
<span class="cp">#define TEGRA_PIN_GEN2_I2C_SDA_PT6	_GPIO(158)</span>
<span class="cp">#define TEGRA_PIN_GMI_DPD_PT7		_GPIO(159)</span>
<span class="cp">#define TEGRA_PIN_PU0			_GPIO(160)</span>
<span class="cp">#define TEGRA_PIN_PU1			_GPIO(161)</span>
<span class="cp">#define TEGRA_PIN_PU2			_GPIO(162)</span>
<span class="cp">#define TEGRA_PIN_PU3			_GPIO(163)</span>
<span class="cp">#define TEGRA_PIN_PU4			_GPIO(164)</span>
<span class="cp">#define TEGRA_PIN_PU5			_GPIO(165)</span>
<span class="cp">#define TEGRA_PIN_PU6			_GPIO(166)</span>
<span class="cp">#define TEGRA_PIN_JTAG_RTCK_PU7		_GPIO(167)</span>
<span class="cp">#define TEGRA_PIN_PV0			_GPIO(168)</span>
<span class="cp">#define TEGRA_PIN_PV1			_GPIO(169)</span>
<span class="cp">#define TEGRA_PIN_PV2			_GPIO(170)</span>
<span class="cp">#define TEGRA_PIN_PV3			_GPIO(171)</span>
<span class="cp">#define TEGRA_PIN_PV4			_GPIO(172)</span>
<span class="cp">#define TEGRA_PIN_PV5			_GPIO(173)</span>
<span class="cp">#define TEGRA_PIN_PV6			_GPIO(174)</span>
<span class="cp">#define TEGRA_PIN_LCD_DC1_PV7		_GPIO(175)</span>
<span class="cp">#define TEGRA_PIN_LCD_CS1_N_PW0		_GPIO(176)</span>
<span class="cp">#define TEGRA_PIN_LCD_M1_PW1		_GPIO(177)</span>
<span class="cp">#define TEGRA_PIN_SPI2_CS1_N_PW2	_GPIO(178)</span>
<span class="cp">#define TEGRA_PIN_SPI2_CS2_N_PW3	_GPIO(179)</span>
<span class="cp">#define TEGRA_PIN_DAP_MCLK1_PW4		_GPIO(180)</span>
<span class="cp">#define TEGRA_PIN_DAP_MCLK2_PW5		_GPIO(181)</span>
<span class="cp">#define TEGRA_PIN_UART3_TXD_PW6		_GPIO(182)</span>
<span class="cp">#define TEGRA_PIN_UART3_RXD_PW7		_GPIO(183)</span>
<span class="cp">#define TEGRA_PIN_SPI2_MOSI_PX0		_GPIO(184)</span>
<span class="cp">#define TEGRA_PIN_SPI2_MISO_PX1		_GPIO(185)</span>
<span class="cp">#define TEGRA_PIN_SPI2_SCK_PX2		_GPIO(186)</span>
<span class="cp">#define TEGRA_PIN_SPI2_CS0_N_PX3	_GPIO(187)</span>
<span class="cp">#define TEGRA_PIN_SPI1_MOSI_PX4		_GPIO(188)</span>
<span class="cp">#define TEGRA_PIN_SPI1_SCK_PX5		_GPIO(189)</span>
<span class="cp">#define TEGRA_PIN_SPI1_CS0_N_PX6	_GPIO(190)</span>
<span class="cp">#define TEGRA_PIN_SPI1_MISO_PX7		_GPIO(191)</span>
<span class="cp">#define TEGRA_PIN_ULPI_CLK_PY0		_GPIO(192)</span>
<span class="cp">#define TEGRA_PIN_ULPI_DIR_PY1		_GPIO(193)</span>
<span class="cp">#define TEGRA_PIN_ULPI_NXT_PY2		_GPIO(194)</span>
<span class="cp">#define TEGRA_PIN_ULPI_STP_PY3		_GPIO(195)</span>
<span class="cp">#define TEGRA_PIN_SDIO1_DAT3_PY4	_GPIO(196)</span>
<span class="cp">#define TEGRA_PIN_SDIO1_DAT2_PY5	_GPIO(197)</span>
<span class="cp">#define TEGRA_PIN_SDIO1_DAT1_PY6	_GPIO(198)</span>
<span class="cp">#define TEGRA_PIN_SDIO1_DAT0_PY7	_GPIO(199)</span>
<span class="cp">#define TEGRA_PIN_SDIO1_CLK_PZ0		_GPIO(200)</span>
<span class="cp">#define TEGRA_PIN_SDIO1_CMD_PZ1		_GPIO(201)</span>
<span class="cp">#define TEGRA_PIN_LCD_SDIN_PZ2		_GPIO(202)</span>
<span class="cp">#define TEGRA_PIN_LCD_WR_N_PZ3		_GPIO(203)</span>
<span class="cp">#define TEGRA_PIN_LCD_SCK_PZ4		_GPIO(204)</span>
<span class="cp">#define TEGRA_PIN_SYS_CLK_REQ_PZ5	_GPIO(205)</span>
<span class="cp">#define TEGRA_PIN_PWR_I2C_SCL_PZ6	_GPIO(206)</span>
<span class="cp">#define TEGRA_PIN_PWR_I2C_SDA_PZ7	_GPIO(207)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD20_PAA0		_GPIO(208)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD21_PAA1		_GPIO(209)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD22_PAA2		_GPIO(210)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD23_PAA3		_GPIO(211)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD24_PAA4		_GPIO(212)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD25_PAA5		_GPIO(213)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD26_PAA6		_GPIO(214)</span>
<span class="cp">#define TEGRA_PIN_GMI_AD27_PAA7		_GPIO(215)</span>
<span class="cp">#define TEGRA_PIN_LED_BLINK_PBB0	_GPIO(216)</span>
<span class="cp">#define TEGRA_PIN_VI_GP0_PBB1		_GPIO(217)</span>
<span class="cp">#define TEGRA_PIN_CAM_I2C_SCL_PBB2	_GPIO(218)</span>
<span class="cp">#define TEGRA_PIN_CAM_I2C_SDA_PBB3	_GPIO(219)</span>
<span class="cp">#define TEGRA_PIN_VI_GP3_PBB4		_GPIO(220)</span>
<span class="cp">#define TEGRA_PIN_VI_GP4_PBB5		_GPIO(221)</span>
<span class="cp">#define TEGRA_PIN_PBB6			_GPIO(222)</span>
<span class="cp">#define TEGRA_PIN_PBB7			_GPIO(223)</span>

<span class="cm">/* All non-GPIO pins follow */</span>
<span class="cp">#define NUM_GPIOS			(TEGRA_PIN_PBB7 + 1)</span>
<span class="cp">#define _PIN(offset)			(NUM_GPIOS + (offset))</span>

<span class="cp">#define TEGRA_PIN_CRT_HSYNC		_PIN(30)</span>
<span class="cp">#define TEGRA_PIN_CRT_VSYNC		_PIN(31)</span>
<span class="cp">#define TEGRA_PIN_DDC_SCL		_PIN(32)</span>
<span class="cp">#define TEGRA_PIN_DDC_SDA		_PIN(33)</span>
<span class="cp">#define TEGRA_PIN_OWC			_PIN(34)</span>
<span class="cp">#define TEGRA_PIN_CORE_PWR_REQ		_PIN(35)</span>
<span class="cp">#define TEGRA_PIN_CPU_PWR_REQ		_PIN(36)</span>
<span class="cp">#define TEGRA_PIN_PWR_INT_N		_PIN(37)</span>
<span class="cp">#define TEGRA_PIN_CLK_32_K_IN		_PIN(38)</span>
<span class="cp">#define TEGRA_PIN_DDR_COMP_PD		_PIN(39)</span>
<span class="cp">#define TEGRA_PIN_DDR_COMP_PU		_PIN(40)</span>
<span class="cp">#define TEGRA_PIN_DDR_A0		_PIN(41)</span>
<span class="cp">#define TEGRA_PIN_DDR_A1		_PIN(42)</span>
<span class="cp">#define TEGRA_PIN_DDR_A2		_PIN(43)</span>
<span class="cp">#define TEGRA_PIN_DDR_A3		_PIN(44)</span>
<span class="cp">#define TEGRA_PIN_DDR_A4		_PIN(45)</span>
<span class="cp">#define TEGRA_PIN_DDR_A5		_PIN(46)</span>
<span class="cp">#define TEGRA_PIN_DDR_A6		_PIN(47)</span>
<span class="cp">#define TEGRA_PIN_DDR_A7		_PIN(48)</span>
<span class="cp">#define TEGRA_PIN_DDR_A8		_PIN(49)</span>
<span class="cp">#define TEGRA_PIN_DDR_A9		_PIN(50)</span>
<span class="cp">#define TEGRA_PIN_DDR_A10		_PIN(51)</span>
<span class="cp">#define TEGRA_PIN_DDR_A11		_PIN(52)</span>
<span class="cp">#define TEGRA_PIN_DDR_A12		_PIN(53)</span>
<span class="cp">#define TEGRA_PIN_DDR_A13		_PIN(54)</span>
<span class="cp">#define TEGRA_PIN_DDR_A14		_PIN(55)</span>
<span class="cp">#define TEGRA_PIN_DDR_CAS_N		_PIN(56)</span>
<span class="cp">#define TEGRA_PIN_DDR_BA0		_PIN(57)</span>
<span class="cp">#define TEGRA_PIN_DDR_BA1		_PIN(58)</span>
<span class="cp">#define TEGRA_PIN_DDR_BA2		_PIN(59)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQS0P		_PIN(60)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQS0N		_PIN(61)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQS1P		_PIN(62)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQS1N		_PIN(63)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQS2P		_PIN(64)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQS2N		_PIN(65)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQS3P		_PIN(66)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQS3N		_PIN(67)</span>
<span class="cp">#define TEGRA_PIN_DDR_CKE0		_PIN(68)</span>
<span class="cp">#define TEGRA_PIN_DDR_CKE1		_PIN(69)</span>
<span class="cp">#define TEGRA_PIN_DDR_CLK		_PIN(70)</span>
<span class="cp">#define TEGRA_PIN_DDR_CLK_N		_PIN(71)</span>
<span class="cp">#define TEGRA_PIN_DDR_DM0		_PIN(72)</span>
<span class="cp">#define TEGRA_PIN_DDR_DM1		_PIN(73)</span>
<span class="cp">#define TEGRA_PIN_DDR_DM2		_PIN(74)</span>
<span class="cp">#define TEGRA_PIN_DDR_DM3		_PIN(75)</span>
<span class="cp">#define TEGRA_PIN_DDR_ODT		_PIN(76)</span>
<span class="cp">#define TEGRA_PIN_DDR_QUSE0		_PIN(77)</span>
<span class="cp">#define TEGRA_PIN_DDR_QUSE1		_PIN(78)</span>
<span class="cp">#define TEGRA_PIN_DDR_QUSE2		_PIN(79)</span>
<span class="cp">#define TEGRA_PIN_DDR_QUSE3		_PIN(80)</span>
<span class="cp">#define TEGRA_PIN_DDR_RAS_N		_PIN(81)</span>
<span class="cp">#define TEGRA_PIN_DDR_WE_N		_PIN(82)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ0		_PIN(83)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ1		_PIN(84)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ2		_PIN(85)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ3		_PIN(86)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ4		_PIN(87)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ5		_PIN(88)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ6		_PIN(89)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ7		_PIN(90)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ8		_PIN(91)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ9		_PIN(92)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ10		_PIN(93)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ11		_PIN(94)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ12		_PIN(95)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ13		_PIN(96)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ14		_PIN(97)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ15		_PIN(98)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ16		_PIN(99)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ17		_PIN(100)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ18		_PIN(101)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ19		_PIN(102)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ20		_PIN(103)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ21		_PIN(104)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ22		_PIN(105)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ23		_PIN(106)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ24		_PIN(107)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ25		_PIN(108)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ26		_PIN(109)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ27		_PIN(110)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ28		_PIN(111)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ29		_PIN(112)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ30		_PIN(113)</span>
<span class="cp">#define TEGRA_PIN_DDR_DQ31		_PIN(114)</span>
<span class="cp">#define TEGRA_PIN_DDR_CS0_N		_PIN(115)</span>
<span class="cp">#define TEGRA_PIN_DDR_CS1_N		_PIN(116)</span>
<span class="cp">#define TEGRA_PIN_SYS_RESET		_PIN(117)</span>
<span class="cp">#define TEGRA_PIN_JTAG_TRST_N		_PIN(118)</span>
<span class="cp">#define TEGRA_PIN_JTAG_TDO		_PIN(119)</span>
<span class="cp">#define TEGRA_PIN_JTAG_TMS		_PIN(120)</span>
<span class="cp">#define TEGRA_PIN_JTAG_TCK		_PIN(121)</span>
<span class="cp">#define TEGRA_PIN_JTAG_TDI		_PIN(122)</span>
<span class="cp">#define TEGRA_PIN_TEST_MODE_EN		_PIN(123)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pinctrl_pin_desc</span> <span class="n">tegra20_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_GP6_PA0</span><span class="p">,</span> <span class="s">&quot;VI_GP6 PA0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART3_CTS_N_PA1</span><span class="p">,</span> <span class="s">&quot;UART3_CTS_N PA1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP2_FS_PA2</span><span class="p">,</span> <span class="s">&quot;DAP2_FS PA2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP2_SCLK_PA3</span><span class="p">,</span> <span class="s">&quot;DAP2_SCLK PA3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP2_DIN_PA4</span><span class="p">,</span> <span class="s">&quot;DAP2_DIN PA4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP2_DOUT_PA5</span><span class="p">,</span> <span class="s">&quot;DAP2_DOUT PA5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO3_CLK_PA6</span><span class="p">,</span> <span class="s">&quot;SDIO3_CLK PA6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO3_CMD_PA7</span><span class="p">,</span> <span class="s">&quot;SDIO3_CMD PA7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD17_PB0</span><span class="p">,</span> <span class="s">&quot;GMI_AD17 PB0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD18_PB1</span><span class="p">,</span> <span class="s">&quot;GMI_AD18 PB1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_PWR0_PB2</span><span class="p">,</span> <span class="s">&quot;LCD_PWR0 PB2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_PCLK_PB3</span><span class="p">,</span> <span class="s">&quot;LCD_PCLK PB3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO3_DAT3_PB4</span><span class="p">,</span> <span class="s">&quot;SDIO3_DAT3 PB4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO3_DAT2_PB5</span><span class="p">,</span> <span class="s">&quot;SDIO3_DAT2 PB5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO3_DAT1_PB6</span><span class="p">,</span> <span class="s">&quot;SDIO3_DAT1 PB6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO3_DAT0_PB7</span><span class="p">,</span> <span class="s">&quot;SDIO3_DAT0 PB7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART3_RTS_N_PC0</span><span class="p">,</span> <span class="s">&quot;UART3_RTS_N PC0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_PWR1_PC1</span><span class="p">,</span> <span class="s">&quot;LCD_PWR1 PC1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART2_TXD_PC2</span><span class="p">,</span> <span class="s">&quot;UART2_TXD PC2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART2_RXD_PC3</span><span class="p">,</span> <span class="s">&quot;UART2_RXD PC3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GEN1_I2C_SCL_PC4</span><span class="p">,</span> <span class="s">&quot;GEN1_I2C_SCL PC4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GEN1_I2C_SDA_PC5</span><span class="p">,</span> <span class="s">&quot;GEN1_I2C_SDA PC5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_PWR2_PC6</span><span class="p">,</span> <span class="s">&quot;LCD_PWR2 PC6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_WP_N_PC7</span><span class="p">,</span> <span class="s">&quot;GMI_WP_N PC7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO3_DAT5_PD0</span><span class="p">,</span> <span class="s">&quot;SDIO3_DAT5 PD0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO3_DAT4_PD1</span><span class="p">,</span> <span class="s">&quot;SDIO3_DAT4 PD1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_GP5_PD2</span><span class="p">,</span> <span class="s">&quot;VI_GP5 PD2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO3_DAT6_PD3</span><span class="p">,</span> <span class="s">&quot;SDIO3_DAT6 PD3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO3_DAT7_PD4</span><span class="p">,</span> <span class="s">&quot;SDIO3_DAT7 PD4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D1_PD5</span><span class="p">,</span> <span class="s">&quot;VI_D1 PD5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_VSYNC_PD6</span><span class="p">,</span> <span class="s">&quot;VI_VSYNC PD6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_HSYNC_PD7</span><span class="p">,</span> <span class="s">&quot;VI_HSYNC PD7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D0_PE0</span><span class="p">,</span> <span class="s">&quot;LCD_D0 PE0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D1_PE1</span><span class="p">,</span> <span class="s">&quot;LCD_D1 PE1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D2_PE2</span><span class="p">,</span> <span class="s">&quot;LCD_D2 PE2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D3_PE3</span><span class="p">,</span> <span class="s">&quot;LCD_D3 PE3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D4_PE4</span><span class="p">,</span> <span class="s">&quot;LCD_D4 PE4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D5_PE5</span><span class="p">,</span> <span class="s">&quot;LCD_D5 PE5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D6_PE6</span><span class="p">,</span> <span class="s">&quot;LCD_D6 PE6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D7_PE7</span><span class="p">,</span> <span class="s">&quot;LCD_D7 PE7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D8_PF0</span><span class="p">,</span> <span class="s">&quot;LCD_D8 PF0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D9_PF1</span><span class="p">,</span> <span class="s">&quot;LCD_D9 PF1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D10_PF2</span><span class="p">,</span> <span class="s">&quot;LCD_D10 PF2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D11_PF3</span><span class="p">,</span> <span class="s">&quot;LCD_D11 PF3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D12_PF4</span><span class="p">,</span> <span class="s">&quot;LCD_D12 PF4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D13_PF5</span><span class="p">,</span> <span class="s">&quot;LCD_D13 PF5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D14_PF6</span><span class="p">,</span> <span class="s">&quot;LCD_D14 PF6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D15_PF7</span><span class="p">,</span> <span class="s">&quot;LCD_D15 PF7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD0_PG0</span><span class="p">,</span> <span class="s">&quot;GMI_AD0 PG0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD1_PG1</span><span class="p">,</span> <span class="s">&quot;GMI_AD1 PG1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD2_PG2</span><span class="p">,</span> <span class="s">&quot;GMI_AD2 PG2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD3_PG3</span><span class="p">,</span> <span class="s">&quot;GMI_AD3 PG3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD4_PG4</span><span class="p">,</span> <span class="s">&quot;GMI_AD4 PG4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD5_PG5</span><span class="p">,</span> <span class="s">&quot;GMI_AD5 PG5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD6_PG6</span><span class="p">,</span> <span class="s">&quot;GMI_AD6 PG6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD7_PG7</span><span class="p">,</span> <span class="s">&quot;GMI_AD7 PG7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD8_PH0</span><span class="p">,</span> <span class="s">&quot;GMI_AD8 PH0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD9_PH1</span><span class="p">,</span> <span class="s">&quot;GMI_AD9 PH1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD10_PH2</span><span class="p">,</span> <span class="s">&quot;GMI_AD10 PH2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD11_PH3</span><span class="p">,</span> <span class="s">&quot;GMI_AD11 PH3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD12_PH4</span><span class="p">,</span> <span class="s">&quot;GMI_AD12 PH4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD13_PH5</span><span class="p">,</span> <span class="s">&quot;GMI_AD13 PH5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD14_PH6</span><span class="p">,</span> <span class="s">&quot;GMI_AD14 PH6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD15_PH7</span><span class="p">,</span> <span class="s">&quot;GMI_AD15 PH7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_HIOW_N_PI0</span><span class="p">,</span> <span class="s">&quot;GMI_HIOW_N PI0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_HIOR_N_PI1</span><span class="p">,</span> <span class="s">&quot;GMI_HIOR_N PI1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS5_N_PI2</span><span class="p">,</span> <span class="s">&quot;GMI_CS5_N PI2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS6_N_PI3</span><span class="p">,</span> <span class="s">&quot;GMI_CS6_N PI3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_RST_N_PI4</span><span class="p">,</span> <span class="s">&quot;GMI_RST_N PI4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_IORDY_PI5</span><span class="p">,</span> <span class="s">&quot;GMI_IORDY PI5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS7_N_PI6</span><span class="p">,</span> <span class="s">&quot;GMI_CS7_N PI6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_WAIT_PI7</span><span class="p">,</span> <span class="s">&quot;GMI_WAIT PI7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS0_N_PJ0</span><span class="p">,</span> <span class="s">&quot;GMI_CS0_N PJ0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_DE_PJ1</span><span class="p">,</span> <span class="s">&quot;LCD_DE PJ1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS1_N_PJ2</span><span class="p">,</span> <span class="s">&quot;GMI_CS1_N PJ2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_HSYNC_PJ3</span><span class="p">,</span> <span class="s">&quot;LCD_HSYNC PJ3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_VSYNC_PJ4</span><span class="p">,</span> <span class="s">&quot;LCD_VSYNC PJ4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART2_CTS_N_PJ5</span><span class="p">,</span> <span class="s">&quot;UART2_CTS_N PJ5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART2_RTS_N_PJ6</span><span class="p">,</span> <span class="s">&quot;UART2_RTS_N PJ6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD16_PJ7</span><span class="p">,</span> <span class="s">&quot;GMI_AD16 PJ7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_ADV_N_PK0</span><span class="p">,</span> <span class="s">&quot;GMI_ADV_N PK0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CLK_PK1</span><span class="p">,</span> <span class="s">&quot;GMI_CLK PK1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS4_N_PK2</span><span class="p">,</span> <span class="s">&quot;GMI_CS4_N PK2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS2_N_PK3</span><span class="p">,</span> <span class="s">&quot;GMI_CS2_N PK3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_CS3_N_PK4</span><span class="p">,</span> <span class="s">&quot;GMI_CS3_N PK4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPDIF_OUT_PK5</span><span class="p">,</span> <span class="s">&quot;SPDIF_OUT PK5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPDIF_IN_PK6</span><span class="p">,</span> <span class="s">&quot;SPDIF_IN PK6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD19_PK7</span><span class="p">,</span> <span class="s">&quot;GMI_AD19 PK7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D2_PL0</span><span class="p">,</span> <span class="s">&quot;VI_D2 PL0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D3_PL1</span><span class="p">,</span> <span class="s">&quot;VI_D3 PL1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D4_PL2</span><span class="p">,</span> <span class="s">&quot;VI_D4 PL2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D5_PL3</span><span class="p">,</span> <span class="s">&quot;VI_D5 PL3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D6_PL4</span><span class="p">,</span> <span class="s">&quot;VI_D6 PL4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D7_PL5</span><span class="p">,</span> <span class="s">&quot;VI_D7 PL5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D8_PL6</span><span class="p">,</span> <span class="s">&quot;VI_D8 PL6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D9_PL7</span><span class="p">,</span> <span class="s">&quot;VI_D9 PL7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D16_PM0</span><span class="p">,</span> <span class="s">&quot;LCD_D16 PM0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D17_PM1</span><span class="p">,</span> <span class="s">&quot;LCD_D17 PM1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D18_PM2</span><span class="p">,</span> <span class="s">&quot;LCD_D18 PM2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D19_PM3</span><span class="p">,</span> <span class="s">&quot;LCD_D19 PM3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D20_PM4</span><span class="p">,</span> <span class="s">&quot;LCD_D20 PM4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D21_PM5</span><span class="p">,</span> <span class="s">&quot;LCD_D21 PM5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D22_PM6</span><span class="p">,</span> <span class="s">&quot;LCD_D22 PM6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_D23_PM7</span><span class="p">,</span> <span class="s">&quot;LCD_D23 PM7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP1_FS_PN0</span><span class="p">,</span> <span class="s">&quot;DAP1_FS PN0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP1_DIN_PN1</span><span class="p">,</span> <span class="s">&quot;DAP1_DIN PN1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP1_DOUT_PN2</span><span class="p">,</span> <span class="s">&quot;DAP1_DOUT PN2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP1_SCLK_PN3</span><span class="p">,</span> <span class="s">&quot;DAP1_SCLK PN3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_CS0_N_PN4</span><span class="p">,</span> <span class="s">&quot;LCD_CS0_N PN4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_SDOUT_PN5</span><span class="p">,</span> <span class="s">&quot;LCD_SDOUT PN5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_DC0_PN6</span><span class="p">,</span> <span class="s">&quot;LCD_DC0 PN6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_HDMI_INT_N_PN7</span><span class="p">,</span> <span class="s">&quot;HDMI_INT_N PN7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA7_PO0</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA7 PO0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA0_PO1</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA0 PO1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA1_PO2</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA1 PO2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA2_PO3</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA2 PO3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA3_PO4</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA3 PO4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA4_PO5</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA4 PO5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA5_PO6</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA5 PO6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DATA6_PO7</span><span class="p">,</span> <span class="s">&quot;ULPI_DATA6 PO7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP3_FS_PP0</span><span class="p">,</span> <span class="s">&quot;DAP3_FS PP0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP3_DIN_PP1</span><span class="p">,</span> <span class="s">&quot;DAP3_DIN PP1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP3_DOUT_PP2</span><span class="p">,</span> <span class="s">&quot;DAP3_DOUT PP2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP3_SCLK_PP3</span><span class="p">,</span> <span class="s">&quot;DAP3_SCLK PP3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP4_FS_PP4</span><span class="p">,</span> <span class="s">&quot;DAP4_FS PP4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP4_DIN_PP5</span><span class="p">,</span> <span class="s">&quot;DAP4_DIN PP5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP4_DOUT_PP6</span><span class="p">,</span> <span class="s">&quot;DAP4_DOUT PP6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP4_SCLK_PP7</span><span class="p">,</span> <span class="s">&quot;DAP4_SCLK PP7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL0_PQ0</span><span class="p">,</span> <span class="s">&quot;KB_COL0 PQ0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL1_PQ1</span><span class="p">,</span> <span class="s">&quot;KB_COL1 PQ1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL2_PQ2</span><span class="p">,</span> <span class="s">&quot;KB_COL2 PQ2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL3_PQ3</span><span class="p">,</span> <span class="s">&quot;KB_COL3 PQ3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL4_PQ4</span><span class="p">,</span> <span class="s">&quot;KB_COL4 PQ4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL5_PQ5</span><span class="p">,</span> <span class="s">&quot;KB_COL5 PQ5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL6_PQ6</span><span class="p">,</span> <span class="s">&quot;KB_COL6 PQ6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_COL7_PQ7</span><span class="p">,</span> <span class="s">&quot;KB_COL7 PQ7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW0_PR0</span><span class="p">,</span> <span class="s">&quot;KB_ROW0 PR0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW1_PR1</span><span class="p">,</span> <span class="s">&quot;KB_ROW1 PR1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW2_PR2</span><span class="p">,</span> <span class="s">&quot;KB_ROW2 PR2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW3_PR3</span><span class="p">,</span> <span class="s">&quot;KB_ROW3 PR3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW4_PR4</span><span class="p">,</span> <span class="s">&quot;KB_ROW4 PR4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW5_PR5</span><span class="p">,</span> <span class="s">&quot;KB_ROW5 PR5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW6_PR6</span><span class="p">,</span> <span class="s">&quot;KB_ROW6 PR6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW7_PR7</span><span class="p">,</span> <span class="s">&quot;KB_ROW7 PR7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW8_PS0</span><span class="p">,</span> <span class="s">&quot;KB_ROW8 PS0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW9_PS1</span><span class="p">,</span> <span class="s">&quot;KB_ROW9 PS1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW10_PS2</span><span class="p">,</span> <span class="s">&quot;KB_ROW10 PS2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW11_PS3</span><span class="p">,</span> <span class="s">&quot;KB_ROW11 PS3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW12_PS4</span><span class="p">,</span> <span class="s">&quot;KB_ROW12 PS4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW13_PS5</span><span class="p">,</span> <span class="s">&quot;KB_ROW13 PS5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW14_PS6</span><span class="p">,</span> <span class="s">&quot;KB_ROW14 PS6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_KB_ROW15_PS7</span><span class="p">,</span> <span class="s">&quot;KB_ROW15 PS7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_PCLK_PT0</span><span class="p">,</span> <span class="s">&quot;VI_PCLK PT0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_MCLK_PT1</span><span class="p">,</span> <span class="s">&quot;VI_MCLK PT1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D10_PT2</span><span class="p">,</span> <span class="s">&quot;VD_D10 PT2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D11_PT3</span><span class="p">,</span> <span class="s">&quot;VI_D11 PT3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_D0_PT4</span><span class="p">,</span> <span class="s">&quot;VI_D0 PT4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GEN2_I2C_SCL_PT5</span><span class="p">,</span> <span class="s">&quot;GEN2_I2C_SCL PT5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GEN2_I2C_SDA_PT6</span><span class="p">,</span> <span class="s">&quot;GEN2_I2C_SDA PT6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_DPD_PT7</span><span class="p">,</span> <span class="s">&quot;GMI_DPD PT7&quot;</span><span class="p">),</span>
	<span class="cm">/* PU0..6: GPIO only */</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PU0</span><span class="p">,</span> <span class="s">&quot;PU0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PU1</span><span class="p">,</span> <span class="s">&quot;PU1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PU2</span><span class="p">,</span> <span class="s">&quot;PU2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PU3</span><span class="p">,</span> <span class="s">&quot;PU3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PU4</span><span class="p">,</span> <span class="s">&quot;PU4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PU5</span><span class="p">,</span> <span class="s">&quot;PU5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PU6</span><span class="p">,</span> <span class="s">&quot;PU6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_JTAG_RTCK_PU7</span><span class="p">,</span> <span class="s">&quot;JTAG_RTCK PU7&quot;</span><span class="p">),</span>
	<span class="cm">/* PV0..1: GPIO only */</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PV0</span><span class="p">,</span> <span class="s">&quot;PV0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PV1</span><span class="p">,</span> <span class="s">&quot;PV1&quot;</span><span class="p">),</span>
	<span class="cm">/* PV2..3: Balls are named after GPIO not function */</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PV2</span><span class="p">,</span> <span class="s">&quot;PV2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PV3</span><span class="p">,</span> <span class="s">&quot;PV3&quot;</span><span class="p">),</span>
	<span class="cm">/* PV4..6: GPIO only */</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PV4</span><span class="p">,</span> <span class="s">&quot;PV4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PV5</span><span class="p">,</span> <span class="s">&quot;PV5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PV6</span><span class="p">,</span> <span class="s">&quot;PV6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_DC1_PV7</span><span class="p">,</span> <span class="s">&quot;LCD_DC1 PV7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_CS1_N_PW0</span><span class="p">,</span> <span class="s">&quot;LCD_CS1_N PW0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_M1_PW1</span><span class="p">,</span> <span class="s">&quot;LCD_M1 PW1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI2_CS1_N_PW2</span><span class="p">,</span> <span class="s">&quot;SPI2_CS1_N PW2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI2_CS2_N_PW3</span><span class="p">,</span> <span class="s">&quot;SPI2_CS2_N PW3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP_MCLK1_PW4</span><span class="p">,</span> <span class="s">&quot;DAP_MCLK1 PW4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DAP_MCLK2_PW5</span><span class="p">,</span> <span class="s">&quot;DAP_MCLK2 PW5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART3_TXD_PW6</span><span class="p">,</span> <span class="s">&quot;UART3_TXD PW6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_UART3_RXD_PW7</span><span class="p">,</span> <span class="s">&quot;UART3_RXD PW7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI2_MOSI_PX0</span><span class="p">,</span> <span class="s">&quot;SPI2_MOSI PX0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI2_MISO_PX1</span><span class="p">,</span> <span class="s">&quot;SPI2_MISO PX1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI2_SCK_PX2</span><span class="p">,</span> <span class="s">&quot;SPI2_SCK PX2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI2_CS0_N_PX3</span><span class="p">,</span> <span class="s">&quot;SPI2_CS0_N PX3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI1_MOSI_PX4</span><span class="p">,</span> <span class="s">&quot;SPI1_MOSI PX4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI1_SCK_PX5</span><span class="p">,</span> <span class="s">&quot;SPI1_SCK PX5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI1_CS0_N_PX6</span><span class="p">,</span> <span class="s">&quot;SPI1_CS0_N PX6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SPI1_MISO_PX7</span><span class="p">,</span> <span class="s">&quot;SPI1_MISO PX7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_CLK_PY0</span><span class="p">,</span> <span class="s">&quot;ULPI_CLK PY0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_DIR_PY1</span><span class="p">,</span> <span class="s">&quot;ULPI_DIR PY1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_NXT_PY2</span><span class="p">,</span> <span class="s">&quot;ULPI_NXT PY2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_ULPI_STP_PY3</span><span class="p">,</span> <span class="s">&quot;ULPI_STP PY3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO1_DAT3_PY4</span><span class="p">,</span> <span class="s">&quot;SDIO1_DAT3 PY4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO1_DAT2_PY5</span><span class="p">,</span> <span class="s">&quot;SDIO1_DAT2 PY5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO1_DAT1_PY6</span><span class="p">,</span> <span class="s">&quot;SDIO1_DAT1 PY6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO1_DAT0_PY7</span><span class="p">,</span> <span class="s">&quot;SDIO1_DAT0 PY7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO1_CLK_PZ0</span><span class="p">,</span> <span class="s">&quot;SDIO1_CLK PZ0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SDIO1_CMD_PZ1</span><span class="p">,</span> <span class="s">&quot;SDIO1_CMD PZ1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_SDIN_PZ2</span><span class="p">,</span> <span class="s">&quot;LCD_SDIN PZ2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_WR_N_PZ3</span><span class="p">,</span> <span class="s">&quot;LCD_WR_N PZ3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LCD_SCK_PZ4</span><span class="p">,</span> <span class="s">&quot;LCD_SCK PZ4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SYS_CLK_REQ_PZ5</span><span class="p">,</span> <span class="s">&quot;SYS_CLK_REQ PZ5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PWR_I2C_SCL_PZ6</span><span class="p">,</span> <span class="s">&quot;PWR_I2C_SCL PZ6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PWR_I2C_SDA_PZ7</span><span class="p">,</span> <span class="s">&quot;PWR_I2C_SDA PZ7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD20_PAA0</span><span class="p">,</span> <span class="s">&quot;GMI_AD20 PAA0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD21_PAA1</span><span class="p">,</span> <span class="s">&quot;GMI_AD21 PAA1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD22_PAA2</span><span class="p">,</span> <span class="s">&quot;GMI_AD22 PAA2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD23_PAA3</span><span class="p">,</span> <span class="s">&quot;GMI_AD23 PAA3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD24_PAA4</span><span class="p">,</span> <span class="s">&quot;GMI_AD24 PAA4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD25_PAA5</span><span class="p">,</span> <span class="s">&quot;GMI_AD25 PAA5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD26_PAA6</span><span class="p">,</span> <span class="s">&quot;GMI_AD26 PAA6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_GMI_AD27_PAA7</span><span class="p">,</span> <span class="s">&quot;GMI_AD27 PAA7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_LED_BLINK_PBB0</span><span class="p">,</span> <span class="s">&quot;LED_BLINK PBB0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_GP0_PBB1</span><span class="p">,</span> <span class="s">&quot;VI_GP0 PBB1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CAM_I2C_SCL_PBB2</span><span class="p">,</span> <span class="s">&quot;CAM_I2C_SCL PBB2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CAM_I2C_SDA_PBB3</span><span class="p">,</span> <span class="s">&quot;CAM_I2C_SDA PBB3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_GP3_PBB4</span><span class="p">,</span> <span class="s">&quot;VI_GP3 PBB4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_VI_GP4_PBB5</span><span class="p">,</span> <span class="s">&quot;VI_GP4 PBB5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PBB6</span><span class="p">,</span> <span class="s">&quot;PBB6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PBB7</span><span class="p">,</span> <span class="s">&quot;PBB7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CRT_HSYNC</span><span class="p">,</span> <span class="s">&quot;CRT_HSYNC&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CRT_VSYNC</span><span class="p">,</span> <span class="s">&quot;CRT_VSYNC&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDC_SCL</span><span class="p">,</span> <span class="s">&quot;DDC_SCL&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDC_SDA</span><span class="p">,</span> <span class="s">&quot;DDC_SDA&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_OWC</span><span class="p">,</span> <span class="s">&quot;OWC&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CORE_PWR_REQ</span><span class="p">,</span> <span class="s">&quot;CORE_PWR_REQ&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CPU_PWR_REQ</span><span class="p">,</span> <span class="s">&quot;CPU_PWR_REQ&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_PWR_INT_N</span><span class="p">,</span> <span class="s">&quot;PWR_INT_N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_CLK_32_K_IN</span><span class="p">,</span> <span class="s">&quot;CLK_32_K_IN&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_COMP_PD</span><span class="p">,</span> <span class="s">&quot;DDR_COMP_PD&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_COMP_PU</span><span class="p">,</span> <span class="s">&quot;DDR_COMP_PU&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A0</span><span class="p">,</span> <span class="s">&quot;DDR_A0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A1</span><span class="p">,</span> <span class="s">&quot;DDR_A1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A2</span><span class="p">,</span> <span class="s">&quot;DDR_A2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A3</span><span class="p">,</span> <span class="s">&quot;DDR_A3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A4</span><span class="p">,</span> <span class="s">&quot;DDR_A4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A5</span><span class="p">,</span> <span class="s">&quot;DDR_A5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A6</span><span class="p">,</span> <span class="s">&quot;DDR_A6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A7</span><span class="p">,</span> <span class="s">&quot;DDR_A7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A8</span><span class="p">,</span> <span class="s">&quot;DDR_A8&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A9</span><span class="p">,</span> <span class="s">&quot;DDR_A9&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A10</span><span class="p">,</span> <span class="s">&quot;DDR_A10&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A11</span><span class="p">,</span> <span class="s">&quot;DDR_A11&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A12</span><span class="p">,</span> <span class="s">&quot;DDR_A12&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A13</span><span class="p">,</span> <span class="s">&quot;DDR_A13&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_A14</span><span class="p">,</span> <span class="s">&quot;DDR_A14&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_CAS_N</span><span class="p">,</span> <span class="s">&quot;DDR_CAS_N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_BA0</span><span class="p">,</span> <span class="s">&quot;DDR_BA0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_BA1</span><span class="p">,</span> <span class="s">&quot;DDR_BA1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_BA2</span><span class="p">,</span> <span class="s">&quot;DDR_BA2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQS0P</span><span class="p">,</span> <span class="s">&quot;DDR_DQS0P&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQS0N</span><span class="p">,</span> <span class="s">&quot;DDR_DQS0N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQS1P</span><span class="p">,</span> <span class="s">&quot;DDR_DQS1P&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQS1N</span><span class="p">,</span> <span class="s">&quot;DDR_DQS1N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQS2P</span><span class="p">,</span> <span class="s">&quot;DDR_DQS2P&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQS2N</span><span class="p">,</span> <span class="s">&quot;DDR_DQS2N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQS3P</span><span class="p">,</span> <span class="s">&quot;DDR_DQS3P&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQS3N</span><span class="p">,</span> <span class="s">&quot;DDR_DQS3N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_CKE0</span><span class="p">,</span> <span class="s">&quot;DDR_CKE0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_CKE1</span><span class="p">,</span> <span class="s">&quot;DDR_CKE1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_CLK</span><span class="p">,</span> <span class="s">&quot;DDR_CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_CLK_N</span><span class="p">,</span> <span class="s">&quot;DDR_CLK_N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DM0</span><span class="p">,</span> <span class="s">&quot;DDR_DM0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DM1</span><span class="p">,</span> <span class="s">&quot;DDR_DM1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DM2</span><span class="p">,</span> <span class="s">&quot;DDR_DM2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DM3</span><span class="p">,</span> <span class="s">&quot;DDR_DM3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_ODT</span><span class="p">,</span> <span class="s">&quot;DDR_ODT&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_QUSE0</span><span class="p">,</span> <span class="s">&quot;DDR_QUSE0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_QUSE1</span><span class="p">,</span> <span class="s">&quot;DDR_QUSE1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_QUSE2</span><span class="p">,</span> <span class="s">&quot;DDR_QUSE2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_QUSE3</span><span class="p">,</span> <span class="s">&quot;DDR_QUSE3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_RAS_N</span><span class="p">,</span> <span class="s">&quot;DDR_RAS_N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_WE_N</span><span class="p">,</span> <span class="s">&quot;DDR_WE_N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ0</span><span class="p">,</span> <span class="s">&quot;DDR_DQ0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ1</span><span class="p">,</span> <span class="s">&quot;DDR_DQ1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ2</span><span class="p">,</span> <span class="s">&quot;DDR_DQ2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ3</span><span class="p">,</span> <span class="s">&quot;DDR_DQ3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ4</span><span class="p">,</span> <span class="s">&quot;DDR_DQ4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ5</span><span class="p">,</span> <span class="s">&quot;DDR_DQ5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ6</span><span class="p">,</span> <span class="s">&quot;DDR_DQ6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ7</span><span class="p">,</span> <span class="s">&quot;DDR_DQ7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ8</span><span class="p">,</span> <span class="s">&quot;DDR_DQ8&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ9</span><span class="p">,</span> <span class="s">&quot;DDR_DQ9&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ10</span><span class="p">,</span> <span class="s">&quot;DDR_DQ10&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ11</span><span class="p">,</span> <span class="s">&quot;DDR_DQ11&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ12</span><span class="p">,</span> <span class="s">&quot;DDR_DQ12&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ13</span><span class="p">,</span> <span class="s">&quot;DDR_DQ13&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ14</span><span class="p">,</span> <span class="s">&quot;DDR_DQ14&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ15</span><span class="p">,</span> <span class="s">&quot;DDR_DQ15&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ16</span><span class="p">,</span> <span class="s">&quot;DDR_DQ16&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ17</span><span class="p">,</span> <span class="s">&quot;DDR_DQ17&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ18</span><span class="p">,</span> <span class="s">&quot;DDR_DQ18&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ19</span><span class="p">,</span> <span class="s">&quot;DDR_DQ19&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ20</span><span class="p">,</span> <span class="s">&quot;DDR_DQ20&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ21</span><span class="p">,</span> <span class="s">&quot;DDR_DQ21&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ22</span><span class="p">,</span> <span class="s">&quot;DDR_DQ22&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ23</span><span class="p">,</span> <span class="s">&quot;DDR_DQ23&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ24</span><span class="p">,</span> <span class="s">&quot;DDR_DQ24&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ25</span><span class="p">,</span> <span class="s">&quot;DDR_DQ25&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ26</span><span class="p">,</span> <span class="s">&quot;DDR_DQ26&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ27</span><span class="p">,</span> <span class="s">&quot;DDR_DQ27&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ28</span><span class="p">,</span> <span class="s">&quot;DDR_DQ28&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ29</span><span class="p">,</span> <span class="s">&quot;DDR_DQ29&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ30</span><span class="p">,</span> <span class="s">&quot;DDR_DQ30&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_DQ31</span><span class="p">,</span> <span class="s">&quot;DDR_DQ31&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_CS0_N</span><span class="p">,</span> <span class="s">&quot;DDR_CS0_N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_DDR_CS1_N</span><span class="p">,</span> <span class="s">&quot;DDR_CS1_N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_SYS_RESET</span><span class="p">,</span> <span class="s">&quot;SYS_RESET&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_JTAG_TRST_N</span><span class="p">,</span> <span class="s">&quot;JTAG_TRST_N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_JTAG_TDO</span><span class="p">,</span> <span class="s">&quot;JTAG_TDO&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_JTAG_TMS</span><span class="p">,</span> <span class="s">&quot;JTAG_TMS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_JTAG_TCK</span><span class="p">,</span> <span class="s">&quot;JTAG_TCK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_JTAG_TDI</span><span class="p">,</span> <span class="s">&quot;JTAG_TDI&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="n">TEGRA_PIN_TEST_MODE_EN</span><span class="p">,</span> <span class="s">&quot;TEST_MODE_EN&quot;</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ata_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_CS6_N_PI3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS7_N_PI6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_RST_N_PI4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">atb_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_CS5_N_PI2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_DPD_PT7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">atc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_IORDY_PI5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_WAIT_PI7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_ADV_N_PK0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CLK_PK1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS2_N_PK3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS3_N_PK4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS4_N_PK2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD0_PG0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD1_PG1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD2_PG2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD3_PG3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD4_PG4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD5_PG5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD6_PG6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD7_PG7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_HIOW_N_PI0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_HIOR_N_PI1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">atd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD8_PH0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD9_PH1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD10_PH2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD11_PH3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ate_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD12_PH4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD13_PH5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD14_PH6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD15_PH7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">cdev1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP_MCLK1_PW4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">cdev2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP_MCLK2_PW5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">crtp_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CRT_HSYNC</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CRT_VSYNC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">csus_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_MCLK_PT1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP1_FS_PN0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP1_DIN_PN1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP1_DOUT_PN2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP1_SCLK_PN3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP2_FS_PA2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP2_SCLK_PA3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP2_DIN_PA4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP2_DOUT_PA5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP3_FS_PP0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP3_DIN_PP1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP3_DOUT_PP2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP3_SCLK_PP3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dap4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP4_FS_PP4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP4_DIN_PP5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP4_DOUT_PP6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP4_SCLK_PP7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ddc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DDC_SCL</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDC_SDA</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dta_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D0_PT4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D1_PD5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dtb_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D10_PT2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D11_PT3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dtc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_HSYNC_PD7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_VSYNC_PD6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dtd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_PCLK_PT0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D2_PL0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D3_PL1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D4_PL2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D5_PL3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D6_PL4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D7_PL5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D8_PL6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D9_PL7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dte_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_GP0_PBB1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_GP3_PBB4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_GP4_PBB5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_GP5_PD2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_GP6_PA0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">dtf_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CAM_I2C_SCL_PBB2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CAM_I2C_SDA_PBB3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gma_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD20_PAA0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD21_PAA1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD22_PAA2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD23_PAA3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmb_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_WP_N_PC7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD16_PJ7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD17_PB0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD18_PB1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD19_PK7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_CS0_N_PJ0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS1_N_PJ2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gme_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD24_PAA4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD25_PAA5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD26_PAA6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD27_PAA7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gpu_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PU0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gpu7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_JTAG_RTCK_PU7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gpv_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PV4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">hdint_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_HDMI_INT_N_PN7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2cp_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PWR_I2C_SCL_PZ6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PWR_I2C_SDA_PZ7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">irrx_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART2_RTS_N_PJ6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">irtx_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART2_CTS_N_PJ5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kbca_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW0_PR0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW1_PR1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW2_PR2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kbcb_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW7_PR7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW8_PS0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW9_PS1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW10_PS2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW11_PS3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW12_PS4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW13_PS5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW14_PS6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW15_PS7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kbcc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_COL0_PQ0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL1_PQ1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kbcd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW3_PR3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW4_PR4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW5_PR5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW6_PR6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kbce_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_COL7_PQ7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">kbcf_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_COL2_PQ2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL3_PQ3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL4_PQ4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL5_PQ5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL6_PQ6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lcsn_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_CS0_N_PN4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D0_PE0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D1_PE1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D2_PE2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D3_PE3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D4_PE4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D5_PE5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D6_PE6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D7_PE7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld8_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D8_PF0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld9_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D9_PF1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld10_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D10_PF2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld11_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D11_PF3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld12_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D12_PF4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld13_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D13_PF5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld14_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D14_PF6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld15_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D15_PF7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld16_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D16_PM0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld17_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D17_PM1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ldc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_DC0_PN6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ldi_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D22_PM6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lhp0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D21_PM5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lhp1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D18_PM2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lhp2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D19_PM3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lhs_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_HSYNC_PJ3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lm0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_CS1_N_PW0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lm1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_M1_PW1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lpp_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D23_PM7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lpw0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_PWR0_PB2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lpw1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_PWR1_PC1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lpw2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_PWR2_PC6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lsc0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_PCLK_PB3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lsc1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_WR_N_PZ3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lsck_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_SCK_PZ4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lsda_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_SDOUT_PN5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lsdi_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_SDIN_PZ2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lspi_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_DE_PJ1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lvp0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_DC1_PV7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lvp1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D20_PM4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lvs_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_VSYNC_PJ4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ls_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_PWR0_PB2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_PWR1_PC1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_PWR2_PC6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_SDIN_PZ2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_SDOUT_PN5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_WR_N_PZ3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_CS0_N_PN4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_DC0_PN6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_SCK_PZ4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">lc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_PCLK_PB3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_DE_PJ1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_HSYNC_PJ3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_VSYNC_PJ4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_CS1_N_PW0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_M1_PW1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_DC1_PV7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_HDMI_INT_N_PN7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld17_0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D0_PE0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D1_PE1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D2_PE2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D3_PE3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D4_PE4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D5_PE5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D6_PE6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D7_PE7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D8_PF0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D9_PF1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D10_PF2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D11_PF3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D12_PF4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D13_PF5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D14_PF6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D15_PF7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D16_PM0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D17_PM1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld19_18_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D18_PM2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D19_PM3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld21_20_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D20_PM4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D21_PM5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ld23_22_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_D22_PM6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D23_PM7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">owc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_OWC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pmc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LED_BLINK_PBB0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SYS_CLK_REQ_PZ5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CORE_PWR_REQ</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CPU_PWR_REQ</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PWR_INT_N</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pta_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GEN2_I2C_SCL_PT5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GEN2_I2C_SDA_PT6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">rm_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GEN1_I2C_SCL_PC4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GEN1_I2C_SDA_PC5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdb_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDIO3_CMD_PA7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT0_PB7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT1_PB6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT2_PB5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT3_PB4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDIO3_CLK_PA6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdio1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDIO1_CLK_PZ0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO1_CMD_PZ1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO1_DAT0_PY7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO1_DAT1_PY6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO1_DAT2_PY5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO1_DAT3_PY4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">slxa_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT4_PD1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">slxc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT6_PD3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">slxd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT7_PD4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">slxk_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT5_PD0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spdi_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPDIF_IN_PK6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spdo_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPDIF_OUT_PK5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spia_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI2_MOSI_PX0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spib_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI2_MISO_PX1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spic_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI2_CS0_N_PX3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI2_SCK_PX2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spid_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI1_MOSI_PX4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spie_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI1_CS0_N_PX6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI1_SCK_PX5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spif_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI1_MISO_PX7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spig_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI2_CS1_N_PW2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spih_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI2_CS2_N_PW3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uaa_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DATA0_PO1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA1_PO2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA2_PO3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA3_PO4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uab_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DATA4_PO5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA5_PO6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA6_PO7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA7_PO0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uac_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PV0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ck32_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CLK_32_K_IN</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uad_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART2_RXD_PC3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART2_TXD_PC2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uca_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART3_RXD_PW7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART3_TXD_PW6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ucb_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART3_CTS_N_PA1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART3_RTS_N_PC0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uda_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_CLK_PY0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DIR_PY1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_NXT_PY2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_STP_PY3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ddrc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DDR_COMP_PD</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_COMP_PU</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pmca_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LED_BLINK_PBB0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pmcb_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SYS_CLK_REQ_PZ5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pmcc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CORE_PWR_REQ</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pmcd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CPU_PWR_REQ</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pmce_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PWR_INT_N</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">xm2c_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DDR_A0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A8</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A9</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A10</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A11</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A12</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A13</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A14</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_CAS_N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_BA0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_BA1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_BA2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS0P</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS0N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS1P</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS1N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS2P</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS2N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS3P</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS3N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_CS0_N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_CS1_N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_CKE0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_CKE1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_CLK</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_CLK_N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DM0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DM1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DM2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DM3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_ODT</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_RAS_N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_WE_N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_QUSE0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_QUSE1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_QUSE2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_QUSE3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">xm2d_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DDR_DQ0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ8</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ9</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ10</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ11</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ12</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ13</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ14</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ15</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ16</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ17</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ18</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ19</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ20</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ21</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ22</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ23</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ24</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ25</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ26</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ27</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ28</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ29</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ30</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ31</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_ao1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SYS_RESET</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PWR_I2C_SCL_PZ6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PWR_I2C_SDA_PZ7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW0_PR0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW1_PR1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW2_PR2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW3_PR3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW4_PR4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW5_PR5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW6_PR6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW7_PR7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_ao2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_KB_ROW8_PS0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW9_PS1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW10_PS2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW11_PS3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW12_PS4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW13_PS5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW14_PS6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_ROW15_PS7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL0_PQ0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL1_PQ1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL2_PQ2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL3_PQ3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL4_PQ4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL5_PQ5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL6_PQ6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_KB_COL7_PQ7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LED_BLINK_PBB0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SYS_CLK_REQ_PZ5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CORE_PWR_REQ</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CPU_PWR_REQ</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PWR_INT_N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CLK_32_K_IN</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_at1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_IORDY_PI5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD8_PH0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD9_PH1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD10_PH2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD11_PH3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD12_PH4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD13_PH5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD14_PH6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD15_PH7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS7_N_PI6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_DPD_PT7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GEN2_I2C_SCL_PT5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GEN2_I2C_SDA_PT6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_at2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_WAIT_PI7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_ADV_N_PK0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CLK_PK1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS6_N_PI3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS5_N_PI2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS4_N_PK2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS3_N_PK4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS2_N_PK3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD0_PG0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD1_PG1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD2_PG2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD3_PG3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD4_PG4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD5_PG5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD6_PG6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD7_PG7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_HIOW_N_PI0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_HIOR_N_PI1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_RST_N_PI4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_cdev1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP_MCLK1_PW4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_cdev2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP_MCLK2_PW5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_csus_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_MCLK_PT1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_dap1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP1_FS_PN0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP1_DIN_PN1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP1_DOUT_PN2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP1_SCLK_PN3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPDIF_OUT_PK5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPDIF_IN_PK6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_dap2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP2_FS_PA2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP2_SCLK_PA3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP2_DIN_PA4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP2_DOUT_PA5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_dap3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP3_FS_PP0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP3_DIN_PP1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP3_DOUT_PP2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP3_SCLK_PP3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_dap4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DAP4_FS_PP4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP4_DIN_PP5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP4_DOUT_PP6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DAP4_SCLK_PP7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_dbg_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_PU0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PU6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_JTAG_RTCK_PU7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GEN1_I2C_SDA_PC5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GEN1_I2C_SCL_PC4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_JTAG_TRST_N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_JTAG_TDO</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_JTAG_TMS</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_JTAG_TCK</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_JTAG_TDI</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_TEST_MODE_EN</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_lcd1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_PWR1_PC1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_PWR2_PC6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_SDIN_PZ2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_SDOUT_PN5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_WR_N_PZ3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_CS0_N_PN4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_DC0_PN6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_SCK_PZ4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_lcd2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_LCD_PWR0_PB2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_PCLK_PB3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_DE_PJ1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_HSYNC_PJ3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_VSYNC_PJ4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D0_PE0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D1_PE1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D2_PE2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D3_PE3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D4_PE4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D5_PE5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D6_PE6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D7_PE7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D8_PF0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D9_PF1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D10_PF2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D11_PF3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D12_PF4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D13_PF5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D14_PF6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D15_PF7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D16_PM0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D17_PM1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D18_PM2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D19_PM3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D20_PM4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D21_PM5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D22_PM6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_D23_PM7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_CS1_N_PW0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_M1_PW1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_LCD_DC1_PV7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_HDMI_INT_N_PN7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_sdmmc2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT4_PD1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT5_PD0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT6_PD3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT7_PD4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_sdmmc3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDIO3_CLK_PA6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO3_CMD_PA7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT0_PB7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT1_PB6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT2_PB5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO3_DAT3_PB4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_spi_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SPI2_MOSI_PX0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI2_MISO_PX1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI2_SCK_PX2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI2_CS0_N_PX3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI1_MOSI_PX4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI1_SCK_PX5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI1_CS0_N_PX6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI1_MISO_PX7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI2_CS1_N_PW2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SPI2_CS2_N_PW3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_uaa_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DATA0_PO1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA1_PO2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA2_PO3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA3_PO4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_uab_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_DATA4_PO5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA5_PO6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA6_PO7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DATA7_PO0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_PV3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_uart2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART2_TXD_PC2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART2_RXD_PC3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART2_RTS_N_PJ6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART2_CTS_N_PJ5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_uart3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_UART3_TXD_PW6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART3_RXD_PW7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART3_RTS_N_PC0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_UART3_CTS_N_PA1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_vi1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_D0_PT4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D1_PD5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D2_PL0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D3_PL1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D4_PL2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D5_PL3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D6_PL4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D7_PL5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D8_PL6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D9_PL7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D10_PT2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_D11_PT3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_PCLK_PT0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_VSYNC_PD6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_HSYNC_PD7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_vi2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_VI_GP0_PBB1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CAM_I2C_SCL_PBB2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CAM_I2C_SDA_PBB3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_GP3_PBB4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_GP4_PBB5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_GP5_PD2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_VI_GP6_PA0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_xm2a_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DDR_A0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A8</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A9</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A10</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A11</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A12</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A13</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_A14</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_BA0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_BA1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_BA2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_CS0_N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_CS1_N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_ODT</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_RAS_N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_CAS_N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_WE_N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_CKE0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_CKE1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_xm2c_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DDR_DQS0P</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS0N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS1P</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS1N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS2P</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS2N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS3P</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQS3N</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_QUSE0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_QUSE1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_QUSE2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_QUSE3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_xm2d_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DDR_DQ0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ3</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ8</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ9</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ10</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ11</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ12</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ13</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ14</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ15</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ16</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ17</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ18</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ19</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ20</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ21</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ22</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ23</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ24</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ25</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ26</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ27</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ28</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ29</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ30</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DQ31</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DM0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DM1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DM2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_DM3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_xm2clk_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DDR_CLK</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDR_CLK_N</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_sdio1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_SDIO1_CLK_PZ0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO1_CMD_PZ1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO1_DAT0_PY7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO1_DAT1_PY6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO1_DAT2_PY5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_SDIO1_DAT3_PY4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_crt_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_CRT_HSYNC</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_CRT_VSYNC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_ddc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_DDC_SCL</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_DDC_SDA</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_gma_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD20_PAA0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD21_PAA1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD22_PAA2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD23_PAA3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_gmb_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_WP_N_PC7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_gmc_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD16_PJ7</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD17_PB0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD18_PB1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD19_PK7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_gmd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_CS0_N_PJ0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_CS1_N_PJ2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_gme_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_GMI_AD24_PAA4</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD25_PAA5</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD26_PAA6</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_GMI_AD27_PAA7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_owr_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_OWC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">drive_uda_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_PIN_ULPI_CLK_PY0</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_DIR_PY1</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_NXT_PY2</span><span class="p">,</span>
	<span class="n">TEGRA_PIN_ULPI_STP_PY3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">tegra_mux</span> <span class="p">{</span>
	<span class="n">TEGRA_MUX_AHB_CLK</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_APB_CLK</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_AUDIO_SYNC</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_CRT</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_DAP1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_DAP2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_DAP3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_DAP4</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_DAP5</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_DISPLAYA</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_DISPLAYB</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_EMC_TEST0_DLL</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_EMC_TEST1_DLL</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_GMI</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_GMI_INT</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_HDMI</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_I2CP</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_I2C1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_I2C2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_I2C3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_IDE</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_IRDA</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_KBC</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_MIO</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_MIPI_HS</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_NAND</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_OSC</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_OWR</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PCIE</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PLLA_OUT</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PLLC_OUT1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PLLM_OUT1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PLLP_OUT2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PLLP_OUT3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PLLP_OUT4</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PWM</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PWR_INTR</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_PWR_ON</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_RSVD1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_RSVD2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_RSVD3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_RSVD4</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_RTCK</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SDIO1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SDIO2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SDIO3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SDIO4</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SFLASH</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SPDIF</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SPI1</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SPI2</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SPI2_ALT</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SPI3</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_SPI4</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_TRACE</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_TWC</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_UARTA</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_UARTB</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_UARTC</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_UARTD</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_UARTE</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_ULPI</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_VI</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_VI_SENSOR_CLK</span><span class="p">,</span>
	<span class="n">TEGRA_MUX_XIO</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">ahb_clk_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cdev2&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">apb_clk_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cdev2&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">audio_sync_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cdev1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">crt_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;crtp&quot;</span><span class="p">,</span>
	<span class="s">&quot;lm1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">dap1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dap1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">dap2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dap2&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">dap3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dap3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">dap4_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dap4&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">dap5_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gme&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">displaya_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;lcsn&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld0&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld1&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld10&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld11&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld12&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld13&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld14&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld15&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld16&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld17&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld3&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld4&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld5&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld6&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld7&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld8&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld9&quot;</span><span class="p">,</span>
	<span class="s">&quot;ldc&quot;</span><span class="p">,</span>
	<span class="s">&quot;ldi&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhp0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhp1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhp2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhs&quot;</span><span class="p">,</span>
	<span class="s">&quot;lm0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lm1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpp&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpw0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpw1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpw2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsc0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsc1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsck&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsda&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsdi&quot;</span><span class="p">,</span>
	<span class="s">&quot;lspi&quot;</span><span class="p">,</span>
	<span class="s">&quot;lvp0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lvp1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lvs&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">displayb_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;lcsn&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld0&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld1&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld10&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld11&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld12&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld13&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld14&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld15&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld16&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld17&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld3&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld4&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld5&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld6&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld7&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld8&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld9&quot;</span><span class="p">,</span>
	<span class="s">&quot;ldc&quot;</span><span class="p">,</span>
	<span class="s">&quot;ldi&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhp0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhp1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhp2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhs&quot;</span><span class="p">,</span>
	<span class="s">&quot;lm0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lm1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpp&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpw0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpw1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpw2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsc0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsc1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsck&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsda&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsdi&quot;</span><span class="p">,</span>
	<span class="s">&quot;lspi&quot;</span><span class="p">,</span>
	<span class="s">&quot;lvp0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lvp1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lvs&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">emc_test0_dll_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;kbca&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">emc_test1_dll_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;kbcc&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">gmi_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;ata&quot;</span><span class="p">,</span>
	<span class="s">&quot;atb&quot;</span><span class="p">,</span>
	<span class="s">&quot;atc&quot;</span><span class="p">,</span>
	<span class="s">&quot;atd&quot;</span><span class="p">,</span>
	<span class="s">&quot;ate&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4&quot;</span><span class="p">,</span>
	<span class="s">&quot;gma&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmb&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmc&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmd&quot;</span><span class="p">,</span>
	<span class="s">&quot;gme&quot;</span><span class="p">,</span>
	<span class="s">&quot;gpu&quot;</span><span class="p">,</span>
	<span class="s">&quot;irrx&quot;</span><span class="p">,</span>
	<span class="s">&quot;irtx&quot;</span><span class="p">,</span>
	<span class="s">&quot;pta&quot;</span><span class="p">,</span>
	<span class="s">&quot;spia&quot;</span><span class="p">,</span>
	<span class="s">&quot;spib&quot;</span><span class="p">,</span>
	<span class="s">&quot;spic&quot;</span><span class="p">,</span>
	<span class="s">&quot;spid&quot;</span><span class="p">,</span>
	<span class="s">&quot;spie&quot;</span><span class="p">,</span>
	<span class="s">&quot;uca&quot;</span><span class="p">,</span>
	<span class="s">&quot;ucb&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">gmi_int_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmb&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">hdmi_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;hdint&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpw0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpw2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsc1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsck&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsda&quot;</span><span class="p">,</span>
	<span class="s">&quot;lspi&quot;</span><span class="p">,</span>
	<span class="s">&quot;pta&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">i2cp_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;i2cp&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">i2c1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;rm&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdi&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdo&quot;</span><span class="p">,</span>
	<span class="s">&quot;spig&quot;</span><span class="p">,</span>
	<span class="s">&quot;spih&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">i2c2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;ddc&quot;</span><span class="p">,</span>
	<span class="s">&quot;pta&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">i2c3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dtf&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">ide_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;ata&quot;</span><span class="p">,</span>
	<span class="s">&quot;atb&quot;</span><span class="p">,</span>
	<span class="s">&quot;atc&quot;</span><span class="p">,</span>
	<span class="s">&quot;atd&quot;</span><span class="p">,</span>
	<span class="s">&quot;ate&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmb&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">irda_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;uad&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">kbc_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;kbca&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbcb&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbcc&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbcd&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbce&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbcf&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">mio_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;kbcb&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbcd&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbcf&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">mipi_hs_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;uaa&quot;</span><span class="p">,</span>
	<span class="s">&quot;uab&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">nand_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;ata&quot;</span><span class="p">,</span>
	<span class="s">&quot;atb&quot;</span><span class="p">,</span>
	<span class="s">&quot;atc&quot;</span><span class="p">,</span>
	<span class="s">&quot;atd&quot;</span><span class="p">,</span>
	<span class="s">&quot;ate&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmb&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmd&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbca&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbcb&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbcc&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbcd&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbce&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbcf&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">osc_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cdev1&quot;</span><span class="p">,</span>
	<span class="s">&quot;cdev2&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">owr_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;kbce&quot;</span><span class="p">,</span>
	<span class="s">&quot;owc&quot;</span><span class="p">,</span>
	<span class="s">&quot;uac&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pcie_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gpv&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxa&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxk&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">plla_out_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cdev1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pllc_out1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;csus&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pllm_out1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cdev1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pllp_out2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;csus&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pllp_out3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;csus&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pllp_out4_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;cdev2&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pwm_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gpu&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdb&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdc&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdd&quot;</span><span class="p">,</span>
	<span class="s">&quot;ucb&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pwr_intr_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;pmc&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">pwr_on_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;pmc&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">rsvd1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dta&quot;</span><span class="p">,</span>
	<span class="s">&quot;dtb&quot;</span><span class="p">,</span>
	<span class="s">&quot;dtc&quot;</span><span class="p">,</span>
	<span class="s">&quot;dtd&quot;</span><span class="p">,</span>
	<span class="s">&quot;dte&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmd&quot;</span><span class="p">,</span>
	<span class="s">&quot;gme&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">rsvd2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;crtp&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap1&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4&quot;</span><span class="p">,</span>
	<span class="s">&quot;ddc&quot;</span><span class="p">,</span>
	<span class="s">&quot;dtb&quot;</span><span class="p">,</span>
	<span class="s">&quot;dtc&quot;</span><span class="p">,</span>
	<span class="s">&quot;dte&quot;</span><span class="p">,</span>
	<span class="s">&quot;dtf&quot;</span><span class="p">,</span>
	<span class="s">&quot;gpu7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gpv&quot;</span><span class="p">,</span>
	<span class="s">&quot;hdint&quot;</span><span class="p">,</span>
	<span class="s">&quot;i2cp&quot;</span><span class="p">,</span>
	<span class="s">&quot;owc&quot;</span><span class="p">,</span>
	<span class="s">&quot;rm&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdio1&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdi&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdo&quot;</span><span class="p">,</span>
	<span class="s">&quot;uac&quot;</span><span class="p">,</span>
	<span class="s">&quot;uca&quot;</span><span class="p">,</span>
	<span class="s">&quot;uda&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">rsvd3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;crtp&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap2&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3&quot;</span><span class="p">,</span>
	<span class="s">&quot;ddc&quot;</span><span class="p">,</span>
	<span class="s">&quot;gpu7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gpv&quot;</span><span class="p">,</span>
	<span class="s">&quot;hdint&quot;</span><span class="p">,</span>
	<span class="s">&quot;i2cp&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld17&quot;</span><span class="p">,</span>
	<span class="s">&quot;ldc&quot;</span><span class="p">,</span>
	<span class="s">&quot;ldi&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhp0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhp1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhp2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lm1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpp&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpw1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lvp0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lvp1&quot;</span><span class="p">,</span>
	<span class="s">&quot;owc&quot;</span><span class="p">,</span>
	<span class="s">&quot;pmc&quot;</span><span class="p">,</span>
	<span class="s">&quot;rm&quot;</span><span class="p">,</span>
	<span class="s">&quot;uac&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">rsvd4_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;ata&quot;</span><span class="p">,</span>
	<span class="s">&quot;ate&quot;</span><span class="p">,</span>
	<span class="s">&quot;crtp&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap3&quot;</span><span class="p">,</span>
	<span class="s">&quot;dap4&quot;</span><span class="p">,</span>
	<span class="s">&quot;ddc&quot;</span><span class="p">,</span>
	<span class="s">&quot;dta&quot;</span><span class="p">,</span>
	<span class="s">&quot;dtc&quot;</span><span class="p">,</span>
	<span class="s">&quot;dtd&quot;</span><span class="p">,</span>
	<span class="s">&quot;dtf&quot;</span><span class="p">,</span>
	<span class="s">&quot;gpu&quot;</span><span class="p">,</span>
	<span class="s">&quot;gpu7&quot;</span><span class="p">,</span>
	<span class="s">&quot;gpv&quot;</span><span class="p">,</span>
	<span class="s">&quot;hdint&quot;</span><span class="p">,</span>
	<span class="s">&quot;i2cp&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbce&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcsn&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld0&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld1&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld3&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld4&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld5&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld6&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld7&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld8&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld9&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld10&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld11&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld12&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld13&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld14&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld15&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld16&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld17&quot;</span><span class="p">,</span>
	<span class="s">&quot;ldc&quot;</span><span class="p">,</span>
	<span class="s">&quot;ldi&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhp0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhp1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhp2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhs&quot;</span><span class="p">,</span>
	<span class="s">&quot;lm0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpp&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpw1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsc0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsdi&quot;</span><span class="p">,</span>
	<span class="s">&quot;lvp0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lvp1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lvs&quot;</span><span class="p">,</span>
	<span class="s">&quot;owc&quot;</span><span class="p">,</span>
	<span class="s">&quot;pmc&quot;</span><span class="p">,</span>
	<span class="s">&quot;pta&quot;</span><span class="p">,</span>
	<span class="s">&quot;rm&quot;</span><span class="p">,</span>
	<span class="s">&quot;spif&quot;</span><span class="p">,</span>
	<span class="s">&quot;uac&quot;</span><span class="p">,</span>
	<span class="s">&quot;uca&quot;</span><span class="p">,</span>
	<span class="s">&quot;ucb&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">rtck_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gpu7&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">sdio1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;sdio1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">sdio2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dap1&quot;</span><span class="p">,</span>
	<span class="s">&quot;dta&quot;</span><span class="p">,</span>
	<span class="s">&quot;dtd&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbca&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbcb&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbcd&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdi&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdo&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">sdio3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;sdb&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdc&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdd&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxa&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxc&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxd&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxk&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">sdio4_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;atb&quot;</span><span class="p">,</span>
	<span class="s">&quot;atc&quot;</span><span class="p">,</span>
	<span class="s">&quot;atd&quot;</span><span class="p">,</span>
	<span class="s">&quot;gma&quot;</span><span class="p">,</span>
	<span class="s">&quot;gme&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">sflash_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmc&quot;</span><span class="p">,</span>
	<span class="s">&quot;gmd&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spdif_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;slxc&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxd&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdi&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdo&quot;</span><span class="p">,</span>
	<span class="s">&quot;uad&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spi1_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dtb&quot;</span><span class="p">,</span>
	<span class="s">&quot;dte&quot;</span><span class="p">,</span>
	<span class="s">&quot;spia&quot;</span><span class="p">,</span>
	<span class="s">&quot;spib&quot;</span><span class="p">,</span>
	<span class="s">&quot;spic&quot;</span><span class="p">,</span>
	<span class="s">&quot;spid&quot;</span><span class="p">,</span>
	<span class="s">&quot;spie&quot;</span><span class="p">,</span>
	<span class="s">&quot;spif&quot;</span><span class="p">,</span>
	<span class="s">&quot;uda&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spi2_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;sdb&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxa&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxc&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxd&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxk&quot;</span><span class="p">,</span>
	<span class="s">&quot;spia&quot;</span><span class="p">,</span>
	<span class="s">&quot;spib&quot;</span><span class="p">,</span>
	<span class="s">&quot;spic&quot;</span><span class="p">,</span>
	<span class="s">&quot;spid&quot;</span><span class="p">,</span>
	<span class="s">&quot;spie&quot;</span><span class="p">,</span>
	<span class="s">&quot;spif&quot;</span><span class="p">,</span>
	<span class="s">&quot;spig&quot;</span><span class="p">,</span>
	<span class="s">&quot;spih&quot;</span><span class="p">,</span>
	<span class="s">&quot;uab&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spi2_alt_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;spid&quot;</span><span class="p">,</span>
	<span class="s">&quot;spie&quot;</span><span class="p">,</span>
	<span class="s">&quot;spig&quot;</span><span class="p">,</span>
	<span class="s">&quot;spih&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spi3_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gma&quot;</span><span class="p">,</span>
	<span class="s">&quot;lcsn&quot;</span><span class="p">,</span>
	<span class="s">&quot;lm0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpw0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lpw2&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsc1&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsck&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsda&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsdi&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdc&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdd&quot;</span><span class="p">,</span>
	<span class="s">&quot;spia&quot;</span><span class="p">,</span>
	<span class="s">&quot;spib&quot;</span><span class="p">,</span>
	<span class="s">&quot;spic&quot;</span><span class="p">,</span>
	<span class="s">&quot;spif&quot;</span><span class="p">,</span>
	<span class="s">&quot;spig&quot;</span><span class="p">,</span>
	<span class="s">&quot;spih&quot;</span><span class="p">,</span>
	<span class="s">&quot;uaa&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spi4_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmc&quot;</span><span class="p">,</span>
	<span class="s">&quot;irrx&quot;</span><span class="p">,</span>
	<span class="s">&quot;irtx&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxa&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxc&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxd&quot;</span><span class="p">,</span>
	<span class="s">&quot;slxk&quot;</span><span class="p">,</span>
	<span class="s">&quot;uad&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">trace_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;kbcc&quot;</span><span class="p">,</span>
	<span class="s">&quot;kbcf&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">twc_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dap2&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdc&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">uarta_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gpu&quot;</span><span class="p">,</span>
	<span class="s">&quot;irrx&quot;</span><span class="p">,</span>
	<span class="s">&quot;irtx&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdb&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdd&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdio1&quot;</span><span class="p">,</span>
	<span class="s">&quot;uaa&quot;</span><span class="p">,</span>
	<span class="s">&quot;uab&quot;</span><span class="p">,</span>
	<span class="s">&quot;uad&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">uartb_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;irrx&quot;</span><span class="p">,</span>
	<span class="s">&quot;irtx&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">uartc_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;uca&quot;</span><span class="p">,</span>
	<span class="s">&quot;ucb&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">uartd_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gmc&quot;</span><span class="p">,</span>
	<span class="s">&quot;uda&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">uarte_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;gma&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdio1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">ulpi_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;uaa&quot;</span><span class="p">,</span>
	<span class="s">&quot;uab&quot;</span><span class="p">,</span>
	<span class="s">&quot;uda&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">vi_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;dta&quot;</span><span class="p">,</span>
	<span class="s">&quot;dtb&quot;</span><span class="p">,</span>
	<span class="s">&quot;dtc&quot;</span><span class="p">,</span>
	<span class="s">&quot;dtd&quot;</span><span class="p">,</span>
	<span class="s">&quot;dte&quot;</span><span class="p">,</span>
	<span class="s">&quot;dtf&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">vi_sensor_clk_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;csus&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">xio_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;ld0&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld1&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld10&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld11&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld12&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld13&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld14&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld15&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld16&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld2&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld3&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld4&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld5&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld6&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld7&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld8&quot;</span><span class="p">,</span>
	<span class="s">&quot;ld9&quot;</span><span class="p">,</span>
	<span class="s">&quot;lhs&quot;</span><span class="p">,</span>
	<span class="s">&quot;lsc0&quot;</span><span class="p">,</span>
	<span class="s">&quot;lspi&quot;</span><span class="p">,</span>
	<span class="s">&quot;lvs&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define FUNCTION(fname)					\</span>
<span class="cp">	{						\</span>
<span class="cp">		.name = #fname,				\</span>
<span class="cp">		.groups = fname##_groups,		\</span>
<span class="cp">		.ngroups = ARRAY_SIZE(fname##_groups),	\</span>
<span class="cp">	}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">tegra_function</span> <span class="n">tegra20_functions</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">ahb_clk</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">apb_clk</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">audio_sync</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">crt</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">dap1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">dap2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">dap3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">dap4</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">dap5</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">displaya</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">displayb</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">emc_test0_dll</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">emc_test1_dll</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">gmi</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">gmi_int</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">hdmi</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">i2cp</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">i2c1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">i2c2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">i2c3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">ide</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">irda</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">kbc</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">mio</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">mipi_hs</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">nand</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">osc</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">owr</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pcie</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">plla_out</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pllc_out1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pllm_out1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pllp_out2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pllp_out3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pllp_out4</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pwm</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pwr_intr</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">pwr_on</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">rsvd1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">rsvd2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">rsvd3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">rsvd4</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">rtck</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">sdio1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">sdio2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">sdio3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">sdio4</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">sflash</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">spdif</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">spi1</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">spi2</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">spi2_alt</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">spi3</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">spi4</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">trace</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">twc</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">uarta</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">uartb</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">uartc</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">uartd</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">uarte</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">ulpi</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">vi</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">vi_sensor_clk</span><span class="p">),</span>
	<span class="n">FUNCTION</span><span class="p">(</span><span class="n">xio</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#define TRISTATE_REG_A		0x14</span>
<span class="cp">#define PIN_MUX_CTL_REG_A	0x80</span>
<span class="cp">#define PULLUPDOWN_REG_A	0xa0</span>
<span class="cp">#define PINGROUP_REG_A		0x868</span>

<span class="cm">/* Pin group with mux control, and typically tri-state and pull-up/down too */</span>
<span class="cp">#define MUX_PG(pg_name, f0, f1, f2, f3, f_safe,			\</span>
<span class="cp">	       tri_r, tri_b, mux_r, mux_b, pupd_r, pupd_b)	\</span>
<span class="cp">	{							\</span>
<span class="cp">		.name = #pg_name,				\</span>
<span class="cp">		.pins = pg_name##_pins,				\</span>
<span class="cp">		.npins = ARRAY_SIZE(pg_name##_pins),		\</span>
<span class="cp">		.funcs = {					\</span>
<span class="cp">			TEGRA_MUX_ ## f0,			\</span>
<span class="cp">			TEGRA_MUX_ ## f1,			\</span>
<span class="cp">			TEGRA_MUX_ ## f2,			\</span>
<span class="cp">			TEGRA_MUX_ ## f3,			\</span>
<span class="cp">		},						\</span>
<span class="cp">		.func_safe = TEGRA_MUX_ ## f_safe,		\</span>
<span class="cp">		.mux_reg = ((mux_r) - PIN_MUX_CTL_REG_A),	\</span>
<span class="cp">		.mux_bank = 1,					\</span>
<span class="cp">		.mux_bit = mux_b,				\</span>
<span class="cp">		.pupd_reg = ((pupd_r) - PULLUPDOWN_REG_A),	\</span>
<span class="cp">		.pupd_bank = 2,					\</span>
<span class="cp">		.pupd_bit = pupd_b,				\</span>
<span class="cp">		.tri_reg = ((tri_r) - TRISTATE_REG_A),		\</span>
<span class="cp">		.tri_bank = 0,					\</span>
<span class="cp">		.tri_bit = tri_b,				\</span>
<span class="cp">		.einput_reg = -1,				\</span>
<span class="cp">		.odrain_reg = -1,				\</span>
<span class="cp">		.lock_reg = -1,					\</span>
<span class="cp">		.ioreset_reg = -1,				\</span>
<span class="cp">		.drv_reg = -1,					\</span>
<span class="cp">	}</span>

<span class="cm">/* Pin groups with only pull up and pull down control */</span>
<span class="cp">#define PULL_PG(pg_name, pupd_r, pupd_b)			\</span>
<span class="cp">	{							\</span>
<span class="cp">		.name = #pg_name,				\</span>
<span class="cp">		.pins = pg_name##_pins,				\</span>
<span class="cp">		.npins = ARRAY_SIZE(pg_name##_pins),		\</span>
<span class="cp">		.mux_reg = -1,					\</span>
<span class="cp">		.pupd_reg = ((pupd_r) - PULLUPDOWN_REG_A),	\</span>
<span class="cp">		.pupd_bank = 2,					\</span>
<span class="cp">		.pupd_bit = pupd_b,				\</span>
<span class="cp">		.tri_reg = -1,					\</span>
<span class="cp">		.einput_reg = -1,				\</span>
<span class="cp">		.odrain_reg = -1,				\</span>
<span class="cp">		.lock_reg = -1,					\</span>
<span class="cp">		.ioreset_reg = -1,				\</span>
<span class="cp">		.drv_reg = -1,					\</span>
<span class="cp">	}</span>

<span class="cm">/* Pin groups for drive strength registers (configurable version) */</span>
<span class="cp">#define DRV_PG_EXT(pg_name, r, hsm_b, schmitt_b, lpmd_b,	\</span>
<span class="cp">		   drvdn_b, drvup_b,				\</span>
<span class="cp">		   slwr_b, slwr_w, slwf_b, slwf_w)		\</span>
<span class="cp">	{							\</span>
<span class="cp">		.name = &quot;drive_&quot; #pg_name,			\</span>
<span class="cp">		.pins = drive_##pg_name##_pins,			\</span>
<span class="cp">		.npins = ARRAY_SIZE(drive_##pg_name##_pins),	\</span>
<span class="cp">		.mux_reg = -1,					\</span>
<span class="cp">		.pupd_reg = -1,					\</span>
<span class="cp">		.tri_reg = -1,					\</span>
<span class="cp">		.einput_reg = -1,				\</span>
<span class="cp">		.odrain_reg = -1,				\</span>
<span class="cp">		.lock_reg = -1,					\</span>
<span class="cp">		.ioreset_reg = -1,				\</span>
<span class="cp">		.drv_reg = ((r) - PINGROUP_REG_A),		\</span>
<span class="cp">		.drv_bank = 3,					\</span>
<span class="cp">		.hsm_bit = hsm_b,				\</span>
<span class="cp">		.schmitt_bit = schmitt_b,			\</span>
<span class="cp">		.lpmd_bit = lpmd_b,				\</span>
<span class="cp">		.drvdn_bit = drvdn_b,				\</span>
<span class="cp">		.drvdn_width = 5,				\</span>
<span class="cp">		.drvup_bit = drvup_b,				\</span>
<span class="cp">		.drvup_width = 5,				\</span>
<span class="cp">		.slwr_bit = slwr_b,				\</span>
<span class="cp">		.slwr_width = slwr_w,				\</span>
<span class="cp">		.slwf_bit = slwf_b,				\</span>
<span class="cp">		.slwf_width = slwf_w,				\</span>
<span class="cp">	}</span>

<span class="cm">/* Pin groups for drive strength registers (simple version) */</span>
<span class="cp">#define DRV_PG(pg_name, r) \</span>
<span class="cp">	DRV_PG_EXT(pg_name, r, 2,  3,  4, 12, 20, 28, 2, 30, 2)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">tegra_pingroup</span> <span class="n">tegra20_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*     name,   f0,        f1,        f2,        f3,            f_safe,    tri r/b,  mux r/b,  pupd r/b */</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ata</span><span class="p">,</span>    <span class="n">IDE</span><span class="p">,</span>       <span class="n">NAND</span><span class="p">,</span>      <span class="n">GMI</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">IDE</span><span class="p">,</span>       <span class="mh">0x14</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mh">0x80</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">atb</span><span class="p">,</span>    <span class="n">IDE</span><span class="p">,</span>       <span class="n">NAND</span><span class="p">,</span>      <span class="n">GMI</span><span class="p">,</span>       <span class="n">SDIO4</span><span class="p">,</span>         <span class="n">IDE</span><span class="p">,</span>       <span class="mh">0x14</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>  <span class="mh">0x80</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">atc</span><span class="p">,</span>    <span class="n">IDE</span><span class="p">,</span>       <span class="n">NAND</span><span class="p">,</span>      <span class="n">GMI</span><span class="p">,</span>       <span class="n">SDIO4</span><span class="p">,</span>         <span class="n">IDE</span><span class="p">,</span>       <span class="mh">0x14</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0x80</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">atd</span><span class="p">,</span>    <span class="n">IDE</span><span class="p">,</span>       <span class="n">NAND</span><span class="p">,</span>      <span class="n">GMI</span><span class="p">,</span>       <span class="n">SDIO4</span><span class="p">,</span>         <span class="n">IDE</span><span class="p">,</span>       <span class="mh">0x14</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>  <span class="mh">0x80</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ate</span><span class="p">,</span>    <span class="n">IDE</span><span class="p">,</span>       <span class="n">NAND</span><span class="p">,</span>      <span class="n">GMI</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">IDE</span><span class="p">,</span>       <span class="mh">0x18</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">cdev1</span><span class="p">,</span>  <span class="n">OSC</span><span class="p">,</span>       <span class="n">PLLA_OUT</span><span class="p">,</span>  <span class="n">PLLM_OUT1</span><span class="p">,</span> <span class="n">AUDIO_SYNC</span><span class="p">,</span>    <span class="n">OSC</span><span class="p">,</span>       <span class="mh">0x14</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>  <span class="mh">0x88</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">cdev2</span><span class="p">,</span>  <span class="n">OSC</span><span class="p">,</span>       <span class="n">AHB_CLK</span><span class="p">,</span>   <span class="n">APB_CLK</span><span class="p">,</span>   <span class="n">PLLP_OUT4</span><span class="p">,</span>     <span class="n">OSC</span><span class="p">,</span>       <span class="mh">0x14</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span>  <span class="mh">0x88</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>  <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">crtp</span><span class="p">,</span>   <span class="n">CRT</span><span class="p">,</span>       <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>     <span class="mh">0x20</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">24</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">csus</span><span class="p">,</span>   <span class="n">PLLC_OUT1</span><span class="p">,</span> <span class="n">PLLP_OUT2</span><span class="p">,</span> <span class="n">PLLP_OUT3</span><span class="p">,</span> <span class="n">VI_SENSOR_CLK</span><span class="p">,</span> <span class="n">PLLC_OUT1</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0x88</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0xac</span><span class="p">,</span> <span class="mi">24</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">dap1</span><span class="p">,</span>   <span class="n">DAP1</span><span class="p">,</span>      <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">GMI</span><span class="p">,</span>       <span class="n">SDIO2</span><span class="p">,</span>         <span class="n">DAP1</span><span class="p">,</span>      <span class="mh">0x14</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span>  <span class="mh">0x88</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">10</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">dap2</span><span class="p">,</span>   <span class="n">DAP2</span><span class="p">,</span>      <span class="n">TWC</span><span class="p">,</span>       <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">GMI</span><span class="p">,</span>           <span class="n">DAP2</span><span class="p">,</span>      <span class="mh">0x14</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0x88</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">12</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">dap3</span><span class="p">,</span>   <span class="n">DAP3</span><span class="p">,</span>      <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">DAP3</span><span class="p">,</span>      <span class="mh">0x14</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span>  <span class="mh">0x88</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">14</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">dap4</span><span class="p">,</span>   <span class="n">DAP4</span><span class="p">,</span>      <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">GMI</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">DAP4</span><span class="p">,</span>      <span class="mh">0x14</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x88</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">16</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ddc</span><span class="p">,</span>    <span class="n">I2C2</span><span class="p">,</span>      <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x18</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mh">0x88</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">28</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">dta</span><span class="p">,</span>    <span class="n">RSVD1</span><span class="p">,</span>     <span class="n">SDIO2</span><span class="p">,</span>     <span class="n">VI</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x14</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">18</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">dtb</span><span class="p">,</span>    <span class="n">RSVD1</span><span class="p">,</span>     <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">VI</span><span class="p">,</span>        <span class="n">SPI1</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>     <span class="mh">0x14</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">20</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">dtc</span><span class="p">,</span>    <span class="n">RSVD1</span><span class="p">,</span>     <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">VI</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD1</span><span class="p">,</span>     <span class="mh">0x14</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">22</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">dtd</span><span class="p">,</span>    <span class="n">RSVD1</span><span class="p">,</span>     <span class="n">SDIO2</span><span class="p">,</span>     <span class="n">VI</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD1</span><span class="p">,</span>     <span class="mh">0x14</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">24</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">dte</span><span class="p">,</span>    <span class="n">RSVD1</span><span class="p">,</span>     <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">VI</span><span class="p">,</span>        <span class="n">SPI1</span><span class="p">,</span>          <span class="n">RSVD1</span><span class="p">,</span>     <span class="mh">0x14</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">26</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">dtf</span><span class="p">,</span>    <span class="n">I2C3</span><span class="p">,</span>      <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">VI</span><span class="p">,</span>        <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x20</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">28</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">gma</span><span class="p">,</span>    <span class="n">UARTE</span><span class="p">,</span>     <span class="n">SPI3</span><span class="p">,</span>      <span class="n">GMI</span><span class="p">,</span>       <span class="n">SDIO4</span><span class="p">,</span>         <span class="n">SPI3</span><span class="p">,</span>      <span class="mh">0x14</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">20</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">gmb</span><span class="p">,</span>    <span class="n">IDE</span><span class="p">,</span>       <span class="n">NAND</span><span class="p">,</span>      <span class="n">GMI</span><span class="p">,</span>       <span class="n">GMI_INT</span><span class="p">,</span>       <span class="n">GMI</span><span class="p">,</span>       <span class="mh">0x18</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mh">0x88</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">22</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">gmc</span><span class="p">,</span>    <span class="n">UARTD</span><span class="p">,</span>     <span class="n">SPI4</span><span class="p">,</span>      <span class="n">GMI</span><span class="p">,</span>       <span class="n">SFLASH</span><span class="p">,</span>        <span class="n">SPI4</span><span class="p">,</span>      <span class="mh">0x14</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">24</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">gmd</span><span class="p">,</span>    <span class="n">RSVD1</span><span class="p">,</span>     <span class="n">NAND</span><span class="p">,</span>      <span class="n">GMI</span><span class="p">,</span>       <span class="n">SFLASH</span><span class="p">,</span>        <span class="n">GMI</span><span class="p">,</span>       <span class="mh">0x18</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mh">0x88</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">26</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">gme</span><span class="p">,</span>    <span class="n">RSVD1</span><span class="p">,</span>     <span class="n">DAP5</span><span class="p">,</span>      <span class="n">GMI</span><span class="p">,</span>       <span class="n">SDIO4</span><span class="p">,</span>         <span class="n">GMI</span><span class="p">,</span>       <span class="mh">0x18</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">24</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">gpu</span><span class="p">,</span>    <span class="n">PWM</span><span class="p">,</span>       <span class="n">UARTA</span><span class="p">,</span>     <span class="n">GMI</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x14</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>  <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">20</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">gpu7</span><span class="p">,</span>   <span class="n">RTCK</span><span class="p">,</span>      <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RTCK</span><span class="p">,</span>      <span class="mh">0x20</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">gpv</span><span class="p">,</span>    <span class="n">PCIE</span><span class="p">,</span>      <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">PCIE</span><span class="p">,</span>      <span class="mh">0x14</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0xa0</span><span class="p">,</span> <span class="mi">30</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">hdint</span><span class="p">,</span>  <span class="n">HDMI</span><span class="p">,</span>      <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">HDMI</span><span class="p">,</span>      <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">i2cp</span><span class="p">,</span>   <span class="n">I2CP</span><span class="p">,</span>      <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x14</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mh">0x88</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">irrx</span><span class="p">,</span>   <span class="n">UARTA</span><span class="p">,</span>     <span class="n">UARTB</span><span class="p">,</span>     <span class="n">GMI</span><span class="p">,</span>       <span class="n">SPI4</span><span class="p">,</span>          <span class="n">UARTB</span><span class="p">,</span>     <span class="mh">0x14</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x88</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">22</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">irtx</span><span class="p">,</span>   <span class="n">UARTA</span><span class="p">,</span>     <span class="n">UARTB</span><span class="p">,</span>     <span class="n">GMI</span><span class="p">,</span>       <span class="n">SPI4</span><span class="p">,</span>          <span class="n">UARTB</span><span class="p">,</span>     <span class="mh">0x14</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mh">0x88</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">20</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">kbca</span><span class="p">,</span>   <span class="n">KBC</span><span class="p">,</span>       <span class="n">NAND</span><span class="p">,</span>      <span class="n">SDIO2</span><span class="p">,</span>     <span class="n">EMC_TEST0_DLL</span><span class="p">,</span> <span class="n">KBC</span><span class="p">,</span>       <span class="mh">0x14</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mh">0x88</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">kbcb</span><span class="p">,</span>   <span class="n">KBC</span><span class="p">,</span>       <span class="n">NAND</span><span class="p">,</span>      <span class="n">SDIO2</span><span class="p">,</span>     <span class="n">MIO</span><span class="p">,</span>           <span class="n">KBC</span><span class="p">,</span>       <span class="mh">0x14</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mh">0x88</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">10</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">kbcc</span><span class="p">,</span>   <span class="n">KBC</span><span class="p">,</span>       <span class="n">NAND</span><span class="p">,</span>      <span class="n">TRACE</span><span class="p">,</span>     <span class="n">EMC_TEST1_DLL</span><span class="p">,</span> <span class="n">KBC</span><span class="p">,</span>       <span class="mh">0x18</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mh">0x88</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">12</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">kbcd</span><span class="p">,</span>   <span class="n">KBC</span><span class="p">,</span>       <span class="n">NAND</span><span class="p">,</span>      <span class="n">SDIO2</span><span class="p">,</span>     <span class="n">MIO</span><span class="p">,</span>           <span class="n">KBC</span><span class="p">,</span>       <span class="mh">0x20</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">14</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">kbce</span><span class="p">,</span>   <span class="n">KBC</span><span class="p">,</span>       <span class="n">NAND</span><span class="p">,</span>      <span class="n">OWR</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">KBC</span><span class="p">,</span>       <span class="mh">0x14</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">kbcf</span><span class="p">,</span>   <span class="n">KBC</span><span class="p">,</span>       <span class="n">NAND</span><span class="p">,</span>      <span class="n">TRACE</span><span class="p">,</span>     <span class="n">MIO</span><span class="p">,</span>           <span class="n">KBC</span><span class="p">,</span>       <span class="mh">0x14</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lcsn</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">SPI3</span><span class="p">,</span>      <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld0</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mh">0x94</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld1</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>  <span class="mh">0x94</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld2</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0x94</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld3</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>  <span class="mh">0x94</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld4</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>  <span class="mh">0x94</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld5</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span>  <span class="mh">0x94</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld6</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0x94</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld7</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span>  <span class="mh">0x94</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld8</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0x94</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld9</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span>  <span class="mh">0x94</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld10</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x94</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld11</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mh">0x94</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld12</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x94</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld13</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mh">0x94</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld14</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0x94</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld15</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x94</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld16</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ld17</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ldc</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ldi</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x20</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0x98</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lhp0</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lhp1</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lhp2</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lhs</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x20</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span>  <span class="mh">0x90</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lm0</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">SPI3</span><span class="p">,</span>      <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lm1</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">CRT</span><span class="p">,</span>           <span class="n">RSVD3</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lpp</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x20</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0x98</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lpw0</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">SPI3</span><span class="p">,</span>      <span class="n">HDMI</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="mh">0x20</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>  <span class="mh">0x90</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lpw1</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x20</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>  <span class="mh">0x90</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lpw2</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">SPI3</span><span class="p">,</span>      <span class="n">HDMI</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="mh">0x20</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span>  <span class="mh">0x90</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lsc0</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lsc1</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">SPI3</span><span class="p">,</span>      <span class="n">HDMI</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lsck</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">SPI3</span><span class="p">,</span>      <span class="n">HDMI</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lsda</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">SPI3</span><span class="p">,</span>      <span class="n">HDMI</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="mh">0x20</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>  <span class="mh">0x90</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lsdi</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">SPI3</span><span class="p">,</span>      <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="mh">0x20</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0x90</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lspi</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">HDMI</span><span class="p">,</span>          <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="mh">0x20</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mh">0x90</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lvp0</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lvp1</span><span class="p">,</span>   <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">lvs</span><span class="p">,</span>    <span class="n">DISPLAYA</span><span class="p">,</span>  <span class="n">DISPLAYB</span><span class="p">,</span>  <span class="n">XIO</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">owc</span><span class="p">,</span>    <span class="n">OWR</span><span class="p">,</span>       <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">OWR</span><span class="p">,</span>       <span class="mh">0x14</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">30</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">pmc</span><span class="p">,</span>    <span class="n">PWR_ON</span><span class="p">,</span>    <span class="n">PWR_INTR</span><span class="p">,</span>  <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">PWR_ON</span><span class="p">,</span>    <span class="mh">0x14</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">pta</span><span class="p">,</span>    <span class="n">I2C2</span><span class="p">,</span>      <span class="n">HDMI</span><span class="p">,</span>      <span class="n">GMI</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x14</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">rm</span><span class="p">,</span>     <span class="n">I2C1</span><span class="p">,</span>      <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x14</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">sdb</span><span class="p">,</span>    <span class="n">UARTA</span><span class="p">,</span>     <span class="n">PWM</span><span class="p">,</span>       <span class="n">SDIO3</span><span class="p">,</span>     <span class="n">SPI2</span><span class="p">,</span>          <span class="n">PWM</span><span class="p">,</span>       <span class="mh">0x20</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">sdc</span><span class="p">,</span>    <span class="n">PWM</span><span class="p">,</span>       <span class="n">TWC</span><span class="p">,</span>       <span class="n">SDIO3</span><span class="p">,</span>     <span class="n">SPI3</span><span class="p">,</span>          <span class="n">TWC</span><span class="p">,</span>       <span class="mh">0x18</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>  <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0xac</span><span class="p">,</span> <span class="mi">28</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">sdd</span><span class="p">,</span>    <span class="n">UARTA</span><span class="p">,</span>     <span class="n">PWM</span><span class="p">,</span>       <span class="n">SDIO3</span><span class="p">,</span>     <span class="n">SPI3</span><span class="p">,</span>          <span class="n">PWM</span><span class="p">,</span>       <span class="mh">0x18</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0xac</span><span class="p">,</span> <span class="mi">30</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">sdio1</span><span class="p">,</span>  <span class="n">SDIO1</span><span class="p">,</span>     <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">UARTE</span><span class="p">,</span>     <span class="n">UARTA</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>     <span class="mh">0x14</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">18</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">slxa</span><span class="p">,</span>   <span class="n">PCIE</span><span class="p">,</span>      <span class="n">SPI4</span><span class="p">,</span>      <span class="n">SDIO3</span><span class="p">,</span>     <span class="n">SPI2</span><span class="p">,</span>          <span class="n">PCIE</span><span class="p">,</span>      <span class="mh">0x18</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>  <span class="mh">0x84</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">22</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">slxc</span><span class="p">,</span>   <span class="n">SPDIF</span><span class="p">,</span>     <span class="n">SPI4</span><span class="p">,</span>      <span class="n">SDIO3</span><span class="p">,</span>     <span class="n">SPI2</span><span class="p">,</span>          <span class="n">SPI4</span><span class="p">,</span>      <span class="mh">0x18</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span>  <span class="mh">0x84</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">26</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">slxd</span><span class="p">,</span>   <span class="n">SPDIF</span><span class="p">,</span>     <span class="n">SPI4</span><span class="p">,</span>      <span class="n">SDIO3</span><span class="p">,</span>     <span class="n">SPI2</span><span class="p">,</span>          <span class="n">SPI4</span><span class="p">,</span>      <span class="mh">0x18</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0x84</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">28</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">slxk</span><span class="p">,</span>   <span class="n">PCIE</span><span class="p">,</span>      <span class="n">SPI4</span><span class="p">,</span>      <span class="n">SDIO3</span><span class="p">,</span>     <span class="n">SPI2</span><span class="p">,</span>          <span class="n">PCIE</span><span class="p">,</span>      <span class="mh">0x18</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span>  <span class="mh">0x84</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">30</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">spdi</span><span class="p">,</span>   <span class="n">SPDIF</span><span class="p">,</span>     <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">I2C1</span><span class="p">,</span>      <span class="n">SDIO2</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>     <span class="mh">0x18</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">16</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">spdo</span><span class="p">,</span>   <span class="n">SPDIF</span><span class="p">,</span>     <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">I2C1</span><span class="p">,</span>      <span class="n">SDIO2</span><span class="p">,</span>         <span class="n">RSVD2</span><span class="p">,</span>     <span class="mh">0x18</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span>  <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0xa4</span><span class="p">,</span> <span class="mi">18</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">spia</span><span class="p">,</span>   <span class="n">SPI1</span><span class="p">,</span>      <span class="n">SPI2</span><span class="p">,</span>      <span class="n">SPI3</span><span class="p">,</span>      <span class="n">GMI</span><span class="p">,</span>           <span class="n">GMI</span><span class="p">,</span>       <span class="mh">0x18</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">spib</span><span class="p">,</span>   <span class="n">SPI1</span><span class="p">,</span>      <span class="n">SPI2</span><span class="p">,</span>      <span class="n">SPI3</span><span class="p">,</span>      <span class="n">GMI</span><span class="p">,</span>           <span class="n">GMI</span><span class="p">,</span>       <span class="mh">0x18</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">spic</span><span class="p">,</span>   <span class="n">SPI1</span><span class="p">,</span>      <span class="n">SPI2</span><span class="p">,</span>      <span class="n">SPI3</span><span class="p">,</span>      <span class="n">GMI</span><span class="p">,</span>           <span class="n">GMI</span><span class="p">,</span>       <span class="mh">0x18</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">spid</span><span class="p">,</span>   <span class="n">SPI2</span><span class="p">,</span>      <span class="n">SPI1</span><span class="p">,</span>      <span class="n">SPI2_ALT</span><span class="p">,</span>  <span class="n">GMI</span><span class="p">,</span>           <span class="n">GMI</span><span class="p">,</span>       <span class="mh">0x18</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">10</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">spie</span><span class="p">,</span>   <span class="n">SPI2</span><span class="p">,</span>      <span class="n">SPI1</span><span class="p">,</span>      <span class="n">SPI2_ALT</span><span class="p">,</span>  <span class="n">GMI</span><span class="p">,</span>           <span class="n">GMI</span><span class="p">,</span>       <span class="mh">0x18</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">12</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">spif</span><span class="p">,</span>   <span class="n">SPI3</span><span class="p">,</span>      <span class="n">SPI1</span><span class="p">,</span>      <span class="n">SPI2</span><span class="p">,</span>      <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x18</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">14</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">spig</span><span class="p">,</span>   <span class="n">SPI3</span><span class="p">,</span>      <span class="n">SPI2</span><span class="p">,</span>      <span class="n">SPI2_ALT</span><span class="p">,</span>  <span class="n">I2C1</span><span class="p">,</span>          <span class="n">SPI2_ALT</span><span class="p">,</span>  <span class="mh">0x18</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">16</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">spih</span><span class="p">,</span>   <span class="n">SPI3</span><span class="p">,</span>      <span class="n">SPI2</span><span class="p">,</span>      <span class="n">SPI2_ALT</span><span class="p">,</span>  <span class="n">I2C1</span><span class="p">,</span>          <span class="n">SPI2_ALT</span><span class="p">,</span>  <span class="mh">0x18</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mh">0x8c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">18</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">uaa</span><span class="p">,</span>    <span class="n">SPI3</span><span class="p">,</span>      <span class="n">MIPI_HS</span><span class="p">,</span>   <span class="n">UARTA</span><span class="p">,</span>     <span class="n">ULPI</span><span class="p">,</span>          <span class="n">MIPI_HS</span><span class="p">,</span>   <span class="mh">0x18</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="mh">0xac</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">uab</span><span class="p">,</span>    <span class="n">SPI2</span><span class="p">,</span>      <span class="n">MIPI_HS</span><span class="p">,</span>   <span class="n">UARTA</span><span class="p">,</span>     <span class="n">ULPI</span><span class="p">,</span>          <span class="n">MIPI_HS</span><span class="p">,</span>   <span class="mh">0x18</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>  <span class="mh">0xac</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">uac</span><span class="p">,</span>    <span class="n">OWR</span><span class="p">,</span>       <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">RSVD3</span><span class="p">,</span>     <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x18</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>  <span class="mh">0xac</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">uad</span><span class="p">,</span>    <span class="n">IRDA</span><span class="p">,</span>      <span class="n">SPDIF</span><span class="p">,</span>     <span class="n">UARTA</span><span class="p">,</span>     <span class="n">SPI4</span><span class="p">,</span>          <span class="n">SPDIF</span><span class="p">,</span>     <span class="mh">0x18</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>  <span class="mh">0xac</span><span class="p">,</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">uca</span><span class="p">,</span>    <span class="n">UARTC</span><span class="p">,</span>     <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">GMI</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x18</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0xac</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">ucb</span><span class="p">,</span>    <span class="n">UARTC</span><span class="p">,</span>     <span class="n">PWM</span><span class="p">,</span>       <span class="n">GMI</span><span class="p">,</span>       <span class="n">RSVD4</span><span class="p">,</span>         <span class="n">RSVD4</span><span class="p">,</span>     <span class="mh">0x18</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mh">0xac</span><span class="p">,</span> <span class="mi">10</span><span class="p">),</span>
	<span class="n">MUX_PG</span><span class="p">(</span><span class="n">uda</span><span class="p">,</span>    <span class="n">SPI1</span><span class="p">,</span>      <span class="n">RSVD2</span><span class="p">,</span>     <span class="n">UARTD</span><span class="p">,</span>     <span class="n">ULPI</span><span class="p">,</span>          <span class="n">RSVD2</span><span class="p">,</span>     <span class="mh">0x20</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>  <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">16</span><span class="p">),</span>
	<span class="cm">/*      pg_name, pupd_r/b */</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">ck32</span><span class="p">,</span>    <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">14</span><span class="p">),</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">ddrc</span><span class="p">,</span>    <span class="mh">0xac</span><span class="p">,</span> <span class="mi">26</span><span class="p">),</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">pmca</span><span class="p">,</span>    <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">pmcb</span><span class="p">,</span>    <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">pmcc</span><span class="p">,</span>    <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">pmcd</span><span class="p">,</span>    <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">10</span><span class="p">),</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">pmce</span><span class="p">,</span>    <span class="mh">0xb0</span><span class="p">,</span> <span class="mi">12</span><span class="p">),</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">xm2c</span><span class="p">,</span>    <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">30</span><span class="p">),</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">xm2d</span><span class="p">,</span>    <span class="mh">0xa8</span><span class="p">,</span> <span class="mi">28</span><span class="p">),</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">ls</span><span class="p">,</span>      <span class="mh">0xac</span><span class="p">,</span> <span class="mi">20</span><span class="p">),</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">lc</span><span class="p">,</span>      <span class="mh">0xac</span><span class="p">,</span> <span class="mi">22</span><span class="p">),</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">ld17_0</span><span class="p">,</span>  <span class="mh">0xac</span><span class="p">,</span> <span class="mi">12</span><span class="p">),</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">ld19_18</span><span class="p">,</span> <span class="mh">0xac</span><span class="p">,</span> <span class="mi">14</span><span class="p">),</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">ld21_20</span><span class="p">,</span> <span class="mh">0xac</span><span class="p">,</span> <span class="mi">16</span><span class="p">),</span>
	<span class="n">PULL_PG</span><span class="p">(</span><span class="n">ld23_22</span><span class="p">,</span> <span class="mh">0xac</span><span class="p">,</span> <span class="mi">18</span><span class="p">),</span>
	<span class="cm">/*     pg_name,    r */</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">ao1</span><span class="p">,</span>        <span class="mh">0x868</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">ao2</span><span class="p">,</span>        <span class="mh">0x86c</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">at1</span><span class="p">,</span>        <span class="mh">0x870</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">at2</span><span class="p">,</span>        <span class="mh">0x874</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">cdev1</span><span class="p">,</span>      <span class="mh">0x878</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">cdev2</span><span class="p">,</span>      <span class="mh">0x87c</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">csus</span><span class="p">,</span>       <span class="mh">0x880</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">dap1</span><span class="p">,</span>       <span class="mh">0x884</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">dap2</span><span class="p">,</span>       <span class="mh">0x888</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">dap3</span><span class="p">,</span>       <span class="mh">0x88c</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">dap4</span><span class="p">,</span>       <span class="mh">0x890</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">dbg</span><span class="p">,</span>        <span class="mh">0x894</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">lcd1</span><span class="p">,</span>       <span class="mh">0x898</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">lcd2</span><span class="p">,</span>       <span class="mh">0x89c</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">sdmmc2</span><span class="p">,</span>     <span class="mh">0x8a0</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">sdmmc3</span><span class="p">,</span>     <span class="mh">0x8a4</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span>        <span class="mh">0x8a8</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">uaa</span><span class="p">,</span>        <span class="mh">0x8ac</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">uab</span><span class="p">,</span>        <span class="mh">0x8b0</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">uart2</span><span class="p">,</span>      <span class="mh">0x8b4</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">uart3</span><span class="p">,</span>      <span class="mh">0x8b8</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">vi1</span><span class="p">,</span>        <span class="mh">0x8bc</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">vi2</span><span class="p">,</span>        <span class="mh">0x8c0</span><span class="p">),</span>
	<span class="cm">/*         pg_name, r, hsm_b, schmitt_b, lpmd_b, drvdn_b, drvup_b, slwr_b, slwr_w, slwf_b, slwf_w */</span>
	<span class="n">DRV_PG_EXT</span><span class="p">(</span><span class="n">xm2a</span><span class="p">,</span>   <span class="mh">0x8c4</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">DRV_PG_EXT</span><span class="p">(</span><span class="n">xm2c</span><span class="p">,</span>   <span class="mh">0x8c8</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">DRV_PG_EXT</span><span class="p">(</span><span class="n">xm2d</span><span class="p">,</span>   <span class="mh">0x8cc</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">DRV_PG_EXT</span><span class="p">(</span><span class="n">xm2clk</span><span class="p">,</span> <span class="mh">0x8d0</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="cm">/*     pg_name,    r */</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">sdio1</span><span class="p">,</span>      <span class="mh">0x8e0</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">crt</span><span class="p">,</span>        <span class="mh">0x8ec</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">ddc</span><span class="p">,</span>        <span class="mh">0x8f0</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">gma</span><span class="p">,</span>        <span class="mh">0x8f4</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">gmb</span><span class="p">,</span>        <span class="mh">0x8f8</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">gmc</span><span class="p">,</span>        <span class="mh">0x8fc</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">gmd</span><span class="p">,</span>        <span class="mh">0x900</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">gme</span><span class="p">,</span>        <span class="mh">0x904</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">owr</span><span class="p">,</span>        <span class="mh">0x908</span><span class="p">),</span>
	<span class="n">DRV_PG</span><span class="p">(</span><span class="n">uda</span><span class="p">,</span>        <span class="mh">0x90c</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">tegra_pinctrl_soc_data</span> <span class="n">tegra20_pinctrl</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ngpios</span> <span class="o">=</span> <span class="n">NUM_GPIOS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">tegra20_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tegra20_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">functions</span> <span class="o">=</span> <span class="n">tegra20_functions</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nfunctions</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tegra20_functions</span><span class="p">),</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">tegra20_groups</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tegra20_groups</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">tegra20_pinctrl_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">tegra_pinctrl_probe</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tegra20_pinctrl</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">tegra20_pinctrl_of_match</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;nvidia,tegra20-pinmux&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">tegra20_pinctrl_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;tegra20-pinctrl&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">tegra20_pinctrl_of_match</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">tegra20_pinctrl_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">tegra_pinctrl_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">tegra20_pinctrl_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra20_pinctrl_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">tegra20_pinctrl_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">tegra20_pinctrl_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra20_pinctrl_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">tegra20_pinctrl_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Stephen Warren &lt;swarren@nvidia.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;NVIDIA Tegra20 pinctrl driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">tegra20_pinctrl_of_match</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
