australian architectural firm architecture ashton raggatt mcdougall

architectures


logo



designer
holdings


bits
32bit 64bit


introduced
1985 years 1985


design
risc


type
registerregister


branching
condition code compare branch


open
proprietary



6432bit architecture

introduced
2011


version
armv8a armv81a armv82a armv83a


encoding
aarch64a64 aarch32a32 32bit instructions thumb2 uses mixed 32bit instructions armv7 userspace compatibility1


endianness
little default


extensions
mandatory thumb2 neon jazelle vfpv4d16 vfpv4


registers


general purpose
64bit integer registers1


floating point
128bit registers1 scalar 64bit simd integer cryptography



32bit architectures cortex

version
armv8r armv8m armv7a armv7r armv7em armv7m armv6m


encoding
32bit except thumb2 extensions mixed 32bit instructions


endianness
little default cortexm fixed cant change


extensions
thumb2 neon jazelle saturated fpv4sp fpv5


registers


general purpose
32bit integer registers 26bit addressing older link register


floating point
64bit registers2 simdfloatingpoint optional



32bit architectures legacy

version
armv6 armv5 armv4t armv3 armv2


encoding
32bit except thumb extension uses mixed 32bit instructions


endianness
little default armv3


extensions
thumb jazelle


registers


general purpose
32bit integer registers 26bit addressing older link register


originally acorn risc machine later advanced risc machine family reduced instruction computing risc architectures computer processors configured various environments british company holdings develops architecture licenses companies design products implement architectures‍—‌including systemsonchips systemsonmodules incorporate memory interfaces radios also designs cores implement instruction licenses designs number companies incorporate core designs products
processors risc architecture typically require fewer transistors complex instruction computing cisc architecture processors found personal computers improves cost power consumption heat dissipation characteristics desirable light portable batterypowered devices‍—‌including smartphones laptops tablet computers embedded systems345 supercomputers consume large amounts electricity could also powerefficient solution6
holdings periodically releases updates architectures core designs support 32bit address space prearmv3 chips made holdings formed original acorn archimedes smaller 32bit arithmetic instructions holdings cores 32bit fixedlength instructions later versions architecture also support variablelength instruction provides 16bit instructions improved code density older cores also provide hardware execution java bytecodes armv8a architecture announced october 20117 adds support 64bit address space 64bit arithmetic 32bit fixedlength instruction
billion processors produced 2017update widely used instruction architecture terms quantity produced89101112 currently widely used cortex cores older classic cores specialized securcore cores variants available include exclude optional capabilities



contents


history

acorn risc machine arm2
collaboration arm6
early licensees
market share


licensing

core licence
architectural licence


cores

example applications cores


32bit architecture

modes
instruction

arithmetic instructions
registers
conditional execution
features
pipelines implementation issues
coprocessors


debugging
enhancement instructions
simd extensions multimedia
jazelle
thumb
thumb2
thumb execution environment thumbee
floatingpoint
advanced simd neon
security extensions

4121 trustzone cortexa profile
4122 trustzone armv8m cortexm profile


noexecute page protection
large physical address extension lpae
armv8r armv8m


6432bit architecture

armv8a

aarch64 features
armv81a
armv82a
armv83a




operating system support

32bit operating systems
64bit operating systems
porting 64bit operating systems


also
references
reading
external links



historyedit




microprocessorbased system chip






arm1 second processor micro


british computer manufacturer acorn computers first developed acorn risc machine architecture arm1314 1980s personal computers first armbased products coprocessor modules micro series computers successful micro computer acorn computers considered move relatively simple technology 6502 processor address business markets like soon dominated launched 1981 acorn business computer plan required number second processors made work micro platform processors motorola 68000 national semiconductor 32016 considered unsuitable 6502 powerful enough graphicsbased user interface15
according sophie wilson processors tested time performed mbitsecond bandwidth16
testing available processors finding lacking acorn decided needed architecture inspired papers berkeley risc project acorn considered designing processor17 visit western design center phoenix 6502 updated effectively singleperson company showed acorn engineers steve furber sophie wilson need massive resources stateoftheart research development facilities18
wilson developed instruction writing simulation processor basic micro 6502 second processor convinced acorn engineers right track wilson approached acorns hermann hauser requested resources hauser gave approval assembled small team implement wilsons model hardware
acorn risc machine arm2edit
official acorn risc machine project started october 1983 chose vlsi technology silicon partner source roms custom chips acorn wilson furber design implemented similar efficiency ethos 650219 design goal achieving lowlatency inputoutput interrupt handling like 6502 6502s memory access architecture developers produce fast machines without costly direct memory access hardware
first samples silicon worked properly first received tested april 19853
first application second processor micro helped developing simulation software finish development support chips vidc memc sped software used arm2 development wilson subsequently rewrote basic assembly language indepth knowledge gained designing instruction enabled code dense making basic extremely good test emulator original principally armbased computer achieved 1987 release acorn archimedes20 1992 acorn queens award technology
arm2 featured 32bit data 26bit address space 32bit registers eight bits program counter register available purposes bits available 26bit address space served status flags bottom bits available program counter always wordaligned used setting modes address extended bits arm6 program code still within first memory 26bit compatibility mode reserved bits status flags21 arm2 transistor count 30000 compared motorolas sixyearolder 68000 model around 4000022 much simplicity came lack microcode represents onequarter onethird 68000 like cpus including cache simplicity enabled power consumption better performance intel 80286 successor arm3 produced cache improved performance23
collaboration arm6edit




arm610 microprocessor


late 1980s apple computer vlsi technology started working acorn newer versions core 1990 acorn spun design team company named advanced risc machines ltd242526 became parent company holdings floated london stock exchange nasdaq 199827 applearm work would eventually evolve arm6 first released early 1992 apple used arm6based arm610 basis apple newton
early licenseesedit
1994 acorn used arm610 main central processing unit riscpc computers licensed armv4 architecture produced strongarm28 drew watt newer versions draw less work later passed intel part lawsuit settlement intel took opportunity supplement i960 line strongarm intel later developed high performance implementation named xscale since sold marvell transistor count core remained essentially throughout changes arm2 30000 transistors29 arm6 grew 3500030
market shareedit
2005 mobile phones sold used least processor31 2010 producers chips based architectures reported shipments billion armbased processors representing smartphones digital televisions settop boxes mobile computers 2011 32bit architecture widely used architecture mobile devices popular 32bit embedded systems32 2013 billion produced33 armbased chips found nearly percent world’s mobile devices34
licensingedit
also holdings licensees




stm32f103vgt6 cortexm3 microcontroller megabyte flash memory stmicroelectronics


core licenceedit
holdings primary business selling cores licensees create microcontrollers mcus cpus systemsonchips based cores original design manufacturer combines core parts produce complete device typically built existing semiconductor fabrication plants fabs cost still deliver substantial performance successful implementation arm7tdmi hundreds millions sold atmel precursor design center arm7tdmibased embedded system
architectures used smartphones pdas mobile devices range armv5 armv7a used lowend midrange devices armv8a used current highend devices
2009 manufacturers introduced netbooks based architecture cpus direct competition netbooks based intel atom35 according analyst firm isuppli 2015 integrated circuits laptops36
holdings offers variety licensing terms varying cost deliverables holdings provides licensees integratable hardware description core well complete software development toolset compiler debugger software development right sell manufactured silicon containing
packages integrating arms core designs include nvidia tegras first three generations plcs quatro family stericssons nova novathor silicon labss precision32 texas instrumentss omap products samsungs hummingbird exynos products apples freescales
fabless licensees wish integrate core chip design usually interested acquiring readytomanufacture verified semiconductor intellectual property core customers holdings delivers gate netlist description chosen core along abstracted simulation model test programs design integration verification ambitious customers including integrated device manufacturers foundry operators choose acquire processor synthesizable verilog form synthesizable customer ability perform architectural level optimisations extensions allows designer achieve exotic design goals otherwise possible unmodified netlist high clock speed power consumption instruction extensions holdings grant licensee right resell architecture licensees freely sell manufactured product chip devices evaluation boards complete systems merchant foundries special case allowed sell finished silicon containing cores generally hold right remanufacture cores customers
holdings prices based perceived value lower performing cores typically lower licence costs higher performing cores implementation terms synthesizable core costs hard macro blackbox core complicating price matters merchant foundry holds licence samsung fujitsu offer customers reduced licensing costs exchange acquiring core foundrys inhouse design services customer reduce eliminate payment arms upfront licence
compared dedicated semiconductor foundries tsmc without inhouse design services fujitsusamsung charge threetimes manufactured wafercitation needed volume applications design service foundry offers lower overall pricing subsidisation licence high volume massproduced parts long term cost reduction achievable lower wafer pricing reduces impact arms nonrecurring engineering costs making dedicated foundry better choice
companies designed chips cores include amazoncoms annapurna labs subsidiary37 analog devices apple appliedmicro macom technology solutions38 atmel broadcom cypress semiconductor freescale semiconductor semiconductors nvidia qualcomm renesas samsung electronics microelectronics texas instruments
architectural licenceedit
companies also obtain architectural licence designing cores using instruction sets cores must comply fully architecture companies designed cores implement architecture include apple appliedmicro broadcom cavium marvell nvidia qualcomm samsung electronics
coresedit
main article list microarchitectures


architecture
core bitwidth
cores
profile
references


holdings
thirdparty



armv1




arm1






armv2




arm2 arm250 arm3
amber storm open soft core39





armv3




arm6 arm7






armv4




arm8
strongarm fa526 open source processor core40





armv4t




arm7tdmi arm9tdmi securcore sc100






armv5te




arm7ej arm9e arm10e
xscale fa626te feroceon pj1mohawk





armv6




arm11






armv6m




cortexm0 cortexm0 cortexm1 securcore sc000


microcontroller





armv7m




cortexm3 securcore sc300


microcontroller





armv7em




cortexm4 cortexm7


microcontroller





armv8m




cortexm2341 cortexm3342


microcontroller







armv7r




cortexr4 cortexr5 cortexr7 cortexr8


realtime





armv8r




cortexr52


realtime


444546




armv7a




cortexa5 cortexa7 cortexa8 cortexa9 cortexa12 cortexa15 cortexa17
qualcomm krait scorpion pj4sheeva apple swift

application





armv8a




cortexa32


application





armv8a


6432

cortexa3547 cortexa53 cortexa5748 cortexa7249 cortexa7350
xgene nvidia project denver apple cyclonetyphoontwisterhurricanezephyr cavium thunder x515253 qualcomm kryo samsung mongoose54

application


5556




armv81a


6432




application





armv82a


6432

cortexa5557 cortexa7558


application





armv83a


6432




application







although datapaths registers early processors 32bit addressable memory limited bits upper bits used status flags program counter register
armv3 included compatibility mode support 26bit addresses earlier versions architecture compatibility mode optional armv4 removed entirely armv5



holdings provides list vendors implement cores design application specific standard products assp microprocessor microcontrollers59
example applications coresedit
main article list applications cores




tronsmart mk908 rockchipbased quadcore android mini microsd card next size comparison


cores used number products particularly pdas smartphones computing examples microsofts first generation surface surface apples ipads asuss transformer tablet computers several chromebook laptops others include apples iphone smartphone ipod portable media player canon powershot digital cameras nintendo switch hybrid handheld game consoles tomtom turnbyturn navigation systems
2005 holdings took part development manchester universitys computer spinnaker used cores simulate human brain60
chips also used raspberry beagleboard beaglebone pandaboard singleboard computers small inexpensive consume little power
32bit architectureedit




armv7 used power popular raspberry microcomputer






armv7 also used power cubox family microcomputers


also comparison armv7a cores
32bit architecture armv7a widely used architecture mobile devices 2011update32
since 1995 architecture reference manual61 primary source documentation processor architecture instruction distinguishing interfaces processors required support instruction semantics implementation details vary architecture evolved time version seven architecture armv7 defines three architecture profiles

aprofile application profile implemented 32bit cores cortexa series nonarm cores
rprofile realtime profile implemented cores cortexr series
mprofile microcontroller profile implemented cores cortexm series

although architecture profiles first defined armv7 subsequently defined armv6m architecture used cortex m0m0m1 subset armv7m profile fewer instructions
modesedit
except mprofile 32bit architecture specifies several modes depending implemented architecture features moment time mode switch modes external events interrupts programmatically62

user mode nonprivileged mode
mode privileged mode entered whenever processor accepts fast interrupt request
mode privileged mode entered whenever processor accepts interrupt
supervisor mode privileged mode entered whenever reset instruction executed
abort mode privileged mode entered whenever prefetch abort data abort exception occurs
undefined mode privileged mode entered whenever undefined instruction exception occurs
system mode armv4 privileged mode entered exception entered executing instruction explicitly writes mode bits current program status register cpsr
monitor mode armv6 armv7 security extensions armv8 monitor mode introduced support trustzone extension cores
mode armv7 virtualization extensions armv8 hypervisor mode supports popek goldberg virtualization requirements nonsecure operation cpu6364
thread mode armv6m armv7m armv8m mode specified either privileged unprivileged whether main stack pointer process stack pointer used also specified control register privileged access mode designed user tasks rtos environment typically used baremetal superloop
handler mode armv6m armv7m armv8m mode dedicated exception handling except reset handled thread mode handler mode always uses works privileged level

instruction setedit
original subsequent implementation hardwired without microcode like much simpler 8bit 6502 processor used prior acorn microcomputers
32bit architecture 64bit architecture part includes following risc features

loadstore architecture
support unaligned memory accesses original version architecture armv6 later except microcontroller versions support unaligned accesses halfword singleword loadstore instructions limitations guaranteed atomicity6566
uniform 32bit register file including program counter stack pointer link register
fixed instruction width bits ease decoding pipelining cost decreased code density later thumb instruction added 16bit instructions increased code density
mostly single clockcycle execution

compensate simpler design compared processors like intel 80286 motorola 68020 additional design features used

conditional execution instructions reduces branch overhead compensates lack branch predictor
arithmetic instructions alter condition codes desired
32bit barrel shifter used without performance penalty arithmetic instructions address calculations
powerful indexed addressing modes
link register supports fast leaf function calls
simple fast 2prioritylevel interrupt subsystem switched register banks

arithmetic instructionsedit
includes integer arithmetic operations subtract multiply versions architecture also support divide operations
supports 32bit 32bit multiplies either 32bit result 64bit result though cortexm0 cores dont support 64bit results67 cores also support 16bit 16bit 32bit 16bit multiplies
divide instructions included following architectures

armv7m armv7em architectures always include divide instructions68
armv7r architecture always includes divide instructions thumb instruction optionally 32bit instruction set69
armv7a architecture optionally includes divide instructions instructions might implemented implemented thumb instruction implemented thumb instruction sets implemented virtualization extensions included69

registersedit

registers across modes



































r8fiq



r9fiq



r10fiq



r11fiq



r12fiq



r13svc
r13abt
r13und
r13irq
r13fiq



r14svc
r14abt
r14und
r14irq
r14fiq





cpsr



spsrsvc
spsrabt
spsrund
spsrirq
spsrfiq


registers across modes never banked
registers across modes except mode mode distinct registers
banked across privileged modes except system mode mode entered exception registers generally contain stack pointer return address function calls respectively
aliases

also referred stack pointer
also referred link register
also referred program counter

current program status register cpsr following bits70

bits processor mode bits
thumb state
disable
disable
imprecise data abort disable
data endianness
bits 10–15 25–26 ifthen state bits
bits 16–19 greaterthanorequalto bits
bits 20–23 modify bits
java state
sticky overflow
overflow
carryborrowextend
zero
negativeless

conditional executionedit
almost every instruction conditional execution feature called predication implemented 4bit condition code selector predicate allow unconditional execution fourbit codes causes instruction always executed architectures condition codes branch instructions
though predicate takes four bits instruction code thus cuts significantly encoding bits available displacements memory access instructions avoids branch instructions generating code small statements apart eliminating branch instructions preserves fetchdecodeexecute pipeline cost cycle skipped instruction
standard example conditional execution subtractionbased euclidean algorithm
programming language loop


enter loop



else since checked condition



assembly loop effectively transformed


loop
compare




perform operations based flag results
ifgt subtract greaterthan
iflt subtract lessthan
ifne goto loop loop compared values equal

coded


loop condition


subgt greater
sublt less
loop equal loop

avoids branches around else clauses equal neither instructions executed eliminating need conditional branch implement check loop example suble less equal used
ways thumb code provides dense encoding remove four selector nonbranch instructions
featuresedit
another feature instruction ability fold shifts rotates data processing arithmetic logical registerregister move instructions example statement




could rendered singleword singlecycle instruction71




results typical program denser expected fewer memory accesses thus pipeline used efficiently
processor also features rarely seen risc architectures pcrelative addressing indeed 32bit1 registers postincrement addressing modes
instruction increased time early processors arm7tdmi example instruction store twobyte quantity
pipelines implementation issuesedit
arm7 earlier implementations threestage pipeline stages fetch decode execute higherperformance designs arm9 deeper pipelines cortexa8 thirteen stages additional implementation changes higher performance include faster adder extensive branch prediction logic difference arm7di arm7dmi cores example improved multiplier hence added
coprocessorsedit
architecture prearmv8 provides nonintrusive extending instruction using coprocessors addressed using mrrc mcrr similar instructions coprocessor space divided logically coprocessors numbers coprocessor cp15 reserved typical control functions like managing caches operation processors
armbased machines peripheral devices usually attached processor mapping physical registers memory space coprocessor space connecting another device turn attaches processor coprocessor accesses lower latency peripherals—for example xscale interrupt controller—are accessible ways memory coprocessors
cases chip designers integrate hardware using coprocessor mechanism example image processing engine might small arm7tdmi core combined coprocessor specialised operations support specific hdtv transcoding primitives
debuggingedit






section needs additional citations verification please help improve article adding citations reliable sources unsourced material challenged removed march 2011 learn remove template message



modern processors include hardware debugging facilities allowing software debuggers perform operations halting stepping breakpointing code starting reset facilities built using jtag support though newer cores optionally support arms twowire protocol arm7tdmi cores represented jtag debug support represented presence embeddedice debug module arm7 arm9 core generations embeddedice jtag facto debug standard though architecturally guaranteed
armv7 architecture defines basic debug facilities architectural level include breakpoints watchpoints instruction execution debug mode similar facilities also available embeddedice halt mode monitor mode debugging supported actual transport mechanism used access debug facilities architecturally specified implementations generally include jtag support
separate coresight debug architecture architecturally required armv7 processors
enhancement instructionsedit
improve architecture digital signal processing multimedia applications instructions added set72 signified name armv5te armv5tej architectures evariants also imply
instructions common digital signal processor architectures include variations signed multiply–accumulate saturated subtract count leading zeros
simd extensions multimediaedit
introduced armv6 architecture precursor advanced simd also known neon73
jazelleedit
main article jazelle
jazelle direct bytecode execution technique allows java bytecode executed directly architecture third execution state instruction alongside existing thumbmode support state signified armv5tej architecture arm9ejs arm7ejs core names support state required starting armv6 except armv7m profile though newer cores include trivial implementation provides hardware acceleration
thumbedit
improve compiled codedensity processors since arm7tdmi released 199474 featured thumb instruction state tdmi indicates thumb feature state processor executes thumb instruction compact 16bit encoding subset instruction set75 thumb instructions directly mapped normal instructions spacesaving comes making instruction operands implicit limiting number possibilities compared instructions executed instruction state
thumb 16bit opcodes less functionality example branches conditional many opcodes restricted accessing half cpus generalpurpose registers shorter opcodes give improved code density overall even though operations require extra instructions situations memory port width constrained less bits shorter thumb opcodes allow increased performance compared 32bit code less program code need loaded processor constrained memory bandwidth
embedded hardware game advance typically small amount accessible full 32bit datapath majority accessed 16bit narrower secondary datapath situation usually makes sense compile thumb code handoptimise cpuintensive sections using full 32bit instructions placing wider instructions 32bit accessible memory
first processor thumb instruction decoder arm7tdmi arm9 later families including xscale included thumb instruction decoder76 thumb instruction originally inspired superhs licensed several patents hitachi76
thumb2edit
thumb2 technology introduced arm1156 core announced 2003 thumb2 extends limited 16bit instruction thumb additional 32bit instructions give instruction breadth thus producing variablelength instruction stated thumb2 achieve code density similar thumb performance similar instruction 32bit memory
thumb2 extends thumb instruction bitfield manipulation table branches conditional execution time instruction extended maintain equivalent functionality instruction sets unified assembly language supports generation either thumb instructions source code versions thumb seen armv7 processors essentially capable code including ability write interrupt handlers requires care ifthen instruction permits four successive instructions execute based tested condition inverse compiling code ignored compiling thumb generates actual instruction example




code thumb instruction

moveq conditional thumb condition
else
movne conditional thumb condition else
recall thumb instruction bits encode

armv7 chips support thumb instruction chips cortexa series cortexr series arm11 series support instruction state thumb instruction state chips cortexm series support thumb instruction set777879
thumb execution environment thumbeeedit
thumbee erroneously called thumb2ee documentation marketed jazelle runtime compilation target announced 2005 first appearing cortexa8 processor thumbee fourth instruction state making small changes thumb2 extended instruction changes make instruction particularly suited code generated runtime compilation managed execution environments thumbee target languages java perl python allows compilers output smaller compiled code without impacting performance
features provided thumbee include automatic null pointer checks every load store instruction instruction perform array bounds check special instructions call handler addition utilises thumb2 technology thumbee provides access registers r8r15 jazelledbx java state held80 handlers small sections frequently called code commonly used implement high level languages allocating memory object changes come repurposing handful opcodes knowing core thumbee state
november 2011 holdings deprecated thumbee instruction set81 armv8 removes support thumbee
floatingpoint vfpedit
vector floating point technology floatingpoint unit coprocessor extension architecture82 implemented differently armv8 coprocessors defined provides lowcost singleprecision doubleprecision floatingpoint computation fully compliant ansiieee 7541985 standard binary floatingpoint arithmetic provides floatingpoint computation suitable wide spectrum applications pdas smartphones voice compression decompression threedimensional graphics digital audio printers settop boxes automotive applications architecture intended support execution short vector mode instructions operated vector element sequentially thus offer performance true single instruction multiple data simd vector parallelism vector mode therefore removed shortly introduction83 replaced much powerful neon advanced simd unit
devices cortexa8 cutdown vfplite module instead full module require roughly times clock cycles float operation84 prearmv8 architecture implemented floatingpointsimd coprocessor interface floatingpoint andor simd units found armbased processors using coprocessor interface include iwmmxt implemented software trapping could implemented hardware provide functionality opcodecompatible

vfpv1
obsolete
vfpv2
optional extension instruction armv5te armv5tej armv6 architectures vfpv2 64bit registers
vfpv3 vfpv3d32
implemented cortexa8 armv7 processors backwards compatible vfpv2 except cannot trap floatingpoint exceptions vfpv3 64bit registers standard adds vcvt instructions convert scalar float double adds immediate mode vmov constants loaded registers
vfpv3d16
64bit registers implemented cortexr4 processors tegra cortexa9
vfpv3f16
uncommon supports ieee7542008 halfprecision 16bit floating point storage format
vfpv4 vfpv4d32
implemented cortexa12 armv7 processors cortexa7 optionally vfpv4d32 case neon85 vfpv4 64bit registers standard adds halfprecision support storage format fused multiplyaccumulate instructions features vfpv3
vfpv4d16
64bit registers implemented cortexa5 processors case without neon85
vfpv5d16m
implemented cortexm7 single doubleprecision floatingpoint core option exists

debian gnulinux derivatives ubuntu armhf hard float refers armv7 architecture including additional vfp3d16 floatingpoint hardware extension thumb2 software packages crosscompiler tools armhf armarmel suffixes differentiate86
advanced simd neonedit
advanced simd extension neon media processing engine combined 128bit simd instruction provides standardized acceleration media signal processing applications neon included cortexa8 devices optional cortexa9 devices87 neon execute audio decoding cpus running adaptive multirate speech codec features comprehensive instruction separate register files independent execution hardware88 neon supports 64bit integer singleprecision 32bit floatingpoint data simd operations handling audio video processing well graphics gaming processing neon simd supports operations time neon hardware shares floatingpoint registers used devices cortexa8 cortexa9 support 128bit vectors execute bits time84 whereas newer cortexa15 devices execute bits time
projectne10 arms first opensource project inception ne10 library common useful functions written neon compatibility library created allow developers neon optimisations without learning neon also serves highly optimised neon intrinsic assembly code examples common arithmetic image processing routines source code available github89
security extensionsedit
trustzone cortexa profileedit
security extensions marketed trustzone technology armv6kz later application profile architectures provides lowcost alternative adding another dedicated security core providing virtual processors backed hardware based access control lets application core switch states referred worlds reduce confusion names capability domains order prevent information leaking trusted world less trusted world world switch generally orthogonal capabilities processor thus world operate independently using core memory peripherals made aware operating world core provide access control secrets code device90
typically rich operating system less trusted world smaller securityspecialized code trusted world aiming reduce attack surface typical applications include functionality controlling media armbased devices91 preventing unapproved device
option trusted world trustzone software trustzone optimized version trusted foundations software developed trusted logic mobility trusted foundations software acquired gemalto giesecke devrient developed rival implementation named mobicore april 2012 gemalto giesecke devrient combined trustzone portfolios joint venture trustonic9293
practice since specific implementation details proprietary trustzone implementations publicly disclosed review unclear level assurance provided given threat model immune attack9495
open virtualization96 t697 open source implementations trusted world architecture trustzone
licensed incorporated trustzone technology secure processor technology98 enabled products amds apus include cortexa5 processor handling secure processing99100101 fact cortexa5 trustzone core included earlier products enabled time constraints100
samsung knox uses trustzone purposes detecting modifications kernel102
trustzone armv8m cortexm profileedit
security extension marketed trustzone armv8m technology introduced armv8m architecture
noexecute page protectionedit
armv6 architecture supports noexecute page protection referred execute never103
large physical address extension lpaeedit
large physical address extension lpae extends physical address size bits bits added armv7a architecture 2011104
armv8r armv8medit
armv8r armv8m subarchitectures announced armv8a subarchitecture share features armv8a dont include 64bit aarch64 instructions
6432bit architectureedit
armv8aedit
also comparison armv8a cores
announced october 20117 armv8a often called armv8 armv8r also available represents fundamental change architecture adds optional 64bit architecture cortexa32 32bit armv8a cpu105 armv8a cpus support 64bit unlike armv8r named aarch64 associated instruction aarch64 provides userspace compatibility armv7a 32bit architecture therein referred aarch32 32bit instruction named thumb instruction sets referred 64bit counterpart armv8a allows 32bit applications executed 64bit 32bit control 64bit hypervisor1 announced cortexa53 cortexa57 cores october 201248 apple first release armv8a compatible core apple consumer product iphone appliedmicro using fpga first demo armv8a106 first armv8a samsung exynos 5433 used galaxy note features clusters four cortexa57 cortexa53 cores biglittle configuration aarch32 mode107
aarch32 aarch64 armv8a makes vfpv3v4 advanced simd neon standard also adds cryptography instructions supporting sha1sha256 finite field arithmetic108
aarch64 featuresedit

instruction

generalpurpose 64bit registers
dedicated zero stack pointer register depending instruction
program counter longer directly accessible register
instructions still bits long mostly ldmstm instructions conditional execution dropped

paired loadsstores place ldmstm
predication instructions except branches


instructions take 32bit 64bit arguments
addresses assumed 64bit


advanced simd neon enhanced

128bit registers also accessible vfpv4
supports doubleprecision floating point
fully ieee compliant
encryptdecrypt sha1sha2 hashing instructions also registers


exception system

fewer banked registers modes


memory translation 48bit virtual addresses based existing large physical address extension lpae designed easily extended 64bit

aarch64 introduced armv8a included subsequent versions armv8a aarch64 included armv8r armv8m 32bit architectures
armv81aedit
december 2014 armv81a109 update incremental benefits announced enhancements fell categories changes instruction changes exception model memory translation
instruction enhancements included following

aarch64 atomic readwrite instructions
additions advanced simd instruction aarch32 aarch64 enable opportunities library optimizations

signed saturating rounding doubling multiply accumulate returning high half
signed saturating rounding doubling multiply subtract returning high half
instructions added vector scalar forms


aarch64 load store instructions provide memory access order limited configurable address regions
optional instructions become requirement armv81

enhancements exception model memory translation system included following

privileged access never state provides control prevents privileged access user data unless explicitly enabled
increased vmid range virtualization supports larger number virtual machines
optional support hardware update page table access flag standardization optional hardware updated dirty mechanism
virtualization host extensions enhancements improve performance type hypervisors reducing software overhead associated transitioning host guest operating systems extensions allow host execute opposed without substantial modification
mechanism free translation table bits operating system hardware support needed

armv82aedit
january 2016 armv82a announced110 enhancements fell four categories

optional halfprecision floatingpoint data processing halfprecision already supported processing storage format
memory model enhancements
introduction reliability availability serviceability features
introduction statistical profiling

armv83aedit
2016 armv83a announced enhancements fell categories111

pointer authentication112 aarch64 mandatory extension based block cipher qarma113 architecture compilers need exploit security feature instructions space backwards compatible albeit providing extra security older chips
nested virtualization aarch64
advanced simd complex number support aarch64 aarch32 rotations multiples degrees
improved javascript data type conversion support aarch64 aarch32 meaning next instruction branch depending conversion integer exact flag
change memory consistency model aarch64 support nondefault weaker rcpc release consistent processor consistent model c11c11 default c11c11 consistency model already supported previous armv8
mechanism support larger systemvisible caches aarch64 aarch32

armv83a architecture supported least compiler114
operating system supportedit
32bit operating systemsedit




android popular operating system primarily used architecture



historical operating systems
first 32bit armbased personal computer acorn archimedes interim operating system called arthur evolved risc used later armbased systems acorn vendors acorn machines also unix port called risc neither confused riscos contemporary unix variant mips architecture
embedded operating systems
32bit architecture supported large number embedded realtime operating systems including


android
chibiosrt
deos
dryos
ecos
embos
freertos
integrity
linux
microcosii

nucleus plus
nuttx

os9115
plan
pikeos116

riot
rtems
rtxc quadros
sciopta117
threadx
tizenrt
tkernel
vxworks
windows embedded compact
windows core


mobile device operating systems
32bit architecture primary hardware environment mobile device operating systems


android
bada
blackberry osblackberry
chrome
firefox
meego
sailfish
symbian
tizen
ubuntu touch
webos
windows
windows phone
windows mobile


previously discontinued


earlier


desktopserver operating systems
32bit architecture supported risc multiple unixlike operating systems including


netbsd freebsd openbsd
opensolaris118


several linux distributions


debian
gentoo
ubuntu

64bit operating systemsedit

embedded operating systems
sciopta117
mobile device operating systems
supports armv8a later 64bit apple socs became primary hardware environment devices
android supports armv8a android lollipop later
windows support 64bit forthcoming119
desktopserver operating systems
support armv8a merged linux kernel version late 2012120 armv8a supported number linux distributions debian121122 fedora123 opensuse124 support armv8a merged freebsd late 2014125 openbsd experimental armv8 support 2017126

porting 64bit operating systemsedit
windows applications recompiled linked winelib wine project 32bit 64bit linux freebsd compatible enough operating systems127128 binaries specially compiled demonstrated using qemu wine linux macos work full speed capability winelib
alsoedit


electronics portal



apple mobile processors
biglittle arms heterogeneous computing architecture
accredited engineer certification program
armulator instruction simulator
amber processor core opensource armcompatible processor core
amulet microprocessor asynchronous implementation architecture
comparison armv7a cores
comparison armv8a cores
unicore 32register architecture based heavily 32bit

referencesedit


grisenthwaite richard 2011 armv8a technology preview retrieved october 2011
procedure call standard architecture holdings november 2013 retrieved 2013
facts acorn risc machine roger wilson posting comparch november 1988 retrieved 2007
cores climb territory mark hachman 2002
percent solution turley 2002
fujitsu drops sparc turns postk supercomputer retrieved december 2016
discloses technical details next version architecture press release holdings october 2011 retrieved september 2013
market migration path 32bit armbased devices 32bit tops sales 16bit leads unit shipments insights april 2013 retrieved july 2014
hachman mark 2002 cores climb territory extremetech
turley 2002 percent solution wwwembeddedcom
holdings eager server expansion february 2011
kerry mcguire balanza 2010 zero billions short years holdings retrieved november 2012
vlsi technology 1990 acorn risc machine family data manual prenticehall isbn 9780137816187
acorn archimedes promotion 1987 1987
manners david april 1998 arms electronics weekly retrieved october 2012
sophie wilson party 2009 part
chisnall david august 2010 understanding architectures retrieved 2013
furber stephen 2000 systemonchip architecture boston addisonwesley isbn 0201675196
goodwins rupert december 2010 intels victims eight wouldbe giant killers zdnet retrieved march 2012
acorn archimedes promotion 1987 youtube
richard murray operation
levy markus history architecture inception retrieved march 2013
santanu chattopadhyay january 2010 embedded system design learning isbn 9788120340244 retrieved march 2013
milestones company website retrieved april 2015
andrews jason 2005 verification topics architecture coverification hardware software design oxford elsevier isbn 0750677309 started branch acorn computer cambridge england formation joint venture acorn apple vlsi technology team twelve employees produced design first microprocessor 1983 1985
weber jonathan november 1990 apple join acorn vlsi chipmaking venture angeles times angeles retrieved february 2012 apple invested million roughly million pounds interest company dubbed advanced risc machines
corporate backgrounder archived october 2006 wayback machine technology
montanaro james 1997 160mhz cmos risc microprocessor digital technical journal 49–62
demone paul november 2000 arms race embedded world domination real world technologies retrieved october 2015
march machines technologyreviewcom technology review 20100420 retrieved october 2015
krazit april 2006 armed living room cnetcom
fitzpatrick 2011 interview steve furber communications doi10114519414871941501
tracy robinson february 2014 celebrating billion shipped armpowered chips
sarah murry march 2014 arms reach billion chip milestone
brown eric 2009 netbook ships detachable tablet
mcgrath dylan july 2011 laptops 2015 times retrieved july 2011
peter clarke january 2016 amazon sells chips
macom successfully completes acquisition appliedmicro press release january 2017
nolting stephan storm core processor system opencores retrieved april 2014
krevanthzap github retrieved 20161013
cortexm23 processor retrieved october 2016
cortexm33 processor retrieved october 2016
armv8m architecture simplifies security smart embedded retrieved november 2015
armv8r architecture retrieved july 2015
cortexr architecture holdings october 2013 retrieved february 2014
smith ryan september 2016 announces cortexr52 deterministic safe adas anandtechcom retrieved september 2016
cortexa35 processor retrieved november 2015
launches cortexa50 series worlds energyefficient 64bit processors press release holdings retrieved october 2012
cortexa72 processor retrieved july 2015
cortexa73 processor retrieved june 2016
cavium thunder core count single chip semiaccurate june 2014
cavium supercomputing 2014 yahoo finance november 2014
cray evaluate chips supercomputers eweek november 2014
samsung announces exynos 8890 cat1213 modem custom anandtech
armv8a architecture retrieved july 2015
armv8 architecture technology preview slides holdings
cortexa55 processor retrieved 2017
cortexa75 processor retrieved 2017
line card 2003 retrieved october 2012
parrish kevin july 2011 million cores linked simulate brain times retrieved august 2011
httpinfocenterarmcomhelpindexjsp
processor mode holdings retrieved march 2013
kvmarm retrieved april 2013
brash david august 2010 extensions armv7a architecture retrieved june 2014
compiler support unaligned accesses 2011 retrieved october 2013
unaligned data access retrieved october 2013
cortexm0 r0p0 technical reference manual holdings
armv7m architecture reference manual holdings silverarmcom retrieved january 2013
armv7a armv7r architecture reference manual holdings silverarmcom retrieved january 2013
information center retrieved july 2015
instruction cycle counts
instruction extensions armcom archived original april 2009 retrieved april 2009
simd retrieved july 2015
arm7tdmi technical reference manual page
jaggar dave 1996 architecture reference manual prentice hall isbn 9780137362998
nathan willis june 2015 resurrecting superh architecture lwnnet
processor instruction architecture armcom archived original april 2009 retrieved april 2009
aims thumb assps socs linuxdevicescom retrieved april 2009
information center infocenterarmcom retrieved april 2009
strengthens java compilers 16bit thumb2ee instructions conserve system memory halfhill 2005
architecture reference manual armv7a armv7r edition issue section a210 july 2012
compiler toolchain using assembler coprocessor armcom retrieved august 2014
directives vector notation armcom retrieved november 2011
differences cortexa8 cortexa9 shervin emami retrieved november 2011
cortexa7 mpcore technical reference manual features retrieved july 2014
armhardfloatport debian wiki wikidebianorg august 2012 retrieved january 2014
cortexa9 processor armcom retrieved november 2011
cortexa9 neon armcom retrieved november 2011
httpsgithubcomprojectne10ne10
genode exploration trustzone technology retrieved july 2015
announces availability mobile consumer software solutions based newsthomasnetcom retrieved april 2009
trustonic trustonic retrieved june 2013
gemalto giesecke devrient form joint venture holdings april 2012 retrieved january 2013
laginimaineb 20151008 bits please full trustzone exploit msm8974 bits please retrieved 20160503
shen attacking trusted core exploiting trustzone android black briefings retrieved 20160503
trustzone hypervisor open source software open virtualization retrieved june 2013
trustzone based trusted kernel trustkernel july 2014 retrieved july 2014
secure technology retrieved july 2016
smith ryan june 2012 2013 apus include cortex processor trustzone capabilities anandtechcom retrieved july 2016
shimpi anand april 2014 beema mullins architecture micro 6700t performance preview anandtechcom retrieved july 2016
walton jarred june 2014 launches mobile kaveri apus anandtechcom retrieved july 2016
samsung knox platform samsung electronics april 2016
architecture reference manual archived original february 2009 execute never bits added vmsav6 virtual memory system architecture
architecture reference manual armv7a armv7r edition limited
cortexa32 processor retrieved december 2016
appliedmicro showcases worlds first 64bit core press release appliedmicro october 2011 retrieved february 2014
samsungs exynos 5433 a57a53 anandtech retrieved september 2014
cortexa53 mpcore processor technical reference manual cryptography extension retrieved september 2016
brash david december 2014 armv8a architecture ongoing development retrieved january 2015
brash david january 2016 armv8a architecture evolution retrieved june 2016
david brash october 2016 armv8a architecture 2016 additions
pingaarch64 commandline support marcharmv83a pointer authentication extension defined mandatory extension armv83a optional
qualcomm releases whitepaper detailing pointer authentication armv83
release series changes features fixes armv83a architecture supported used specifying marcharmv83a option option msignreturnaddress supported enable return address protection using armv83a pointer authentication extensions
specifications microware
pikeos safe secure virtualization retrieved july 2013
safety certified realtime operating systems supported cpus
platform port opensolarisorg archived original december 2012 retrieved december 2012
windows coming back time 32bit compatibility technica retrieved 20161216 full desktop windows variant coming 64bit version running qualcomms latest greatest processors probably snapdragon microsoft describes also regular win32 desktop applications
linus torvalds october 2012 pull arm64 linux kernel port linux kernel mailing list retrieved october 2012
larabel michael february 2013 64bit version ubuntudebian booting phoronix retrieved august 2014
debian project news august 14th 2014 debian august 2014 retrieved august 2014
architecturesaarch64 retrieved january 2015
portalarmaarch64 retrieved january 2015
64bit architecture project update freebsd foundation november 2014
openbsdarm64 retrieved august 2017
official wine wiki retrieved july 2015
arm64 official wine wiki retrieved july 2015


readingedit
also list books cortexm
external linksedit



wikimedia commons media related microprocessors



official website
virtualization extensions


quick reference cards


instructions thumb thumb2 vector floating point
opcodes thumb thumb assembler directives













application armbased chips






holdings
architecture
list microarchitectures
list applications cores
cortexa
cortexr
cortexm
comparison armv7a cores
comparison armv8a cores





application
processors
32bit




cortexa5



actions atm702x
amlogic m805s805 t82x
atmel sama5d3
infotm imapx820 imapx15
qualcomm snapdragon play
rda8810pl
telechips tcc892x





cortexa7



allwinner a83t
broadcom videocore bcm2836 bcm23550
freescale qoriq ls10xx
leadcore lc1813 lc1860c lc1913 lc1960
marvell armada pxa1920 1500 mini plus
mediatek mt65xx
qualcomm snapdragon





cortexa8



allwinner
apple
freescale imx5
rockchip rk291x
samsung exynos 3110s5pc110 s5pv210
texas instruments omap
ziilabs zms08





cortexa9



actions atm702x atm703x
altera cyclone arria
amlogic aml8726 m801 m802s802 s812 t86x
apple
broadcom videocore bcm21xxx bcm28xxx
freescale imx6
hisilicon k3v2 910s
infotm imapx912
leadcore lc1810 lc1811
marvell armada 1500 mini
mediatek mt65xx
nvidia tegra
nufront nusmart 2816m ns115 ns115m
renesas emma rcar
rockchip rk292x rk30xx rk31xx
samsung exynos 421x 441x
stericsson novathor
telechips tcc8803
texas instruments omap
wondermedia wm88x0 89x0
xilinx zynq7000
ziilabs zms20 zms40





cortexa15



allwinner
hisilicon k3v3
mediatek mt8135v
nvidia tegra
renesas rcar
samsung exynos 52xx 54xx
texas instruments omap dra7xx am57xx





cortexa17



mediatek mt6595 mt5595
mstar 6a928
rockchip rk3288





armv7a
compatible



apple
broadcom brahmab15
marvell
qualcomm snapdragon plus scorpion krait








application
processors
64bit




cortexa53



actions s900 v700
allwinner
altera stratix
amlogic family t96x
broadcom bcm2837
ezchip tilemx100
hisilicon kirin
marvell armada pxa1928 mobile pxa1908pxa1936
mediatek mt673x mt675x mt6795 mt873x mt8752 mt8163

qualcomm snapdragon
rockchip rk3328 rk3368
samsung exynos 75xx 78xx
spreadtrum sc9860gv sc9836
xilinx zynqmp
freescale qoriq ls1088





cortexa57



opteron a1100series
freescale qoriq ls20xx
nvidia tegra
qualcomm snapdragon
samsung exynos 5433 7420





cortexa72



hisilicon kirin
mediatek helio mt817x
mstar 6a938
qualcomm snapdragon
rockchip rk3399
freescale qoriq ls2088





cortexa73



hisilicon kirin kirin
mediatek helio





armv8a
compatible



apple
applied micro xgene
cavium thunderx cn87xx cn88xx
nvidia tegra project denver
samsung mongoose

qualcomm kryo
qualcomm falkor




















embedded armbased chips






holdings
architecture
list cores
cortexa
cortexr
cortexm
list cortexm development tools





embedded
microcontrollers




cortexm0



cypress psoc
infineon xmc1000
nordic nrf51
lpc11xx lpc12xx
nuvoton numicro
sonix sn32f700
stmicroelectronics stm32
toshiba tx00
vorago va108x0





cortexm0



atmel drlc
cypress psoc
holtek ht32f52xxx
lpc8xx lpc11e6x lpc11u6x
kinetis
renesas synergy
silicon labs efm32 zero happy
stmicroelectronics stm32





cortexm1



altera fpgas cycloneii cycloneiii stratixii stratixiii
microsemi actel fpgas fusion iglooe proasic3l proasic3e
xilinx fpgas spartan3 virtex234





cortexm3



actel smartfusion smartfusion
analog devices aducm3xx
atmel 3a3n3s3u3x
cypress psoc
fujitsu
holtek ht32f
lpc13xx lpc17xx lpc18xx
semiconductor q32m210
silicon labs precision32
silicon labs efm32 tiny gecko leopard giant
stmicroelectronics stm32
texas instruments tms470 omap
toshiba tx03





cortexm4



atmel 4l4n4s
freescalenxp kinetis





cortexm4f



atmel 4c4e4g
cypress
infineon xmc4000
microchip cec1302
nordic nrf52
lpc40xx lpc43xx
kinetis
renesas synergy
silicon labs efm32 wonder
stmicroelectronics stm32
texas instruments lm4ftm4c msp432
toshiba tx04





cortexm7f



atmel e70s70v70
kinetis kv5x
stmicroelectronics stm32








realtime
microcontrollers




cortexr4f



texas instruments tms570





cortexr5f



scaleo olea
texas instruments rm57
xilinx zynqmp




















classic armbased chips






holdings
architecture
list cores
cortexa
cortexr
cortexm
list cortexm development tools





classic
processors




arm7



atmel sam7l sam7s sam7se sam7x sam7xc at91cap7 at91m at91r
lpc21xx lpc22xx lpc23xx lpc24xx
stmicroelectronics str7





arm9



atmel sam9g sam9m sam9n sam9r sam9x sam9xe sam926x at91cap9
freescale imx1x imx2x
rockchip rk27xx rk28xx
lpc29xx lpc3xxx lh7a
stericsson nomadik stn881x
stmicroelectronics str9
texas instruments omap am1x
wondermedia wm85058650
ziilabs zms05





arm11



broadcom bcm2835
freescale imx3x
infotmic imapx210220
mindspeed comcerto 1000
nvidia tegra
qualcomm msm7000 snapdragon
stericsson nomadik stn882x
telechips tcc8902
texas instruments omap
wondermedia wm87x0





armv2a
compatible



amber open fpga core





armv4
compatible



faraday fa526





armv4t
compatible



decintel strongarm





armv5te
compatible



intelmarvell xscale
marvell sheeva feroceon jolteon mohawk
faraday fa606te fa616te fa626te fa726te




















reduced instruction computer risc architectures






berkeley risc

stanford mips





active



altera nios
analog devices blackfin


atmel

esirisc
m32r
latticemico8
latticemico32
meta
mips
openrisc
power

powerpc
cell


riscv
score
sunway
sparc
renesas superh
unicore
xilinx microblaze
xilinx picoblaze
xmos xcore
visc
mill





historic



alpha
am29000
apollo prism
atmel avr32
clipper
crisp
prism
intel i860
intel i960
mipsx
motorola 88000
parisc
romp

















microcontrollers



main



singleboard microcontroller
special function register





architectures



68000
8051



riscv





families




4bit



am2900
marc4
s1c6x
tlcs47
tms1000
μcom4





8bit



6800

68hc05
68hc08
68hc11

rs08


6502

65c02
melps


8048
8051

xc800



cop8

pic1012161718
st6st7

stm8





ez80
rabbit 2000
tlcs870







16bit



68hc1216
c166
cr16c

msp430
pic24dspic

rl78
tlcs900
z8000





32bit



am29000
armcortexm




avr32






h8sx
m32r
68000

coldfire


pic32
powerpc

mpc5xx


propeller
tlcs900
tricore
v850

z80000





64bit



powerpc64








interfaces




programming



incircuit serial programming icsp
insystem programming
program debug interface
highvoltage serial programming hvsp
high voltage parallel programming hvpp
bootloader

awire





debugging



debugwire
joint test action group jtag
incircuit debugging
incircuit emulator
intarget probe








simulators



gpsim





lists



list common microcontrollers
manufacturer

intel
nxpfreescale


list wifi microcontrollers





also



embedded system
programmable logic controller

















technologies



architecture



turing machine
post–turing machine
universal turing machine
quantum turing machine
belt machine
stack machine
register machine
counter machine
pointer machine
random access machine
random access stored program machine
finitestate machine
queue automaton
neumann
harvard modified
hive hierarchical identify verify exploit
dataflow

cellular
artificial neural network

machine learning
deep learning
neural processing unit


convolutional neural network
loadstore architecture
register memory architecture
register register architecture
endianness
fifo
zerocopy
numa
huma

mobile computing
surface computing
wearable computing
heterogeneous computing
parallel computing
concurrent computing
distributed computing
cloud computing
amorphous computing
ubiquitous computing
fabric computing
reconfigurable computing
cognitive computing
analogous computing
mechanical computing
electric computing
hybrid computing
digital computing
computing
peptide computing
chemical computing
organic computing
wetware computing
quantum computing
neuromorphic computing
optical computing
reversible computing
unconventional computing
hypercomputation
ternary computer
symmetric multiprocessing
asymmetric multiprocessing
cache hierarchy
memory hierarchy





types



asip
cisc
risc
edge trips
vliw epic
misc
oisc
nisc
zisc
comparison





isas




zarchitecture

mips
power architecture powerpc
sparc
visc
mill
itanium ia64
alpha
prism
superh
clipper

unicore
parisc
microblaze





word size



1bit
2bit
4bit
8bit
9bit
10bit
12bit
15bit
16bit
18bit
22bit
24bit
25bit
26bit
27bit
31bit
32bit
33bit
34bit
36bit
39bit
40bit
48bit
50bit
60bit
64bit
128bit
256bit
512bit
variable





execution



instruction pipelining

bubble
operand forwarding


outoforder execution

register renaming


speculative execution

branch predictor
memory dependence prediction


hazards





parallel level





bitserial
word


instruction
pipelining

scalar
superscalar


task

thread
process


data

vector


memory





multithreading



temporal
simultaneous hyperthreading
speculative spmt
preemptive
cooperative
clustered multithread
hardware scout





flynns taxonomy



sisd
simd swar
simt
misd
mimd

spmd


addressing mode





performance



instructions second
instructions clock
cycles instruction
floatingpoint operations second flops
transactions second
synaptic updates second sups
performance watt
orders magnitude computing
cache performance measurement metric





core count



singlecore processor
multicore processor
manycore processor





types



central processing unit
gpgpu
accelerator
vision processing unit
vector processor
barrel processor
stream processor
digital signal processor
processordma controller
network processor
baseband processor
physics processing unit
coprocessor
secure cryptoprocessor
asic
fpga
fpoa
cpld
microcontroller
microprocessor
mobile processor
notebook processor
ultralowvoltage processor
multicore processor
manycore processor
tile processor
multichip module
chip stack multichip modules
system chip
multiprocessor systemonchip mpsoc
programmable systemonchip psoc
network chip





components



execution unit
arithmetic logic unit
address generation unit
floatingpoint unit
loadstore unit
fixedpoint unit
vector unit
branch predictor
branch execution unit
instruction decoder
instruction scheduler
instruction fetch unit
instruction dispatch unit
instruction sequencing unit
unified reservation station
barrel shifter
uncore
addressed decoder
frontside
backside
northbridge computing
southbridge computing
adder electronics
binary multiplier
binary decoder
address decoder
multiplexer
demultiplexer
registers
cache
memory management unit
input–output memory management unit iommu
integrated memory controller
power management unit
translation lookaside buffer
stack engine
register file
processor register
hardware register
memory buffer register
program counter
microcode
datapath
control unit
instruction unit
reorder buffer
data buffer
write buffer
coprocessor
electronic switch
electronic circuit
integrated circuit
threedimensional integrated circuit
boolean circuit
digital circuit
analog circuit
mixedsignal integrated circuit
power management integrated circuit
quantum circuit
logic gate

combinational logic
sequential logic
emittercoupled logic
transistor–transistor logic
glue logic


quantum gate
gate array
counter digital
computing
semiconductor device
clock rate
multiplier
vision chip
memristor





power
management




acpi
dynamic frequency scaling
dynamic voltage scaling
clock gating





hardware
security



nonexecutable memory
memory protection extensions intel
intel secure
hardware restriction firmware
software guard extensions intel
trusted execution technology
omnishield
trusted platform module
secure cryptoprocessor
hardware security module
hengzhi chip





related



history generalpurpose cpus









authority control



lccn sh2015001756
47061844











retrieved httpsenwikipediaorgwindexphptitlearmarchitectureoldid817808436 categories architectureacorn computerscomputerrelated introductions 1983instruction architectureshidden categories webarchive template wayback linksuse british english june 2012use dates july 2014articles containing potentially dated statements 2017all articles containing potentially dated statementsall articles unsourced statementsarticles unsourced statements 2013articles containing potentially dated statements 2011articles needing additional references march 2011all articles needing additional referenceswikipedia articles lccn identifierswikipedia articles identifiersarticles example code
