$date
  Sun Mar 14 16:36:38 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module jk_ff_tb $end
$var reg 1 ! j $end
$var reg 1 " k $end
$var reg 1 # rst $end
$var reg 1 $ clk $end
$var reg 1 % q $end
$var reg 1 & qb $end
$scope module uut $end
$var reg 1 ' j $end
$var reg 1 ( k $end
$var reg 1 ) rst $end
$var reg 1 * clk $end
$var reg 1 + q $end
$var reg 1 , qb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
0$
0%
1&
1'
0(
0)
0*
0+
1,
#10000000
1$
1%
0&
1*
1+
0,
#20000000
0!
1"
0$
0'
1(
0*
#30000000
1$
0%
1&
1*
0+
1,
#40000000
0"
0$
0(
0*
#50000000
1$
1*
#60000000
1!
1"
0$
1'
1(
0*
#70000000
1$
1%
0&
1*
1+
0,
#80000000
0$
0*
#90000000
1$
0%
1&
1*
0+
1,
#100000000
0$
0*
#110000000
1$
1%
0&
1*
1+
0,
#120000000
