// Seed: 1769965094
module module_0;
  wire id_1, id_2;
  tri0 id_3, id_4;
  assign id_3 = -1;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    inout logic id_2,
    input uwire id_3,
    input uwire id_4,
    inout supply0 id_5,
    input tri id_6,
    output tri id_7,
    output wor id_8,
    output uwire id_9,
    output uwire id_10,
    input tri id_11,
    input wand id_12
);
  assign id_0 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  wire id_14, id_15;
  initial id_2 <= 1;
endmodule
