# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../../../rtl/address_path.v" \
"../../../../../../rtl/counter.v" \
"../../../../../../rtl/mux_2_to_1_4bit.v" \
"../../../../../../rtl/register.v" \
"../../../../../../sim/address_path_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
