

================================================================
== Vivado HLS Report for 'LowMCEnc'
================================================================
* Date:           Sat May  9 23:49:20 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.366 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    80696|    80696| 0.807 ms | 0.807 ms |  80696|  80696|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |                         |              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_matrix_mul_fu_428    |matrix_mul    |     1925|     1925| 19.250 us | 19.250 us |  1925|  1925|   none  |
        |grp_matrix_mul_1_fu_437  |matrix_mul_1  |     1925|     1925| 19.250 us | 19.250 us |  1925|  1925|   none  |
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |        2|        2|         2|          1|          1|     2|    yes   |
        |- xor_array_label4   |        4|        4|         2|          -|          -|     2|    no    |
        |- Loop 3             |    78760|    78760|      3938|          -|          -|    20|    no    |
        | + Loop 3.1          |       70|       70|         7|          -|          -|    10|    no    |
        | + xor_array_label4  |        4|        4|         2|          -|          -|     2|    no    |
        | + xor_array_label4  |        4|        4|         2|          -|          -|     2|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     634|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       72|      -|     240|    3156|    0|
|Memory           |        4|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     647|    -|
|Register         |        -|      -|     147|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       76|      0|     387|    4437|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       10|      0|   ~0   |       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-----+------+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------+--------------+---------+-------+-----+------+-----+
    |grp_matrix_mul_fu_428    |matrix_mul    |       36|      0|  120|  1593|    0|
    |grp_matrix_mul_1_fu_437  |matrix_mul_1  |       36|      0|  120|  1563|    0|
    +-------------------------+--------------+---------+-------+-----+------+-----+
    |Total                    |              |       72|      0|  240|  3156|    0|
    +-------------------------+--------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |roundKey_U      |LowMCEnc_roundKey     |        2|  0|   0|    0|    16|   32|     1|          512|
    |temp_U          |LowMCEnc_temp         |        1|  0|   0|    0|   120|    8|     1|          960|
    |temp_matrix3_U  |LowMCEnc_temp_matg8j  |        1|  0|   0|    0|    80|   32|     1|         2560|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                      |        4|  0|   0|    0|   216|   72|     3|         4032|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln110_1_fu_528_p2    |     +    |      0|  0|  12|           2|           3|
    |add_ln110_2_fu_998_p2    |     +    |      0|  0|  12|           2|           3|
    |add_ln110_fu_950_p2      |     +    |      0|  0|  12|           2|           3|
    |add_ln114_fu_903_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln171_fu_494_p2      |     +    |      0|  0|  12|           2|           3|
    |add_ln209_fu_652_p2      |     +    |      0|  0|  15|           2|           5|
    |add_ln218_fu_591_p2      |     +    |      0|  0|  15|           2|           5|
    |add_ln219_fu_616_p2      |     +    |      0|  0|  15|           1|           5|
    |add_ln243_fu_868_p2      |     +    |      0|  0|  21|          14|          11|
    |add_ln244_fu_882_p2      |     +    |      0|  0|  15|           7|           4|
    |r_fu_1004_p2             |     +    |      0|  0|  15|           5|           1|
    |sub_ln55_1_fu_677_p2     |     -    |      0|  0|  12|           3|           3|
    |sub_ln55_fu_658_p2       |     -    |      0|  0|  12|           3|           3|
    |and_ln222_fu_715_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln223_fu_762_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln224_fu_809_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln68_1_fu_796_p2     |    and   |      0|  0|   8|           8|           8|
    |and_ln68_2_fu_843_p2     |    and   |      0|  0|   8|           8|           8|
    |and_ln68_fu_749_p2       |    and   |      0|  0|   8|           8|           8|
    |icmp_ln110_1_fu_500_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln110_2_fu_970_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln110_fu_888_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln188_fu_534_p2     |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln209_fu_585_p2     |   icmp   |      0|  0|  11|           5|           3|
    |lshr_ln55_1_fu_686_p2    |   lshr   |      0|  0|  19|           8|           8|
    |lshr_ln55_3_fu_705_p2    |   lshr   |      0|  0|  19|           8|           8|
    |lshr_ln55_fu_667_p2      |   lshr   |      0|  0|  19|           8|           8|
    |or_ln110_1_fu_516_p2     |    or    |      0|  0|   2|           2|           1|
    |or_ln110_2_fu_986_p2     |    or    |      0|  0|   2|           2|           1|
    |or_ln110_fu_917_p2       |    or    |      0|  0|   2|           2|           1|
    |or_ln171_fu_483_p2       |    or    |      0|  0|   2|           2|           1|
    |or_ln68_1_fu_802_p2      |    or    |      0|  0|   8|           8|           8|
    |or_ln68_2_fu_849_p2      |    or    |      0|  0|   8|           8|           8|
    |or_ln68_fu_755_p2        |    or    |      0|  0|   8|           8|           8|
    |shl_ln68_3_fu_743_p2     |    shl   |      0|  0|  19|           8|           8|
    |shl_ln68_4_fu_780_p2     |    shl   |      0|  0|  19|           1|           8|
    |shl_ln68_5_fu_791_p2     |    shl   |      0|  0|  19|           8|           8|
    |shl_ln68_6_fu_827_p2     |    shl   |      0|  0|  19|           1|           8|
    |shl_ln68_7_fu_838_p2     |    shl   |      0|  0|  19|           8|           8|
    |shl_ln68_fu_731_p2       |    shl   |      0|  0|  19|           1|           8|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |grp_fu_448_p2            |    xor   |      0|  0|  32|          32|          32|
    |grp_fu_455_p2            |    xor   |      0|  0|  32|          32|          32|
    |xor_ln114_2_fu_963_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln114_fu_956_p2      |    xor   |      0|  0|  32|          32|          32|
    |xor_ln222_fu_721_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln223_1_fu_770_p2    |    xor   |      0|  0|   2|           1|           1|
    |xor_ln223_fu_766_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln224_1_fu_817_p2    |    xor   |      0|  0|   2|           1|           1|
    |xor_ln224_fu_813_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln55_fu_696_p2       |    xor   |      0|  0|   3|           3|           2|
    |xor_ln68_3_fu_785_p2     |    xor   |      0|  0|   8|           8|           2|
    |xor_ln68_4_fu_832_p2     |    xor   |      0|  0|   8|           8|           2|
    |xor_ln68_fu_737_p2       |    xor   |      0|  0|   8|           8|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 634|         344|         347|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  117|         25|    1|         25|
    |ap_enable_reg_pp0_iter1                |   15|          3|    1|          3|
    |bitNumber_assign_2_reg_394             |    9|          2|    5|         10|
    |grp_matrix_mul_1_fu_437_matrix_offset  |   15|          3|   14|         42|
    |i_0_0_i1_reg_371                       |    9|          2|    3|          6|
    |i_0_0_i2_reg_417                       |    9|          2|    3|          6|
    |i_0_0_i_reg_406                        |    9|          2|    3|          6|
    |key_ce0                                |    9|          2|    1|          2|
    |key_ce1                                |    9|          2|    1|          2|
    |loop_0_0_reg_360                       |    9|          2|    3|          6|
    |output_r_address0                      |   47|         10|    3|         30|
    |output_r_address1                      |   47|         10|    3|         30|
    |output_r_ce0                           |   15|          3|    1|          3|
    |output_r_ce1                           |   15|          3|    1|          3|
    |output_r_d0                            |   27|          5|   32|        160|
    |output_r_d1                            |   33|          6|   32|        192|
    |output_r_we0                           |   15|          3|    1|          3|
    |output_r_we1                           |   15|          3|    1|          3|
    |r_0_reg_382                            |    9|          2|    5|         10|
    |roundKey_address0                      |   21|          4|    4|         16|
    |roundKey_address1                      |   21|          4|    4|         16|
    |roundKey_ce0                           |   15|          3|    1|          3|
    |roundKey_ce1                           |   15|          3|    1|          3|
    |roundKey_we0                           |    9|          2|    1|          2|
    |roundKey_we1                           |    9|          2|    1|          2|
    |temp_address0                          |   38|          7|    7|         49|
    |temp_address1                          |   38|          7|    7|         49|
    |temp_d0                                |   15|          3|    8|         24|
    |temp_d1                                |   33|          6|    8|         48|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  647|        131|  156|        754|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |a_reg_1145                            |   1|   0|    1|          0|
    |add_ln110_1_reg_1068                  |   3|   0|    3|          0|
    |add_ln110_2_reg_1248                  |   3|   0|    3|          0|
    |add_ln110_reg_1220                    |   3|   0|    3|          0|
    |add_ln209_reg_1140                    |   5|   0|    5|          0|
    |add_ln243_reg_1186                    |   5|   0|   14|          9|
    |add_ln244_reg_1191                    |   5|   0|    7|          2|
    |ap_CS_fsm                             |  24|   0|   24|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |b_reg_1158                            |   1|   0|    1|          0|
    |bitNumber_assign_2_reg_394            |   5|   0|    5|          0|
    |c_reg_1170                            |   1|   0|    1|          0|
    |grp_matrix_mul_1_fu_437_ap_start_reg  |   1|   0|    1|          0|
    |grp_matrix_mul_fu_428_ap_start_reg    |   1|   0|    1|          0|
    |i_0_0_i1_reg_371                      |   3|   0|    3|          0|
    |i_0_0_i2_reg_417                      |   3|   0|    3|          0|
    |i_0_0_i_reg_406                       |   3|   0|    3|          0|
    |loop_0_0_reg_360                      |   3|   0|    3|          0|
    |output_addr_4_reg_1200                |   3|   0|    3|          0|
    |output_addr_5_reg_1210                |   1|   0|    3|          2|
    |output_addr_6_reg_1048                |   3|   0|    3|          0|
    |output_addr_7_reg_1058                |   1|   0|    3|          2|
    |output_addr_8_reg_1228                |   3|   0|    3|          0|
    |output_addr_9_reg_1238                |   1|   0|    3|          2|
    |r_0_reg_382                           |   5|   0|    5|          0|
    |reg_462                               |   8|   0|    8|          0|
    |shl_ln_reg_1096                       |   5|   0|   14|          9|
    |temp_addr_11_reg_1115                 |   2|   0|    7|          5|
    |temp_addr_12_reg_1128                 |   2|   0|    7|          5|
    |temp_addr_13_reg_1134                 |   2|   0|    7|          5|
    |temp_load_1_reg_1181                  |   8|   0|    8|          0|
    |tmp_36_reg_1016                       |   1|   0|    1|          0|
    |trunc_ln1_reg_1102                    |   8|   0|    8|          0|
    |trunc_ln209_reg_1121                  |   3|   0|    3|          0|
    |trunc_ln2_reg_1107                    |   8|   0|    8|          0|
    |xor_ln223_reg_1176                    |   1|   0|    1|          0|
    |zext_ln174_1_reg_1030                 |   1|   0|   64|         63|
    |zext_ln174_reg_1020                   |   3|   0|   64|         61|
    |zext_ln55_3_reg_1152                  |   3|   0|    8|          5|
    |zext_ln55_5_reg_1164                  |   3|   0|    8|          5|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 147|   0|  322|        175|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   LowMCEnc   | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   LowMCEnc   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   LowMCEnc   | return value |
|ap_done             | out |    1| ap_ctrl_hs |   LowMCEnc   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   LowMCEnc   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   LowMCEnc   | return value |
|plaintext_address0  | out |    3|  ap_memory |   plaintext  |     array    |
|plaintext_ce0       | out |    1|  ap_memory |   plaintext  |     array    |
|plaintext_q0        |  in |   32|  ap_memory |   plaintext  |     array    |
|plaintext_address1  | out |    3|  ap_memory |   plaintext  |     array    |
|plaintext_ce1       | out |    1|  ap_memory |   plaintext  |     array    |
|plaintext_q1        |  in |   32|  ap_memory |   plaintext  |     array    |
|output_r_address0   | out |    3|  ap_memory |   output_r   |     array    |
|output_r_ce0        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0         | out |   32|  ap_memory |   output_r   |     array    |
|output_r_q0         |  in |   32|  ap_memory |   output_r   |     array    |
|output_r_address1   | out |    3|  ap_memory |   output_r   |     array    |
|output_r_ce1        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we1        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1         | out |   32|  ap_memory |   output_r   |     array    |
|output_r_q1         |  in |   32|  ap_memory |   output_r   |     array    |
|key_address0        | out |    3|  ap_memory |      key     |     array    |
|key_ce0             | out |    1|  ap_memory |      key     |     array    |
|key_q0              |  in |   32|  ap_memory |      key     |     array    |
|key_address1        | out |    3|  ap_memory |      key     |     array    |
|key_ce1             | out |    1|  ap_memory |      key     |     array    |
|key_q1              |  in |   32|  ap_memory |      key     |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

