#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fbfeee12870 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x7fbfeee28110_0 .var "CLK", 0 0;
v0x7fbfeee281d0_0 .var "CLR", 0 0;
v0x7fbfeee28260_0 .var "EQUAL", 0 0;
v0x7fbfeee28310_0 .var "EVENT", 0 0;
v0x7fbfeee283c0_0 .var "KEY", 3 0;
v0x7fbfeee28490_0 .var "OP", 0 0;
v0x7fbfeee28540_0 .net "RESULT", 7 0, L_0x7fbfeee28750;  1 drivers
v0x7fbfeee285f0_0 .net "STATE", 2 0, L_0x7fbfeee286a0;  1 drivers
S_0x7fbfeee04c60 .scope module, "calc_inst" "calc" 2 92, 3 1 0, S_0x7fbfeee12870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "KEY";
    .port_info 2 /INPUT 1 "OP";
    .port_info 3 /INPUT 1 "EQUAL";
    .port_info 4 /INPUT 1 "CLR";
    .port_info 5 /INPUT 1 "EVENT";
    .port_info 6 /OUTPUT 8 "RESULT";
    .port_info 7 /OUTPUT 3 "STATE";
L_0x7fbfeee286a0 .functor BUFZ 3, v0x7fbfeee27e80_0, C4<000>, C4<000>, C4<000>;
L_0x7fbfeee28750 .functor BUFZ 8, v0x7fbfeee27de0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fbfeee04e90_0 .net "CLK", 0 0, v0x7fbfeee28110_0;  1 drivers
v0x7fbfeee27810_0 .net "CLR", 0 0, v0x7fbfeee281d0_0;  1 drivers
v0x7fbfeee278b0_0 .net "EQUAL", 0 0, v0x7fbfeee28260_0;  1 drivers
v0x7fbfeee27940_0 .net "EVENT", 0 0, v0x7fbfeee28310_0;  1 drivers
v0x7fbfeee279e0_0 .net "KEY", 3 0, v0x7fbfeee283c0_0;  1 drivers
v0x7fbfeee27ad0_0 .net "OP", 0 0, v0x7fbfeee28490_0;  1 drivers
v0x7fbfeee27b70_0 .net "RESULT", 7 0, L_0x7fbfeee28750;  alias, 1 drivers
v0x7fbfeee27c20_0 .net "STATE", 2 0, L_0x7fbfeee286a0;  alias, 1 drivers
v0x7fbfeee27cd0_0 .var "op", 0 0;
v0x7fbfeee27de0_0 .var "result", 7 0;
v0x7fbfeee27e80_0 .var "state", 2 0;
v0x7fbfeee27f30_0 .var "value1", 3 0;
v0x7fbfeee27fe0_0 .var "value2", 3 0;
E_0x7fbfeee0a5c0 .event posedge, v0x7fbfeee04e90_0;
    .scope S_0x7fbfeee04c60;
T_0 ;
    %wait E_0x7fbfeee0a5c0;
    %load/vec4 v0x7fbfeee27810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbfeee27e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fbfeee27de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee27cd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fbfeee27e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x7fbfeee279e0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbfeee27940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x7fbfeee27e80_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x7fbfeee27940_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %assign/vec4 v0x7fbfeee27e80_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x7fbfeee279e0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbfeee27940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %assign/vec4 v0x7fbfeee27e80_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x7fbfeee278b0_0;
    %load/vec4 v0x7fbfeee27940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %assign/vec4 v0x7fbfeee27e80_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fbfeee27810_0;
    %load/vec4 v0x7fbfeee27940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.16, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %assign/vec4 v0x7fbfeee27e80_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbfeee27e80_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_0.18, 8;
    %load/vec4 v0x7fbfeee279e0_0;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %load/vec4 v0x7fbfeee27f30_0;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %assign/vec4 v0x7fbfeee27f30_0, 0;
    %load/vec4 v0x7fbfeee27e80_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_0.20, 8;
    %load/vec4 v0x7fbfeee27ad0_0;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %load/vec4 v0x7fbfeee27cd0_0;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %assign/vec4 v0x7fbfeee27cd0_0, 0;
    %load/vec4 v0x7fbfeee27e80_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_0.22, 8;
    %load/vec4 v0x7fbfeee279e0_0;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %load/vec4 v0x7fbfeee27fe0_0;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %assign/vec4 v0x7fbfeee27fe0_0, 0;
    %load/vec4 v0x7fbfeee27e80_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbfeee27cd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.24, 8;
    %load/vec4 v0x7fbfeee27f30_0;
    %pad/u 8;
    %load/vec4 v0x7fbfeee27fe0_0;
    %pad/u 8;
    %add;
    %jmp/1 T_0.25, 8;
T_0.24 ; End of true expr.
    %load/vec4 v0x7fbfeee27e80_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbfeee27cd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_0.26, 9;
    %load/vec4 v0x7fbfeee27f30_0;
    %pad/u 8;
    %load/vec4 v0x7fbfeee27fe0_0;
    %pad/u 8;
    %mul;
    %jmp/1 T_0.27, 9;
T_0.26 ; End of true expr.
    %load/vec4 v0x7fbfeee27b70_0;
    %jmp/0 T_0.27, 9;
 ; End of false expr.
    %blend;
T_0.27;
    %jmp/0 T_0.25, 8;
 ; End of false expr.
    %blend;
T_0.25;
    %assign/vec4 v0x7fbfeee27de0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fbfeee12870;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "calc.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbfeee12870 {0 0 0};
    %vpi_call 2 13 "$monitor", "CLK:%b CLR:%b KEY:%d OP:%b, EQUAL:%b, EVENT:%d, RESULT:%d, STATE:%d", v0x7fbfeee28110_0, v0x7fbfeee281d0_0, v0x7fbfeee283c0_0, v0x7fbfeee28490_0, v0x7fbfeee28260_0, v0x7fbfeee28310_0, v0x7fbfeee28540_0, v0x7fbfeee285f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee281d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbfeee283c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28260_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee281d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee281d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 4, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fbfeee283c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbfeee283c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 4, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fbfeee283c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbfeee283c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee28260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee281d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee281d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 4, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fbfeee283c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbfeee283c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee28490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 4, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fbfeee283c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbfeee283c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee28260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbfeee28310_0, 0;
    %delay 4, 0;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fbfeee12870;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x7fbfeee28110_0;
    %inv;
    %assign/vec4 v0x7fbfeee28110_0, 0;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "calc.v";
