
G3_ES_Project_Node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001f50  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00081f50  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000dc  20000434  00082384  00020434  2**2
                  ALLOC
  3 .stack        00000400  20000510  00082460  00020434  2**0
                  ALLOC
  4 .heap         00000200  20000910  00082860  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   000087c4  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000184c  00000000  00000000  00028c7a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000181f  00000000  00000000  0002a4c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000002a8  00000000  00000000  0002bce5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000208  00000000  00000000  0002bf8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013396  00000000  00000000  0002c195  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000059b1  00000000  00000000  0003f52b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00054fb9  00000000  00000000  00044edc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000008f4  00000000  00000000  00099e98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	10 09 00 20 51 05 08 00 4d 05 08 00 4d 05 08 00     ... Q...M...M...
   80010:	4d 05 08 00 4d 05 08 00 4d 05 08 00 00 00 00 00     M...M...M.......
	...
   8002c:	4d 05 08 00 4d 05 08 00 00 00 00 00 4d 05 08 00     M...M.......M...
   8003c:	4d 05 08 00 4d 05 08 00 4d 05 08 00 4d 05 08 00     M...M...M...M...
   8004c:	4d 05 08 00 4d 05 08 00 4d 05 08 00 4d 05 08 00     M...M...M...M...
   8005c:	4d 05 08 00 51 0f 08 00 4d 05 08 00 00 00 00 00     M...Q...M.......
   8006c:	4d 05 08 00 4d 05 08 00 4d 05 08 00 4d 05 08 00     M...M...M...M...
	...
   80084:	4d 05 08 00 4d 05 08 00 4d 05 08 00 4d 05 08 00     M...M...M...M...
   80094:	4d 05 08 00 4d 05 08 00 4d 05 08 00 4d 05 08 00     M...M...M...M...
   800a4:	00 00 00 00 4d 05 08 00 4d 05 08 00 4d 05 08 00     ....M...M...M...
   800b4:	4d 05 08 00 4d 05 08 00 4d 05 08 00 4d 05 08 00     M...M...M...M...
   800c4:	4d 05 08 00 4d 05 08 00 4d 05 08 00 4d 05 08 00     M...M...M...M...
   800d4:	4d 05 08 00 4d 05 08 00 4d 05 08 00 4d 05 08 00     M...M...M...M...
   800e4:	4d 05 08 00 4d 05 08 00 e5 02 08 00 4d 05 08 00     M...M.......M...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00081f50 	.word	0x00081f50

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00081f50 	.word	0x00081f50
   80154:	20000438 	.word	0x20000438
   80158:	00081f50 	.word	0x00081f50
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
 * \param num_rx_mb Number of receive mailboxes, 	rx mb indexes: [num_tx_mb, num_rx_mb-1]
 *
 * \retval Success(0) or failure(1)
 */
uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8){
   80164:	1855      	adds	r5, r2, r1
   80166:	2908      	cmp	r1, #8
   80168:	bf98      	it	ls
   8016a:	2a08      	cmpls	r2, #8
   8016c:	d864      	bhi.n	80238 <can_init+0xd8>
   8016e:	460e      	mov	r6, r1
   80170:	2d08      	cmp	r5, #8
   80172:	dc61      	bgt.n	80238 <can_init+0xd8>
	}
	
	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   80174:	4a32      	ldr	r2, [pc, #200]	; (80240 <can_init+0xe0>)
   80176:	6813      	ldr	r3, [r2, #0]
   80178:	f023 0301 	bic.w	r3, r3, #1
   8017c:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   8017e:	6913      	ldr	r3, [r2, #16]
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80180:	4b30      	ldr	r3, [pc, #192]	; (80244 <can_init+0xe4>)
   80182:	f44f 7440 	mov.w	r4, #768	; 0x300
   80186:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   80188:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   8018a:	f024 0403 	bic.w	r4, r4, #3
   8018e:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   80190:	2403      	movs	r4, #3
   80192:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   80194:	665c      	str	r4, [r3, #100]	; 0x64
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   80196:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   8019a:	4c2b      	ldr	r4, [pc, #172]	; (80248 <can_init+0xe8>)
   8019c:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   801a0:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801a4:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801a8:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	//TO CHANGE bit timing: BRP = 3 & 16TQ => SyncSeg = 1, PropSeg = 2, PS1 = 7, PS2 = 6, SJW = 1
	CAN0->CAN_BR = can_br; 
   801ac:	6150      	str	r0, [r2, #20]
	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801ae:	42a9      	cmp	r1, r5
   801b0:	dc40      	bgt.n	80234 <can_init+0xd4>
   801b2:	460a      	mov	r2, r1
   801b4:	2400      	movs	r4, #0
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801b6:	46a1      	mov	r9, r4
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801b8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80240 <can_init+0xe0>
   801bc:	f04f 5c00 	mov.w	ip, #536870912	; 0x20000000
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801c0:	f04f 7e80 	mov.w	lr, #16777216	; 0x1000000
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801c4:	2701      	movs	r7, #1
   801c6:	0153      	lsls	r3, r2, #5
   801c8:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   801cc:	f500 2030 	add.w	r0, r0, #720896	; 0xb0000
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801d0:	f8c0 9204 	str.w	r9, [r0, #516]	; 0x204
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801d4:	4443      	add	r3, r8
   801d6:	f8c3 c208 	str.w	ip, [r3, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801da:	f8c0 e200 	str.w	lr, [r0, #512]	; 0x200
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   801de:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
   801e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   801e6:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801ea:	fa07 f302 	lsl.w	r3, r7, r2
   801ee:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801f0:	3201      	adds	r2, #1
   801f2:	4295      	cmp	r5, r2
   801f4:	dae7      	bge.n	801c6 <can_init+0x66>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
   801f6:	b181      	cbz	r1, 8021a <can_init+0xba>
   801f8:	2300      	movs	r3, #0
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801fa:	4911      	ldr	r1, [pc, #68]	; (80240 <can_init+0xe0>)
   801fc:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80200:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80204:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80208:	f8c2 5208 	str.w	r5, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   8020c:	f103 0210 	add.w	r2, r3, #16
   80210:	0152      	lsls	r2, r2, #5
   80212:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   80214:	3301      	adds	r3, #1
   80216:	429e      	cmp	r6, r3
   80218:	d1f4      	bne.n	80204 <can_init+0xa4>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   8021a:	4b09      	ldr	r3, [pc, #36]	; (80240 <can_init+0xe0>)
   8021c:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8021e:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80222:	4a0a      	ldr	r2, [pc, #40]	; (8024c <can_init+0xec>)
   80224:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80226:	681a      	ldr	r2, [r3, #0]
   80228:	f042 0201 	orr.w	r2, r2, #1
   8022c:	601a      	str	r2, [r3, #0]

	return 0;
   8022e:	2000      	movs	r0, #0
   80230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint32_t can_ier = 0;
   80234:	2400      	movs	r4, #0
   80236:	e7de      	b.n	801f6 <can_init+0x96>
		return 1; //Too many mailboxes is configured
   80238:	2001      	movs	r0, #1
}
   8023a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8023e:	bf00      	nop
   80240:	400b4000 	.word	0x400b4000
   80244:	400e0e00 	.word	0x400e0e00
   80248:	1000102b 	.word	0x1000102b
   8024c:	e000e100 	.word	0xe000e100

00080250 <can_init_def_tx_rx_mb>:
{
   80250:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   80252:	2202      	movs	r2, #2
   80254:	2101      	movs	r1, #1
   80256:	4b01      	ldr	r3, [pc, #4]	; (8025c <can_init_def_tx_rx_mb+0xc>)
   80258:	4798      	blx	r3
}
   8025a:	bd08      	pop	{r3, pc}
   8025c:	00080161 	.word	0x00080161

00080260 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80260:	014b      	lsls	r3, r1, #5
   80262:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80266:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8026a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8026e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80272:	d033      	beq.n	802dc <can_receive+0x7c>
{
   80274:	b430      	push	{r4, r5}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   80276:	014b      	lsls	r3, r1, #5
   80278:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8027c:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80280:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80284:	f8d3 4218 	ldr.w	r4, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   80288:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   8028c:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80290:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   80292:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80296:	f3c3 4303 	ubfx	r3, r3, #16, #4
   8029a:	7083      	strb	r3, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   8029c:	461d      	mov	r5, r3
   8029e:	b15b      	cbz	r3, 802b8 <can_receive+0x58>
   802a0:	3003      	adds	r0, #3
   802a2:	2300      	movs	r3, #0
		{
			if(i < 4)
   802a4:	2b03      	cmp	r3, #3
			{
				can_msg->data[i] = (char)(data_low & 0xff);
   802a6:	bfd9      	ittee	le
   802a8:	7002      	strble	r2, [r0, #0]
				data_low = data_low >> 8;
   802aa:	0a12      	lsrle	r2, r2, #8
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   802ac:	7004      	strbgt	r4, [r0, #0]
				data_high = data_high >> 8;
   802ae:	0a24      	lsrgt	r4, r4, #8
		for(int i = 0; i < can_msg->data_length;i++)
   802b0:	3301      	adds	r3, #1
   802b2:	3001      	adds	r0, #1
   802b4:	42ab      	cmp	r3, r5
   802b6:	d1f5      	bne.n	802a4 <can_receive+0x44>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   802b8:	4b09      	ldr	r3, [pc, #36]	; (802e0 <can_receive+0x80>)
   802ba:	f101 0210 	add.w	r2, r1, #16
   802be:	0152      	lsls	r2, r2, #5
   802c0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802c4:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   802c6:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802ca:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802d2:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   802d6:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   802d8:	bc30      	pop	{r4, r5}
   802da:	4770      	bx	lr
		return 1;
   802dc:	2001      	movs	r0, #1
   802de:	4770      	bx	lr
   802e0:	400b4000 	.word	0x400b4000

000802e4 <CAN0_Handler>:
{
   802e4:	b510      	push	{r4, lr}
	char can_sr = CAN0->CAN_SR;
   802e6:	4b18      	ldr	r3, [pc, #96]	; (80348 <CAN0_Handler+0x64>)
   802e8:	691c      	ldr	r4, [r3, #16]
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   802ea:	f014 0f06 	tst.w	r4, #6
   802ee:	d013      	beq.n	80318 <CAN0_Handler+0x34>
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   802f0:	f014 0f02 	tst.w	r4, #2
   802f4:	d11c      	bne.n	80330 <CAN0_Handler+0x4c>
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   802f6:	f014 0f04 	tst.w	r4, #4
   802fa:	d021      	beq.n	80340 <CAN0_Handler+0x5c>
			can_receive(&message, 2);
   802fc:	2102      	movs	r1, #2
   802fe:	4813      	ldr	r0, [pc, #76]	; (8034c <CAN0_Handler+0x68>)
   80300:	4b13      	ldr	r3, [pc, #76]	; (80350 <CAN0_Handler+0x6c>)
   80302:	4798      	blx	r3
			newMessage = 1;
   80304:	2201      	movs	r2, #1
   80306:	4b13      	ldr	r3, [pc, #76]	; (80354 <CAN0_Handler+0x70>)
   80308:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < message.data_length; i++)
   8030a:	4b10      	ldr	r3, [pc, #64]	; (8034c <CAN0_Handler+0x68>)
   8030c:	789a      	ldrb	r2, [r3, #2]
   8030e:	b11a      	cbz	r2, 80318 <CAN0_Handler+0x34>
   80310:	2300      	movs	r3, #0
   80312:	3301      	adds	r3, #1
   80314:	4293      	cmp	r3, r2
   80316:	d1fc      	bne.n	80312 <CAN0_Handler+0x2e>
	if(can_sr & CAN_SR_MB0)
   80318:	f014 0f01 	tst.w	r4, #1
   8031c:	d002      	beq.n	80324 <CAN0_Handler+0x40>
		CAN0->CAN_IDR = CAN_IER_MB0;
   8031e:	2201      	movs	r2, #1
   80320:	4b09      	ldr	r3, [pc, #36]	; (80348 <CAN0_Handler+0x64>)
   80322:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80324:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80328:	4b0b      	ldr	r3, [pc, #44]	; (80358 <CAN0_Handler+0x74>)
   8032a:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
   8032e:	bd10      	pop	{r4, pc}
			can_receive(&message, 1);
   80330:	2101      	movs	r1, #1
   80332:	4806      	ldr	r0, [pc, #24]	; (8034c <CAN0_Handler+0x68>)
   80334:	4b06      	ldr	r3, [pc, #24]	; (80350 <CAN0_Handler+0x6c>)
   80336:	4798      	blx	r3
			 newMessage = 1;
   80338:	2201      	movs	r2, #1
   8033a:	4b06      	ldr	r3, [pc, #24]	; (80354 <CAN0_Handler+0x70>)
   8033c:	601a      	str	r2, [r3, #0]
   8033e:	e7e4      	b.n	8030a <CAN0_Handler+0x26>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80340:	4806      	ldr	r0, [pc, #24]	; (8035c <CAN0_Handler+0x78>)
   80342:	4b07      	ldr	r3, [pc, #28]	; (80360 <CAN0_Handler+0x7c>)
   80344:	4798      	blx	r3
   80346:	e7e0      	b.n	8030a <CAN0_Handler+0x26>
   80348:	400b4000 	.word	0x400b4000
   8034c:	20000458 	.word	0x20000458
   80350:	00080261 	.word	0x00080261
   80354:	20000450 	.word	0x20000450
   80358:	e000e100 	.word	0xe000e100
   8035c:	00081e14 	.word	0x00081e14
   80360:	00080dc1 	.word	0x00080dc1

00080364 <new_message_received>:

// Move the can handler in this file and use these functions to get the message in main
int new_message_received(void){
	return newMessage;
}
   80364:	4b01      	ldr	r3, [pc, #4]	; (8036c <new_message_received+0x8>)
   80366:	6818      	ldr	r0, [r3, #0]
   80368:	4770      	bx	lr
   8036a:	bf00      	nop
   8036c:	20000450 	.word	0x20000450

00080370 <get_message>:

CAN_MESSAGE get_message(void){
   80370:	b410      	push	{r4}
	newMessage = 0;
   80372:	2100      	movs	r1, #0
   80374:	4a05      	ldr	r2, [pc, #20]	; (8038c <get_message+0x1c>)
   80376:	6011      	str	r1, [r2, #0]
	return message;
   80378:	4a05      	ldr	r2, [pc, #20]	; (80390 <get_message+0x20>)
   8037a:	6814      	ldr	r4, [r2, #0]
   8037c:	6851      	ldr	r1, [r2, #4]
   8037e:	6892      	ldr	r2, [r2, #8]
   80380:	6004      	str	r4, [r0, #0]
   80382:	6041      	str	r1, [r0, #4]
   80384:	6082      	str	r2, [r0, #8]
}
   80386:	bc10      	pop	{r4}
   80388:	4770      	bx	lr
   8038a:	bf00      	nop
   8038c:	20000450 	.word	0x20000450
   80390:	20000458 	.word	0x20000458

00080394 <print_message>:

void print_message(CAN_MESSAGE msg){
   80394:	b5f0      	push	{r4, r5, r6, r7, lr}
   80396:	b085      	sub	sp, #20
   80398:	ab04      	add	r3, sp, #16
   8039a:	e903 0007 	stmdb	r3, {r0, r1, r2}
   8039e:	f89d 5006 	ldrb.w	r5, [sp, #6]
	printf("new message: \n\r");
   803a2:	480e      	ldr	r0, [pc, #56]	; (803dc <print_message+0x48>)
   803a4:	4c0e      	ldr	r4, [pc, #56]	; (803e0 <print_message+0x4c>)
   803a6:	47a0      	blx	r4
	printf("message id: %d\n\r", msg.id);
   803a8:	f8bd 1004 	ldrh.w	r1, [sp, #4]
   803ac:	480d      	ldr	r0, [pc, #52]	; (803e4 <print_message+0x50>)
   803ae:	47a0      	blx	r4
	printf("message data length: %d\n\rmessage data: ", msg.data_length);
   803b0:	4629      	mov	r1, r5
   803b2:	480d      	ldr	r0, [pc, #52]	; (803e8 <print_message+0x54>)
   803b4:	47a0      	blx	r4
	for (int i = 0; i < msg.data_length; i++)
   803b6:	b165      	cbz	r5, 803d2 <print_message+0x3e>
   803b8:	f10d 0407 	add.w	r4, sp, #7
   803bc:	ab04      	add	r3, sp, #16
   803be:	441d      	add	r5, r3
   803c0:	3d09      	subs	r5, #9
	{
		printf("%d ", msg.data[i]);
   803c2:	4f0a      	ldr	r7, [pc, #40]	; (803ec <print_message+0x58>)
   803c4:	4e06      	ldr	r6, [pc, #24]	; (803e0 <print_message+0x4c>)
   803c6:	f814 1b01 	ldrb.w	r1, [r4], #1
   803ca:	4638      	mov	r0, r7
   803cc:	47b0      	blx	r6
	for (int i = 0; i < msg.data_length; i++)
   803ce:	42ac      	cmp	r4, r5
   803d0:	d1f9      	bne.n	803c6 <print_message+0x32>
	}
	printf("\n\n\r");
   803d2:	4807      	ldr	r0, [pc, #28]	; (803f0 <print_message+0x5c>)
   803d4:	4b02      	ldr	r3, [pc, #8]	; (803e0 <print_message+0x4c>)
   803d6:	4798      	blx	r3
}
   803d8:	b005      	add	sp, #20
   803da:	bdf0      	pop	{r4, r5, r6, r7, pc}
   803dc:	00081e40 	.word	0x00081e40
   803e0:	00080dc1 	.word	0x00080dc1
   803e4:	00081e50 	.word	0x00081e50
   803e8:	00081e64 	.word	0x00081e64
   803ec:	00081e8c 	.word	0x00081e8c
   803f0:	00081e90 	.word	0x00081e90

000803f4 <start_game>:
#define GAME_OVER 50

int playing = 1, game_end= 0;
CAN_MESSAGE msg;

void start_game(){
   803f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   803f8:	b084      	sub	sp, #16
	int goal = 0, adc;
   803fa:	f04f 0800 	mov.w	r8, #0
	while(1) {
		if(playing && !game_end){
   803fe:	4d1b      	ldr	r5, [pc, #108]	; (8046c <start_game+0x78>)
			goal = is_goal(adc, goal);
			msg = get_positions();
			delay_us(100000);
		}
		else{
			if(new_message_received()){
   80400:	4e1b      	ldr	r6, [pc, #108]	; (80470 <start_game+0x7c>)
				msg = get_message();
				if(!msg.data[2]){
					playing = 1;
					PIOA -> PIO_PER = PIO_PA19;		//enables input/output function
   80402:	4f1c      	ldr	r7, [pc, #112]	; (80474 <start_game+0x80>)
   80404:	e001      	b.n	8040a <start_game+0x16>
			if(new_message_received()){
   80406:	47b0      	blx	r6
   80408:	b9d0      	cbnz	r0, 80440 <start_game+0x4c>
		if(playing && !game_end){
   8040a:	682b      	ldr	r3, [r5, #0]
   8040c:	2b00      	cmp	r3, #0
   8040e:	d0fa      	beq.n	80406 <start_game+0x12>
   80410:	4b19      	ldr	r3, [pc, #100]	; (80478 <start_game+0x84>)
   80412:	681b      	ldr	r3, [r3, #0]
   80414:	2b00      	cmp	r3, #0
   80416:	d1f6      	bne.n	80406 <start_game+0x12>
			adc = adc_read();
   80418:	4b18      	ldr	r3, [pc, #96]	; (8047c <start_game+0x88>)
   8041a:	4798      	blx	r3
			goal = is_goal(adc, goal);
   8041c:	4641      	mov	r1, r8
   8041e:	4b18      	ldr	r3, [pc, #96]	; (80480 <start_game+0x8c>)
   80420:	4798      	blx	r3
   80422:	4680      	mov	r8, r0
			msg = get_positions();
   80424:	4c17      	ldr	r4, [pc, #92]	; (80484 <start_game+0x90>)
   80426:	4668      	mov	r0, sp
   80428:	4b17      	ldr	r3, [pc, #92]	; (80488 <start_game+0x94>)
   8042a:	4798      	blx	r3
   8042c:	9900      	ldr	r1, [sp, #0]
   8042e:	9a01      	ldr	r2, [sp, #4]
   80430:	9b02      	ldr	r3, [sp, #8]
   80432:	6021      	str	r1, [r4, #0]
   80434:	6062      	str	r2, [r4, #4]
   80436:	60a3      	str	r3, [r4, #8]
			delay_us(100000);
   80438:	4814      	ldr	r0, [pc, #80]	; (8048c <start_game+0x98>)
   8043a:	4b15      	ldr	r3, [pc, #84]	; (80490 <start_game+0x9c>)
   8043c:	4798      	blx	r3
		if(playing && !game_end){
   8043e:	e7e4      	b.n	8040a <start_game+0x16>
				msg = get_message();
   80440:	4c10      	ldr	r4, [pc, #64]	; (80484 <start_game+0x90>)
   80442:	4668      	mov	r0, sp
   80444:	4b13      	ldr	r3, [pc, #76]	; (80494 <start_game+0xa0>)
   80446:	4798      	blx	r3
   80448:	9900      	ldr	r1, [sp, #0]
   8044a:	9a01      	ldr	r2, [sp, #4]
   8044c:	9b02      	ldr	r3, [sp, #8]
   8044e:	6021      	str	r1, [r4, #0]
   80450:	6062      	str	r2, [r4, #4]
   80452:	60a3      	str	r3, [r4, #8]
				if(!msg.data[2]){
   80454:	7963      	ldrb	r3, [r4, #5]
   80456:	2b00      	cmp	r3, #0
   80458:	d1d7      	bne.n	8040a <start_game+0x16>
					playing = 1;
   8045a:	2301      	movs	r3, #1
   8045c:	602b      	str	r3, [r5, #0]
					PIOA -> PIO_PER = PIO_PA19;		//enables input/output function
   8045e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   80462:	603b      	str	r3, [r7, #0]
					PIOA -> PIO_OER = PIO_PA19;		//sets pin PA19 (pin 42) as output
   80464:	613b      	str	r3, [r7, #16]
					PIOA -> PIO_PUDR = PIO_PA19;	//disables pull-ups
   80466:	663b      	str	r3, [r7, #96]	; 0x60
					PIOA -> PIO_CODR = PIO_PA19;	//clear output data register
   80468:	637b      	str	r3, [r7, #52]	; 0x34
   8046a:	e7ce      	b.n	8040a <start_game+0x16>
   8046c:	20000000 	.word	0x20000000
   80470:	00080365 	.word	0x00080365
   80474:	400e0e00 	.word	0x400e0e00
   80478:	20000454 	.word	0x20000454
   8047c:	000806b1 	.word	0x000806b1
   80480:	000806bd 	.word	0x000806bd
   80484:	20000464 	.word	0x20000464
   80488:	0008079d 	.word	0x0008079d
   8048c:	000186a0 	.word	0x000186a0
   80490:	00080501 	.word	0x00080501
   80494:	00080371 	.word	0x00080371

00080498 <game_over>:
	if(score >= GAME_OVER){
		game_over();
	}
}

void game_over(){
   80498:	b508      	push	{r3, lr}
	playing = 0;
   8049a:	2200      	movs	r2, #0
   8049c:	4b04      	ldr	r3, [pc, #16]	; (804b0 <game_over+0x18>)
   8049e:	601a      	str	r2, [r3, #0]
	game_end = 1;
   804a0:	2201      	movs	r2, #1
   804a2:	4b04      	ldr	r3, [pc, #16]	; (804b4 <game_over+0x1c>)
   804a4:	601a      	str	r2, [r3, #0]
	printf("game over\n\r");
   804a6:	4804      	ldr	r0, [pc, #16]	; (804b8 <game_over+0x20>)
   804a8:	4b04      	ldr	r3, [pc, #16]	; (804bc <game_over+0x24>)
   804aa:	4798      	blx	r3
   804ac:	bd08      	pop	{r3, pc}
   804ae:	bf00      	nop
   804b0:	20000000 	.word	0x20000000
   804b4:	20000454 	.word	0x20000454
   804b8:	00081e94 	.word	0x00081e94
   804bc:	00080dc1 	.word	0x00080dc1

000804c0 <pause_game>:
void pause_game(int score){
   804c0:	b508      	push	{r3, lr}
	playing = 0;
   804c2:	2200      	movs	r2, #0
   804c4:	4b03      	ldr	r3, [pc, #12]	; (804d4 <pause_game+0x14>)
   804c6:	601a      	str	r2, [r3, #0]
	if(score >= GAME_OVER){
   804c8:	2831      	cmp	r0, #49	; 0x31
   804ca:	dc00      	bgt.n	804ce <pause_game+0xe>
   804cc:	bd08      	pop	{r3, pc}
		game_over();
   804ce:	4b02      	ldr	r3, [pc, #8]	; (804d8 <pause_game+0x18>)
   804d0:	4798      	blx	r3
}
   804d2:	e7fb      	b.n	804cc <pause_game+0xc>
   804d4:	20000000 	.word	0x20000000
   804d8:	00080499 	.word	0x00080499

000804dc <delay_ticks>:


// Function for performing delay by using SysTick 
void delay_ticks(int ticks)
{
	SysTick->LOAD = ticks;
   804dc:	4b06      	ldr	r3, [pc, #24]	; (804f8 <delay_ticks+0x1c>)
   804de:	6058      	str	r0, [r3, #4]
	SysTick->CTRL = 1;
   804e0:	2201      	movs	r2, #1
   804e2:	601a      	str	r2, [r3, #0]
	
	while ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == 0);
   804e4:	461a      	mov	r2, r3
   804e6:	6813      	ldr	r3, [r2, #0]
   804e8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   804ec:	d0fb      	beq.n	804e6 <delay_ticks+0xa>
	SysTick->CTRL = 0;
   804ee:	2200      	movs	r2, #0
   804f0:	4b01      	ldr	r3, [pc, #4]	; (804f8 <delay_ticks+0x1c>)
   804f2:	601a      	str	r2, [r3, #0]
   804f4:	4770      	bx	lr
   804f6:	bf00      	nop
   804f8:	e000e010 	.word	0xe000e010
   804fc:	00000000 	.word	0x00000000

00080500 <delay_us>:

}

// Function for implementing us delay 
void delay_us(int us)
{
   80500:	b510      	push	{r4, lr}
	delay_ticks((us * (F_CPU / 8.4)) / 1000000);
   80502:	4b0d      	ldr	r3, [pc, #52]	; (80538 <delay_us+0x38>)
   80504:	4798      	blx	r3
   80506:	a308      	add	r3, pc, #32	; (adr r3, 80528 <delay_us+0x28>)
   80508:	e9d3 2300 	ldrd	r2, r3, [r3]
   8050c:	4c0b      	ldr	r4, [pc, #44]	; (8053c <delay_us+0x3c>)
   8050e:	47a0      	blx	r4
   80510:	a307      	add	r3, pc, #28	; (adr r3, 80530 <delay_us+0x30>)
   80512:	e9d3 2300 	ldrd	r2, r3, [r3]
   80516:	4c0a      	ldr	r4, [pc, #40]	; (80540 <delay_us+0x40>)
   80518:	47a0      	blx	r4
   8051a:	4b0a      	ldr	r3, [pc, #40]	; (80544 <delay_us+0x44>)
   8051c:	4798      	blx	r3
   8051e:	4b0a      	ldr	r3, [pc, #40]	; (80548 <delay_us+0x48>)
   80520:	4798      	blx	r3
   80522:	bd10      	pop	{r4, pc}
   80524:	f3af 8000 	nop.w
   80528:	00000000 	.word	0x00000000
   8052c:	416312d0 	.word	0x416312d0
   80530:	00000000 	.word	0x00000000
   80534:	412e8480 	.word	0x412e8480
   80538:	0008125d 	.word	0x0008125d
   8053c:	00081329 	.word	0x00081329
   80540:	0008157d 	.word	0x0008157d
   80544:	0008174d 	.word	0x0008174d
   80548:	000804dd 	.word	0x000804dd

0008054c <Dummy_Handler>:
   8054c:	e7fe      	b.n	8054c <Dummy_Handler>
	...

00080550 <Reset_Handler>:
   80550:	b508      	push	{r3, lr}
   80552:	4b18      	ldr	r3, [pc, #96]	; (805b4 <Reset_Handler+0x64>)
   80554:	4a18      	ldr	r2, [pc, #96]	; (805b8 <Reset_Handler+0x68>)
   80556:	429a      	cmp	r2, r3
   80558:	d010      	beq.n	8057c <Reset_Handler+0x2c>
   8055a:	4b18      	ldr	r3, [pc, #96]	; (805bc <Reset_Handler+0x6c>)
   8055c:	4a15      	ldr	r2, [pc, #84]	; (805b4 <Reset_Handler+0x64>)
   8055e:	429a      	cmp	r2, r3
   80560:	d20c      	bcs.n	8057c <Reset_Handler+0x2c>
   80562:	3b01      	subs	r3, #1
   80564:	1a9b      	subs	r3, r3, r2
   80566:	f023 0303 	bic.w	r3, r3, #3
   8056a:	3304      	adds	r3, #4
   8056c:	4413      	add	r3, r2
   8056e:	4912      	ldr	r1, [pc, #72]	; (805b8 <Reset_Handler+0x68>)
   80570:	f851 0b04 	ldr.w	r0, [r1], #4
   80574:	f842 0b04 	str.w	r0, [r2], #4
   80578:	429a      	cmp	r2, r3
   8057a:	d1f9      	bne.n	80570 <Reset_Handler+0x20>
   8057c:	4b10      	ldr	r3, [pc, #64]	; (805c0 <Reset_Handler+0x70>)
   8057e:	4a11      	ldr	r2, [pc, #68]	; (805c4 <Reset_Handler+0x74>)
   80580:	429a      	cmp	r2, r3
   80582:	d20a      	bcs.n	8059a <Reset_Handler+0x4a>
   80584:	3b01      	subs	r3, #1
   80586:	1a9b      	subs	r3, r3, r2
   80588:	f023 0303 	bic.w	r3, r3, #3
   8058c:	3304      	adds	r3, #4
   8058e:	4413      	add	r3, r2
   80590:	2100      	movs	r1, #0
   80592:	f842 1b04 	str.w	r1, [r2], #4
   80596:	4293      	cmp	r3, r2
   80598:	d1fb      	bne.n	80592 <Reset_Handler+0x42>
   8059a:	4b0b      	ldr	r3, [pc, #44]	; (805c8 <Reset_Handler+0x78>)
   8059c:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   805a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   805a4:	4a09      	ldr	r2, [pc, #36]	; (805cc <Reset_Handler+0x7c>)
   805a6:	6093      	str	r3, [r2, #8]
   805a8:	4b09      	ldr	r3, [pc, #36]	; (805d0 <Reset_Handler+0x80>)
   805aa:	4798      	blx	r3
   805ac:	4b09      	ldr	r3, [pc, #36]	; (805d4 <Reset_Handler+0x84>)
   805ae:	4798      	blx	r3
   805b0:	e7fe      	b.n	805b0 <Reset_Handler+0x60>
   805b2:	bf00      	nop
   805b4:	20000000 	.word	0x20000000
   805b8:	00081f50 	.word	0x00081f50
   805bc:	20000434 	.word	0x20000434
   805c0:	20000510 	.word	0x20000510
   805c4:	20000434 	.word	0x20000434
   805c8:	00080000 	.word	0x00080000
   805cc:	e000ed00 	.word	0xe000ed00
   805d0:	00081ca5 	.word	0x00081ca5
   805d4:	00080839 	.word	0x00080839

000805d8 <SystemInit>:
   805d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
   805dc:	4a20      	ldr	r2, [pc, #128]	; (80660 <SystemInit+0x88>)
   805de:	6013      	str	r3, [r2, #0]
   805e0:	f502 7200 	add.w	r2, r2, #512	; 0x200
   805e4:	6013      	str	r3, [r2, #0]
   805e6:	4b1f      	ldr	r3, [pc, #124]	; (80664 <SystemInit+0x8c>)
   805e8:	6a1b      	ldr	r3, [r3, #32]
   805ea:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   805ee:	d107      	bne.n	80600 <SystemInit+0x28>
   805f0:	4a1d      	ldr	r2, [pc, #116]	; (80668 <SystemInit+0x90>)
   805f2:	4b1c      	ldr	r3, [pc, #112]	; (80664 <SystemInit+0x8c>)
   805f4:	621a      	str	r2, [r3, #32]
   805f6:	461a      	mov	r2, r3
   805f8:	6e93      	ldr	r3, [r2, #104]	; 0x68
   805fa:	f013 0f01 	tst.w	r3, #1
   805fe:	d0fb      	beq.n	805f8 <SystemInit+0x20>
   80600:	4a1a      	ldr	r2, [pc, #104]	; (8066c <SystemInit+0x94>)
   80602:	4b18      	ldr	r3, [pc, #96]	; (80664 <SystemInit+0x8c>)
   80604:	621a      	str	r2, [r3, #32]
   80606:	461a      	mov	r2, r3
   80608:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8060a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   8060e:	d0fb      	beq.n	80608 <SystemInit+0x30>
   80610:	4a14      	ldr	r2, [pc, #80]	; (80664 <SystemInit+0x8c>)
   80612:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80614:	f023 0303 	bic.w	r3, r3, #3
   80618:	f043 0301 	orr.w	r3, r3, #1
   8061c:	6313      	str	r3, [r2, #48]	; 0x30
   8061e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80620:	f013 0f08 	tst.w	r3, #8
   80624:	d0fb      	beq.n	8061e <SystemInit+0x46>
   80626:	4a12      	ldr	r2, [pc, #72]	; (80670 <SystemInit+0x98>)
   80628:	4b0e      	ldr	r3, [pc, #56]	; (80664 <SystemInit+0x8c>)
   8062a:	629a      	str	r2, [r3, #40]	; 0x28
   8062c:	461a      	mov	r2, r3
   8062e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80630:	f013 0f02 	tst.w	r3, #2
   80634:	d0fb      	beq.n	8062e <SystemInit+0x56>
   80636:	2211      	movs	r2, #17
   80638:	4b0a      	ldr	r3, [pc, #40]	; (80664 <SystemInit+0x8c>)
   8063a:	631a      	str	r2, [r3, #48]	; 0x30
   8063c:	461a      	mov	r2, r3
   8063e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80640:	f013 0f08 	tst.w	r3, #8
   80644:	d0fb      	beq.n	8063e <SystemInit+0x66>
   80646:	2212      	movs	r2, #18
   80648:	4b06      	ldr	r3, [pc, #24]	; (80664 <SystemInit+0x8c>)
   8064a:	631a      	str	r2, [r3, #48]	; 0x30
   8064c:	461a      	mov	r2, r3
   8064e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80650:	f013 0f08 	tst.w	r3, #8
   80654:	d0fb      	beq.n	8064e <SystemInit+0x76>
   80656:	4a07      	ldr	r2, [pc, #28]	; (80674 <SystemInit+0x9c>)
   80658:	4b07      	ldr	r3, [pc, #28]	; (80678 <SystemInit+0xa0>)
   8065a:	601a      	str	r2, [r3, #0]
   8065c:	4770      	bx	lr
   8065e:	bf00      	nop
   80660:	400e0a00 	.word	0x400e0a00
   80664:	400e0600 	.word	0x400e0600
   80668:	00370809 	.word	0x00370809
   8066c:	01370809 	.word	0x01370809
   80670:	200d3f01 	.word	0x200d3f01
   80674:	0501bd00 	.word	0x0501bd00
   80678:	20000004 	.word	0x20000004

0008067c <adc_init>:

#define PASSWD_PIO_ADC 0x41444300
#define IR_THRESHOLD 300

void adc_init(void){
	PMC->PMC_PCER1 |= PMC_PCER1_PID37;//(1 << 6);		//enable ADC clock
   8067c:	4a0a      	ldr	r2, [pc, #40]	; (806a8 <adc_init+0x2c>)
   8067e:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   80682:	f043 0320 	orr.w	r3, r3, #32
   80686:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	SLEEP = 0 => Normal Mode
	LOWRES = 0 => 12-bit resolution (because it makes more sense)
	TRGSEL = 000 => don't care about the value since TRGEN is 0
	TRGEN = 0 => Hardware triggers are disabled 
	*/
	ADC->ADC_MR |= ADC_MR_FREERUN_ON;//0b00010000000000001000000010000000;
   8068a:	4b08      	ldr	r3, [pc, #32]	; (806ac <adc_init+0x30>)
   8068c:	685a      	ldr	r2, [r3, #4]
   8068e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   80692:	605a      	str	r2, [r3, #4]
	ADC->ADC_CHER |= ADC_CHER_CH0;//0x00000001;		//enables channel 0
   80694:	691a      	ldr	r2, [r3, #16]
   80696:	f042 0201 	orr.w	r2, r2, #1
   8069a:	611a      	str	r2, [r3, #16]
	ADC->ADC_CR |= ADC_CR_START;//0x00000002;		//starts analog-to-digital conversion
   8069c:	681a      	ldr	r2, [r3, #0]
   8069e:	f042 0202 	orr.w	r2, r2, #2
   806a2:	601a      	str	r2, [r3, #0]
   806a4:	4770      	bx	lr
   806a6:	bf00      	nop
   806a8:	400e0600 	.word	0x400e0600
   806ac:	400c0000 	.word	0x400c0000

000806b0 <adc_read>:
	//ADC->ADC_LCDR; //the last converted data of all channels is stored here with the channel number until a new conversion is complete
	//channel and pin numbre are inverted, that is pin A0 is channel 7 and channel 0 is pin A7
}

int adc_read(void){
	return ADC->ADC_CDR[0];
   806b0:	4b01      	ldr	r3, [pc, #4]	; (806b8 <adc_read+0x8>)
   806b2:	6d18      	ldr	r0, [r3, #80]	; 0x50
}
   806b4:	4770      	bx	lr
   806b6:	bf00      	nop
   806b8:	400c0000 	.word	0x400c0000

000806bc <is_goal>:

int is_goal(int value, int score){
   806bc:	b510      	push	{r4, lr}
   806be:	460c      	mov	r4, r1
	PIOA -> PIO_PER = PIO_PA19;		//enables input/output function
   806c0:	4b0a      	ldr	r3, [pc, #40]	; (806ec <is_goal+0x30>)
   806c2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   806c6:	601a      	str	r2, [r3, #0]
	PIOA -> PIO_OER = PIO_PA19;		//sets pin PA19 (pin 42) as output
   806c8:	611a      	str	r2, [r3, #16]
	PIOA -> PIO_PUDR = PIO_PA19;	//disables pull-ups
   806ca:	661a      	str	r2, [r3, #96]	; 0x60
	if(value < IR_THRESHOLD){
   806cc:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
   806d0:	db05      	blt.n	806de <is_goal+0x22>
		score++;
		PIOA -> PIO_SODR = PIO_PA19;	//sets output data register
		pause_game(score);
	}
	printf("score: %d\n\r", score);
   806d2:	4621      	mov	r1, r4
   806d4:	4806      	ldr	r0, [pc, #24]	; (806f0 <is_goal+0x34>)
   806d6:	4b07      	ldr	r3, [pc, #28]	; (806f4 <is_goal+0x38>)
   806d8:	4798      	blx	r3
	return score;
}
   806da:	4620      	mov	r0, r4
   806dc:	bd10      	pop	{r4, pc}
		score++;
   806de:	3401      	adds	r4, #1
		PIOA -> PIO_SODR = PIO_PA19;	//sets output data register
   806e0:	631a      	str	r2, [r3, #48]	; 0x30
		pause_game(score);
   806e2:	4620      	mov	r0, r4
   806e4:	4b04      	ldr	r3, [pc, #16]	; (806f8 <is_goal+0x3c>)
   806e6:	4798      	blx	r3
   806e8:	e7f3      	b.n	806d2 <is_goal+0x16>
   806ea:	bf00      	nop
   806ec:	400e0e00 	.word	0x400e0e00
   806f0:	00081ea0 	.word	0x00081ea0
   806f4:	00080dc1 	.word	0x00080dc1
   806f8:	000804c1 	.word	0x000804c1

000806fc <button_pressed>:
	}
	return msg;
}

void button_pressed(char d){
	PIOC -> PIO_PER = PIO_PC16;		//enables input/output function
   806fc:	4b06      	ldr	r3, [pc, #24]	; (80718 <button_pressed+0x1c>)
   806fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   80702:	601a      	str	r2, [r3, #0]
	PIOC -> PIO_OER = PIO_PC16;		//sets pin PC16 (pin 47) as output
   80704:	611a      	str	r2, [r3, #16]
	PIOC -> PIO_PUDR = PIO_PC16;	//disables pull-ups
   80706:	661a      	str	r2, [r3, #96]	; 0x60
	if((int)d == 0){
   80708:	b120      	cbz	r0, 80714 <button_pressed+0x18>
		PIOC -> PIO_SODR = PIO_PC16;	//sets output data register
	}
	else{
		PIOC -> PIO_CODR = PIO_PC16;	//clear output data register
   8070a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   8070e:	4b02      	ldr	r3, [pc, #8]	; (80718 <button_pressed+0x1c>)
   80710:	635a      	str	r2, [r3, #52]	; 0x34
   80712:	4770      	bx	lr
		PIOC -> PIO_SODR = PIO_PC16;	//sets output data register
   80714:	631a      	str	r2, [r3, #48]	; 0x30
   80716:	4770      	bx	lr
   80718:	400e1200 	.word	0x400e1200

0008071c <normalize_position>:
	}
}

int normalize_position(char d, int center){
   8071c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8071e:	460c      	mov	r4, r1
		int value = (int)d;
		int position = 0;
		if((int)value <= center){
   80720:	4288      	cmp	r0, r1
   80722:	dd18      	ble.n	80756 <normalize_position+0x3a>
			position = (((float)value/(float)center)*100);
		}
		else if((int)value > center){
			position = ((((255-(float)value)/(255-(float) center))*(-100)))+200;
   80724:	4e13      	ldr	r6, [pc, #76]	; (80774 <normalize_position+0x58>)
   80726:	47b0      	blx	r6
   80728:	4d13      	ldr	r5, [pc, #76]	; (80778 <normalize_position+0x5c>)
   8072a:	4601      	mov	r1, r0
   8072c:	4813      	ldr	r0, [pc, #76]	; (8077c <normalize_position+0x60>)
   8072e:	47a8      	blx	r5
   80730:	4607      	mov	r7, r0
   80732:	4620      	mov	r0, r4
   80734:	47b0      	blx	r6
   80736:	4601      	mov	r1, r0
   80738:	4810      	ldr	r0, [pc, #64]	; (8077c <normalize_position+0x60>)
   8073a:	47a8      	blx	r5
   8073c:	4601      	mov	r1, r0
   8073e:	4638      	mov	r0, r7
   80740:	4b0f      	ldr	r3, [pc, #60]	; (80780 <normalize_position+0x64>)
   80742:	4798      	blx	r3
   80744:	490f      	ldr	r1, [pc, #60]	; (80784 <normalize_position+0x68>)
   80746:	4b10      	ldr	r3, [pc, #64]	; (80788 <normalize_position+0x6c>)
   80748:	4798      	blx	r3
   8074a:	4910      	ldr	r1, [pc, #64]	; (8078c <normalize_position+0x70>)
   8074c:	4b10      	ldr	r3, [pc, #64]	; (80790 <normalize_position+0x74>)
   8074e:	4798      	blx	r3
   80750:	4b10      	ldr	r3, [pc, #64]	; (80794 <normalize_position+0x78>)
   80752:	4798      	blx	r3
		}
		return position;
}
   80754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			position = (((float)value/(float)center)*100);
   80756:	4d07      	ldr	r5, [pc, #28]	; (80774 <normalize_position+0x58>)
   80758:	47a8      	blx	r5
   8075a:	4606      	mov	r6, r0
   8075c:	4620      	mov	r0, r4
   8075e:	47a8      	blx	r5
   80760:	4601      	mov	r1, r0
   80762:	4630      	mov	r0, r6
   80764:	4b06      	ldr	r3, [pc, #24]	; (80780 <normalize_position+0x64>)
   80766:	4798      	blx	r3
   80768:	490b      	ldr	r1, [pc, #44]	; (80798 <normalize_position+0x7c>)
   8076a:	4b07      	ldr	r3, [pc, #28]	; (80788 <normalize_position+0x6c>)
   8076c:	4798      	blx	r3
   8076e:	4b09      	ldr	r3, [pc, #36]	; (80794 <normalize_position+0x78>)
   80770:	4798      	blx	r3
   80772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80774:	00081911 	.word	0x00081911
   80778:	000817a5 	.word	0x000817a5
   8077c:	437f0000 	.word	0x437f0000
   80780:	00081b21 	.word	0x00081b21
   80784:	c2c80000 	.word	0xc2c80000
   80788:	000819b9 	.word	0x000819b9
   8078c:	43480000 	.word	0x43480000
   80790:	000817a9 	.word	0x000817a9
   80794:	00081c59 	.word	0x00081c59
   80798:	42c80000 	.word	0x42c80000

0008079c <get_positions>:
CAN_MESSAGE get_positions(void){
   8079c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   807a0:	b084      	sub	sp, #16
   807a2:	4604      	mov	r4, r0
	if(new_message_received()){
   807a4:	4b1a      	ldr	r3, [pc, #104]	; (80810 <get_positions+0x74>)
   807a6:	4798      	blx	r3
   807a8:	b950      	cbnz	r0, 807c0 <get_positions+0x24>
	return msg;
   807aa:	4b1a      	ldr	r3, [pc, #104]	; (80814 <get_positions+0x78>)
   807ac:	6819      	ldr	r1, [r3, #0]
   807ae:	685a      	ldr	r2, [r3, #4]
   807b0:	689b      	ldr	r3, [r3, #8]
   807b2:	6021      	str	r1, [r4, #0]
   807b4:	6062      	str	r2, [r4, #4]
   807b6:	60a3      	str	r3, [r4, #8]
}
   807b8:	4620      	mov	r0, r4
   807ba:	b004      	add	sp, #16
   807bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		msg = get_message();
   807c0:	4d14      	ldr	r5, [pc, #80]	; (80814 <get_positions+0x78>)
   807c2:	4668      	mov	r0, sp
   807c4:	4b14      	ldr	r3, [pc, #80]	; (80818 <get_positions+0x7c>)
   807c6:	4798      	blx	r3
   807c8:	9900      	ldr	r1, [sp, #0]
   807ca:	9a01      	ldr	r2, [sp, #4]
   807cc:	9b02      	ldr	r3, [sp, #8]
   807ce:	6029      	str	r1, [r5, #0]
   807d0:	606a      	str	r2, [r5, #4]
   807d2:	60ab      	str	r3, [r5, #8]
		print_message(msg);
   807d4:	6828      	ldr	r0, [r5, #0]
   807d6:	6869      	ldr	r1, [r5, #4]
   807d8:	68aa      	ldr	r2, [r5, #8]
   807da:	4b10      	ldr	r3, [pc, #64]	; (8081c <get_positions+0x80>)
   807dc:	4798      	blx	r3
		centerH = (int)msg.data[3];
   807de:	79ae      	ldrb	r6, [r5, #6]
   807e0:	4b0f      	ldr	r3, [pc, #60]	; (80820 <get_positions+0x84>)
   807e2:	601e      	str	r6, [r3, #0]
		centerV = (int)msg.data[4];
   807e4:	f8df 804c 	ldr.w	r8, [pc, #76]	; 80834 <get_positions+0x98>
   807e8:	79eb      	ldrb	r3, [r5, #7]
   807ea:	f8c8 3000 	str.w	r3, [r8]
		int new_data_H = normalize_position(msg.data[0], centerH);
   807ee:	4631      	mov	r1, r6
   807f0:	78e8      	ldrb	r0, [r5, #3]
   807f2:	4f0c      	ldr	r7, [pc, #48]	; (80824 <get_positions+0x88>)
   807f4:	47b8      	blx	r7
		move_motor(new_data_H, centerH);
   807f6:	4631      	mov	r1, r6
   807f8:	4b0b      	ldr	r3, [pc, #44]	; (80828 <get_positions+0x8c>)
   807fa:	4798      	blx	r3
		int new_data_V = normalize_position(msg.data[1], centerV);
   807fc:	f8d8 1000 	ldr.w	r1, [r8]
   80800:	7928      	ldrb	r0, [r5, #4]
   80802:	47b8      	blx	r7
		move_servo(new_data_V);
   80804:	4b09      	ldr	r3, [pc, #36]	; (8082c <get_positions+0x90>)
   80806:	4798      	blx	r3
		button_pressed(msg.data[2]);
   80808:	7968      	ldrb	r0, [r5, #5]
   8080a:	4b09      	ldr	r3, [pc, #36]	; (80830 <get_positions+0x94>)
   8080c:	4798      	blx	r3
   8080e:	e7cc      	b.n	807aa <get_positions+0xe>
   80810:	00080365 	.word	0x00080365
   80814:	20000464 	.word	0x20000464
   80818:	00080371 	.word	0x00080371
   8081c:	00080395 	.word	0x00080395
   80820:	20000470 	.word	0x20000470
   80824:	0008071d 	.word	0x0008071d
   80828:	000809e1 	.word	0x000809e1
   8082c:	00080e69 	.word	0x00080e69
   80830:	000806fd 	.word	0x000806fd
   80834:	2000048c 	.word	0x2000048c

00080838 <main>:
#include "motorbox.h"
#include "handmade_delay.h"

CAN_MESSAGE message;

int main(void) {
   80838:	b508      	push	{r3, lr}
    // Initialize the SAM system 
    SystemInit();
   8083a:	4b0e      	ldr	r3, [pc, #56]	; (80874 <main+0x3c>)
   8083c:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS;		//disable the watchdog timer
   8083e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80842:	4b0d      	ldr	r3, [pc, #52]	; (80878 <main+0x40>)
   80844:	605a      	str	r2, [r3, #4]
	configure_uart();
   80846:	4b0d      	ldr	r3, [pc, #52]	; (8087c <main+0x44>)
   80848:	4798      	blx	r3
	can_init_def_tx_rx_mb(0x00290561);
   8084a:	480d      	ldr	r0, [pc, #52]	; (80880 <main+0x48>)
   8084c:	4b0d      	ldr	r3, [pc, #52]	; (80884 <main+0x4c>)
   8084e:	4798      	blx	r3
	motorbox_init();
   80850:	4b0d      	ldr	r3, [pc, #52]	; (80888 <main+0x50>)
   80852:	4798      	blx	r3
	dac_init();
   80854:	4b0d      	ldr	r3, [pc, #52]	; (8088c <main+0x54>)
   80856:	4798      	blx	r3
	pwm_init();
   80858:	4b0d      	ldr	r3, [pc, #52]	; (80890 <main+0x58>)
   8085a:	4798      	blx	r3
	adc_init();
   8085c:	4b0d      	ldr	r3, [pc, #52]	; (80894 <main+0x5c>)
   8085e:	4798      	blx	r3
	pid_Init();
   80860:	4b0d      	ldr	r3, [pc, #52]	; (80898 <main+0x60>)
   80862:	4798      	blx	r3
	delay_us(20);
   80864:	2014      	movs	r0, #20
   80866:	4b0d      	ldr	r3, [pc, #52]	; (8089c <main+0x64>)
   80868:	4798      	blx	r3
	start_game();
   8086a:	4b0d      	ldr	r3, [pc, #52]	; (808a0 <main+0x68>)
   8086c:	4798      	blx	r3
	return 0;
}
   8086e:	2000      	movs	r0, #0
   80870:	bd08      	pop	{r3, pc}
   80872:	bf00      	nop
   80874:	000805d9 	.word	0x000805d9
   80878:	400e1a50 	.word	0x400e1a50
   8087c:	00080ec5 	.word	0x00080ec5
   80880:	00290561 	.word	0x00290561
   80884:	00080251 	.word	0x00080251
   80888:	000808d5 	.word	0x000808d5
   8088c:	000808a5 	.word	0x000808a5
   80890:	00080de5 	.word	0x00080de5
   80894:	0008067d 	.word	0x0008067d
   80898:	00080a3d 	.word	0x00080a3d
   8089c:	00080501 	.word	0x00080501
   808a0:	000803f5 	.word	0x000803f5

000808a4 <dac_init>:

#define LEFT_CUTOFF	50
#define RIGHT_CUTOFF 150

void dac_init(void){
	PMC->PMC_PCER1 |= PMC_PCER1_PID38; //enable clock for DACC
   808a4:	4a08      	ldr	r2, [pc, #32]	; (808c8 <dac_init+0x24>)
   808a6:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   808aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   808ae:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	REG_DACC_MR = DACC_MR_USER_SEL_CHANNEL1;
   808b2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   808b6:	4b05      	ldr	r3, [pc, #20]	; (808cc <dac_init+0x28>)
   808b8:	601a      	str	r2, [r3, #0]
	REG_DACC_CHER |= DACC_CHER_CH1;
   808ba:	4a05      	ldr	r2, [pc, #20]	; (808d0 <dac_init+0x2c>)
   808bc:	6813      	ldr	r3, [r2, #0]
   808be:	f043 0302 	orr.w	r3, r3, #2
   808c2:	6013      	str	r3, [r2, #0]
   808c4:	4770      	bx	lr
   808c6:	bf00      	nop
   808c8:	400e0600 	.word	0x400e0600
   808cc:	400c8004 	.word	0x400c8004
   808d0:	400c8010 	.word	0x400c8010

000808d4 <motorbox_init>:
}

void motorbox_init(void){
   808d4:	b538      	push	{r3, r4, r5, lr}
	PIOC -> PIO_WPMR = (0x50494F << 8);	//disables write protect
   808d6:	4915      	ldr	r1, [pc, #84]	; (8092c <motorbox_init+0x58>)
   808d8:	4b15      	ldr	r3, [pc, #84]	; (80930 <motorbox_init+0x5c>)
   808da:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4

	PMC->PMC_PCER0 |= (1 << ID_PIOC);
   808de:	4b15      	ldr	r3, [pc, #84]	; (80934 <motorbox_init+0x60>)
   808e0:	691a      	ldr	r2, [r3, #16]
   808e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   808e6:	611a      	str	r2, [r3, #16]
	PMC->PMC_PCER0 |= (1 << ID_PIOD);
   808e8:	691a      	ldr	r2, [r3, #16]
   808ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   808ee:	611a      	str	r2, [r3, #16]
	
	//!OE
	PIOD -> PIO_PER = PIO_PD0;		//enables input/output function
   808f0:	4c11      	ldr	r4, [pc, #68]	; (80938 <motorbox_init+0x64>)
   808f2:	2201      	movs	r2, #1
   808f4:	6022      	str	r2, [r4, #0]
	PIOD -> PIO_OER = PIO_PD0;		//enables output
   808f6:	6122      	str	r2, [r4, #16]
	//SEL
	PIOD -> PIO_PER = PIO_PD2;		//enables input/output function
   808f8:	2304      	movs	r3, #4
   808fa:	6023      	str	r3, [r4, #0]
	PIOD -> PIO_OER = PIO_PD2;		//enables output
   808fc:	6123      	str	r3, [r4, #16]
	//DIR
	PIOD -> PIO_PER = PIO_PD10;		//enables input/output function
   808fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80902:	6023      	str	r3, [r4, #0]
	PIOD -> PIO_OER = PIO_PD10;		//enables output	
   80904:	6123      	str	r3, [r4, #16]
	//!RES
	PIOD -> PIO_PER = PIO_PD1;		//enables input/output function
   80906:	2502      	movs	r5, #2
   80908:	6025      	str	r5, [r4, #0]
	PIOD -> PIO_OER = PIO_PD1;		//enables output	
   8090a:	6125      	str	r5, [r4, #16]
	//EN
	PIOD -> PIO_PER = PIO_PD9;		//enables input/output function
   8090c:	f44f 7300 	mov.w	r3, #512	; 0x200
   80910:	6023      	str	r3, [r4, #0]
	PIOD -> PIO_OER = PIO_PD9;		//enables output
   80912:	6123      	str	r3, [r4, #16]

	PIOC -> PIO_IFER = (0xFF << 1);
   80914:	f44f 70ff 	mov.w	r0, #510	; 0x1fe
   80918:	6208      	str	r0, [r1, #32]
	PIOC -> PIO_PUDR = (0xFF << 1);		//disables pull down register
   8091a:	6608      	str	r0, [r1, #96]	; 0x60
	
	PIOD -> PIO_CODR = PIO_PD0;		//set !OE to low
   8091c:	6362      	str	r2, [r4, #52]	; 0x34
	PIOD -> PIO_SODR = PIO_PD9;		//set EN to high
   8091e:	6323      	str	r3, [r4, #48]	; 0x30
	PIOD -> PIO_CODR = PIO_PD1;		//set !RES to low
   80920:	6365      	str	r5, [r4, #52]	; 0x34
	delay_us(30);	
   80922:	201e      	movs	r0, #30
   80924:	4b05      	ldr	r3, [pc, #20]	; (8093c <motorbox_init+0x68>)
   80926:	4798      	blx	r3
	PIOD -> PIO_SODR = PIO_PD1;		//set !RES to high
   80928:	6325      	str	r5, [r4, #48]	; 0x30
   8092a:	bd38      	pop	{r3, r4, r5, pc}
   8092c:	400e1200 	.word	0x400e1200
   80930:	50494f00 	.word	0x50494f00
   80934:	400e0600 	.word	0x400e0600
   80938:	400e1400 	.word	0x400e1400
   8093c:	00080501 	.word	0x00080501

00080940 <receive_data>:
}

int16_t receive_data(void){
   80940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int16_t data;
	PIOD -> PIO_CODR = PIO_PD0;		//set !OE to low
   80944:	4d0d      	ldr	r5, [pc, #52]	; (8097c <receive_data+0x3c>)
   80946:	2601      	movs	r6, #1
   80948:	636e      	str	r6, [r5, #52]	; 0x34
	PIOD -> PIO_CODR = PIO_PD2;		//set SEL to low
   8094a:	f04f 0904 	mov.w	r9, #4
   8094e:	f8c5 9034 	str.w	r9, [r5, #52]	; 0x34
	delay_us(20);					//wait 20 microseconds
   80952:	2014      	movs	r0, #20
   80954:	f8df 802c 	ldr.w	r8, [pc, #44]	; 80984 <receive_data+0x44>
   80958:	47c0      	blx	r8
	data |= ((PIOC->PIO_PDSR >> 1) & 0xFF) << 8 ;	//read MSB
   8095a:	4f09      	ldr	r7, [pc, #36]	; (80980 <receive_data+0x40>)
   8095c:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
   8095e:	01e4      	lsls	r4, r4, #7
   80960:	f404 447f 	and.w	r4, r4, #65280	; 0xff00
	PIOD -> PIO_SODR = PIO_PD2;		//set SEL to high
   80964:	f8c5 9030 	str.w	r9, [r5, #48]	; 0x30
	delay_us(20);					//wait 20 microseconds
   80968:	2014      	movs	r0, #20
   8096a:	47c0      	blx	r8
	data |= (PIOC->PIO_PDSR >> 1) & 0xFF ;	//read LSB
   8096c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
	PIOD -> PIO_SODR = PIO_PD0;		//set !OE to high
   8096e:	632e      	str	r6, [r5, #48]	; 0x30
	data |= (PIOC->PIO_PDSR >> 1) & 0xFF ;	//read LSB
   80970:	f3c0 0047 	ubfx	r0, r0, #1, #8
   80974:	4320      	orrs	r0, r4
	return data; 
}
   80976:	b200      	sxth	r0, r0
   80978:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8097c:	400e1400 	.word	0x400e1400
   80980:	400e1200 	.word	0x400e1200
   80984:	00080501 	.word	0x00080501

00080988 <calibrate_motor>:

int calibrate_motor(int16_t position_from_motor){
   80988:	b510      	push	{r4, lr}
	int new_position;
	new_position = abs(((position_from_motor/40)*0.91)-200);
   8098a:	4b0f      	ldr	r3, [pc, #60]	; (809c8 <calibrate_motor+0x40>)
   8098c:	fb83 2300 	smull	r2, r3, r3, r0
   80990:	17c0      	asrs	r0, r0, #31
   80992:	ebc0 1023 	rsb	r0, r0, r3, asr #4
   80996:	b200      	sxth	r0, r0
   80998:	4b0c      	ldr	r3, [pc, #48]	; (809cc <calibrate_motor+0x44>)
   8099a:	4798      	blx	r3
   8099c:	a308      	add	r3, pc, #32	; (adr r3, 809c0 <calibrate_motor+0x38>)
   8099e:	e9d3 2300 	ldrd	r2, r3, [r3]
   809a2:	4c0b      	ldr	r4, [pc, #44]	; (809d0 <calibrate_motor+0x48>)
   809a4:	47a0      	blx	r4
   809a6:	2200      	movs	r2, #0
   809a8:	4b0a      	ldr	r3, [pc, #40]	; (809d4 <calibrate_motor+0x4c>)
   809aa:	4c0b      	ldr	r4, [pc, #44]	; (809d8 <calibrate_motor+0x50>)
   809ac:	47a0      	blx	r4
   809ae:	4b0b      	ldr	r3, [pc, #44]	; (809dc <calibrate_motor+0x54>)
   809b0:	4798      	blx	r3
	return new_position;
}
   809b2:	2800      	cmp	r0, #0
   809b4:	bfb8      	it	lt
   809b6:	4240      	neglt	r0, r0
   809b8:	bd10      	pop	{r4, pc}
   809ba:	bf00      	nop
   809bc:	f3af 8000 	nop.w
   809c0:	51eb851f 	.word	0x51eb851f
   809c4:	3fed1eb8 	.word	0x3fed1eb8
   809c8:	66666667 	.word	0x66666667
   809cc:	0008125d 	.word	0x0008125d
   809d0:	00081329 	.word	0x00081329
   809d4:	40690000 	.word	0x40690000
   809d8:	00080fc1 	.word	0x00080fc1
   809dc:	0008174d 	.word	0x0008174d

000809e0 <move_motor>:

void move_motor(int joystick_position, int center){
   809e0:	b510      	push	{r4, lr}
   809e2:	4604      	mov	r4, r0

	int16_t motor_data = receive_data();
   809e4:	4b10      	ldr	r3, [pc, #64]	; (80a28 <move_motor+0x48>)
   809e6:	4798      	blx	r3
	int calibrated_motor_data = calibrate_motor(motor_data);
   809e8:	4b10      	ldr	r3, [pc, #64]	; (80a2c <move_motor+0x4c>)
   809ea:	4798      	blx	r3
	int16_t pid_output = pid_Controller(joystick_position, calibrated_motor_data);
   809ec:	b201      	sxth	r1, r0
   809ee:	b220      	sxth	r0, r4
   809f0:	4b0f      	ldr	r3, [pc, #60]	; (80a30 <move_motor+0x50>)
   809f2:	4798      	blx	r3
	
	DACC->DACC_CDR = (1 & 0b11) << 12 | DACC_CDR_DATA(abs(pid_output)*15);
   809f4:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
   809f8:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
   809fc:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   80a00:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
   80a04:	4a0b      	ldr	r2, [pc, #44]	; (80a34 <move_motor+0x54>)
   80a06:	6213      	str	r3, [r2, #32]
	
	if(pid_output > 0){
   80a08:	2800      	cmp	r0, #0
   80a0a:	dd04      	ble.n	80a16 <move_motor+0x36>
		PIOD -> PIO_CODR = PIO_PD10;
   80a0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
   80a10:	4b09      	ldr	r3, [pc, #36]	; (80a38 <move_motor+0x58>)
   80a12:	635a      	str	r2, [r3, #52]	; 0x34
   80a14:	bd10      	pop	{r4, pc}
	}
	else if(pid_output < 0){
   80a16:	2800      	cmp	r0, #0
   80a18:	db00      	blt.n	80a1c <move_motor+0x3c>
   80a1a:	bd10      	pop	{r4, pc}
		PIOD -> PIO_SODR = PIO_PD10;
   80a1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
   80a20:	4b05      	ldr	r3, [pc, #20]	; (80a38 <move_motor+0x58>)
   80a22:	631a      	str	r2, [r3, #48]	; 0x30
	}
   80a24:	e7f9      	b.n	80a1a <move_motor+0x3a>
   80a26:	bf00      	nop
   80a28:	00080941 	.word	0x00080941
   80a2c:	00080989 	.word	0x00080989
   80a30:	00080a61 	.word	0x00080a61
   80a34:	400c8000 	.word	0x400c8000
   80a38:	400e1400 	.word	0x400e1400

00080a3c <pid_Init>:


void pid_Init(void)
// Set up PID controller parameters
{
	pid.id = 1;
   80a3c:	4b07      	ldr	r3, [pc, #28]	; (80a5c <pid_Init+0x20>)
   80a3e:	2101      	movs	r1, #1
   80a40:	6019      	str	r1, [r3, #0]
	pid.sumError = 0;
   80a42:	2200      	movs	r2, #0
   80a44:	609a      	str	r2, [r3, #8]
	pid.lastProcessValue = 0;
   80a46:	809a      	strh	r2, [r3, #4]
	pid.P_Factor = K_P;
   80a48:	8199      	strh	r1, [r3, #12]
	pid.I_Factor = K_I;
   80a4a:	81da      	strh	r2, [r3, #14]
	pid.D_Factor = K_D;
   80a4c:	821a      	strh	r2, [r3, #16]
	// Limits to avoid overflow
	pid.maxError = MAX_INT / (pid.P_Factor + 1);
   80a4e:	f643 72ff 	movw	r2, #16383	; 0x3fff
   80a52:	825a      	strh	r2, [r3, #18]
	pid.maxSumError = MAX_I_TERM / (pid.I_Factor + 1);
   80a54:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
   80a58:	615a      	str	r2, [r3, #20]
   80a5a:	4770      	bx	lr
   80a5c:	20000490 	.word	0x20000490

00080a60 <pid_Controller>:
}


int16_t pid_Controller(int16_t setPoint, int16_t processValue)
{
   80a60:	b430      	push	{r4, r5}
	int16_t error, p_term, d_term;
	int32_t i_term, ret, temp;
	
	error = processValue - setPoint;
   80a62:	1a08      	subs	r0, r1, r0
   80a64:	b280      	uxth	r0, r0
   80a66:	b203      	sxth	r3, r0
	
	// Calculate Pterm and limit error overflow
	if (error > pid.maxError){
   80a68:	4a20      	ldr	r2, [pc, #128]	; (80aec <pid_Controller+0x8c>)
   80a6a:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
   80a6e:	4293      	cmp	r3, r2
   80a70:	dc08      	bgt.n	80a84 <pid_Controller+0x24>
		p_term = MAX_INT;
	}
	else if (error < -pid.maxError){
   80a72:	4252      	negs	r2, r2
   80a74:	4293      	cmp	r3, r2
   80a76:	db28      	blt.n	80aca <pid_Controller+0x6a>
		p_term = -MAX_INT;
	}
	else{
		p_term = pid.P_Factor * error;
   80a78:	4a1c      	ldr	r2, [pc, #112]	; (80aec <pid_Controller+0x8c>)
   80a7a:	8992      	ldrh	r2, [r2, #12]
   80a7c:	fb02 f000 	mul.w	r0, r2, r0
   80a80:	b200      	sxth	r0, r0
   80a82:	e001      	b.n	80a88 <pid_Controller+0x28>
		p_term = MAX_INT;
   80a84:	f647 70ff 	movw	r0, #32767	; 0x7fff
	}

	// Calculate Iterm and limit integral runaway
	temp = pid.sumError + (int32_t)error;
   80a88:	4a18      	ldr	r2, [pc, #96]	; (80aec <pid_Controller+0x8c>)
   80a8a:	6894      	ldr	r4, [r2, #8]
   80a8c:	4423      	add	r3, r4
	if(temp > pid.maxSumError){
   80a8e:	6952      	ldr	r2, [r2, #20]
   80a90:	4293      	cmp	r3, r2
   80a92:	dd1c      	ble.n	80ace <pid_Controller+0x6e>
		i_term = MAX_I_TERM;
		pid.sumError = pid.maxSumError;
   80a94:	4b15      	ldr	r3, [pc, #84]	; (80aec <pid_Controller+0x8c>)
   80a96:	609a      	str	r2, [r3, #8]
		i_term = MAX_I_TERM;
   80a98:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
		pid.sumError = temp;
		i_term = pid.I_Factor * pid.sumError;
	}

	// Calculate Dterm
	d_term = pid.D_Factor * (pid.lastProcessValue - processValue);
   80a9c:	4c13      	ldr	r4, [pc, #76]	; (80aec <pid_Controller+0x8c>)
   80a9e:	f9b4 2004 	ldrsh.w	r2, [r4, #4]
   80aa2:	1a52      	subs	r2, r2, r1
   80aa4:	8a25      	ldrh	r5, [r4, #16]
   80aa6:	fb02 f205 	mul.w	r2, r2, r5
   80aaa:	b212      	sxth	r2, r2

	pid.lastProcessValue = processValue;
   80aac:	80a1      	strh	r1, [r4, #4]
	ret = (p_term + i_term + d_term); // SCALING_FACTOR;
   80aae:	4418      	add	r0, r3
   80ab0:	4410      	add	r0, r2
   80ab2:	4b0f      	ldr	r3, [pc, #60]	; (80af0 <pid_Controller+0x90>)
   80ab4:	4298      	cmp	r0, r3
   80ab6:	bfb8      	it	lt
   80ab8:	4618      	movlt	r0, r3
		ret = MAX_INT;
	}
	else if(ret < -MAX_INT){
		ret = -MAX_INT;
	}
	return((int16_t)ret);
   80aba:	f647 73ff 	movw	r3, #32767	; 0x7fff
   80abe:	4298      	cmp	r0, r3
   80ac0:	bfa8      	it	ge
   80ac2:	4618      	movge	r0, r3
}
   80ac4:	b200      	sxth	r0, r0
   80ac6:	bc30      	pop	{r4, r5}
   80ac8:	4770      	bx	lr
		p_term = -MAX_INT;
   80aca:	4809      	ldr	r0, [pc, #36]	; (80af0 <pid_Controller+0x90>)
   80acc:	e7dc      	b.n	80a88 <pid_Controller+0x28>
	else if(temp < -pid.maxSumError){
   80ace:	4252      	negs	r2, r2
   80ad0:	4293      	cmp	r3, r2
   80ad2:	da03      	bge.n	80adc <pid_Controller+0x7c>
		pid.sumError = -pid.maxSumError;
   80ad4:	4b05      	ldr	r3, [pc, #20]	; (80aec <pid_Controller+0x8c>)
   80ad6:	609a      	str	r2, [r3, #8]
		i_term = -MAX_I_TERM;
   80ad8:	4b06      	ldr	r3, [pc, #24]	; (80af4 <pid_Controller+0x94>)
   80ada:	e7df      	b.n	80a9c <pid_Controller+0x3c>
		pid.sumError = temp;
   80adc:	4a03      	ldr	r2, [pc, #12]	; (80aec <pid_Controller+0x8c>)
   80ade:	6093      	str	r3, [r2, #8]
		i_term = pid.I_Factor * pid.sumError;
   80ae0:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
   80ae4:	fb03 f302 	mul.w	r3, r3, r2
   80ae8:	e7d8      	b.n	80a9c <pid_Controller+0x3c>
   80aea:	bf00      	nop
   80aec:	20000490 	.word	0x20000490
   80af0:	ffff8001 	.word	0xffff8001
   80af4:	c0000001 	.word	0xc0000001

00080af8 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80af8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80afc:	460d      	mov	r5, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   80afe:	1e16      	subs	r6, r2, #0
   80b00:	dd48      	ble.n	80b94 <prints+0x9c>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   80b02:	780a      	ldrb	r2, [r1, #0]
   80b04:	2a00      	cmp	r2, #0
   80b06:	d035      	beq.n	80b74 <prints+0x7c>
   80b08:	460a      	mov	r2, r1
   80b0a:	2400      	movs	r4, #0
   80b0c:	3401      	adds	r4, #1
   80b0e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   80b12:	2900      	cmp	r1, #0
   80b14:	d1fa      	bne.n	80b0c <prints+0x14>
		if (len >= width) width = 0;
   80b16:	42a6      	cmp	r6, r4
   80b18:	dc2d      	bgt.n	80b76 <prints+0x7e>
   80b1a:	2400      	movs	r4, #0
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
   80b1c:	f003 0202 	and.w	r2, r3, #2
   80b20:	2a00      	cmp	r2, #0
   80b22:	bf0c      	ite	eq
   80b24:	f04f 0820 	moveq.w	r8, #32
   80b28:	f04f 0830 	movne.w	r8, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
   80b2c:	f013 0301 	ands.w	r3, r3, #1
   80b30:	d123      	bne.n	80b7a <prints+0x82>
		for ( ; width > 0; --width) {
   80b32:	2c00      	cmp	r4, #0
   80b34:	dd28      	ble.n	80b88 <prints+0x90>
   80b36:	4626      	mov	r6, r4
	(void) uart_putchar(c);  //Send characters to uart
   80b38:	fa5f f988 	uxtb.w	r9, r8
   80b3c:	4f18      	ldr	r7, [pc, #96]	; (80ba0 <prints+0xa8>)
   80b3e:	4648      	mov	r0, r9
   80b40:	47b8      	blx	r7
		for ( ; width > 0; --width) {
   80b42:	3e01      	subs	r6, #1
   80b44:	d1fb      	bne.n	80b3e <prints+0x46>
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
   80b46:	7828      	ldrb	r0, [r5, #0]
   80b48:	b188      	cbz	r0, 80b6e <prints+0x76>
	(void) uart_putchar(c);  //Send characters to uart
   80b4a:	4f15      	ldr	r7, [pc, #84]	; (80ba0 <prints+0xa8>)
   80b4c:	47b8      	blx	r7
		printchar (out, *string);
		++pc;
   80b4e:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   80b50:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   80b54:	2800      	cmp	r0, #0
   80b56:	d1f9      	bne.n	80b4c <prints+0x54>
	}
	for ( ; width > 0; --width) {
   80b58:	2e00      	cmp	r6, #0
   80b5a:	dd08      	ble.n	80b6e <prints+0x76>
   80b5c:	4635      	mov	r5, r6
	(void) uart_putchar(c);  //Send characters to uart
   80b5e:	fa5f f888 	uxtb.w	r8, r8
   80b62:	4f0f      	ldr	r7, [pc, #60]	; (80ba0 <prints+0xa8>)
   80b64:	4640      	mov	r0, r8
   80b66:	47b8      	blx	r7
	for ( ; width > 0; --width) {
   80b68:	3d01      	subs	r5, #1
   80b6a:	d1fb      	bne.n	80b64 <prints+0x6c>
   80b6c:	4434      	add	r4, r6
		printchar (out, padchar);
		++pc;
	}

	return pc;
}
   80b6e:	4620      	mov	r0, r4
   80b70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		for (ptr = string; *ptr; ++ptr) ++len;
   80b74:	2400      	movs	r4, #0
		else width -= len;
   80b76:	1b34      	subs	r4, r6, r4
   80b78:	e7d0      	b.n	80b1c <prints+0x24>
   80b7a:	4626      	mov	r6, r4
	for ( ; *string ; ++string) {
   80b7c:	7828      	ldrb	r0, [r5, #0]
   80b7e:	b108      	cbz	r0, 80b84 <prints+0x8c>
	register int pc = 0, padchar = ' ';
   80b80:	2400      	movs	r4, #0
   80b82:	e7e2      	b.n	80b4a <prints+0x52>
   80b84:	2400      	movs	r4, #0
   80b86:	e7e7      	b.n	80b58 <prints+0x60>
		for ( ; width > 0; --width) {
   80b88:	4626      	mov	r6, r4
   80b8a:	461c      	mov	r4, r3
   80b8c:	e7db      	b.n	80b46 <prints+0x4e>
	register int pc = 0, padchar = ' ';
   80b8e:	f04f 0820 	mov.w	r8, #32
   80b92:	e7d8      	b.n	80b46 <prints+0x4e>
	if (!(pad & PAD_RIGHT)) {
   80b94:	f013 0401 	ands.w	r4, r3, #1
   80b98:	d0f9      	beq.n	80b8e <prints+0x96>
	register int pc = 0, padchar = ' ';
   80b9a:	f04f 0820 	mov.w	r8, #32
   80b9e:	e7ed      	b.n	80b7c <prints+0x84>
   80ba0:	00080f2d 	.word	0x00080f2d

00080ba4 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   80ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
   80ba6:	b085      	sub	sp, #20
   80ba8:	4607      	mov	r7, r0
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   80baa:	b381      	cbz	r1, 80c0e <printi+0x6a>
   80bac:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   80bae:	b10b      	cbz	r3, 80bb4 <printi+0x10>
   80bb0:	2a0a      	cmp	r2, #10
   80bb2:	d038      	beq.n	80c26 <printi+0x82>
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   80bb4:	2300      	movs	r3, #0
   80bb6:	f88d 300f 	strb.w	r3, [sp, #15]

	while (u) {
   80bba:	2600      	movs	r6, #0
   80bbc:	2900      	cmp	r1, #0
   80bbe:	d046      	beq.n	80c4e <printi+0xaa>
   80bc0:	f10d 050f 	add.w	r5, sp, #15
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
   80bc4:	990c      	ldr	r1, [sp, #48]	; 0x30
   80bc6:	393a      	subs	r1, #58	; 0x3a
		t = u % b;
   80bc8:	fbb4 f3f2 	udiv	r3, r4, r2
   80bcc:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80bd0:	2b09      	cmp	r3, #9
			t += letbase - '0' - 10;
   80bd2:	bfc8      	it	gt
   80bd4:	185b      	addgt	r3, r3, r1
		*--s = t + '0';
   80bd6:	3330      	adds	r3, #48	; 0x30
   80bd8:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   80bdc:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   80be0:	2c00      	cmp	r4, #0
   80be2:	d1f1      	bne.n	80bc8 <printi+0x24>
	}

	if (neg) {
   80be4:	b156      	cbz	r6, 80bfc <printi+0x58>
		if( width && (pad & PAD_ZERO) ) {
   80be6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80be8:	b11b      	cbz	r3, 80bf2 <printi+0x4e>
   80bea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80bec:	f013 0f02 	tst.w	r3, #2
   80bf0:	d125      	bne.n	80c3e <printi+0x9a>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   80bf2:	232d      	movs	r3, #45	; 0x2d
   80bf4:	f805 3c01 	strb.w	r3, [r5, #-1]
   80bf8:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80bfa:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80bfc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80bfe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80c00:	4629      	mov	r1, r5
   80c02:	4638      	mov	r0, r7
   80c04:	4c14      	ldr	r4, [pc, #80]	; (80c58 <printi+0xb4>)
   80c06:	47a0      	blx	r4
   80c08:	4430      	add	r0, r6
}
   80c0a:	b005      	add	sp, #20
   80c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		print_buf[0] = '0';
   80c0e:	2330      	movs	r3, #48	; 0x30
   80c10:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   80c14:	2300      	movs	r3, #0
   80c16:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80c1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80c1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80c1e:	a901      	add	r1, sp, #4
   80c20:	4c0d      	ldr	r4, [pc, #52]	; (80c58 <printi+0xb4>)
   80c22:	47a0      	blx	r4
   80c24:	e7f1      	b.n	80c0a <printi+0x66>
	if (sg && b == 10 && i < 0) {
   80c26:	2900      	cmp	r1, #0
   80c28:	dac4      	bge.n	80bb4 <printi+0x10>
		u = -i;
   80c2a:	424c      	negs	r4, r1
	*s = '\0';
   80c2c:	2300      	movs	r3, #0
   80c2e:	f88d 300f 	strb.w	r3, [sp, #15]
	s = print_buf + PRINT_BUF_LEN-1;
   80c32:	f10d 050f 	add.w	r5, sp, #15
	while (u) {
   80c36:	2c00      	cmp	r4, #0
   80c38:	d0d5      	beq.n	80be6 <printi+0x42>
		neg = 1;
   80c3a:	2601      	movs	r6, #1
   80c3c:	e7c0      	b.n	80bc0 <printi+0x1c>
	(void) uart_putchar(c);  //Send characters to uart
   80c3e:	202d      	movs	r0, #45	; 0x2d
   80c40:	4b06      	ldr	r3, [pc, #24]	; (80c5c <printi+0xb8>)
   80c42:	4798      	blx	r3
			--width;
   80c44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80c46:	3b01      	subs	r3, #1
   80c48:	930a      	str	r3, [sp, #40]	; 0x28
			++pc;
   80c4a:	2601      	movs	r6, #1
			--width;
   80c4c:	e7d6      	b.n	80bfc <printi+0x58>
	register int t, neg = 0, pc = 0;
   80c4e:	461e      	mov	r6, r3
	s = print_buf + PRINT_BUF_LEN-1;
   80c50:	f10d 050f 	add.w	r5, sp, #15
   80c54:	e7d2      	b.n	80bfc <printi+0x58>
   80c56:	bf00      	nop
   80c58:	00080af9 	.word	0x00080af9
   80c5c:	00080f2d 	.word	0x00080f2d

00080c60 <print>:

static int print( char **out, const char *format, va_list args )
{
   80c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80c64:	b087      	sub	sp, #28
   80c66:	4680      	mov	r8, r0
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
   80c68:	780b      	ldrb	r3, [r1, #0]
   80c6a:	2b00      	cmp	r3, #0
   80c6c:	f000 8094 	beq.w	80d98 <print+0x138>
   80c70:	468b      	mov	fp, r1
   80c72:	4617      	mov	r7, r2
   80c74:	2500      	movs	r5, #0
	(void) uart_putchar(c);  //Send characters to uart
   80c76:	4e4e      	ldr	r6, [pc, #312]	; (80db0 <print+0x150>)
			}
			if( *format == 'c' ) {
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
				scr[1] = '\0';
				pc += prints (out, scr, width, pad);
   80c78:	f8df a13c 	ldr.w	sl, [pc, #316]	; 80db8 <print+0x158>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80c7c:	f8df 913c 	ldr.w	r9, [pc, #316]	; 80dbc <print+0x15c>
   80c80:	e046      	b.n	80d10 <print+0xb0>
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80c82:	2200      	movs	r2, #0
   80c84:	e070      	b.n	80d68 <print+0x108>
				register char *s = (char *)va_arg( args, int );
   80c86:	6839      	ldr	r1, [r7, #0]
   80c88:	3704      	adds	r7, #4
				pc += prints (out, s?s:"(null)", width, pad);
   80c8a:	484a      	ldr	r0, [pc, #296]	; (80db4 <print+0x154>)
   80c8c:	2900      	cmp	r1, #0
   80c8e:	bf08      	it	eq
   80c90:	4601      	moveq	r1, r0
   80c92:	4640      	mov	r0, r8
   80c94:	47d0      	blx	sl
   80c96:	4405      	add	r5, r0
				continue;
   80c98:	e035      	b.n	80d06 <print+0xa6>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   80c9a:	6839      	ldr	r1, [r7, #0]
   80c9c:	3704      	adds	r7, #4
   80c9e:	2061      	movs	r0, #97	; 0x61
   80ca0:	9002      	str	r0, [sp, #8]
   80ca2:	9301      	str	r3, [sp, #4]
   80ca4:	9200      	str	r2, [sp, #0]
   80ca6:	2301      	movs	r3, #1
   80ca8:	220a      	movs	r2, #10
   80caa:	4640      	mov	r0, r8
   80cac:	47c8      	blx	r9
   80cae:	4405      	add	r5, r0
				continue;
   80cb0:	e029      	b.n	80d06 <print+0xa6>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   80cb2:	6839      	ldr	r1, [r7, #0]
   80cb4:	3704      	adds	r7, #4
   80cb6:	2061      	movs	r0, #97	; 0x61
   80cb8:	9002      	str	r0, [sp, #8]
   80cba:	9301      	str	r3, [sp, #4]
   80cbc:	9200      	str	r2, [sp, #0]
   80cbe:	2300      	movs	r3, #0
   80cc0:	2210      	movs	r2, #16
   80cc2:	4640      	mov	r0, r8
   80cc4:	47c8      	blx	r9
   80cc6:	4405      	add	r5, r0
				continue;
   80cc8:	e01d      	b.n	80d06 <print+0xa6>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   80cca:	6839      	ldr	r1, [r7, #0]
   80ccc:	3704      	adds	r7, #4
   80cce:	2041      	movs	r0, #65	; 0x41
   80cd0:	9002      	str	r0, [sp, #8]
   80cd2:	9301      	str	r3, [sp, #4]
   80cd4:	9200      	str	r2, [sp, #0]
   80cd6:	2300      	movs	r3, #0
   80cd8:	2210      	movs	r2, #16
   80cda:	4640      	mov	r0, r8
   80cdc:	47c8      	blx	r9
   80cde:	4405      	add	r5, r0
				continue;
   80ce0:	e011      	b.n	80d06 <print+0xa6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80ce2:	6839      	ldr	r1, [r7, #0]
   80ce4:	3704      	adds	r7, #4
   80ce6:	2061      	movs	r0, #97	; 0x61
   80ce8:	9002      	str	r0, [sp, #8]
   80cea:	9301      	str	r3, [sp, #4]
   80cec:	9200      	str	r2, [sp, #0]
   80cee:	2300      	movs	r3, #0
   80cf0:	220a      	movs	r2, #10
   80cf2:	4640      	mov	r0, r8
   80cf4:	47c8      	blx	r9
   80cf6:	4405      	add	r5, r0
				continue;
   80cf8:	e005      	b.n	80d06 <print+0xa6>
			++format;
   80cfa:	46a3      	mov	fp, r4
	(void) uart_putchar(c);  //Send characters to uart
   80cfc:	f89b 0000 	ldrb.w	r0, [fp]
   80d00:	47b0      	blx	r6
			}
		}
		else {
		out:
			printchar (out, *format);
			++pc;
   80d02:	3501      	adds	r5, #1
   80d04:	465c      	mov	r4, fp
	for (; *format != 0; ++format) {
   80d06:	f104 0b01 	add.w	fp, r4, #1
   80d0a:	7863      	ldrb	r3, [r4, #1]
   80d0c:	2b00      	cmp	r3, #0
   80d0e:	d044      	beq.n	80d9a <print+0x13a>
		if (*format == '%') {
   80d10:	2b25      	cmp	r3, #37	; 0x25
   80d12:	d1f3      	bne.n	80cfc <print+0x9c>
			++format;
   80d14:	f10b 0401 	add.w	r4, fp, #1
			if (*format == '\0') break;
   80d18:	f89b 3001 	ldrb.w	r3, [fp, #1]
   80d1c:	2b00      	cmp	r3, #0
   80d1e:	d03c      	beq.n	80d9a <print+0x13a>
			if (*format == '%') goto out;
   80d20:	2b25      	cmp	r3, #37	; 0x25
   80d22:	d0ea      	beq.n	80cfa <print+0x9a>
			if (*format == '-') {
   80d24:	2b2d      	cmp	r3, #45	; 0x2d
				++format;
   80d26:	bf06      	itte	eq
   80d28:	f10b 0402 	addeq.w	r4, fp, #2
				pad = PAD_RIGHT;
   80d2c:	2301      	moveq	r3, #1
			width = pad = 0;
   80d2e:	2300      	movne	r3, #0
			while (*format == '0') {
   80d30:	7822      	ldrb	r2, [r4, #0]
   80d32:	2a30      	cmp	r2, #48	; 0x30
   80d34:	d105      	bne.n	80d42 <print+0xe2>
				pad |= PAD_ZERO;
   80d36:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   80d3a:	f814 2f01 	ldrb.w	r2, [r4, #1]!
   80d3e:	2a30      	cmp	r2, #48	; 0x30
   80d40:	d0f9      	beq.n	80d36 <print+0xd6>
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80d42:	7821      	ldrb	r1, [r4, #0]
   80d44:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80d48:	b2d2      	uxtb	r2, r2
   80d4a:	2a09      	cmp	r2, #9
   80d4c:	d899      	bhi.n	80c82 <print+0x22>
   80d4e:	2200      	movs	r2, #0
				width *= 10;
   80d50:	eb02 0282 	add.w	r2, r2, r2, lsl #2
				width += *format - '0';
   80d54:	3930      	subs	r1, #48	; 0x30
   80d56:	eb01 0242 	add.w	r2, r1, r2, lsl #1
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80d5a:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   80d5e:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80d62:	b2c0      	uxtb	r0, r0
   80d64:	2809      	cmp	r0, #9
   80d66:	d9f3      	bls.n	80d50 <print+0xf0>
			if( *format == 's' ) {
   80d68:	2973      	cmp	r1, #115	; 0x73
   80d6a:	d08c      	beq.n	80c86 <print+0x26>
			if( *format == 'd' ) {
   80d6c:	2964      	cmp	r1, #100	; 0x64
   80d6e:	d094      	beq.n	80c9a <print+0x3a>
			if( *format == 'x' ) {
   80d70:	2978      	cmp	r1, #120	; 0x78
   80d72:	d09e      	beq.n	80cb2 <print+0x52>
			if( *format == 'X' ) {
   80d74:	2958      	cmp	r1, #88	; 0x58
   80d76:	d0a8      	beq.n	80cca <print+0x6a>
			if( *format == 'u' ) {
   80d78:	2975      	cmp	r1, #117	; 0x75
   80d7a:	d0b2      	beq.n	80ce2 <print+0x82>
			if( *format == 'c' ) {
   80d7c:	2963      	cmp	r1, #99	; 0x63
   80d7e:	d1c2      	bne.n	80d06 <print+0xa6>
				scr[0] = (char)va_arg( args, int );
   80d80:	6839      	ldr	r1, [r7, #0]
   80d82:	3704      	adds	r7, #4
   80d84:	f88d 1014 	strb.w	r1, [sp, #20]
				scr[1] = '\0';
   80d88:	2100      	movs	r1, #0
   80d8a:	f88d 1015 	strb.w	r1, [sp, #21]
				pc += prints (out, scr, width, pad);
   80d8e:	a905      	add	r1, sp, #20
   80d90:	4640      	mov	r0, r8
   80d92:	47d0      	blx	sl
   80d94:	4405      	add	r5, r0
				continue;
   80d96:	e7b6      	b.n	80d06 <print+0xa6>
	register int pc = 0;
   80d98:	2500      	movs	r5, #0
		}
	}
	if (out) **out = '\0';
   80d9a:	f1b8 0f00 	cmp.w	r8, #0
   80d9e:	d003      	beq.n	80da8 <print+0x148>
   80da0:	f8d8 3000 	ldr.w	r3, [r8]
   80da4:	2200      	movs	r2, #0
   80da6:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   80da8:	4628      	mov	r0, r5
   80daa:	b007      	add	sp, #28
   80dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80db0:	00080f2d 	.word	0x00080f2d
   80db4:	00081eac 	.word	0x00081eac
   80db8:	00080af9 	.word	0x00080af9
   80dbc:	00080ba5 	.word	0x00080ba5

00080dc0 <printf>:

int printf(const char *format, ...)
{
   80dc0:	b40f      	push	{r0, r1, r2, r3}
   80dc2:	b500      	push	{lr}
   80dc4:	b083      	sub	sp, #12
   80dc6:	aa04      	add	r2, sp, #16
   80dc8:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   80dcc:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   80dce:	2000      	movs	r0, #0
   80dd0:	4b03      	ldr	r3, [pc, #12]	; (80de0 <printf+0x20>)
   80dd2:	4798      	blx	r3
}
   80dd4:	b003      	add	sp, #12
   80dd6:	f85d eb04 	ldr.w	lr, [sp], #4
   80dda:	b004      	add	sp, #16
   80ddc:	4770      	bx	lr
   80dde:	bf00      	nop
   80de0:	00080c61 	.word	0x00080c61

00080de4 <pwm_init>:
#define CENTER 1.5
#define RIGHT 1.25
#define COMPLETE_RIGHT 1.0

void pwm_init(void){
	PIOC -> PIO_PDR |= PIO_PDR_P18;		//enable peripheral control of the pin
   80de4:	4b11      	ldr	r3, [pc, #68]	; (80e2c <pwm_init+0x48>)
   80de6:	685a      	ldr	r2, [r3, #4]
   80de8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   80dec:	605a      	str	r2, [r3, #4]
	PIOC -> PIO_ABSR |= PIO_ABSR_P18;	//set it to peripheral B mode
   80dee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80df0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   80df4:	671a      	str	r2, [r3, #112]	; 0x70
	//need to clear WPEN bit in PMC Write Protect Register (we are assuming it defaults to 0)
	PIOC->PIO_WPMR = PASSWD_PIO_PWM;	//disable write protection
   80df6:	4a0e      	ldr	r2, [pc, #56]	; (80e30 <pwm_init+0x4c>)
   80df8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PMC->PMC_PCER1 |= (1 << 4);		//enable PWM clock
   80dfc:	4a0d      	ldr	r2, [pc, #52]	; (80e34 <pwm_init+0x50>)
   80dfe:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   80e02:	f043 0310 	orr.w	r3, r3, #16
   80e06:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

	REG_PWM_CMR6 = 0xC;
   80e0a:	220c      	movs	r2, #12
   80e0c:	4b0a      	ldr	r3, [pc, #40]	; (80e38 <pwm_init+0x54>)
   80e0e:	601a      	str	r2, [r3, #0]
	PWM->PWM_CLK = 0x00540000;
   80e10:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
   80e14:	f44f 02a8 	mov.w	r2, #5505024	; 0x540000
   80e18:	601a      	str	r2, [r3, #0]
	REG_PWM_CPRD6 = 20000;
   80e1a:	f644 6120 	movw	r1, #20000	; 0x4e20
   80e1e:	4a07      	ldr	r2, [pc, #28]	; (80e3c <pwm_init+0x58>)
   80e20:	6011      	str	r1, [r2, #0]

	PWM->PWM_ENA |= PWM_ENA_CHID6; // enable PWM channel 6
   80e22:	685a      	ldr	r2, [r3, #4]
   80e24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   80e28:	605a      	str	r2, [r3, #4]
   80e2a:	4770      	bx	lr
   80e2c:	400e1200 	.word	0x400e1200
   80e30:	50494f00 	.word	0x50494f00
   80e34:	400e0600 	.word	0x400e0600
   80e38:	400942c0 	.word	0x400942c0
   80e3c:	400942cc 	.word	0x400942cc

00080e40 <set_duty_cycle>:
		printf("ERROR! Invalid position");
	}
	set_duty_cycle(dty);
}

void set_duty_cycle(int dty){
   80e40:	b508      	push	{r3, lr}
	//calculates what value to set the REG_PWM_CDTY6 register to and then sets it to that value
	//the range of the CDTY6 must be between 18000 (2 ms duty cycle) and 19000 (1 ms duty cycle)
	if((MAX_DUTY_CYCLE <= dty) && (dty <= MIN_DUTY_CYCLE)){
   80e42:	f5a0 438c 	sub.w	r3, r0, #17920	; 0x4600
   80e46:	3b50      	subs	r3, #80	; 0x50
   80e48:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
   80e4c:	d802      	bhi.n	80e54 <set_duty_cycle+0x14>
		REG_PWM_CDTY6 = dty;
   80e4e:	4b03      	ldr	r3, [pc, #12]	; (80e5c <set_duty_cycle+0x1c>)
   80e50:	6018      	str	r0, [r3, #0]
   80e52:	bd08      	pop	{r3, pc}
	}
	else{
		printf("ERROR! Duty cycle out of range. Must be between 1 and 2\n\r");
   80e54:	4802      	ldr	r0, [pc, #8]	; (80e60 <set_duty_cycle+0x20>)
   80e56:	4b03      	ldr	r3, [pc, #12]	; (80e64 <set_duty_cycle+0x24>)
   80e58:	4798      	blx	r3
   80e5a:	bd08      	pop	{r3, pc}
   80e5c:	400942c4 	.word	0x400942c4
   80e60:	00081eb4 	.word	0x00081eb4
   80e64:	00080dc1 	.word	0x00080dc1

00080e68 <move_servo>:
void move_servo(int pos){
   80e68:	b508      	push	{r3, lr}
	if (pos < MAX_BOTTOM_CUTOFF){
   80e6a:	281d      	cmp	r0, #29
   80e6c:	dd16      	ble.n	80e9c <move_servo+0x34>
	else if ((MAX_BOTTOM_CUTOFF < pos) && (pos < BOTTOM_CUTOFF)){
   80e6e:	f1a0 031f 	sub.w	r3, r0, #31
   80e72:	2b26      	cmp	r3, #38	; 0x26
   80e74:	d917      	bls.n	80ea6 <move_servo+0x3e>
	else if ((BOTTOM_CUTOFF < pos) && (pos < TOP_CUTOFF)){
   80e76:	f1a0 0347 	sub.w	r3, r0, #71	; 0x47
   80e7a:	2b3a      	cmp	r3, #58	; 0x3a
   80e7c:	d916      	bls.n	80eac <move_servo+0x44>
	else if ((TOP_CUTOFF < pos) && (pos < MAX_TOP_CUTOFF)){
   80e7e:	f1a0 0383 	sub.w	r3, r0, #131	; 0x83
   80e82:	2b26      	cmp	r3, #38	; 0x26
   80e84:	d915      	bls.n	80eb2 <move_servo+0x4a>
	else if (pos > MAX_TOP_CUTOFF) {
   80e86:	28aa      	cmp	r0, #170	; 0xaa
   80e88:	dd02      	ble.n	80e90 <move_servo+0x28>
		dty = 20000 - 1000*COMPLETE_RIGHT;
   80e8a:	f644 2038 	movw	r0, #19000	; 0x4a38
   80e8e:	e007      	b.n	80ea0 <move_servo+0x38>
		printf("ERROR! Invalid position");
   80e90:	4809      	ldr	r0, [pc, #36]	; (80eb8 <move_servo+0x50>)
   80e92:	4b0a      	ldr	r3, [pc, #40]	; (80ebc <move_servo+0x54>)
   80e94:	4798      	blx	r3
	int dty = 20000 - 1000*CENTER;
   80e96:	f644 0044 	movw	r0, #18500	; 0x4844
   80e9a:	e001      	b.n	80ea0 <move_servo+0x38>
		dty = 20000 - 1000*COMPLETE_LEFT;
   80e9c:	f244 6050 	movw	r0, #18000	; 0x4650
	set_duty_cycle(dty);
   80ea0:	4b07      	ldr	r3, [pc, #28]	; (80ec0 <move_servo+0x58>)
   80ea2:	4798      	blx	r3
   80ea4:	bd08      	pop	{r3, pc}
		dty = 20000 - 1000*LEFT;
   80ea6:	f244 704a 	movw	r0, #18250	; 0x474a
   80eaa:	e7f9      	b.n	80ea0 <move_servo+0x38>
		dty = 20000 - 1000*CENTER;
   80eac:	f644 0044 	movw	r0, #18500	; 0x4844
   80eb0:	e7f6      	b.n	80ea0 <move_servo+0x38>
		dty = 20000 - 1000*RIGHT;
   80eb2:	f644 103e 	movw	r0, #18750	; 0x493e
   80eb6:	e7f3      	b.n	80ea0 <move_servo+0x38>
   80eb8:	00081ef0 	.word	0x00081ef0
   80ebc:	00080dc1 	.word	0x00080dc1
   80ec0:	00080e41 	.word	0x00080e41

00080ec4 <configure_uart>:
	uint32_t ul_sr;

	/*
	Initialize UART ring buffer as empty
	*/
	rx_buffer.head=0;
   80ec4:	4b16      	ldr	r3, [pc, #88]	; (80f20 <configure_uart+0x5c>)
   80ec6:	2200      	movs	r2, #0
   80ec8:	701a      	strb	r2, [r3, #0]
	rx_buffer.tail=0;
   80eca:	705a      	strb	r2, [r3, #1]
	/*
	Initialize UART communication
	*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80ecc:	4b15      	ldr	r3, [pc, #84]	; (80f24 <configure_uart+0x60>)
   80ece:	f44f 7140 	mov.w	r1, #768	; 0x300
   80ed2:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80ed4:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   80ed6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80ed8:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80eda:	4002      	ands	r2, r0
   80edc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80ee0:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80ee2:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   80ee4:	f44f 7280 	mov.w	r2, #256	; 0x100
   80ee8:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80eec:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80eee:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80ef2:	21ac      	movs	r1, #172	; 0xac
   80ef4:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
   80ef6:	f240 2123 	movw	r1, #547	; 0x223
   80efa:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80efc:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80f00:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80f02:	f240 2102 	movw	r1, #514	; 0x202
   80f06:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   80f0a:	f04f 31ff 	mov.w	r1, #4294967295
   80f0e:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80f10:	21e1      	movs	r1, #225	; 0xe1
   80f12:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80f14:	4904      	ldr	r1, [pc, #16]	; (80f28 <configure_uart+0x64>)
   80f16:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80f18:	2250      	movs	r2, #80	; 0x50
   80f1a:	601a      	str	r2, [r3, #0]
   80f1c:	4770      	bx	lr
   80f1e:	bf00      	nop
   80f20:	200004a8 	.word	0x200004a8
   80f24:	400e0e00 	.word	0x400e0e00
   80f28:	e000e100 	.word	0xe000e100

00080f2c <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80f2c:	4b07      	ldr	r3, [pc, #28]	; (80f4c <uart_putchar+0x20>)
   80f2e:	695b      	ldr	r3, [r3, #20]
   80f30:	f013 0f02 	tst.w	r3, #2
   80f34:	d008      	beq.n	80f48 <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   80f36:	4b05      	ldr	r3, [pc, #20]	; (80f4c <uart_putchar+0x20>)
   80f38:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80f3a:	461a      	mov	r2, r3
   80f3c:	6953      	ldr	r3, [r2, #20]
   80f3e:	f413 7f00 	tst.w	r3, #512	; 0x200
   80f42:	d0fb      	beq.n	80f3c <uart_putchar+0x10>
	return 0;
   80f44:	2000      	movs	r0, #0
   80f46:	4770      	bx	lr
	return 1;
   80f48:	2001      	movs	r0, #1
}
   80f4a:	4770      	bx	lr
   80f4c:	400e0800 	.word	0x400e0800

00080f50 <UART_Handler>:

void UART_Handler(void)
{
   80f50:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80f52:	4b15      	ldr	r3, [pc, #84]	; (80fa8 <UART_Handler+0x58>)
   80f54:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   80f56:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80f5a:	d003      	beq.n	80f64 <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80f5c:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80f60:	4a11      	ldr	r2, [pc, #68]	; (80fa8 <UART_Handler+0x58>)
   80f62:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   80f64:	f013 0f01 	tst.w	r3, #1
   80f68:	d012      	beq.n	80f90 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80f6a:	4810      	ldr	r0, [pc, #64]	; (80fac <UART_Handler+0x5c>)
   80f6c:	7842      	ldrb	r2, [r0, #1]
   80f6e:	1c53      	adds	r3, r2, #1
   80f70:	4259      	negs	r1, r3
   80f72:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80f76:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80f7a:	bf58      	it	pl
   80f7c:	424b      	negpl	r3, r1
   80f7e:	7801      	ldrb	r1, [r0, #0]
   80f80:	428b      	cmp	r3, r1
   80f82:	d006      	beq.n	80f92 <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80f84:	4908      	ldr	r1, [pc, #32]	; (80fa8 <UART_Handler+0x58>)
   80f86:	6988      	ldr	r0, [r1, #24]
   80f88:	4908      	ldr	r1, [pc, #32]	; (80fac <UART_Handler+0x5c>)
   80f8a:	440a      	add	r2, r1
   80f8c:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80f8e:	704b      	strb	r3, [r1, #1]
   80f90:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80f92:	4807      	ldr	r0, [pc, #28]	; (80fb0 <UART_Handler+0x60>)
   80f94:	4b07      	ldr	r3, [pc, #28]	; (80fb4 <UART_Handler+0x64>)
   80f96:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80f98:	4b03      	ldr	r3, [pc, #12]	; (80fa8 <UART_Handler+0x58>)
   80f9a:	699a      	ldr	r2, [r3, #24]
   80f9c:	4b03      	ldr	r3, [pc, #12]	; (80fac <UART_Handler+0x5c>)
   80f9e:	7859      	ldrb	r1, [r3, #1]
   80fa0:	440b      	add	r3, r1
   80fa2:	709a      	strb	r2, [r3, #2]
			return;
   80fa4:	bd08      	pop	{r3, pc}
   80fa6:	bf00      	nop
   80fa8:	400e0800 	.word	0x400e0800
   80fac:	200004a8 	.word	0x200004a8
   80fb0:	00081f08 	.word	0x00081f08
   80fb4:	00080dc1 	.word	0x00080dc1

00080fb8 <__aeabi_drsub>:
   80fb8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80fbc:	e002      	b.n	80fc4 <__adddf3>
   80fbe:	bf00      	nop

00080fc0 <__aeabi_dsub>:
   80fc0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080fc4 <__adddf3>:
   80fc4:	b530      	push	{r4, r5, lr}
   80fc6:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80fca:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80fce:	ea94 0f05 	teq	r4, r5
   80fd2:	bf08      	it	eq
   80fd4:	ea90 0f02 	teqeq	r0, r2
   80fd8:	bf1f      	itttt	ne
   80fda:	ea54 0c00 	orrsne.w	ip, r4, r0
   80fde:	ea55 0c02 	orrsne.w	ip, r5, r2
   80fe2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80fe6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80fea:	f000 80e2 	beq.w	811b2 <__adddf3+0x1ee>
   80fee:	ea4f 5454 	mov.w	r4, r4, lsr #21
   80ff2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   80ff6:	bfb8      	it	lt
   80ff8:	426d      	neglt	r5, r5
   80ffa:	dd0c      	ble.n	81016 <__adddf3+0x52>
   80ffc:	442c      	add	r4, r5
   80ffe:	ea80 0202 	eor.w	r2, r0, r2
   81002:	ea81 0303 	eor.w	r3, r1, r3
   81006:	ea82 0000 	eor.w	r0, r2, r0
   8100a:	ea83 0101 	eor.w	r1, r3, r1
   8100e:	ea80 0202 	eor.w	r2, r0, r2
   81012:	ea81 0303 	eor.w	r3, r1, r3
   81016:	2d36      	cmp	r5, #54	; 0x36
   81018:	bf88      	it	hi
   8101a:	bd30      	pophi	{r4, r5, pc}
   8101c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81020:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81024:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   81028:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   8102c:	d002      	beq.n	81034 <__adddf3+0x70>
   8102e:	4240      	negs	r0, r0
   81030:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81034:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   81038:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8103c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   81040:	d002      	beq.n	81048 <__adddf3+0x84>
   81042:	4252      	negs	r2, r2
   81044:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   81048:	ea94 0f05 	teq	r4, r5
   8104c:	f000 80a7 	beq.w	8119e <__adddf3+0x1da>
   81050:	f1a4 0401 	sub.w	r4, r4, #1
   81054:	f1d5 0e20 	rsbs	lr, r5, #32
   81058:	db0d      	blt.n	81076 <__adddf3+0xb2>
   8105a:	fa02 fc0e 	lsl.w	ip, r2, lr
   8105e:	fa22 f205 	lsr.w	r2, r2, r5
   81062:	1880      	adds	r0, r0, r2
   81064:	f141 0100 	adc.w	r1, r1, #0
   81068:	fa03 f20e 	lsl.w	r2, r3, lr
   8106c:	1880      	adds	r0, r0, r2
   8106e:	fa43 f305 	asr.w	r3, r3, r5
   81072:	4159      	adcs	r1, r3
   81074:	e00e      	b.n	81094 <__adddf3+0xd0>
   81076:	f1a5 0520 	sub.w	r5, r5, #32
   8107a:	f10e 0e20 	add.w	lr, lr, #32
   8107e:	2a01      	cmp	r2, #1
   81080:	fa03 fc0e 	lsl.w	ip, r3, lr
   81084:	bf28      	it	cs
   81086:	f04c 0c02 	orrcs.w	ip, ip, #2
   8108a:	fa43 f305 	asr.w	r3, r3, r5
   8108e:	18c0      	adds	r0, r0, r3
   81090:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   81094:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81098:	d507      	bpl.n	810aa <__adddf3+0xe6>
   8109a:	f04f 0e00 	mov.w	lr, #0
   8109e:	f1dc 0c00 	rsbs	ip, ip, #0
   810a2:	eb7e 0000 	sbcs.w	r0, lr, r0
   810a6:	eb6e 0101 	sbc.w	r1, lr, r1
   810aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   810ae:	d31b      	bcc.n	810e8 <__adddf3+0x124>
   810b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   810b4:	d30c      	bcc.n	810d0 <__adddf3+0x10c>
   810b6:	0849      	lsrs	r1, r1, #1
   810b8:	ea5f 0030 	movs.w	r0, r0, rrx
   810bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
   810c0:	f104 0401 	add.w	r4, r4, #1
   810c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
   810c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   810cc:	f080 809a 	bcs.w	81204 <__adddf3+0x240>
   810d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   810d4:	bf08      	it	eq
   810d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   810da:	f150 0000 	adcs.w	r0, r0, #0
   810de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   810e2:	ea41 0105 	orr.w	r1, r1, r5
   810e6:	bd30      	pop	{r4, r5, pc}
   810e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   810ec:	4140      	adcs	r0, r0
   810ee:	eb41 0101 	adc.w	r1, r1, r1
   810f2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   810f6:	f1a4 0401 	sub.w	r4, r4, #1
   810fa:	d1e9      	bne.n	810d0 <__adddf3+0x10c>
   810fc:	f091 0f00 	teq	r1, #0
   81100:	bf04      	itt	eq
   81102:	4601      	moveq	r1, r0
   81104:	2000      	moveq	r0, #0
   81106:	fab1 f381 	clz	r3, r1
   8110a:	bf08      	it	eq
   8110c:	3320      	addeq	r3, #32
   8110e:	f1a3 030b 	sub.w	r3, r3, #11
   81112:	f1b3 0220 	subs.w	r2, r3, #32
   81116:	da0c      	bge.n	81132 <__adddf3+0x16e>
   81118:	320c      	adds	r2, #12
   8111a:	dd08      	ble.n	8112e <__adddf3+0x16a>
   8111c:	f102 0c14 	add.w	ip, r2, #20
   81120:	f1c2 020c 	rsb	r2, r2, #12
   81124:	fa01 f00c 	lsl.w	r0, r1, ip
   81128:	fa21 f102 	lsr.w	r1, r1, r2
   8112c:	e00c      	b.n	81148 <__adddf3+0x184>
   8112e:	f102 0214 	add.w	r2, r2, #20
   81132:	bfd8      	it	le
   81134:	f1c2 0c20 	rsble	ip, r2, #32
   81138:	fa01 f102 	lsl.w	r1, r1, r2
   8113c:	fa20 fc0c 	lsr.w	ip, r0, ip
   81140:	bfdc      	itt	le
   81142:	ea41 010c 	orrle.w	r1, r1, ip
   81146:	4090      	lslle	r0, r2
   81148:	1ae4      	subs	r4, r4, r3
   8114a:	bfa2      	ittt	ge
   8114c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   81150:	4329      	orrge	r1, r5
   81152:	bd30      	popge	{r4, r5, pc}
   81154:	ea6f 0404 	mvn.w	r4, r4
   81158:	3c1f      	subs	r4, #31
   8115a:	da1c      	bge.n	81196 <__adddf3+0x1d2>
   8115c:	340c      	adds	r4, #12
   8115e:	dc0e      	bgt.n	8117e <__adddf3+0x1ba>
   81160:	f104 0414 	add.w	r4, r4, #20
   81164:	f1c4 0220 	rsb	r2, r4, #32
   81168:	fa20 f004 	lsr.w	r0, r0, r4
   8116c:	fa01 f302 	lsl.w	r3, r1, r2
   81170:	ea40 0003 	orr.w	r0, r0, r3
   81174:	fa21 f304 	lsr.w	r3, r1, r4
   81178:	ea45 0103 	orr.w	r1, r5, r3
   8117c:	bd30      	pop	{r4, r5, pc}
   8117e:	f1c4 040c 	rsb	r4, r4, #12
   81182:	f1c4 0220 	rsb	r2, r4, #32
   81186:	fa20 f002 	lsr.w	r0, r0, r2
   8118a:	fa01 f304 	lsl.w	r3, r1, r4
   8118e:	ea40 0003 	orr.w	r0, r0, r3
   81192:	4629      	mov	r1, r5
   81194:	bd30      	pop	{r4, r5, pc}
   81196:	fa21 f004 	lsr.w	r0, r1, r4
   8119a:	4629      	mov	r1, r5
   8119c:	bd30      	pop	{r4, r5, pc}
   8119e:	f094 0f00 	teq	r4, #0
   811a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   811a6:	bf06      	itte	eq
   811a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   811ac:	3401      	addeq	r4, #1
   811ae:	3d01      	subne	r5, #1
   811b0:	e74e      	b.n	81050 <__adddf3+0x8c>
   811b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   811b6:	bf18      	it	ne
   811b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   811bc:	d029      	beq.n	81212 <__adddf3+0x24e>
   811be:	ea94 0f05 	teq	r4, r5
   811c2:	bf08      	it	eq
   811c4:	ea90 0f02 	teqeq	r0, r2
   811c8:	d005      	beq.n	811d6 <__adddf3+0x212>
   811ca:	ea54 0c00 	orrs.w	ip, r4, r0
   811ce:	bf04      	itt	eq
   811d0:	4619      	moveq	r1, r3
   811d2:	4610      	moveq	r0, r2
   811d4:	bd30      	pop	{r4, r5, pc}
   811d6:	ea91 0f03 	teq	r1, r3
   811da:	bf1e      	ittt	ne
   811dc:	2100      	movne	r1, #0
   811de:	2000      	movne	r0, #0
   811e0:	bd30      	popne	{r4, r5, pc}
   811e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   811e6:	d105      	bne.n	811f4 <__adddf3+0x230>
   811e8:	0040      	lsls	r0, r0, #1
   811ea:	4149      	adcs	r1, r1
   811ec:	bf28      	it	cs
   811ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   811f2:	bd30      	pop	{r4, r5, pc}
   811f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   811f8:	bf3c      	itt	cc
   811fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   811fe:	bd30      	popcc	{r4, r5, pc}
   81200:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81204:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   81208:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8120c:	f04f 0000 	mov.w	r0, #0
   81210:	bd30      	pop	{r4, r5, pc}
   81212:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81216:	bf1a      	itte	ne
   81218:	4619      	movne	r1, r3
   8121a:	4610      	movne	r0, r2
   8121c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   81220:	bf1c      	itt	ne
   81222:	460b      	movne	r3, r1
   81224:	4602      	movne	r2, r0
   81226:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8122a:	bf06      	itte	eq
   8122c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   81230:	ea91 0f03 	teqeq	r1, r3
   81234:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   81238:	bd30      	pop	{r4, r5, pc}
   8123a:	bf00      	nop

0008123c <__aeabi_ui2d>:
   8123c:	f090 0f00 	teq	r0, #0
   81240:	bf04      	itt	eq
   81242:	2100      	moveq	r1, #0
   81244:	4770      	bxeq	lr
   81246:	b530      	push	{r4, r5, lr}
   81248:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8124c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81250:	f04f 0500 	mov.w	r5, #0
   81254:	f04f 0100 	mov.w	r1, #0
   81258:	e750      	b.n	810fc <__adddf3+0x138>
   8125a:	bf00      	nop

0008125c <__aeabi_i2d>:
   8125c:	f090 0f00 	teq	r0, #0
   81260:	bf04      	itt	eq
   81262:	2100      	moveq	r1, #0
   81264:	4770      	bxeq	lr
   81266:	b530      	push	{r4, r5, lr}
   81268:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8126c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81270:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81274:	bf48      	it	mi
   81276:	4240      	negmi	r0, r0
   81278:	f04f 0100 	mov.w	r1, #0
   8127c:	e73e      	b.n	810fc <__adddf3+0x138>
   8127e:	bf00      	nop

00081280 <__aeabi_f2d>:
   81280:	0042      	lsls	r2, r0, #1
   81282:	ea4f 01e2 	mov.w	r1, r2, asr #3
   81286:	ea4f 0131 	mov.w	r1, r1, rrx
   8128a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   8128e:	bf1f      	itttt	ne
   81290:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   81294:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81298:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   8129c:	4770      	bxne	lr
   8129e:	f092 0f00 	teq	r2, #0
   812a2:	bf14      	ite	ne
   812a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   812a8:	4770      	bxeq	lr
   812aa:	b530      	push	{r4, r5, lr}
   812ac:	f44f 7460 	mov.w	r4, #896	; 0x380
   812b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   812b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   812b8:	e720      	b.n	810fc <__adddf3+0x138>
   812ba:	bf00      	nop

000812bc <__aeabi_ul2d>:
   812bc:	ea50 0201 	orrs.w	r2, r0, r1
   812c0:	bf08      	it	eq
   812c2:	4770      	bxeq	lr
   812c4:	b530      	push	{r4, r5, lr}
   812c6:	f04f 0500 	mov.w	r5, #0
   812ca:	e00a      	b.n	812e2 <__aeabi_l2d+0x16>

000812cc <__aeabi_l2d>:
   812cc:	ea50 0201 	orrs.w	r2, r0, r1
   812d0:	bf08      	it	eq
   812d2:	4770      	bxeq	lr
   812d4:	b530      	push	{r4, r5, lr}
   812d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   812da:	d502      	bpl.n	812e2 <__aeabi_l2d+0x16>
   812dc:	4240      	negs	r0, r0
   812de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   812e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
   812e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
   812ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   812ee:	f43f aedc 	beq.w	810aa <__adddf3+0xe6>
   812f2:	f04f 0203 	mov.w	r2, #3
   812f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   812fa:	bf18      	it	ne
   812fc:	3203      	addne	r2, #3
   812fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81302:	bf18      	it	ne
   81304:	3203      	addne	r2, #3
   81306:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   8130a:	f1c2 0320 	rsb	r3, r2, #32
   8130e:	fa00 fc03 	lsl.w	ip, r0, r3
   81312:	fa20 f002 	lsr.w	r0, r0, r2
   81316:	fa01 fe03 	lsl.w	lr, r1, r3
   8131a:	ea40 000e 	orr.w	r0, r0, lr
   8131e:	fa21 f102 	lsr.w	r1, r1, r2
   81322:	4414      	add	r4, r2
   81324:	e6c1      	b.n	810aa <__adddf3+0xe6>
   81326:	bf00      	nop

00081328 <__aeabi_dmul>:
   81328:	b570      	push	{r4, r5, r6, lr}
   8132a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8132e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81332:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81336:	bf1d      	ittte	ne
   81338:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8133c:	ea94 0f0c 	teqne	r4, ip
   81340:	ea95 0f0c 	teqne	r5, ip
   81344:	f000 f8de 	bleq	81504 <__aeabi_dmul+0x1dc>
   81348:	442c      	add	r4, r5
   8134a:	ea81 0603 	eor.w	r6, r1, r3
   8134e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   81352:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   81356:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8135a:	bf18      	it	ne
   8135c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81360:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81364:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81368:	d038      	beq.n	813dc <__aeabi_dmul+0xb4>
   8136a:	fba0 ce02 	umull	ip, lr, r0, r2
   8136e:	f04f 0500 	mov.w	r5, #0
   81372:	fbe1 e502 	umlal	lr, r5, r1, r2
   81376:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8137a:	fbe0 e503 	umlal	lr, r5, r0, r3
   8137e:	f04f 0600 	mov.w	r6, #0
   81382:	fbe1 5603 	umlal	r5, r6, r1, r3
   81386:	f09c 0f00 	teq	ip, #0
   8138a:	bf18      	it	ne
   8138c:	f04e 0e01 	orrne.w	lr, lr, #1
   81390:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81394:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81398:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   8139c:	d204      	bcs.n	813a8 <__aeabi_dmul+0x80>
   8139e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   813a2:	416d      	adcs	r5, r5
   813a4:	eb46 0606 	adc.w	r6, r6, r6
   813a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   813ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   813b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   813b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   813b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   813bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   813c0:	bf88      	it	hi
   813c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   813c6:	d81e      	bhi.n	81406 <__aeabi_dmul+0xde>
   813c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   813cc:	bf08      	it	eq
   813ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   813d2:	f150 0000 	adcs.w	r0, r0, #0
   813d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   813da:	bd70      	pop	{r4, r5, r6, pc}
   813dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   813e0:	ea46 0101 	orr.w	r1, r6, r1
   813e4:	ea40 0002 	orr.w	r0, r0, r2
   813e8:	ea81 0103 	eor.w	r1, r1, r3
   813ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   813f0:	bfc2      	ittt	gt
   813f2:	ebd4 050c 	rsbsgt	r5, r4, ip
   813f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   813fa:	bd70      	popgt	{r4, r5, r6, pc}
   813fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81400:	f04f 0e00 	mov.w	lr, #0
   81404:	3c01      	subs	r4, #1
   81406:	f300 80ab 	bgt.w	81560 <__aeabi_dmul+0x238>
   8140a:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8140e:	bfde      	ittt	le
   81410:	2000      	movle	r0, #0
   81412:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   81416:	bd70      	pople	{r4, r5, r6, pc}
   81418:	f1c4 0400 	rsb	r4, r4, #0
   8141c:	3c20      	subs	r4, #32
   8141e:	da35      	bge.n	8148c <__aeabi_dmul+0x164>
   81420:	340c      	adds	r4, #12
   81422:	dc1b      	bgt.n	8145c <__aeabi_dmul+0x134>
   81424:	f104 0414 	add.w	r4, r4, #20
   81428:	f1c4 0520 	rsb	r5, r4, #32
   8142c:	fa00 f305 	lsl.w	r3, r0, r5
   81430:	fa20 f004 	lsr.w	r0, r0, r4
   81434:	fa01 f205 	lsl.w	r2, r1, r5
   81438:	ea40 0002 	orr.w	r0, r0, r2
   8143c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81440:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81444:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81448:	fa21 f604 	lsr.w	r6, r1, r4
   8144c:	eb42 0106 	adc.w	r1, r2, r6
   81450:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81454:	bf08      	it	eq
   81456:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8145a:	bd70      	pop	{r4, r5, r6, pc}
   8145c:	f1c4 040c 	rsb	r4, r4, #12
   81460:	f1c4 0520 	rsb	r5, r4, #32
   81464:	fa00 f304 	lsl.w	r3, r0, r4
   81468:	fa20 f005 	lsr.w	r0, r0, r5
   8146c:	fa01 f204 	lsl.w	r2, r1, r4
   81470:	ea40 0002 	orr.w	r0, r0, r2
   81474:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81478:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8147c:	f141 0100 	adc.w	r1, r1, #0
   81480:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81484:	bf08      	it	eq
   81486:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8148a:	bd70      	pop	{r4, r5, r6, pc}
   8148c:	f1c4 0520 	rsb	r5, r4, #32
   81490:	fa00 f205 	lsl.w	r2, r0, r5
   81494:	ea4e 0e02 	orr.w	lr, lr, r2
   81498:	fa20 f304 	lsr.w	r3, r0, r4
   8149c:	fa01 f205 	lsl.w	r2, r1, r5
   814a0:	ea43 0302 	orr.w	r3, r3, r2
   814a4:	fa21 f004 	lsr.w	r0, r1, r4
   814a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   814ac:	fa21 f204 	lsr.w	r2, r1, r4
   814b0:	ea20 0002 	bic.w	r0, r0, r2
   814b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   814b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   814bc:	bf08      	it	eq
   814be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   814c2:	bd70      	pop	{r4, r5, r6, pc}
   814c4:	f094 0f00 	teq	r4, #0
   814c8:	d10f      	bne.n	814ea <__aeabi_dmul+0x1c2>
   814ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   814ce:	0040      	lsls	r0, r0, #1
   814d0:	eb41 0101 	adc.w	r1, r1, r1
   814d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   814d8:	bf08      	it	eq
   814da:	3c01      	subeq	r4, #1
   814dc:	d0f7      	beq.n	814ce <__aeabi_dmul+0x1a6>
   814de:	ea41 0106 	orr.w	r1, r1, r6
   814e2:	f095 0f00 	teq	r5, #0
   814e6:	bf18      	it	ne
   814e8:	4770      	bxne	lr
   814ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   814ee:	0052      	lsls	r2, r2, #1
   814f0:	eb43 0303 	adc.w	r3, r3, r3
   814f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   814f8:	bf08      	it	eq
   814fa:	3d01      	subeq	r5, #1
   814fc:	d0f7      	beq.n	814ee <__aeabi_dmul+0x1c6>
   814fe:	ea43 0306 	orr.w	r3, r3, r6
   81502:	4770      	bx	lr
   81504:	ea94 0f0c 	teq	r4, ip
   81508:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8150c:	bf18      	it	ne
   8150e:	ea95 0f0c 	teqne	r5, ip
   81512:	d00c      	beq.n	8152e <__aeabi_dmul+0x206>
   81514:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81518:	bf18      	it	ne
   8151a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8151e:	d1d1      	bne.n	814c4 <__aeabi_dmul+0x19c>
   81520:	ea81 0103 	eor.w	r1, r1, r3
   81524:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81528:	f04f 0000 	mov.w	r0, #0
   8152c:	bd70      	pop	{r4, r5, r6, pc}
   8152e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81532:	bf06      	itte	eq
   81534:	4610      	moveq	r0, r2
   81536:	4619      	moveq	r1, r3
   81538:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8153c:	d019      	beq.n	81572 <__aeabi_dmul+0x24a>
   8153e:	ea94 0f0c 	teq	r4, ip
   81542:	d102      	bne.n	8154a <__aeabi_dmul+0x222>
   81544:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81548:	d113      	bne.n	81572 <__aeabi_dmul+0x24a>
   8154a:	ea95 0f0c 	teq	r5, ip
   8154e:	d105      	bne.n	8155c <__aeabi_dmul+0x234>
   81550:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81554:	bf1c      	itt	ne
   81556:	4610      	movne	r0, r2
   81558:	4619      	movne	r1, r3
   8155a:	d10a      	bne.n	81572 <__aeabi_dmul+0x24a>
   8155c:	ea81 0103 	eor.w	r1, r1, r3
   81560:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81564:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81568:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8156c:	f04f 0000 	mov.w	r0, #0
   81570:	bd70      	pop	{r4, r5, r6, pc}
   81572:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81576:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8157a:	bd70      	pop	{r4, r5, r6, pc}

0008157c <__aeabi_ddiv>:
   8157c:	b570      	push	{r4, r5, r6, lr}
   8157e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81582:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81586:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8158a:	bf1d      	ittte	ne
   8158c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81590:	ea94 0f0c 	teqne	r4, ip
   81594:	ea95 0f0c 	teqne	r5, ip
   81598:	f000 f8a7 	bleq	816ea <__aeabi_ddiv+0x16e>
   8159c:	eba4 0405 	sub.w	r4, r4, r5
   815a0:	ea81 0e03 	eor.w	lr, r1, r3
   815a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   815a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   815ac:	f000 8088 	beq.w	816c0 <__aeabi_ddiv+0x144>
   815b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   815b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   815b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   815bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   815c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
   815c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   815c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   815cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
   815d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   815d4:	429d      	cmp	r5, r3
   815d6:	bf08      	it	eq
   815d8:	4296      	cmpeq	r6, r2
   815da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   815de:	f504 7440 	add.w	r4, r4, #768	; 0x300
   815e2:	d202      	bcs.n	815ea <__aeabi_ddiv+0x6e>
   815e4:	085b      	lsrs	r3, r3, #1
   815e6:	ea4f 0232 	mov.w	r2, r2, rrx
   815ea:	1ab6      	subs	r6, r6, r2
   815ec:	eb65 0503 	sbc.w	r5, r5, r3
   815f0:	085b      	lsrs	r3, r3, #1
   815f2:	ea4f 0232 	mov.w	r2, r2, rrx
   815f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   815fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   815fe:	ebb6 0e02 	subs.w	lr, r6, r2
   81602:	eb75 0e03 	sbcs.w	lr, r5, r3
   81606:	bf22      	ittt	cs
   81608:	1ab6      	subcs	r6, r6, r2
   8160a:	4675      	movcs	r5, lr
   8160c:	ea40 000c 	orrcs.w	r0, r0, ip
   81610:	085b      	lsrs	r3, r3, #1
   81612:	ea4f 0232 	mov.w	r2, r2, rrx
   81616:	ebb6 0e02 	subs.w	lr, r6, r2
   8161a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8161e:	bf22      	ittt	cs
   81620:	1ab6      	subcs	r6, r6, r2
   81622:	4675      	movcs	r5, lr
   81624:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81628:	085b      	lsrs	r3, r3, #1
   8162a:	ea4f 0232 	mov.w	r2, r2, rrx
   8162e:	ebb6 0e02 	subs.w	lr, r6, r2
   81632:	eb75 0e03 	sbcs.w	lr, r5, r3
   81636:	bf22      	ittt	cs
   81638:	1ab6      	subcs	r6, r6, r2
   8163a:	4675      	movcs	r5, lr
   8163c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81640:	085b      	lsrs	r3, r3, #1
   81642:	ea4f 0232 	mov.w	r2, r2, rrx
   81646:	ebb6 0e02 	subs.w	lr, r6, r2
   8164a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8164e:	bf22      	ittt	cs
   81650:	1ab6      	subcs	r6, r6, r2
   81652:	4675      	movcs	r5, lr
   81654:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81658:	ea55 0e06 	orrs.w	lr, r5, r6
   8165c:	d018      	beq.n	81690 <__aeabi_ddiv+0x114>
   8165e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   81662:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   81666:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8166a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8166e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   81672:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   81676:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8167a:	d1c0      	bne.n	815fe <__aeabi_ddiv+0x82>
   8167c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81680:	d10b      	bne.n	8169a <__aeabi_ddiv+0x11e>
   81682:	ea41 0100 	orr.w	r1, r1, r0
   81686:	f04f 0000 	mov.w	r0, #0
   8168a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8168e:	e7b6      	b.n	815fe <__aeabi_ddiv+0x82>
   81690:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81694:	bf04      	itt	eq
   81696:	4301      	orreq	r1, r0
   81698:	2000      	moveq	r0, #0
   8169a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8169e:	bf88      	it	hi
   816a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   816a4:	f63f aeaf 	bhi.w	81406 <__aeabi_dmul+0xde>
   816a8:	ebb5 0c03 	subs.w	ip, r5, r3
   816ac:	bf04      	itt	eq
   816ae:	ebb6 0c02 	subseq.w	ip, r6, r2
   816b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   816b6:	f150 0000 	adcs.w	r0, r0, #0
   816ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   816be:	bd70      	pop	{r4, r5, r6, pc}
   816c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   816c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   816c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   816cc:	bfc2      	ittt	gt
   816ce:	ebd4 050c 	rsbsgt	r5, r4, ip
   816d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   816d6:	bd70      	popgt	{r4, r5, r6, pc}
   816d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   816dc:	f04f 0e00 	mov.w	lr, #0
   816e0:	3c01      	subs	r4, #1
   816e2:	e690      	b.n	81406 <__aeabi_dmul+0xde>
   816e4:	ea45 0e06 	orr.w	lr, r5, r6
   816e8:	e68d      	b.n	81406 <__aeabi_dmul+0xde>
   816ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   816ee:	ea94 0f0c 	teq	r4, ip
   816f2:	bf08      	it	eq
   816f4:	ea95 0f0c 	teqeq	r5, ip
   816f8:	f43f af3b 	beq.w	81572 <__aeabi_dmul+0x24a>
   816fc:	ea94 0f0c 	teq	r4, ip
   81700:	d10a      	bne.n	81718 <__aeabi_ddiv+0x19c>
   81702:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81706:	f47f af34 	bne.w	81572 <__aeabi_dmul+0x24a>
   8170a:	ea95 0f0c 	teq	r5, ip
   8170e:	f47f af25 	bne.w	8155c <__aeabi_dmul+0x234>
   81712:	4610      	mov	r0, r2
   81714:	4619      	mov	r1, r3
   81716:	e72c      	b.n	81572 <__aeabi_dmul+0x24a>
   81718:	ea95 0f0c 	teq	r5, ip
   8171c:	d106      	bne.n	8172c <__aeabi_ddiv+0x1b0>
   8171e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81722:	f43f aefd 	beq.w	81520 <__aeabi_dmul+0x1f8>
   81726:	4610      	mov	r0, r2
   81728:	4619      	mov	r1, r3
   8172a:	e722      	b.n	81572 <__aeabi_dmul+0x24a>
   8172c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81730:	bf18      	it	ne
   81732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81736:	f47f aec5 	bne.w	814c4 <__aeabi_dmul+0x19c>
   8173a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8173e:	f47f af0d 	bne.w	8155c <__aeabi_dmul+0x234>
   81742:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   81746:	f47f aeeb 	bne.w	81520 <__aeabi_dmul+0x1f8>
   8174a:	e712      	b.n	81572 <__aeabi_dmul+0x24a>

0008174c <__aeabi_d2iz>:
   8174c:	ea4f 0241 	mov.w	r2, r1, lsl #1
   81750:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   81754:	d215      	bcs.n	81782 <__aeabi_d2iz+0x36>
   81756:	d511      	bpl.n	8177c <__aeabi_d2iz+0x30>
   81758:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8175c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   81760:	d912      	bls.n	81788 <__aeabi_d2iz+0x3c>
   81762:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81766:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8176a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8176e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81772:	fa23 f002 	lsr.w	r0, r3, r2
   81776:	bf18      	it	ne
   81778:	4240      	negne	r0, r0
   8177a:	4770      	bx	lr
   8177c:	f04f 0000 	mov.w	r0, #0
   81780:	4770      	bx	lr
   81782:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   81786:	d105      	bne.n	81794 <__aeabi_d2iz+0x48>
   81788:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   8178c:	bf08      	it	eq
   8178e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   81792:	4770      	bx	lr
   81794:	f04f 0000 	mov.w	r0, #0
   81798:	4770      	bx	lr
   8179a:	bf00      	nop

0008179c <__aeabi_frsub>:
   8179c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   817a0:	e002      	b.n	817a8 <__addsf3>
   817a2:	bf00      	nop

000817a4 <__aeabi_fsub>:
   817a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000817a8 <__addsf3>:
   817a8:	0042      	lsls	r2, r0, #1
   817aa:	bf1f      	itttt	ne
   817ac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   817b0:	ea92 0f03 	teqne	r2, r3
   817b4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   817b8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   817bc:	d06a      	beq.n	81894 <__addsf3+0xec>
   817be:	ea4f 6212 	mov.w	r2, r2, lsr #24
   817c2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   817c6:	bfc1      	itttt	gt
   817c8:	18d2      	addgt	r2, r2, r3
   817ca:	4041      	eorgt	r1, r0
   817cc:	4048      	eorgt	r0, r1
   817ce:	4041      	eorgt	r1, r0
   817d0:	bfb8      	it	lt
   817d2:	425b      	neglt	r3, r3
   817d4:	2b19      	cmp	r3, #25
   817d6:	bf88      	it	hi
   817d8:	4770      	bxhi	lr
   817da:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   817de:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   817e2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   817e6:	bf18      	it	ne
   817e8:	4240      	negne	r0, r0
   817ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   817ee:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   817f2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   817f6:	bf18      	it	ne
   817f8:	4249      	negne	r1, r1
   817fa:	ea92 0f03 	teq	r2, r3
   817fe:	d03f      	beq.n	81880 <__addsf3+0xd8>
   81800:	f1a2 0201 	sub.w	r2, r2, #1
   81804:	fa41 fc03 	asr.w	ip, r1, r3
   81808:	eb10 000c 	adds.w	r0, r0, ip
   8180c:	f1c3 0320 	rsb	r3, r3, #32
   81810:	fa01 f103 	lsl.w	r1, r1, r3
   81814:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   81818:	d502      	bpl.n	81820 <__addsf3+0x78>
   8181a:	4249      	negs	r1, r1
   8181c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   81820:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   81824:	d313      	bcc.n	8184e <__addsf3+0xa6>
   81826:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   8182a:	d306      	bcc.n	8183a <__addsf3+0x92>
   8182c:	0840      	lsrs	r0, r0, #1
   8182e:	ea4f 0131 	mov.w	r1, r1, rrx
   81832:	f102 0201 	add.w	r2, r2, #1
   81836:	2afe      	cmp	r2, #254	; 0xfe
   81838:	d251      	bcs.n	818de <__addsf3+0x136>
   8183a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   8183e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81842:	bf08      	it	eq
   81844:	f020 0001 	biceq.w	r0, r0, #1
   81848:	ea40 0003 	orr.w	r0, r0, r3
   8184c:	4770      	bx	lr
   8184e:	0049      	lsls	r1, r1, #1
   81850:	eb40 0000 	adc.w	r0, r0, r0
   81854:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   81858:	f1a2 0201 	sub.w	r2, r2, #1
   8185c:	d1ed      	bne.n	8183a <__addsf3+0x92>
   8185e:	fab0 fc80 	clz	ip, r0
   81862:	f1ac 0c08 	sub.w	ip, ip, #8
   81866:	ebb2 020c 	subs.w	r2, r2, ip
   8186a:	fa00 f00c 	lsl.w	r0, r0, ip
   8186e:	bfaa      	itet	ge
   81870:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   81874:	4252      	neglt	r2, r2
   81876:	4318      	orrge	r0, r3
   81878:	bfbc      	itt	lt
   8187a:	40d0      	lsrlt	r0, r2
   8187c:	4318      	orrlt	r0, r3
   8187e:	4770      	bx	lr
   81880:	f092 0f00 	teq	r2, #0
   81884:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   81888:	bf06      	itte	eq
   8188a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   8188e:	3201      	addeq	r2, #1
   81890:	3b01      	subne	r3, #1
   81892:	e7b5      	b.n	81800 <__addsf3+0x58>
   81894:	ea4f 0341 	mov.w	r3, r1, lsl #1
   81898:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   8189c:	bf18      	it	ne
   8189e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   818a2:	d021      	beq.n	818e8 <__addsf3+0x140>
   818a4:	ea92 0f03 	teq	r2, r3
   818a8:	d004      	beq.n	818b4 <__addsf3+0x10c>
   818aa:	f092 0f00 	teq	r2, #0
   818ae:	bf08      	it	eq
   818b0:	4608      	moveq	r0, r1
   818b2:	4770      	bx	lr
   818b4:	ea90 0f01 	teq	r0, r1
   818b8:	bf1c      	itt	ne
   818ba:	2000      	movne	r0, #0
   818bc:	4770      	bxne	lr
   818be:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   818c2:	d104      	bne.n	818ce <__addsf3+0x126>
   818c4:	0040      	lsls	r0, r0, #1
   818c6:	bf28      	it	cs
   818c8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   818cc:	4770      	bx	lr
   818ce:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   818d2:	bf3c      	itt	cc
   818d4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   818d8:	4770      	bxcc	lr
   818da:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   818de:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   818e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   818e6:	4770      	bx	lr
   818e8:	ea7f 6222 	mvns.w	r2, r2, asr #24
   818ec:	bf16      	itet	ne
   818ee:	4608      	movne	r0, r1
   818f0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   818f4:	4601      	movne	r1, r0
   818f6:	0242      	lsls	r2, r0, #9
   818f8:	bf06      	itte	eq
   818fa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   818fe:	ea90 0f01 	teqeq	r0, r1
   81902:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   81906:	4770      	bx	lr

00081908 <__aeabi_ui2f>:
   81908:	f04f 0300 	mov.w	r3, #0
   8190c:	e004      	b.n	81918 <__aeabi_i2f+0x8>
   8190e:	bf00      	nop

00081910 <__aeabi_i2f>:
   81910:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   81914:	bf48      	it	mi
   81916:	4240      	negmi	r0, r0
   81918:	ea5f 0c00 	movs.w	ip, r0
   8191c:	bf08      	it	eq
   8191e:	4770      	bxeq	lr
   81920:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   81924:	4601      	mov	r1, r0
   81926:	f04f 0000 	mov.w	r0, #0
   8192a:	e01c      	b.n	81966 <__aeabi_l2f+0x2a>

0008192c <__aeabi_ul2f>:
   8192c:	ea50 0201 	orrs.w	r2, r0, r1
   81930:	bf08      	it	eq
   81932:	4770      	bxeq	lr
   81934:	f04f 0300 	mov.w	r3, #0
   81938:	e00a      	b.n	81950 <__aeabi_l2f+0x14>
   8193a:	bf00      	nop

0008193c <__aeabi_l2f>:
   8193c:	ea50 0201 	orrs.w	r2, r0, r1
   81940:	bf08      	it	eq
   81942:	4770      	bxeq	lr
   81944:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   81948:	d502      	bpl.n	81950 <__aeabi_l2f+0x14>
   8194a:	4240      	negs	r0, r0
   8194c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81950:	ea5f 0c01 	movs.w	ip, r1
   81954:	bf02      	ittt	eq
   81956:	4684      	moveq	ip, r0
   81958:	4601      	moveq	r1, r0
   8195a:	2000      	moveq	r0, #0
   8195c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   81960:	bf08      	it	eq
   81962:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   81966:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   8196a:	fabc f28c 	clz	r2, ip
   8196e:	3a08      	subs	r2, #8
   81970:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   81974:	db10      	blt.n	81998 <__aeabi_l2f+0x5c>
   81976:	fa01 fc02 	lsl.w	ip, r1, r2
   8197a:	4463      	add	r3, ip
   8197c:	fa00 fc02 	lsl.w	ip, r0, r2
   81980:	f1c2 0220 	rsb	r2, r2, #32
   81984:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81988:	fa20 f202 	lsr.w	r2, r0, r2
   8198c:	eb43 0002 	adc.w	r0, r3, r2
   81990:	bf08      	it	eq
   81992:	f020 0001 	biceq.w	r0, r0, #1
   81996:	4770      	bx	lr
   81998:	f102 0220 	add.w	r2, r2, #32
   8199c:	fa01 fc02 	lsl.w	ip, r1, r2
   819a0:	f1c2 0220 	rsb	r2, r2, #32
   819a4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   819a8:	fa21 f202 	lsr.w	r2, r1, r2
   819ac:	eb43 0002 	adc.w	r0, r3, r2
   819b0:	bf08      	it	eq
   819b2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   819b6:	4770      	bx	lr

000819b8 <__aeabi_fmul>:
   819b8:	f04f 0cff 	mov.w	ip, #255	; 0xff
   819bc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   819c0:	bf1e      	ittt	ne
   819c2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   819c6:	ea92 0f0c 	teqne	r2, ip
   819ca:	ea93 0f0c 	teqne	r3, ip
   819ce:	d06f      	beq.n	81ab0 <__aeabi_fmul+0xf8>
   819d0:	441a      	add	r2, r3
   819d2:	ea80 0c01 	eor.w	ip, r0, r1
   819d6:	0240      	lsls	r0, r0, #9
   819d8:	bf18      	it	ne
   819da:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   819de:	d01e      	beq.n	81a1e <__aeabi_fmul+0x66>
   819e0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   819e4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   819e8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   819ec:	fba0 3101 	umull	r3, r1, r0, r1
   819f0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   819f4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   819f8:	bf3e      	ittt	cc
   819fa:	0049      	lslcc	r1, r1, #1
   819fc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   81a00:	005b      	lslcc	r3, r3, #1
   81a02:	ea40 0001 	orr.w	r0, r0, r1
   81a06:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   81a0a:	2afd      	cmp	r2, #253	; 0xfd
   81a0c:	d81d      	bhi.n	81a4a <__aeabi_fmul+0x92>
   81a0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   81a12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81a16:	bf08      	it	eq
   81a18:	f020 0001 	biceq.w	r0, r0, #1
   81a1c:	4770      	bx	lr
   81a1e:	f090 0f00 	teq	r0, #0
   81a22:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   81a26:	bf08      	it	eq
   81a28:	0249      	lsleq	r1, r1, #9
   81a2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   81a2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   81a32:	3a7f      	subs	r2, #127	; 0x7f
   81a34:	bfc2      	ittt	gt
   81a36:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   81a3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   81a3e:	4770      	bxgt	lr
   81a40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81a44:	f04f 0300 	mov.w	r3, #0
   81a48:	3a01      	subs	r2, #1
   81a4a:	dc5d      	bgt.n	81b08 <__aeabi_fmul+0x150>
   81a4c:	f112 0f19 	cmn.w	r2, #25
   81a50:	bfdc      	itt	le
   81a52:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   81a56:	4770      	bxle	lr
   81a58:	f1c2 0200 	rsb	r2, r2, #0
   81a5c:	0041      	lsls	r1, r0, #1
   81a5e:	fa21 f102 	lsr.w	r1, r1, r2
   81a62:	f1c2 0220 	rsb	r2, r2, #32
   81a66:	fa00 fc02 	lsl.w	ip, r0, r2
   81a6a:	ea5f 0031 	movs.w	r0, r1, rrx
   81a6e:	f140 0000 	adc.w	r0, r0, #0
   81a72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   81a76:	bf08      	it	eq
   81a78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   81a7c:	4770      	bx	lr
   81a7e:	f092 0f00 	teq	r2, #0
   81a82:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   81a86:	bf02      	ittt	eq
   81a88:	0040      	lsleq	r0, r0, #1
   81a8a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   81a8e:	3a01      	subeq	r2, #1
   81a90:	d0f9      	beq.n	81a86 <__aeabi_fmul+0xce>
   81a92:	ea40 000c 	orr.w	r0, r0, ip
   81a96:	f093 0f00 	teq	r3, #0
   81a9a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   81a9e:	bf02      	ittt	eq
   81aa0:	0049      	lsleq	r1, r1, #1
   81aa2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   81aa6:	3b01      	subeq	r3, #1
   81aa8:	d0f9      	beq.n	81a9e <__aeabi_fmul+0xe6>
   81aaa:	ea41 010c 	orr.w	r1, r1, ip
   81aae:	e78f      	b.n	819d0 <__aeabi_fmul+0x18>
   81ab0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   81ab4:	ea92 0f0c 	teq	r2, ip
   81ab8:	bf18      	it	ne
   81aba:	ea93 0f0c 	teqne	r3, ip
   81abe:	d00a      	beq.n	81ad6 <__aeabi_fmul+0x11e>
   81ac0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   81ac4:	bf18      	it	ne
   81ac6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   81aca:	d1d8      	bne.n	81a7e <__aeabi_fmul+0xc6>
   81acc:	ea80 0001 	eor.w	r0, r0, r1
   81ad0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   81ad4:	4770      	bx	lr
   81ad6:	f090 0f00 	teq	r0, #0
   81ada:	bf17      	itett	ne
   81adc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   81ae0:	4608      	moveq	r0, r1
   81ae2:	f091 0f00 	teqne	r1, #0
   81ae6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   81aea:	d014      	beq.n	81b16 <__aeabi_fmul+0x15e>
   81aec:	ea92 0f0c 	teq	r2, ip
   81af0:	d101      	bne.n	81af6 <__aeabi_fmul+0x13e>
   81af2:	0242      	lsls	r2, r0, #9
   81af4:	d10f      	bne.n	81b16 <__aeabi_fmul+0x15e>
   81af6:	ea93 0f0c 	teq	r3, ip
   81afa:	d103      	bne.n	81b04 <__aeabi_fmul+0x14c>
   81afc:	024b      	lsls	r3, r1, #9
   81afe:	bf18      	it	ne
   81b00:	4608      	movne	r0, r1
   81b02:	d108      	bne.n	81b16 <__aeabi_fmul+0x15e>
   81b04:	ea80 0001 	eor.w	r0, r0, r1
   81b08:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   81b0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81b10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81b14:	4770      	bx	lr
   81b16:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81b1a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   81b1e:	4770      	bx	lr

00081b20 <__aeabi_fdiv>:
   81b20:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81b24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   81b28:	bf1e      	ittt	ne
   81b2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   81b2e:	ea92 0f0c 	teqne	r2, ip
   81b32:	ea93 0f0c 	teqne	r3, ip
   81b36:	d069      	beq.n	81c0c <__aeabi_fdiv+0xec>
   81b38:	eba2 0203 	sub.w	r2, r2, r3
   81b3c:	ea80 0c01 	eor.w	ip, r0, r1
   81b40:	0249      	lsls	r1, r1, #9
   81b42:	ea4f 2040 	mov.w	r0, r0, lsl #9
   81b46:	d037      	beq.n	81bb8 <__aeabi_fdiv+0x98>
   81b48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   81b4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   81b50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   81b54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   81b58:	428b      	cmp	r3, r1
   81b5a:	bf38      	it	cc
   81b5c:	005b      	lslcc	r3, r3, #1
   81b5e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   81b62:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   81b66:	428b      	cmp	r3, r1
   81b68:	bf24      	itt	cs
   81b6a:	1a5b      	subcs	r3, r3, r1
   81b6c:	ea40 000c 	orrcs.w	r0, r0, ip
   81b70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   81b74:	bf24      	itt	cs
   81b76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   81b7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81b7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   81b82:	bf24      	itt	cs
   81b84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   81b88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81b8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   81b90:	bf24      	itt	cs
   81b92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   81b96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81b9a:	011b      	lsls	r3, r3, #4
   81b9c:	bf18      	it	ne
   81b9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   81ba2:	d1e0      	bne.n	81b66 <__aeabi_fdiv+0x46>
   81ba4:	2afd      	cmp	r2, #253	; 0xfd
   81ba6:	f63f af50 	bhi.w	81a4a <__aeabi_fmul+0x92>
   81baa:	428b      	cmp	r3, r1
   81bac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81bb0:	bf08      	it	eq
   81bb2:	f020 0001 	biceq.w	r0, r0, #1
   81bb6:	4770      	bx	lr
   81bb8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   81bbc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   81bc0:	327f      	adds	r2, #127	; 0x7f
   81bc2:	bfc2      	ittt	gt
   81bc4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   81bc8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   81bcc:	4770      	bxgt	lr
   81bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81bd2:	f04f 0300 	mov.w	r3, #0
   81bd6:	3a01      	subs	r2, #1
   81bd8:	e737      	b.n	81a4a <__aeabi_fmul+0x92>
   81bda:	f092 0f00 	teq	r2, #0
   81bde:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   81be2:	bf02      	ittt	eq
   81be4:	0040      	lsleq	r0, r0, #1
   81be6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   81bea:	3a01      	subeq	r2, #1
   81bec:	d0f9      	beq.n	81be2 <__aeabi_fdiv+0xc2>
   81bee:	ea40 000c 	orr.w	r0, r0, ip
   81bf2:	f093 0f00 	teq	r3, #0
   81bf6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   81bfa:	bf02      	ittt	eq
   81bfc:	0049      	lsleq	r1, r1, #1
   81bfe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   81c02:	3b01      	subeq	r3, #1
   81c04:	d0f9      	beq.n	81bfa <__aeabi_fdiv+0xda>
   81c06:	ea41 010c 	orr.w	r1, r1, ip
   81c0a:	e795      	b.n	81b38 <__aeabi_fdiv+0x18>
   81c0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   81c10:	ea92 0f0c 	teq	r2, ip
   81c14:	d108      	bne.n	81c28 <__aeabi_fdiv+0x108>
   81c16:	0242      	lsls	r2, r0, #9
   81c18:	f47f af7d 	bne.w	81b16 <__aeabi_fmul+0x15e>
   81c1c:	ea93 0f0c 	teq	r3, ip
   81c20:	f47f af70 	bne.w	81b04 <__aeabi_fmul+0x14c>
   81c24:	4608      	mov	r0, r1
   81c26:	e776      	b.n	81b16 <__aeabi_fmul+0x15e>
   81c28:	ea93 0f0c 	teq	r3, ip
   81c2c:	d104      	bne.n	81c38 <__aeabi_fdiv+0x118>
   81c2e:	024b      	lsls	r3, r1, #9
   81c30:	f43f af4c 	beq.w	81acc <__aeabi_fmul+0x114>
   81c34:	4608      	mov	r0, r1
   81c36:	e76e      	b.n	81b16 <__aeabi_fmul+0x15e>
   81c38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   81c3c:	bf18      	it	ne
   81c3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   81c42:	d1ca      	bne.n	81bda <__aeabi_fdiv+0xba>
   81c44:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   81c48:	f47f af5c 	bne.w	81b04 <__aeabi_fmul+0x14c>
   81c4c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   81c50:	f47f af3c 	bne.w	81acc <__aeabi_fmul+0x114>
   81c54:	e75f      	b.n	81b16 <__aeabi_fmul+0x15e>
   81c56:	bf00      	nop

00081c58 <__aeabi_f2iz>:
   81c58:	ea4f 0240 	mov.w	r2, r0, lsl #1
   81c5c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   81c60:	d30f      	bcc.n	81c82 <__aeabi_f2iz+0x2a>
   81c62:	f04f 039e 	mov.w	r3, #158	; 0x9e
   81c66:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   81c6a:	d90d      	bls.n	81c88 <__aeabi_f2iz+0x30>
   81c6c:	ea4f 2300 	mov.w	r3, r0, lsl #8
   81c70:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81c74:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81c78:	fa23 f002 	lsr.w	r0, r3, r2
   81c7c:	bf18      	it	ne
   81c7e:	4240      	negne	r0, r0
   81c80:	4770      	bx	lr
   81c82:	f04f 0000 	mov.w	r0, #0
   81c86:	4770      	bx	lr
   81c88:	f112 0f61 	cmn.w	r2, #97	; 0x61
   81c8c:	d101      	bne.n	81c92 <__aeabi_f2iz+0x3a>
   81c8e:	0242      	lsls	r2, r0, #9
   81c90:	d105      	bne.n	81c9e <__aeabi_f2iz+0x46>
   81c92:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   81c96:	bf08      	it	eq
   81c98:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   81c9c:	4770      	bx	lr
   81c9e:	f04f 0000 	mov.w	r0, #0
   81ca2:	4770      	bx	lr

00081ca4 <__libc_init_array>:
   81ca4:	b570      	push	{r4, r5, r6, lr}
   81ca6:	4e0f      	ldr	r6, [pc, #60]	; (81ce4 <__libc_init_array+0x40>)
   81ca8:	4d0f      	ldr	r5, [pc, #60]	; (81ce8 <__libc_init_array+0x44>)
   81caa:	1b76      	subs	r6, r6, r5
   81cac:	10b6      	asrs	r6, r6, #2
   81cae:	bf18      	it	ne
   81cb0:	2400      	movne	r4, #0
   81cb2:	d005      	beq.n	81cc0 <__libc_init_array+0x1c>
   81cb4:	3401      	adds	r4, #1
   81cb6:	f855 3b04 	ldr.w	r3, [r5], #4
   81cba:	4798      	blx	r3
   81cbc:	42a6      	cmp	r6, r4
   81cbe:	d1f9      	bne.n	81cb4 <__libc_init_array+0x10>
   81cc0:	4e0a      	ldr	r6, [pc, #40]	; (81cec <__libc_init_array+0x48>)
   81cc2:	4d0b      	ldr	r5, [pc, #44]	; (81cf0 <__libc_init_array+0x4c>)
   81cc4:	f000 f932 	bl	81f2c <_init>
   81cc8:	1b76      	subs	r6, r6, r5
   81cca:	10b6      	asrs	r6, r6, #2
   81ccc:	bf18      	it	ne
   81cce:	2400      	movne	r4, #0
   81cd0:	d006      	beq.n	81ce0 <__libc_init_array+0x3c>
   81cd2:	3401      	adds	r4, #1
   81cd4:	f855 3b04 	ldr.w	r3, [r5], #4
   81cd8:	4798      	blx	r3
   81cda:	42a6      	cmp	r6, r4
   81cdc:	d1f9      	bne.n	81cd2 <__libc_init_array+0x2e>
   81cde:	bd70      	pop	{r4, r5, r6, pc}
   81ce0:	bd70      	pop	{r4, r5, r6, pc}
   81ce2:	bf00      	nop
   81ce4:	00081f38 	.word	0x00081f38
   81ce8:	00081f38 	.word	0x00081f38
   81cec:	00081f40 	.word	0x00081f40
   81cf0:	00081f38 	.word	0x00081f38

00081cf4 <register_fini>:
   81cf4:	4b02      	ldr	r3, [pc, #8]	; (81d00 <register_fini+0xc>)
   81cf6:	b113      	cbz	r3, 81cfe <register_fini+0xa>
   81cf8:	4802      	ldr	r0, [pc, #8]	; (81d04 <register_fini+0x10>)
   81cfa:	f000 b805 	b.w	81d08 <atexit>
   81cfe:	4770      	bx	lr
   81d00:	00000000 	.word	0x00000000
   81d04:	00081d15 	.word	0x00081d15

00081d08 <atexit>:
   81d08:	2300      	movs	r3, #0
   81d0a:	4601      	mov	r1, r0
   81d0c:	461a      	mov	r2, r3
   81d0e:	4618      	mov	r0, r3
   81d10:	f000 b81e 	b.w	81d50 <__register_exitproc>

00081d14 <__libc_fini_array>:
   81d14:	b538      	push	{r3, r4, r5, lr}
   81d16:	4c0a      	ldr	r4, [pc, #40]	; (81d40 <__libc_fini_array+0x2c>)
   81d18:	4d0a      	ldr	r5, [pc, #40]	; (81d44 <__libc_fini_array+0x30>)
   81d1a:	1b64      	subs	r4, r4, r5
   81d1c:	10a4      	asrs	r4, r4, #2
   81d1e:	d00a      	beq.n	81d36 <__libc_fini_array+0x22>
   81d20:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   81d24:	3b01      	subs	r3, #1
   81d26:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   81d2a:	3c01      	subs	r4, #1
   81d2c:	f855 3904 	ldr.w	r3, [r5], #-4
   81d30:	4798      	blx	r3
   81d32:	2c00      	cmp	r4, #0
   81d34:	d1f9      	bne.n	81d2a <__libc_fini_array+0x16>
   81d36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   81d3a:	f000 b901 	b.w	81f40 <_fini>
   81d3e:	bf00      	nop
   81d40:	00081f50 	.word	0x00081f50
   81d44:	00081f4c 	.word	0x00081f4c

00081d48 <__retarget_lock_acquire_recursive>:
   81d48:	4770      	bx	lr
   81d4a:	bf00      	nop

00081d4c <__retarget_lock_release_recursive>:
   81d4c:	4770      	bx	lr
   81d4e:	bf00      	nop

00081d50 <__register_exitproc>:
   81d50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81d54:	4d2c      	ldr	r5, [pc, #176]	; (81e08 <__register_exitproc+0xb8>)
   81d56:	4606      	mov	r6, r0
   81d58:	6828      	ldr	r0, [r5, #0]
   81d5a:	4698      	mov	r8, r3
   81d5c:	460f      	mov	r7, r1
   81d5e:	4691      	mov	r9, r2
   81d60:	f7ff fff2 	bl	81d48 <__retarget_lock_acquire_recursive>
   81d64:	4b29      	ldr	r3, [pc, #164]	; (81e0c <__register_exitproc+0xbc>)
   81d66:	681c      	ldr	r4, [r3, #0]
   81d68:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   81d6c:	2b00      	cmp	r3, #0
   81d6e:	d03e      	beq.n	81dee <__register_exitproc+0x9e>
   81d70:	685a      	ldr	r2, [r3, #4]
   81d72:	2a1f      	cmp	r2, #31
   81d74:	dc1c      	bgt.n	81db0 <__register_exitproc+0x60>
   81d76:	f102 0e01 	add.w	lr, r2, #1
   81d7a:	b176      	cbz	r6, 81d9a <__register_exitproc+0x4a>
   81d7c:	2101      	movs	r1, #1
   81d7e:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   81d82:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   81d86:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   81d8a:	4091      	lsls	r1, r2
   81d8c:	4308      	orrs	r0, r1
   81d8e:	2e02      	cmp	r6, #2
   81d90:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   81d94:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   81d98:	d023      	beq.n	81de2 <__register_exitproc+0x92>
   81d9a:	3202      	adds	r2, #2
   81d9c:	f8c3 e004 	str.w	lr, [r3, #4]
   81da0:	6828      	ldr	r0, [r5, #0]
   81da2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   81da6:	f7ff ffd1 	bl	81d4c <__retarget_lock_release_recursive>
   81daa:	2000      	movs	r0, #0
   81dac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81db0:	4b17      	ldr	r3, [pc, #92]	; (81e10 <__register_exitproc+0xc0>)
   81db2:	b30b      	cbz	r3, 81df8 <__register_exitproc+0xa8>
   81db4:	f44f 70c8 	mov.w	r0, #400	; 0x190
   81db8:	f3af 8000 	nop.w
   81dbc:	4603      	mov	r3, r0
   81dbe:	b1d8      	cbz	r0, 81df8 <__register_exitproc+0xa8>
   81dc0:	2000      	movs	r0, #0
   81dc2:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   81dc6:	f04f 0e01 	mov.w	lr, #1
   81dca:	6058      	str	r0, [r3, #4]
   81dcc:	6019      	str	r1, [r3, #0]
   81dce:	4602      	mov	r2, r0
   81dd0:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   81dd4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   81dd8:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   81ddc:	2e00      	cmp	r6, #0
   81dde:	d0dc      	beq.n	81d9a <__register_exitproc+0x4a>
   81de0:	e7cc      	b.n	81d7c <__register_exitproc+0x2c>
   81de2:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   81de6:	4301      	orrs	r1, r0
   81de8:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   81dec:	e7d5      	b.n	81d9a <__register_exitproc+0x4a>
   81dee:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   81df2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   81df6:	e7bb      	b.n	81d70 <__register_exitproc+0x20>
   81df8:	6828      	ldr	r0, [r5, #0]
   81dfa:	f7ff ffa7 	bl	81d4c <__retarget_lock_release_recursive>
   81dfe:	f04f 30ff 	mov.w	r0, #4294967295
   81e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81e06:	bf00      	nop
   81e08:	20000430 	.word	0x20000430
   81e0c:	00081f28 	.word	0x00081f28
   81e10:	00000000 	.word	0x00000000
   81e14:	304e4143 	.word	0x304e4143
   81e18:	73656d20 	.word	0x73656d20
   81e1c:	65676173 	.word	0x65676173
   81e20:	72726120 	.word	0x72726120
   81e24:	64657669 	.word	0x64657669
   81e28:	206e6920 	.word	0x206e6920
   81e2c:	2d6e6f6e 	.word	0x2d6e6f6e
   81e30:	64657375 	.word	0x64657375
   81e34:	69616d20 	.word	0x69616d20
   81e38:	786f626c 	.word	0x786f626c
   81e3c:	00000d0a 	.word	0x00000d0a
   81e40:	2077656e 	.word	0x2077656e
   81e44:	7373656d 	.word	0x7373656d
   81e48:	3a656761 	.word	0x3a656761
   81e4c:	000d0a20 	.word	0x000d0a20
   81e50:	7373656d 	.word	0x7373656d
   81e54:	20656761 	.word	0x20656761
   81e58:	203a6469 	.word	0x203a6469
   81e5c:	0d0a6425 	.word	0x0d0a6425
   81e60:	00000000 	.word	0x00000000
   81e64:	7373656d 	.word	0x7373656d
   81e68:	20656761 	.word	0x20656761
   81e6c:	61746164 	.word	0x61746164
   81e70:	6e656c20 	.word	0x6e656c20
   81e74:	3a687467 	.word	0x3a687467
   81e78:	0a642520 	.word	0x0a642520
   81e7c:	73656d0d 	.word	0x73656d0d
   81e80:	65676173 	.word	0x65676173
   81e84:	74616420 	.word	0x74616420
   81e88:	00203a61 	.word	0x00203a61
   81e8c:	00206425 	.word	0x00206425
   81e90:	000d0a0a 	.word	0x000d0a0a
   81e94:	656d6167 	.word	0x656d6167
   81e98:	65766f20 	.word	0x65766f20
   81e9c:	000d0a72 	.word	0x000d0a72
   81ea0:	726f6373 	.word	0x726f6373
   81ea4:	25203a65 	.word	0x25203a65
   81ea8:	000d0a64 	.word	0x000d0a64
   81eac:	6c756e28 	.word	0x6c756e28
   81eb0:	0000296c 	.word	0x0000296c
   81eb4:	4f525245 	.word	0x4f525245
   81eb8:	44202152 	.word	0x44202152
   81ebc:	20797475 	.word	0x20797475
   81ec0:	6c637963 	.word	0x6c637963
   81ec4:	756f2065 	.word	0x756f2065
   81ec8:	666f2074 	.word	0x666f2074
   81ecc:	6e617220 	.word	0x6e617220
   81ed0:	202e6567 	.word	0x202e6567
   81ed4:	7473754d 	.word	0x7473754d
   81ed8:	20656220 	.word	0x20656220
   81edc:	77746562 	.word	0x77746562
   81ee0:	206e6565 	.word	0x206e6565
   81ee4:	6e612031 	.word	0x6e612031
   81ee8:	0a322064 	.word	0x0a322064
   81eec:	0000000d 	.word	0x0000000d
   81ef0:	4f525245 	.word	0x4f525245
   81ef4:	49202152 	.word	0x49202152
   81ef8:	6c61766e 	.word	0x6c61766e
   81efc:	70206469 	.word	0x70206469
   81f00:	7469736f 	.word	0x7469736f
   81f04:	006e6f69 	.word	0x006e6f69
   81f08:	3a525245 	.word	0x3a525245
   81f0c:	52415520 	.word	0x52415520
   81f10:	58522054 	.word	0x58522054
   81f14:	66756220 	.word	0x66756220
   81f18:	20726566 	.word	0x20726566
   81f1c:	66207369 	.word	0x66207369
   81f20:	0a6c6c75 	.word	0x0a6c6c75
   81f24:	0000000d 	.word	0x0000000d

00081f28 <_global_impure_ptr>:
   81f28:	20000008                                ... 

00081f2c <_init>:
   81f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81f2e:	bf00      	nop
   81f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81f32:	bc08      	pop	{r3}
   81f34:	469e      	mov	lr, r3
   81f36:	4770      	bx	lr

00081f38 <__init_array_start>:
   81f38:	00081cf5 	.word	0x00081cf5

00081f3c <__frame_dummy_init_array_entry>:
   81f3c:	00080119                                ....

00081f40 <_fini>:
   81f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81f42:	bf00      	nop
   81f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81f46:	bc08      	pop	{r3}
   81f48:	469e      	mov	lr, r3
   81f4a:	4770      	bx	lr

00081f4c <__fini_array_start>:
   81f4c:	000800f5 	.word	0x000800f5
