ARM GAS  /run/user/1000/ccUGQ38K.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"adc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/adc.c"
  18              		.section	.text.MX_ADC1_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_ADC1_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_ADC1_Init:
  26              	.LFB65:
   1:Core/Src/adc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/adc.c **** /**
   3:Core/Src/adc.c ****   ******************************************************************************
   4:Core/Src/adc.c ****   * @file    adc.c
   5:Core/Src/adc.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/adc.c ****   *          of the ADC instances.
   7:Core/Src/adc.c ****   ******************************************************************************
   8:Core/Src/adc.c ****   * @attention
   9:Core/Src/adc.c ****   *
  10:Core/Src/adc.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/adc.c ****   * All rights reserved.
  12:Core/Src/adc.c ****   *
  13:Core/Src/adc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/adc.c ****   * in the root directory of this software component.
  15:Core/Src/adc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/adc.c ****   *
  17:Core/Src/adc.c ****   ******************************************************************************
  18:Core/Src/adc.c ****   */
  19:Core/Src/adc.c **** /* USER CODE END Header */
  20:Core/Src/adc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/adc.c **** #include "adc.h"
  22:Core/Src/adc.c **** 
  23:Core/Src/adc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/adc.c **** 
  25:Core/Src/adc.c **** /* USER CODE END 0 */
  26:Core/Src/adc.c **** 
  27:Core/Src/adc.c **** ADC_HandleTypeDef hadc1;
  28:Core/Src/adc.c **** 
  29:Core/Src/adc.c **** /* ADC1 init function */
  30:Core/Src/adc.c **** void MX_ADC1_Init(void)
  31:Core/Src/adc.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /run/user/1000/ccUGQ38K.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 24
  32:Core/Src/adc.c **** 
  33:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  34:Core/Src/adc.c **** 
  35:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 0 */
  36:Core/Src/adc.c **** 
  37:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0193     		str	r3, [sp, #4]
  42 0008 0293     		str	r3, [sp, #8]
  43 000a 0393     		str	r3, [sp, #12]
  38:Core/Src/adc.c **** 
  39:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  40:Core/Src/adc.c **** 
  41:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 1 */
  42:Core/Src/adc.c **** 
  43:Core/Src/adc.c ****   /** Common config
  44:Core/Src/adc.c ****   */
  45:Core/Src/adc.c ****   hadc1.Instance = ADC1;
  44              		.loc 1 45 3 is_stmt 1 view .LVU3
  45              		.loc 1 45 18 is_stmt 0 view .LVU4
  46 000c 1E48     		ldr	r0, .L11
  47 000e 1F4A     		ldr	r2, .L11+4
  48 0010 0260     		str	r2, [r0]
  46:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  49              		.loc 1 46 3 is_stmt 1 view .LVU5
  50              		.loc 1 46 27 is_stmt 0 view .LVU6
  51 0012 4FF48072 		mov	r2, #256
  52 0016 8260     		str	r2, [r0, #8]
  47:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
  53              		.loc 1 47 3 is_stmt 1 view .LVU7
  54              		.loc 1 47 33 is_stmt 0 view .LVU8
  55 0018 0373     		strb	r3, [r0, #12]
  48:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = ENABLE;
  56              		.loc 1 48 3 is_stmt 1 view .LVU9
  57              		.loc 1 48 36 is_stmt 0 view .LVU10
  58 001a 0122     		movs	r2, #1
  59 001c 0275     		strb	r2, [r0, #20]
  49:Core/Src/adc.c ****   hadc1.Init.NbrOfDiscConversion = 1;
  60              		.loc 1 49 3 is_stmt 1 view .LVU11
  61              		.loc 1 49 34 is_stmt 0 view .LVU12
  62 001e 8261     		str	r2, [r0, #24]
  50:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  63              		.loc 1 50 3 is_stmt 1 view .LVU13
  64              		.loc 1 50 31 is_stmt 0 view .LVU14
  65 0020 4FF46022 		mov	r2, #917504
ARM GAS  /run/user/1000/ccUGQ38K.s 			page 3


  66 0024 C261     		str	r2, [r0, #28]
  51:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  67              		.loc 1 51 3 is_stmt 1 view .LVU15
  68              		.loc 1 51 24 is_stmt 0 view .LVU16
  69 0026 4360     		str	r3, [r0, #4]
  52:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 3;
  70              		.loc 1 52 3 is_stmt 1 view .LVU17
  71              		.loc 1 52 30 is_stmt 0 view .LVU18
  72 0028 0323     		movs	r3, #3
  73 002a 0361     		str	r3, [r0, #16]
  53:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
  74              		.loc 1 53 3 is_stmt 1 view .LVU19
  75              		.loc 1 53 7 is_stmt 0 view .LVU20
  76 002c FFF7FEFF 		bl	HAL_ADC_Init
  77              	.LVL0:
  78              		.loc 1 53 6 view .LVU21
  79 0030 F0B9     		cbnz	r0, .L7
  80              	.L2:
  54:Core/Src/adc.c ****   {
  55:Core/Src/adc.c ****     Error_Handler();
  56:Core/Src/adc.c ****   }
  57:Core/Src/adc.c **** 
  58:Core/Src/adc.c ****   /** Configure Regular Channel
  59:Core/Src/adc.c ****   */
  60:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_0;
  81              		.loc 1 60 3 is_stmt 1 view .LVU22
  82              		.loc 1 60 19 is_stmt 0 view .LVU23
  83 0032 0023     		movs	r3, #0
  84 0034 0193     		str	r3, [sp, #4]
  61:Core/Src/adc.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
  85              		.loc 1 61 3 is_stmt 1 view .LVU24
  86              		.loc 1 61 16 is_stmt 0 view .LVU25
  87 0036 0122     		movs	r2, #1
  88 0038 0292     		str	r2, [sp, #8]
  62:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  89              		.loc 1 62 3 is_stmt 1 view .LVU26
  90              		.loc 1 62 24 is_stmt 0 view .LVU27
  91 003a 0393     		str	r3, [sp, #12]
  63:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
  92              		.loc 1 63 3 is_stmt 1 view .LVU28
  93              		.loc 1 63 7 is_stmt 0 view .LVU29
  94 003c 01A9     		add	r1, sp, #4
  95 003e 1248     		ldr	r0, .L11
  96 0040 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
  97              	.LVL1:
  98              		.loc 1 63 6 view .LVU30
  99 0044 B8B9     		cbnz	r0, .L8
 100              	.L3:
  64:Core/Src/adc.c ****   {
  65:Core/Src/adc.c ****     Error_Handler();
  66:Core/Src/adc.c ****   }
  67:Core/Src/adc.c **** 
  68:Core/Src/adc.c ****   /** Configure Regular Channel
  69:Core/Src/adc.c ****   */
  70:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_1;
 101              		.loc 1 70 3 is_stmt 1 view .LVU31
 102              		.loc 1 70 19 is_stmt 0 view .LVU32
ARM GAS  /run/user/1000/ccUGQ38K.s 			page 4


 103 0046 0123     		movs	r3, #1
 104 0048 0193     		str	r3, [sp, #4]
  71:Core/Src/adc.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 105              		.loc 1 71 3 is_stmt 1 view .LVU33
 106              		.loc 1 71 16 is_stmt 0 view .LVU34
 107 004a 0223     		movs	r3, #2
 108 004c 0293     		str	r3, [sp, #8]
  72:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 109              		.loc 1 72 3 is_stmt 1 view .LVU35
 110              		.loc 1 72 7 is_stmt 0 view .LVU36
 111 004e 01A9     		add	r1, sp, #4
 112 0050 0D48     		ldr	r0, .L11
 113 0052 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 114              	.LVL2:
 115              		.loc 1 72 6 view .LVU37
 116 0056 88B9     		cbnz	r0, .L9
 117              	.L4:
  73:Core/Src/adc.c ****   {
  74:Core/Src/adc.c ****     Error_Handler();
  75:Core/Src/adc.c ****   }
  76:Core/Src/adc.c **** 
  77:Core/Src/adc.c ****   /** Configure Regular Channel
  78:Core/Src/adc.c ****   */
  79:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_2;
 118              		.loc 1 79 3 is_stmt 1 view .LVU38
 119              		.loc 1 79 19 is_stmt 0 view .LVU39
 120 0058 0223     		movs	r3, #2
 121 005a 0193     		str	r3, [sp, #4]
  80:Core/Src/adc.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 122              		.loc 1 80 3 is_stmt 1 view .LVU40
 123              		.loc 1 80 16 is_stmt 0 view .LVU41
 124 005c 0323     		movs	r3, #3
 125 005e 0293     		str	r3, [sp, #8]
  81:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 126              		.loc 1 81 3 is_stmt 1 view .LVU42
 127              		.loc 1 81 7 is_stmt 0 view .LVU43
 128 0060 01A9     		add	r1, sp, #4
 129 0062 0948     		ldr	r0, .L11
 130 0064 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 131              	.LVL3:
 132              		.loc 1 81 6 view .LVU44
 133 0068 58B9     		cbnz	r0, .L10
 134              	.L1:
  82:Core/Src/adc.c ****   {
  83:Core/Src/adc.c ****     Error_Handler();
  84:Core/Src/adc.c ****   }
  85:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 2 */
  86:Core/Src/adc.c **** 
  87:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 2 */
  88:Core/Src/adc.c **** 
  89:Core/Src/adc.c **** }
 135              		.loc 1 89 1 view .LVU45
 136 006a 05B0     		add	sp, sp, #20
 137              	.LCFI2:
 138              		.cfi_remember_state
 139              		.cfi_def_cfa_offset 4
 140              		@ sp needed
ARM GAS  /run/user/1000/ccUGQ38K.s 			page 5


 141 006c 5DF804FB 		ldr	pc, [sp], #4
 142              	.L7:
 143              	.LCFI3:
 144              		.cfi_restore_state
  55:Core/Src/adc.c ****   }
 145              		.loc 1 55 5 is_stmt 1 view .LVU46
 146 0070 FFF7FEFF 		bl	Error_Handler
 147              	.LVL4:
 148 0074 DDE7     		b	.L2
 149              	.L8:
  65:Core/Src/adc.c ****   }
 150              		.loc 1 65 5 view .LVU47
 151 0076 FFF7FEFF 		bl	Error_Handler
 152              	.LVL5:
 153 007a E4E7     		b	.L3
 154              	.L9:
  74:Core/Src/adc.c ****   }
 155              		.loc 1 74 5 view .LVU48
 156 007c FFF7FEFF 		bl	Error_Handler
 157              	.LVL6:
 158 0080 EAE7     		b	.L4
 159              	.L10:
  83:Core/Src/adc.c ****   }
 160              		.loc 1 83 5 view .LVU49
 161 0082 FFF7FEFF 		bl	Error_Handler
 162              	.LVL7:
 163              		.loc 1 89 1 is_stmt 0 view .LVU50
 164 0086 F0E7     		b	.L1
 165              	.L12:
 166              		.align	2
 167              	.L11:
 168 0088 00000000 		.word	hadc1
 169 008c 00240140 		.word	1073816576
 170              		.cfi_endproc
 171              	.LFE65:
 173              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 174              		.align	1
 175              		.global	HAL_ADC_MspInit
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 180              	HAL_ADC_MspInit:
 181              	.LVL8:
 182              	.LFB66:
  90:Core/Src/adc.c **** 
  91:Core/Src/adc.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
  92:Core/Src/adc.c **** {
 183              		.loc 1 92 1 is_stmt 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 24
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187              		.loc 1 92 1 is_stmt 0 view .LVU52
 188 0000 00B5     		push	{lr}
 189              	.LCFI4:
 190              		.cfi_def_cfa_offset 4
 191              		.cfi_offset 14, -4
 192 0002 87B0     		sub	sp, sp, #28
ARM GAS  /run/user/1000/ccUGQ38K.s 			page 6


 193              	.LCFI5:
 194              		.cfi_def_cfa_offset 32
  93:Core/Src/adc.c **** 
  94:Core/Src/adc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 195              		.loc 1 94 3 is_stmt 1 view .LVU53
 196              		.loc 1 94 20 is_stmt 0 view .LVU54
 197 0004 0023     		movs	r3, #0
 198 0006 0293     		str	r3, [sp, #8]
 199 0008 0393     		str	r3, [sp, #12]
 200 000a 0493     		str	r3, [sp, #16]
 201 000c 0593     		str	r3, [sp, #20]
  95:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 202              		.loc 1 95 3 is_stmt 1 view .LVU55
 203              		.loc 1 95 15 is_stmt 0 view .LVU56
 204 000e 0268     		ldr	r2, [r0]
 205              		.loc 1 95 5 view .LVU57
 206 0010 114B     		ldr	r3, .L17
 207 0012 9A42     		cmp	r2, r3
 208 0014 02D0     		beq	.L16
 209              	.LVL9:
 210              	.L13:
  96:Core/Src/adc.c ****   {
  97:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  98:Core/Src/adc.c **** 
  99:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 0 */
 100:Core/Src/adc.c ****     /* ADC1 clock enable */
 101:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 102:Core/Src/adc.c **** 
 103:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 104:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 105:Core/Src/adc.c ****     PA0-WKUP     ------> ADC1_IN0
 106:Core/Src/adc.c ****     PA1     ------> ADC1_IN1
 107:Core/Src/adc.c ****     PA2     ------> ADC1_IN2
 108:Core/Src/adc.c ****     */
 109:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 110:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 111:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 112:Core/Src/adc.c **** 
 113:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 114:Core/Src/adc.c **** 
 115:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 1 */
 116:Core/Src/adc.c ****   }
 117:Core/Src/adc.c **** }
 211              		.loc 1 117 1 view .LVU58
 212 0016 07B0     		add	sp, sp, #28
 213              	.LCFI6:
 214              		.cfi_remember_state
 215              		.cfi_def_cfa_offset 4
 216              		@ sp needed
 217 0018 5DF804FB 		ldr	pc, [sp], #4
 218              	.LVL10:
 219              	.L16:
 220              	.LCFI7:
 221              		.cfi_restore_state
 101:Core/Src/adc.c **** 
 222              		.loc 1 101 5 is_stmt 1 view .LVU59
 223              	.LBB2:
ARM GAS  /run/user/1000/ccUGQ38K.s 			page 7


 101:Core/Src/adc.c **** 
 224              		.loc 1 101 5 view .LVU60
 101:Core/Src/adc.c **** 
 225              		.loc 1 101 5 view .LVU61
 226 001c 03F56C43 		add	r3, r3, #60416
 227 0020 9A69     		ldr	r2, [r3, #24]
 228 0022 42F40072 		orr	r2, r2, #512
 229 0026 9A61     		str	r2, [r3, #24]
 101:Core/Src/adc.c **** 
 230              		.loc 1 101 5 view .LVU62
 231 0028 9A69     		ldr	r2, [r3, #24]
 232 002a 02F40072 		and	r2, r2, #512
 233 002e 0092     		str	r2, [sp]
 101:Core/Src/adc.c **** 
 234              		.loc 1 101 5 view .LVU63
 235 0030 009A     		ldr	r2, [sp]
 236              	.LBE2:
 101:Core/Src/adc.c **** 
 237              		.loc 1 101 5 view .LVU64
 103:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 238              		.loc 1 103 5 view .LVU65
 239              	.LBB3:
 103:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 240              		.loc 1 103 5 view .LVU66
 103:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 241              		.loc 1 103 5 view .LVU67
 242 0032 9A69     		ldr	r2, [r3, #24]
 243 0034 42F00402 		orr	r2, r2, #4
 244 0038 9A61     		str	r2, [r3, #24]
 103:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 245              		.loc 1 103 5 view .LVU68
 246 003a 9B69     		ldr	r3, [r3, #24]
 247 003c 03F00403 		and	r3, r3, #4
 248 0040 0193     		str	r3, [sp, #4]
 103:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 249              		.loc 1 103 5 view .LVU69
 250 0042 019B     		ldr	r3, [sp, #4]
 251              	.LBE3:
 103:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 252              		.loc 1 103 5 view .LVU70
 109:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 253              		.loc 1 109 5 view .LVU71
 109:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 254              		.loc 1 109 25 is_stmt 0 view .LVU72
 255 0044 0723     		movs	r3, #7
 256 0046 0293     		str	r3, [sp, #8]
 110:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 257              		.loc 1 110 5 is_stmt 1 view .LVU73
 110:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 258              		.loc 1 110 26 is_stmt 0 view .LVU74
 259 0048 0323     		movs	r3, #3
 260 004a 0393     		str	r3, [sp, #12]
 111:Core/Src/adc.c **** 
 261              		.loc 1 111 5 is_stmt 1 view .LVU75
 262 004c 02A9     		add	r1, sp, #8
 263 004e 0348     		ldr	r0, .L17+4
 264              	.LVL11:
ARM GAS  /run/user/1000/ccUGQ38K.s 			page 8


 111:Core/Src/adc.c **** 
 265              		.loc 1 111 5 is_stmt 0 view .LVU76
 266 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 267              	.LVL12:
 268              		.loc 1 117 1 view .LVU77
 269 0054 DFE7     		b	.L13
 270              	.L18:
 271 0056 00BF     		.align	2
 272              	.L17:
 273 0058 00240140 		.word	1073816576
 274 005c 00080140 		.word	1073809408
 275              		.cfi_endproc
 276              	.LFE66:
 278              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 279              		.align	1
 280              		.global	HAL_ADC_MspDeInit
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 285              	HAL_ADC_MspDeInit:
 286              	.LVL13:
 287              	.LFB67:
 118:Core/Src/adc.c **** 
 119:Core/Src/adc.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
 120:Core/Src/adc.c **** {
 288              		.loc 1 120 1 is_stmt 1 view -0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 0
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292              		.loc 1 120 1 is_stmt 0 view .LVU79
 293 0000 08B5     		push	{r3, lr}
 294              	.LCFI8:
 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 3, -8
 297              		.cfi_offset 14, -4
 121:Core/Src/adc.c **** 
 122:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 298              		.loc 1 122 3 is_stmt 1 view .LVU80
 299              		.loc 1 122 15 is_stmt 0 view .LVU81
 300 0002 0268     		ldr	r2, [r0]
 301              		.loc 1 122 5 view .LVU82
 302 0004 064B     		ldr	r3, .L23
 303 0006 9A42     		cmp	r2, r3
 304 0008 00D0     		beq	.L22
 305              	.LVL14:
 306              	.L19:
 123:Core/Src/adc.c ****   {
 124:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 125:Core/Src/adc.c **** 
 126:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 127:Core/Src/adc.c ****     /* Peripheral clock disable */
 128:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 129:Core/Src/adc.c **** 
 130:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 131:Core/Src/adc.c ****     PA0-WKUP     ------> ADC1_IN0
 132:Core/Src/adc.c ****     PA1     ------> ADC1_IN1
 133:Core/Src/adc.c ****     PA2     ------> ADC1_IN2
ARM GAS  /run/user/1000/ccUGQ38K.s 			page 9


 134:Core/Src/adc.c ****     */
 135:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2);
 136:Core/Src/adc.c **** 
 137:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 138:Core/Src/adc.c **** 
 139:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 140:Core/Src/adc.c ****   }
 141:Core/Src/adc.c **** }
 307              		.loc 1 141 1 view .LVU83
 308 000a 08BD     		pop	{r3, pc}
 309              	.LVL15:
 310              	.L22:
 128:Core/Src/adc.c **** 
 311              		.loc 1 128 5 is_stmt 1 view .LVU84
 312 000c 054A     		ldr	r2, .L23+4
 313 000e 9369     		ldr	r3, [r2, #24]
 314 0010 23F40073 		bic	r3, r3, #512
 315 0014 9361     		str	r3, [r2, #24]
 135:Core/Src/adc.c **** 
 316              		.loc 1 135 5 view .LVU85
 317 0016 0721     		movs	r1, #7
 318 0018 0348     		ldr	r0, .L23+8
 319              	.LVL16:
 135:Core/Src/adc.c **** 
 320              		.loc 1 135 5 is_stmt 0 view .LVU86
 321 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 322              	.LVL17:
 323              		.loc 1 141 1 view .LVU87
 324 001e F4E7     		b	.L19
 325              	.L24:
 326              		.align	2
 327              	.L23:
 328 0020 00240140 		.word	1073816576
 329 0024 00100240 		.word	1073876992
 330 0028 00080140 		.word	1073809408
 331              		.cfi_endproc
 332              	.LFE67:
 334              		.global	hadc1
 335              		.section	.bss.hadc1,"aw",%nobits
 336              		.align	2
 339              	hadc1:
 340 0000 00000000 		.space	48
 340      00000000 
 340      00000000 
 340      00000000 
 340      00000000 
 341              		.text
 342              	.Letext0:
 343              		.file 2 "/nix/store/g29lld3lmg7r15jj0vsvlvyxcrw1fpmx-gcc-arm-embedded-12.2.rel1/arm-none-eabi/incl
 344              		.file 3 "/nix/store/g29lld3lmg7r15jj0vsvlvyxcrw1fpmx-gcc-arm-embedded-12.2.rel1/arm-none-eabi/incl
 345              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 346              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 347              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 348              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 349              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 350              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 351              		.file 10 "Core/Inc/adc.h"
ARM GAS  /run/user/1000/ccUGQ38K.s 			page 10


 352              		.file 11 "Core/Inc/main.h"
ARM GAS  /run/user/1000/ccUGQ38K.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 adc.c
/run/user/1000/ccUGQ38K.s:19     .text.MX_ADC1_Init:0000000000000000 $t
/run/user/1000/ccUGQ38K.s:25     .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
/run/user/1000/ccUGQ38K.s:168    .text.MX_ADC1_Init:0000000000000088 $d
/run/user/1000/ccUGQ38K.s:339    .bss.hadc1:0000000000000000 hadc1
/run/user/1000/ccUGQ38K.s:174    .text.HAL_ADC_MspInit:0000000000000000 $t
/run/user/1000/ccUGQ38K.s:180    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
/run/user/1000/ccUGQ38K.s:273    .text.HAL_ADC_MspInit:0000000000000058 $d
/run/user/1000/ccUGQ38K.s:279    .text.HAL_ADC_MspDeInit:0000000000000000 $t
/run/user/1000/ccUGQ38K.s:285    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
/run/user/1000/ccUGQ38K.s:328    .text.HAL_ADC_MspDeInit:0000000000000020 $d
/run/user/1000/ccUGQ38K.s:336    .bss.hadc1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_ADC_Init
HAL_ADC_ConfigChannel
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
