$date
	Sat Oct 22 21:21:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#131182
b110 &
b110 %
1$
b110 !
1"
#131183
0"
#131186
b11 &
b11 %
#131190
b1010 &
b1010 %
#131194
b101 &
b101 %
#131198
b10000 &
b10000 %
#131202
b1000 &
b1000 %
#131206
b100 &
b100 %
#131210
b10 &
b10 %
#131214
b1 &
1#
b1 %
#131218
b0 &
b0 %
0#
0$
#1147875
b10101 !
1"
#1147878
b10101 &
b10101 %
1$
#1147879
0"
#1147882
b1000000 &
b1000000 %
#1147886
b100000 &
b100000 %
#1147890
b10000 &
b10000 %
#1147894
b1000 &
b1000 %
#1147898
b100 &
b100 %
#1147902
b10 &
b10 %
#1147906
b1 &
b1 %
1#
#1147910
b0 &
0#
b0 %
0$
#2158274
b1001 &
b1001 %
1$
b1001 !
1"
#2158275
0"
#2158278
b11100 &
b11100 %
#2158282
b1110 &
b1110 %
#2158286
b111 &
b111 %
#2158290
b10110 &
b10110 %
#2158294
b1011 &
b1011 %
#2158298
b100010 &
b100010 %
#2158302
b10001 &
b10001 %
#2158306
b110100 &
b110100 %
#2158310
b11010 &
b11010 %
#2158314
b1101 &
b1101 %
#2158318
b101000 &
b101000 %
#2158322
b10100 &
b10100 %
#2158326
b1010 &
b1010 %
#2158330
b101 &
b101 %
#2158334
b10000 &
b10000 %
#2158338
b1000 &
b1000 %
#2158342
b100 &
b100 %
#2158346
b10 &
b10 %
#2158350
b1 &
1#
b1 %
#2158354
b0 &
b0 %
0#
0$
#4500012
