INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Documents/1.Freelancer/inProgress/4Labs/Lab_3/project_1/project_1.srcs/sim_1/imports/Lab2_solution/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Documents/1.Freelancer/inProgress/4Labs/Lab_3/project_1/project_1.srcs/sim_1/imports/Lab2_solution/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Documents/1.Freelancer/inProgress/4Labs/Lab_3/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jam/Documents/1.Freelancer/inProgress/4Labs/Lab_3/project_1/project_1.srcs/sim_1/new/lab03_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
WARNING: [VRFC 10-3380] identifier 'totalTests' is used before its declaration [/home/jam/Documents/1.Freelancer/inProgress/4Labs/Lab_3/project_1/project_1.srcs/sim_1/new/lab03_tb.v:103]
WARNING: [VRFC 10-3380] identifier 'failedTests' is used before its declaration [/home/jam/Documents/1.Freelancer/inProgress/4Labs/Lab_3/project_1/project_1.srcs/sim_1/new/lab03_tb.v:124]
