// Seed: 573690662
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1
    , id_5,
    input logic id_2,
    output id_3,
    input id_4
);
  logic id_6;
  assign id_5 = "";
  logic id_7;
  type_10(
      1, id_4
  );
  assign id_6 = id_7;
endmodule
