// Seed: 131109745
module module_0 (
    output wor id_0,
    input tri1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input supply1 id_4
);
  always assert (1 == 1);
  wire id_6;
  wire id_7;
  wire id_8;
  tri0 id_9;
  assign id_9 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    output wor id_4,
    input wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    inout supply1 id_8,
    output supply0 id_9,
    output supply0 id_10
);
  assign id_3 = id_6;
  module_0(
      id_0, id_7, id_1, id_7, id_7
  );
  assign id_8 = 1;
  assign id_4 = 1;
endmodule
